Analysis & Synthesis report for msx_UAReloaded
Mon Oct 26 11:45:04 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |UAReloaded_top|midiIntf:midi|state_s
 12. State Machine - |UAReloaded_top|keyboard:keyb|keymap_seq_s
 13. State Machine - |UAReloaded_top|ssdram256Mb:ram|SdrRoutine_v
 14. State Machine - |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Physical Synthesis Netlist Optimizations
 20. Registers Packed Into Inferred Megafunctions
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated
 24. Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated
 25. Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated
 26. Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated
 27. Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated
 28. Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated
 29. Source assignments for msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated
 30. Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated
 31. Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated
 32. Source assignments for OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated
 33. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated
 34. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated
 35. Source assignments for OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_j8i1:auto_generated
 36. Source assignments for OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated
 37. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated
 38. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated
 39. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated
 40. Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f411:auto_generated
 41. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3s11:auto_generated
 42. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4s11:auto_generated
 43. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d111:auto_generated
 44. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e111:auto_generated
 45. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2
 46. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2
 47. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2
 48. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2
 49. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2
 50. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2
 51. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4
 52. Parameter Settings for User Entity Instance: pll1:pll_1|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: msx:the_msx
 54. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu
 55. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0
 56. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode
 57. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu
 58. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp
 59. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a
 60. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b
 61. Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo
 62. Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem
 63. Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl
 64. Parameter Settings for User Entity Instance: ssdram256Mb:ram
 65. Parameter Settings for User Entity Instance: spram:vram
 66. Parameter Settings for User Entity Instance: i2s_transmitter:i2s
 67. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A
 68. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B
 69. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo
 70. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
 71. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
 72. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
 73. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
 74. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
 75. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
 76. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
 77. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
 78. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
 79. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
 80. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
 81. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
 82. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
 83. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
 84. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
 85. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg
 86. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh
 87. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh
 88. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg
 89. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding
 90. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh
 91. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh
 92. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh
 93. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh
 94. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh
 95. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh
 96. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer
 97. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer
 98. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer
 99. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh
100. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding
101. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit
102. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
103. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc
104. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr
105. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
106. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0
107. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2
108. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5
109. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8
110. Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0
111. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0
112. Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0
113. Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0
114. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0
115. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1
116. Parameter Settings for Inferred Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0
117. Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0
118. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0
119. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0
120. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0
121. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1
122. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0
123. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0
124. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0
125. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0
126. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0
127. Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0
128. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0
129. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0
130. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0
131. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0
132. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0
133. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0
134. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0
135. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0
136. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0
137. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0
138. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0
139. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0
140. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1
141. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult6
142. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult5
143. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0
144. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0
145. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult4
146. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0
147. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult3
148. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult2
149. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult0
150. Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult1
151. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0
152. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0
153. altpll Parameter Settings by Entity Instance
154. altsyncram Parameter Settings by Entity Instance
155. altshift_taps Parameter Settings by Entity Instance
156. lpm_mult Parameter Settings by Entity Instance
157. Port Connectivity Checks: "midiIntf:midi"
158. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"
159. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op"
160. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B"
161. Port Connectivity Checks: "jt51_wrapper:jt51"
162. Port Connectivity Checks: "vga_to_greyscale:vga_to_grey"
163. Port Connectivity Checks: "keyboard:keyb|keymap:keymap"
164. Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port"
165. Port Connectivity Checks: "keyboard:keyb"
166. Port Connectivity Checks: "ssdram256Mb:ram"
167. Port Connectivity Checks: "msx:the_msx|memoryctl:memctl"
168. Port Connectivity Checks: "msx:the_msx|escci:escci"
169. Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"
170. Port Connectivity Checks: "msx:the_msx|swioports:swiop"
171. Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"
172. Port Connectivity Checks: "msx:the_msx|YM2149:psg"
173. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b"
174. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a"
175. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl"
176. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette"
177. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"
178. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"
179. Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"
180. Port Connectivity Checks: "msx:the_msx|T80a:cpu"
181. Port Connectivity Checks: "msx:the_msx"
182. Port Connectivity Checks: "clocks:clks"
183. Port Connectivity Checks: "pll1:pll_1"
184. Post-Synthesis Netlist Statistics for Top Partition
185. Elapsed Time Per Partition
186. Analysis & Synthesis Messages
187. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 26 11:45:03 2020       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; msx_UAReloaded                              ;
; Top-level Entity Name              ; UAReloaded_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,261                                      ;
;     Total combinational functions  ; 10,741                                      ;
;     Dedicated logic registers      ; 4,387                                       ;
; Total registers                    ; 4387                                        ;
; Total pins                         ; 97                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 221,485                                     ;
; Embedded Multiplier 9-bit elements ; 21                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE55F23C8       ;                    ;
; Top-level entity name                                                      ; UAReloaded_top     ; msx_UAReloaded     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../src/video/vga_to_greyscale.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga_to_greyscale.v                                         ;         ;
; ../../src/syn-UAReloaded/UAReloaded_top.vhd                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd                                ;         ;
; ../../src/audio/mixers.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd                                                 ;         ;
; ../../src/audio/i2s_transmitter.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd                                        ;         ;
; ../../src/peripheral/midiIntf.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd                                          ;         ;
; ../../src/msx_pack.vhd                                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx_pack.vhd                                                     ;         ;
; ../../src/msx.vhd                                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd                                                          ;         ;
; ../../src/clocks.vhd                                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd                                                       ;         ;
; ../../src/cpu/t80a.vhd                                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd                                                     ;         ;
; ../../src/cpu/t80_reg.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd                                                  ;         ;
; ../../src/cpu/t80_pack.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_pack.vhd                                                 ;         ;
; ../../src/cpu/t80_mcode.vhd                                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd                                                ;         ;
; ../../src/cpu/t80_alu.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd                                                  ;         ;
; ../../src/cpu/t80.vhd                                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd                                                      ;         ;
; ../../src/rom/ipl_rom.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd                                                  ;         ;
; ../../src/ram/spram.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd                                                    ;         ;
; ../../src/ram/dpram.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd                                                    ;         ;
; ../../src/ram/ssdram256Mb.vhd                                                       ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd                                              ;         ;
; ../../src/audio/YM2149.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd                                                 ;         ;
; ../../src/video/vdp18/vdp18_core.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd                                       ;         ;
; ../../src/video/vdp18/vdp18_pack-p.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd                                     ;         ;
; ../../src/video/vdp18/vdp18_sprite.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd                                     ;         ;
; ../../src/video/vdp18/vdp18_pattern.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd                                    ;         ;
; ../../src/video/vdp18/vdp18_hor_vert.vhd                                            ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd                                   ;         ;
; ../../src/video/vdp18/vdp18_ctrl.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd                                       ;         ;
; ../../src/video/vdp18/vdp18_cpuio.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd                                      ;         ;
; ../../src/video/vdp18/vdp18_col_mux.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd                                    ;         ;
; ../../src/video/vdp18/vdp18_clk_gen.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd                                    ;         ;
; ../../src/video/vdp18/vdp18_addr_mux.vhd                                            ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd                                   ;         ;
; ../../src/video/vdp18/vdp18_palette.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd                                    ;         ;
; ../../src/video/dblscan.vhd                                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd                                                ;         ;
; ../../src/shared/fifo.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd                                                  ;         ;
; ../../src/peripheral/memoryctl.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd                                         ;         ;
; ../../src/peripheral/keyboard.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd                                          ;         ;
; ../../src/peripheral/keymap.vhd                                                     ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd                                            ;         ;
; ../../src/peripheral/ps2_iobase.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd                                        ;         ;
; ../../src/peripheral/pio.vhd                                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd                                               ;         ;
; ../../src/peripheral/spi.vhd                                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd                                               ;         ;
; ../../src/peripheral/swioports.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd                                         ;         ;
; ../../src/peripheral/exp_slot.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd                                          ;         ;
; ../../src/peripheral/romnextor.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd                                         ;         ;
; ../../src/peripheral/escci/escci.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd                                       ;         ;
; ../../src/peripheral/escci/scc_wave.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd                                    ;         ;
; ../../src/audio/jt51/jt51_wrapper.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd                                      ;         ;
; ../../src/audio/jt51/jt51_timers.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v                                         ;         ;
; ../../src/audio/jt51/jt51_sh.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v                                             ;         ;
; ../../src/audio/jt51/jt51_reg.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v                                            ;         ;
; ../../src/audio/jt51/jt51_pm.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v                                             ;         ;
; ../../src/audio/jt51/jt51_phrom.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v                                          ;         ;
; ../../src/audio/jt51/jt51_phinc_rom.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v                                      ;         ;
; ../../src/audio/jt51/jt51_pg.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v                                             ;         ;
; ../../src/audio/jt51/jt51_op.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v                                             ;         ;
; ../../src/audio/jt51/jt51_noise_lfsr.v                                              ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v                                     ;         ;
; ../../src/audio/jt51/jt51_noise.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v                                          ;         ;
; ../../src/audio/jt51/jt51_mod.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v                                            ;         ;
; ../../src/audio/jt51/jt51_mmr.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v                                            ;         ;
; ../../src/audio/jt51/jt51_lin2exp.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v                                        ;         ;
; ../../src/audio/jt51/jt51_lfo_lfsr.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v                                       ;         ;
; ../../src/audio/jt51/jt51_lfo.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v                                            ;         ;
; ../../src/audio/jt51/jt51_kon.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v                                            ;         ;
; ../../src/audio/jt51/jt51_exprom.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v                                         ;         ;
; ../../src/audio/jt51/jt51_exp2lin.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v                                        ;         ;
; ../../src/audio/jt51/jt51_eg.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v                                             ;         ;
; ../../src/audio/jt51/jt51_acc.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v                                            ;         ;
; ../../src/audio/jt51/jt51.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v                                                ;         ;
; ../../src/audio/vm2413/OPLL.vhd                                                     ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd                                            ;         ;
; ../../src/audio/vm2413/VoiceRom.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd                                        ;         ;
; ../../src/audio/vm2413/VoiceMemory.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd                                     ;         ;
; ../../src/audio/vm2413/vm2413.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd                                          ;         ;
; ../../src/audio/vm2413/SumMixer.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd                                        ;         ;
; ../../src/audio/vm2413/SlotCounter.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd                                     ;         ;
; ../../src/audio/vm2413/SineTable.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd                                       ;         ;
; ../../src/audio/vm2413/RegisterMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd                                  ;         ;
; ../../src/audio/vm2413/PhaseMemory.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd                                     ;         ;
; ../../src/audio/vm2413/PhaseGenerator.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd                                  ;         ;
; ../../src/audio/vm2413/OutputMemory.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd                                    ;         ;
; ../../src/audio/vm2413/OutputGenerator.vhd                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd                                 ;         ;
; ../../src/audio/vm2413/Operator.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd                                        ;         ;
; ../../src/audio/vm2413/LinearTableMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd                                  ;         ;
; ../../src/audio/vm2413/LinearTable.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd                                     ;         ;
; ../../src/audio/vm2413/InterpolateMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd                                  ;         ;
; ../../src/audio/vm2413/FeedbackMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd                                  ;         ;
; ../../src/audio/vm2413/EnvelopeMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd                                  ;         ;
; ../../src/audio/vm2413/EnvelopeGenerator.vhd                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd                               ;         ;
; ../../src/audio/vm2413/Controller.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd                                      ;         ;
; ../../src/audio/vm2413/AttackTableMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd                                  ;         ;
; ../../src/audio/vm2413/AttackTable.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd                                     ;         ;
; ../../src/syn-UAReloaded/pll1/pll1.vhd                                              ; yes             ; User Wizard-Generated File                            ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd                                     ;         ;
; /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/phinc_lut.vh ; yes             ; Auto-Found Unspecified File                           ; /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/phinc_lut.vh                                            ;         ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                              ;         ;
; aglobal170.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                          ;         ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                         ;         ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                       ;         ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                       ;         ;
; db/pll1_altpll.v                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v                                    ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_li41.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_li41.tdf                              ;         ;
; db/decode_jsa.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_jsa.tdf                                   ;         ;
; db/decode_c8a.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_c8a.tdf                                   ;         ;
; db/mux_3nb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mux_3nb.tdf                                      ;         ;
; db/altsyncram_edu1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_edu1.tdf                              ;         ;
; db/altsyncram_qsg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qsg1.tdf                              ;         ;
; db/altsyncram_nbi1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_nbi1.tdf                              ;         ;
; db/altsyncram_mpg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_mpg1.tdf                              ;         ;
; db/altsyncram_sjh1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_sjh1.tdf                              ;         ;
; db/msx_uareloaded.ram0_keymap_db786545.hdl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/msx_uareloaded.ram0_keymap_db786545.hdl.mif      ;         ;
; db/altsyncram_1ci1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_1ci1.tdf                              ;         ;
; db/altsyncram_t8i1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf                              ;         ;
; db/altsyncram_4tg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4tg1.tdf                              ;         ;
; db/altsyncram_j8i1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_j8i1.tdf                              ;         ;
; db/altsyncram_kpd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kpd1.tdf                              ;         ;
; db/altsyncram_4181.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4181.tdf                              ;         ;
; db/msx_uareloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/msx_uareloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;         ;
; db/altsyncram_r6m1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_r6m1.tdf                              ;         ;
; db/msx_uareloaded.ram0_jt51_reg_c6db2313.hdl.mif                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/msx_uareloaded.ram0_jt51_reg_c6db2313.hdl.mif    ;         ;
; db/altsyncram_qq71.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qq71.tdf                              ;         ;
; db/msx_uareloaded.ram0_jt51_phrom_b981b872.hdl.mif                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/msx_uareloaded.ram0_jt51_phrom_b981b872.hdl.mif  ;         ;
; db/altsyncram_f411.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_f411.tdf                              ;         ;
; db/altsyncram_3s11.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3s11.tdf                              ;         ;
; db/altsyncram_4s11.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4s11.tdf                              ;         ;
; db/altsyncram_d111.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_d111.tdf                              ;         ;
; db/altsyncram_e111.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_e111.tdf                              ;         ;
; altshift_taps.tdf                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                       ;         ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;         ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;         ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                        ;         ;
; db/shift_taps_r7m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_r7m.tdf                               ;         ;
; db/altsyncram_2h81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_2h81.tdf                              ;         ;
; db/cntr_pqf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_pqf.tdf                                     ;         ;
; db/cmpr_rgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_rgc.tdf                                     ;         ;
; db/shift_taps_u7m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_u7m.tdf                               ;         ;
; db/altsyncram_8h81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8h81.tdf                              ;         ;
; db/cntr_vqf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_vqf.tdf                                     ;         ;
; db/shift_taps_e6m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_e6m.tdf                               ;         ;
; db/altsyncram_8e81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8e81.tdf                              ;         ;
; db/cntr_uqf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_uqf.tdf                                     ;         ;
; db/shift_taps_s7m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_s7m.tdf                               ;         ;
; db/altsyncram_4h81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4h81.tdf                              ;         ;
; db/cntr_tqf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_tqf.tdf                                     ;         ;
; db/shift_taps_o6m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_o6m.tdf                               ;         ;
; db/altsyncram_oe81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_oe81.tdf                              ;         ;
; db/cntr_apf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_apf.tdf                                     ;         ;
; db/cmpr_pgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_pgc.tdf                                     ;         ;
; db/shift_taps_86m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_86m.tdf                               ;         ;
; db/altsyncram_kd81.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kd81.tdf                              ;         ;
; db/cntr_4pf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_4pf.tdf                                     ;         ;
; db/shift_taps_c6m.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_c6m.tdf                               ;         ;
; db/altsyncram_3l31.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3l31.tdf                              ;         ;
; db/add_sub_24e.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_24e.tdf                                  ;         ;
; db/cntr_6pf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_6pf.tdf                                     ;         ;
; db/cmpr_ogc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_ogc.tdf                                     ;         ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;         ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;         ;
; multcore.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc                                                            ;         ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                            ;         ;
; db/mult_6at.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_6at.tdf                                     ;         ;
; lpm_add_sub.tdf                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                         ;         ;
; addcore.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc                                                             ;         ;
; look_add.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc                                                            ;         ;
; alt_stratix_add_sub.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                 ;         ;
; db/add_sub_tvi.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_tvi.tdf                                  ;         ;
; db/mult_n4t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_n4t.tdf                                     ;         ;
; db/mult_h4t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_h4t.tdf                                     ;         ;
; db/mult_fbt.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf                                     ;         ;
; db/mult_l4t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_l4t.tdf                                     ;         ;
; db/mult_p5t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_p5t.tdf                                     ;         ;
; db/mult_93t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_93t.tdf                                     ;         ;
; db/mult_13t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_13t.tdf                                     ;         ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,261                                                                         ;
;                                             ;                                                                                ;
; Total combinational functions               ; 10741                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 5769                                                                           ;
;     -- 3 input functions                    ; 2693                                                                           ;
;     -- <=2 input functions                  ; 2279                                                                           ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 9048                                                                           ;
;     -- arithmetic mode                      ; 1693                                                                           ;
;                                             ;                                                                                ;
; Total registers                             ; 4387                                                                           ;
;     -- Dedicated logic registers            ; 4387                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 97                                                                             ;
; Total memory bits                           ; 221485                                                                         ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 21                                                                             ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2484                                                                           ;
; Total fan-out                               ; 55806                                                                          ;
; Average fan-out                             ; 3.51                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name       ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |UAReloaded_top                                    ; 10741 (87)          ; 4387 (18)                 ; 221485      ; 21           ; 3       ; 9         ; 97   ; 0            ; |UAReloaded_top                                                                                                                                                      ; UAReloaded_top    ; work         ;
;    |OPLL:opll1|                                    ; 1740 (7)            ; 932 (17)                  ; 9298        ; 6            ; 2       ; 2         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1                                                                                                                                           ; OPLL              ; work         ;
;       |EnvelopeGenerator:eg|                       ; 635 (421)           ; 265 (138)                 ; 450         ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg                                                                                                                      ; EnvelopeGenerator ; work         ;
;          |AttackTable:u_attack_table|              ; 147 (147)           ; 35 (35)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table                                                                                           ; AttackTable       ; work         ;
;             |AttackTableMul:u_attack_table_mul|    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul                                                         ; AttackTableMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0                                          ; lpm_mult          ; work         ;
;                   |mult_93t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0|mult_93t:auto_generated                  ; mult_93t          ; work         ;
;          |EnvelopeMemory:u_envelope_memory|        ; 67 (67)             ; 92 (92)                   ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory                                                                                     ; EnvelopeMemory    ; work         ;
;             |altsyncram:egdata_set_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0                                                         ; altsyncram        ; work         ;
;                |altsyncram_1ci1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated                          ; altsyncram_1ci1   ; work         ;
;       |Operator:op|                                ; 192 (143)           ; 70 (45)                   ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op                                                                                                                               ; Operator          ; work         ;
;          |SineTable:u_sine_table|                  ; 49 (49)             ; 25 (25)                   ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table                                                                                                        ; SineTable         ; work         ;
;             |InterpolateMul:u_interpolate_mul|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul                                                                       ; InterpolateMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0                                                        ; lpm_mult          ; work         ;
;                   |mult_p5t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0|mult_p5t:auto_generated                                ; mult_p5t          ; work         ;
;             |altsyncram:Mux10_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                                                                                 ; altsyncram        ; work         ;
;                |altsyncram_4s11:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4s11:auto_generated                                                  ; altsyncram_4s11   ; work         ;
;             |altsyncram:Mux21_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                                                                                 ; altsyncram        ; work         ;
;                |altsyncram_3s11:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3s11:auto_generated                                                  ; altsyncram_3s11   ; work         ;
;       |OutputGenerator:og|                         ; 181 (62)            ; 154 (31)                  ; 2774        ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og                                                                                                                        ; OutputGenerator   ; work         ;
;          |FeedbackMemory:Fmem|                     ; 32 (32)             ; 33 (33)                   ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem                                                                                                    ; FeedbackMemory    ; work         ;
;             |altsyncram:data_array_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                                                                        ; altsyncram        ; work         ;
;                |altsyncram_j8i1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_j8i1:auto_generated                                         ; altsyncram_j8i1   ; work         ;
;          |LinearTable:Ltbl|                        ; 35 (35)             ; 17 (17)                   ; 2304        ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl                                                                                                       ; LinearTable       ; work         ;
;             |LinearTableMul:u_linear_table_mul|    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul                                                                     ; LinearTableMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0                                                      ; lpm_mult          ; work         ;
;                   |mult_h4t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0|mult_h4t:auto_generated                              ; mult_h4t          ; work         ;
;             |altsyncram:Mux17_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                                                                                ; altsyncram        ; work         ;
;                |altsyncram_d111:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d111:auto_generated                                                 ; altsyncram_d111   ; work         ;
;             |altsyncram:Mux8_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                                                                                 ; altsyncram        ; work         ;
;                |altsyncram_e111:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e111:auto_generated                                                  ; altsyncram_e111   ; work         ;
;          |OutputMemory:Mmem|                       ; 52 (52)             ; 73 (73)                   ; 380         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem                                                                                                      ; OutputMemory      ; work         ;
;             |altsyncram:data_array_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                                                                          ; altsyncram        ; work         ;
;                |altsyncram_nbi1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated                                           ; altsyncram_nbi1   ; work         ;
;             |altsyncram:data_array_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                                                                          ; altsyncram        ; work         ;
;                |altsyncram_nbi1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated                                           ; altsyncram_nbi1   ; work         ;
;       |PhaseGenerator:pg|                          ; 160 (93)            ; 53 (53)                   ; 324         ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg                                                                                                                         ; PhaseGenerator    ; work         ;
;          |PhaseMemory:MEM|                         ; 19 (19)             ; 0 (0)                     ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM                                                                                                         ; PhaseMemory       ; work         ;
;             |altsyncram:phase_array_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                                                                            ; altsyncram        ; work         ;
;                |altsyncram_kpd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated                                             ; altsyncram_kpd1   ; work         ;
;          |lpm_add_sub:Add1|                        ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1                                                                                                        ; lpm_add_sub       ; work         ;
;             |add_sub_tvi:auto_generated|           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1|add_sub_tvi:auto_generated                                                                             ; add_sub_tvi       ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                                                          ; lpm_mult          ; work         ;
;             |mult_6at:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0|mult_6at:auto_generated                                                                                  ; mult_6at          ; work         ;
;       |SlotCounter:s0|                             ; 14 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|SlotCounter:s0                                                                                                                            ; SlotCounter       ; work         ;
;       |SlotCounter:s2|                             ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|SlotCounter:s2                                                                                                                            ; SlotCounter       ; work         ;
;       |SlotCounter:s5|                             ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|SlotCounter:s5                                                                                                                            ; SlotCounter       ; work         ;
;       |SlotCounter:s8|                             ; 17 (17)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|SlotCounter:s8                                                                                                                            ; SlotCounter       ; work         ;
;       |SumMixer:sm|                                ; 85 (85)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|SumMixer:sm                                                                                                                               ; SumMixer          ; work         ;
;       |controller:ct|                              ; 426 (210)           ; 290 (164)                 ; 2934        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct                                                                                                                             ; controller        ; work         ;
;          |RegisterMemory:u_register_memory|        ; 56 (56)             ; 76 (76)                   ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory                                                                                            ; RegisterMemory    ; work         ;
;             |altsyncram:regs_array_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0                                                                ; altsyncram        ; work         ;
;                |altsyncram_t8i1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated                                 ; altsyncram_t8i1   ; work         ;
;          |VoiceMemory:vmem|                        ; 160 (53)            ; 50 (15)                   ; 2736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem                                                                                                            ; VoiceMemory       ; work         ;
;             |VoiceRom:ROM2413|                     ; 107 (107)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413                                                                                           ; VoiceRom          ; work         ;
;             |altsyncram:voices_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                                                                                    ; altsyncram        ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated                                                     ; altsyncram_4tg1   ; work         ;
;             |altsyncram:voices_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                                                                                    ; altsyncram        ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated                                                     ; altsyncram_4tg1   ; work         ;
;    |clocks:clks|                                   ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|clocks:clks                                                                                                                                          ; clocks            ; work         ;
;    |i2s_transmitter:i2s|                           ; 60 (60)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|i2s_transmitter:i2s                                                                                                                                  ; i2s_transmitter   ; work         ;
;    |jt51_wrapper:jt51|                             ; 3104 (2)            ; 1166 (0)                  ; 5723        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51                                                                                                                                    ; jt51_wrapper      ; work         ;
;       |jt51:jt51_inst|                             ; 3102 (15)           ; 1166 (28)                 ; 5723        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst                                                                                                                     ; jt51              ; work         ;
;          |jt51_acc:u_acc|                          ; 176 (168)           ; 68 (65)                   ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc                                                                                                      ; jt51_acc          ; work         ;
;             |jt51_sh:u_acc|                        ; 8 (0)               ; 3 (0)                     ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc                                                                                        ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 8 (0)               ; 3 (0)                     ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0                                                               ; altshift_taps     ; work         ;
;                   |shift_taps_o6m:auto_generated|  ; 8 (0)               ; 3 (0)                     ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated                                 ; shift_taps_o6m    ; work         ;
;                      |altsyncram_oe81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2     ; altsyncram_oe81   ; work         ;
;                      |cntr_apf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1                  ; cntr_apf          ; work         ;
;          |jt51_eg:u_eg|                            ; 394 (357)           ; 94 (64)                   ; 714         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg                                                                                                        ; jt51_eg           ; work         ;
;             |altshift_taps:eg_VIII_rtl_0|          ; 1 (0)               ; 1 (0)                     ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0                                                                            ; altshift_taps     ; work         ;
;                |shift_taps_86m:auto_generated|     ; 1 (0)               ; 1 (0)                     ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated                                              ; shift_taps_86m    ; work         ;
;                   |altsyncram_kd81:altsyncram2|    ; 0 (0)               ; 0 (0)                     ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2                  ; altsyncram_kd81   ; work         ;
;                   |cntr_4pf:cntr1|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|cntr_4pf:cntr1                               ; cntr_4pf          ; work         ;
;             |jt51_sh:u_cntsh|                      ; 12 (0)              ; 5 (0)                     ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh                                                                                        ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)              ; 5 (0)                     ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0                                                               ; altshift_taps     ; work         ;
;                   |shift_taps_r7m:auto_generated|  ; 12 (0)              ; 5 (0)                     ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated                                 ; shift_taps_r7m    ; work         ;
;                      |altsyncram_2h81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2     ; altsyncram_2h81   ; work         ;
;                      |cntr_pqf:cntr1|              ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1                  ; cntr_pqf          ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr4   ; cmpr_rgc          ; work         ;
;             |jt51_sh:u_eg1sh|                      ; 12 (0)              ; 5 (0)                     ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh                                                                                        ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)              ; 5 (0)                     ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0                                                               ; altshift_taps     ; work         ;
;                   |shift_taps_s7m:auto_generated|  ; 12 (0)              ; 5 (0)                     ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated                                 ; shift_taps_s7m    ; work         ;
;                      |altsyncram_4h81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2     ; altsyncram_4h81   ; work         ;
;                      |cntr_tqf:cntr1|              ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1                  ; cntr_tqf          ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|cmpr_rgc:cmpr4   ; cmpr_rgc          ; work         ;
;             |jt51_sh:u_eg2sh|                      ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh                                                                                        ; jt51_sh           ; work         ;
;             |jt51_sh:u_statesh|                    ; 12 (0)              ; 9 (4)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh                                                                                      ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)              ; 5 (0)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0                                                             ; altshift_taps     ; work         ;
;                   |shift_taps_e6m:auto_generated|  ; 12 (0)              ; 5 (0)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated                               ; shift_taps_e6m    ; work         ;
;                      |altsyncram_8e81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2   ; altsyncram_8e81   ; work         ;
;                      |cntr_uqf:cntr1|              ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1                ; cntr_uqf          ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|cmpr_rgc:cmpr4 ; cmpr_rgc          ; work         ;
;          |jt51_lfo:u_lfo|                          ; 644 (341)           ; 353 (67)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo                                                                                                      ; jt51_lfo          ; work         ;
;             |jt51_lfo_lfsr:amnoise[0].u_noise_am|  ; 21 (21)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[1].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[2].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[3].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[4].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[5].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[6].u_noise_am|  ; 22 (22)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[0].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[1].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[2].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[3].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[4].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[5].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[6].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[7].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm                                                                  ; jt51_lfo_lfsr     ; work         ;
;          |jt51_mmr:u_mmr|                          ; 343 (64)            ; 328 (84)                  ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr                                                                                                      ; jt51_mmr          ; work         ;
;             |jt51_reg:u_reg|                       ; 279 (264)           ; 244 (243)                 ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg                                                                                       ; jt51_reg          ; work         ;
;                |altsyncram:reg_op_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0                                                               ; altsyncram        ; work         ;
;                   |altsyncram_r6m1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated                                ; altsyncram_r6m1   ; work         ;
;                |jt51_kon:u_kon|                    ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon                                                                        ; jt51_kon          ; work         ;
;                |jt51_mod:u_mod|                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod                                                                        ; jt51_mod          ; work         ;
;          |jt51_noise:u_noise|                      ; 36 (18)             ; 33 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise                                                                                                  ; jt51_noise        ; work         ;
;             |jt51_noise_lfsr:u_lfsr|               ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr                                                                           ; jt51_noise_lfsr   ; work         ;
;          |jt51_op:u_op|                            ; 325 (304)           ; 60 (39)                   ; 2987        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op                                                                                                        ; jt51_op           ; work         ;
;             |jt51_exprom:u_exprom|                 ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom                                                                                   ; jt51_exprom       ; work         ;
;                |altsyncram:explut_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0                                                           ; altsyncram        ; work         ;
;                   |altsyncram_4181:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated                            ; altsyncram_4181   ; work         ;
;             |jt51_phrom:u_phrom|                   ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom                                                                                     ; jt51_phrom        ; work         ;
;                |altsyncram:sinetable_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0                                                          ; altsyncram        ; work         ;
;                   |altsyncram_qq71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated                           ; altsyncram_qq71   ; work         ;
;             |jt51_sh:out_padding|                  ; 21 (14)             ; 18 (14)                   ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding                                                                                    ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 7 (0)               ; 4 (0)                     ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0                                                           ; altshift_taps     ; work         ;
;                   |shift_taps_c6m:auto_generated|  ; 7 (2)               ; 4 (2)                     ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated                             ; shift_taps_c6m    ; work         ;
;                      |altsyncram_3l31:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ; altsyncram_3l31   ; work         ;
;                      |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1              ; cntr_6pf          ; work         ;
;             |jt51_sh:shsignbit|                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit                                                                                      ; jt51_sh           ; work         ;
;          |jt51_pg:u_pg|                            ; 1093 (337)          ; 164 (155)                 ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg                                                                                                        ; jt51_pg           ; work         ;
;             |jt51_phinc_rom:u_phinctable|          ; 484 (484)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable                                                                            ; jt51_phinc_rom    ; work         ;
;             |jt51_pm:u_pm|                         ; 166 (166)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm                                                                                           ; jt51_pm           ; work         ;
;             |jt51_sh:u_pgrstsh|                    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh                                                                                      ; jt51_sh           ; work         ;
;             |jt51_sh:u_phsh|                       ; 12 (0)              ; 5 (0)                     ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh                                                                                         ; jt51_sh           ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)              ; 5 (0)                     ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0                                                                ; altshift_taps     ; work         ;
;                   |shift_taps_u7m:auto_generated|  ; 12 (0)              ; 5 (0)                     ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated                                  ; shift_taps_u7m    ; work         ;
;                      |altsyncram_8h81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2      ; altsyncram_8h81   ; work         ;
;                      |cntr_vqf:cntr1|              ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1                   ; cntr_vqf          ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|cmpr_rgc:cmpr4    ; cmpr_rgc          ; work         ;
;             |lpm_mult:Mult0|                       ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                                                         ; lpm_mult          ; work         ;
;                |mult_fbt:auto_generated|           ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated                                                                 ; mult_fbt          ; work         ;
;          |jt51_timers:timers|                      ; 76 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers                                                                                                  ; jt51_timers       ; work         ;
;             |jt51_timer:timer_A|                   ; 36 (36)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A                                                                               ; jt51_timer        ; work         ;
;             |jt51_timer:timer_B|                   ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B                                                                               ; jt51_timer        ; work         ;
;    |keyboard:keyb|                                 ; 446 (324)           ; 292 (183)                 ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|keyboard:keyb                                                                                                                                        ; keyboard          ; work         ;
;       |keymap:keymap|                              ; 20 (20)             ; 33 (33)                   ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|keyboard:keyb|keymap:keymap                                                                                                                          ; keymap            ; work         ;
;          |altsyncram:ram_q_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                                                                                   ; altsyncram        ; work         ;
;             |altsyncram_sjh1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated                                                                    ; altsyncram_sjh1   ; work         ;
;       |ps2_iobase:ps2_port|                        ; 102 (102)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|keyboard:keyb|ps2_iobase:ps2_port                                                                                                                    ; ps2_iobase        ; work         ;
;    |midiIntf:midi|                                 ; 76 (76)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|midiIntf:midi                                                                                                                                        ; midiIntf          ; work         ;
;    |mixers:mixer|                                  ; 109 (109)           ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer                                                                                                                                         ; mixers            ; work         ;
;       |lpm_mult:Mult0|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult0                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_l4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult0|mult_l4t:auto_generated                                                                                                  ; mult_l4t          ; work         ;
;       |lpm_mult:Mult1|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult1                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_l4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult1|mult_l4t:auto_generated                                                                                                  ; mult_l4t          ; work         ;
;       |lpm_mult:Mult2|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult2                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_l4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult2|mult_l4t:auto_generated                                                                                                  ; mult_l4t          ; work         ;
;       |lpm_mult:Mult3|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult3                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_l4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult3|mult_l4t:auto_generated                                                                                                  ; mult_l4t          ; work         ;
;       |lpm_mult:Mult4|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult4                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_l4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult4|mult_l4t:auto_generated                                                                                                  ; mult_l4t          ; work         ;
;       |lpm_mult:Mult5|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult5                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_n4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult5|mult_n4t:auto_generated                                                                                                  ; mult_n4t          ; work         ;
;       |lpm_mult:Mult6|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult6                                                                                                                          ; lpm_mult          ; work         ;
;          |mult_n4t:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAReloaded_top|mixers:mixer|lpm_mult:Mult6|mult_n4t:auto_generated                                                                                                  ; mult_n4t          ; work         ;
;    |msx:the_msx|                                   ; 4871 (269)          ; 1698 (43)                 ; 71808       ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx                                                                                                                                          ; msx               ; work         ;
;       |PIO:pio|                                    ; 54 (54)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|PIO:pio                                                                                                                                  ; PIO               ; work         ;
;       |T80a:cpu|                                   ; 2226 (17)           ; 382 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|T80a:cpu                                                                                                                                 ; T80a              ; work         ;
;          |T80:u0|                                  ; 2209 (902)          ; 366 (236)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0                                                                                                                          ; T80               ; work         ;
;             |T80_ALU:alu|                          ; 545 (545)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu                                                                                                              ; T80_ALU           ; work         ;
;             |T80_MCode:mcode|                      ; 486 (486)           ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode                                                                                                          ; T80_MCode         ; work         ;
;             |T80_Reg:Regs|                         ; 276 (276)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs                                                                                                             ; T80_Reg           ; work         ;
;       |YM2149:psg|                                 ; 434 (434)           ; 215 (215)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|YM2149:psg                                                                                                                               ; YM2149            ; work         ;
;       |escci:escci|                                ; 328 (95)            ; 259 (38)                  ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci                                                                                                                              ; escci             ; work         ;
;          |scc_wave:SccWave|                        ; 233 (233)           ; 221 (221)                 ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave                                                                                                             ; scc_wave          ; work         ;
;             |dpram:wavemem|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem                                                                                               ; dpram             ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                                                                        ; altsyncram        ; work         ;
;                   |altsyncram_edu1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated                                         ; altsyncram_edu1   ; work         ;
;             |scc_wave_mul:u_mul|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul                                                                                          ; scc_wave_mul      ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                                                           ; lpm_mult          ; work         ;
;                   |mult_13t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_13t:auto_generated                                                   ; mult_13t          ; work         ;
;       |exp_slot:exp1|                              ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|exp_slot:exp1                                                                                                                            ; exp_slot          ; work         ;
;       |exp_slot:exp3|                              ; 25 (25)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|exp_slot:exp3                                                                                                                            ; exp_slot          ; work         ;
;       |ipl_rom:ipl|                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|ipl_rom:ipl                                                                                                                              ; ipl_rom           ; work         ;
;          |altsyncram:Mux7_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                                                                        ; altsyncram        ; work         ;
;             |altsyncram_f411:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f411:auto_generated                                                                         ; altsyncram_f411   ; work         ;
;       |memoryctl:memctl|                           ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|memoryctl:memctl                                                                                                                         ; memoryctl         ; work         ;
;       |romnextor:nxt|                              ; 21 (21)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|romnextor:nxt                                                                                                                            ; romnextor         ; work         ;
;       |spi:spi|                                    ; 24 (24)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|spi:spi                                                                                                                                  ; spi               ; work         ;
;       |swioports:swiop|                            ; 321 (275)           ; 147 (111)                 ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|swioports:swiop                                                                                                                          ; swioports         ; work         ;
;          |fifo:ps2fifo|                            ; 46 (46)             ; 36 (36)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo                                                                                                             ; fifo              ; work         ;
;             |altsyncram:\fifo_proc:memory_v_rtl_0| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0                                                                        ; altsyncram        ; work         ;
;                |altsyncram_mpg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated                                         ; altsyncram_mpg1   ; work         ;
;       |vdp18_core:vdp|                             ; 1074 (24)           ; 594 (12)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp                                                                                                                           ; vdp18_core        ; work         ;
;          |dblscan:\vo1_2:scandbl|                  ; 45 (45)             ; 36 (36)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl                                                                                                    ; dblscan           ; work         ;
;             |dpram:u_ram_a|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a                                                                                      ; dpram             ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0                                                               ; altsyncram        ; work         ;
;                   |altsyncram_qsg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated                                ; altsyncram_qsg1   ; work         ;
;             |dpram:u_ram_b|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b                                                                                      ; dpram             ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0                                                               ; altsyncram        ; work         ;
;                   |altsyncram_qsg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated                                ; altsyncram_qsg1   ; work         ;
;          |vdp18_addr_mux:addr_mux_b|               ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b                                                                                                 ; vdp18_addr_mux    ; work         ;
;          |vdp18_clk_gen:clk_gen_b|                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b                                                                                                   ; vdp18_clk_gen     ; work         ;
;          |vdp18_col_mux:col_mux_b|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b                                                                                                   ; vdp18_col_mux     ; work         ;
;          |vdp18_cpuio:cpu_io_b|                    ; 114 (114)           ; 118 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b                                                                                                      ; vdp18_cpuio       ; work         ;
;          |vdp18_ctrl:ctrl_b|                       ; 135 (135)           ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b                                                                                                         ; vdp18_ctrl        ; work         ;
;          |vdp18_hor_vert:hor_vert_b|               ; 69 (69)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b                                                                                                 ; vdp18_hor_vert    ; work         ;
;          |vdp18_palette:\von3:palette|             ; 249 (249)           ; 196 (196)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette                                                                                               ; vdp18_palette     ; work         ;
;          |vdp18_pattern:pattern_b|                 ; 68 (68)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b                                                                                                   ; vdp18_pattern     ; work         ;
;          |vdp18_sprite:sprite_b|                   ; 254 (254)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b                                                                                                     ; vdp18_sprite      ; work         ;
;    |pll1:pll_1|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|pll1:pll_1                                                                                                                                           ; pll1              ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|pll1:pll_1|altpll:altpll_component                                                                                                                   ; altpll            ; work         ;
;          |pll1_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated                                                                                        ; pll1_altpll       ; work         ;
;    |spram:vram|                                    ; 10 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|spram:vram                                                                                                                                           ; spram             ; work         ;
;       |altsyncram:ram_q_rtl_0|                     ; 10 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|spram:vram|altsyncram:ram_q_rtl_0                                                                                                                    ; altsyncram        ; work         ;
;          |altsyncram_li41:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated                                                                                     ; altsyncram_li41   ; work         ;
;             |decode_jsa:decode3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|decode_jsa:decode3                                                                  ; decode_jsa        ; work         ;
;             |mux_3nb:mux2|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|mux_3nb:mux2                                                                        ; mux_3nb           ; work         ;
;    |ssdram256Mb:ram|                               ; 187 (187)           ; 178 (178)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|ssdram256Mb:ram                                                                                                                                      ; ssdram256Mb       ; work         ;
;    |vga_to_greyscale:vga_to_grey|                  ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAReloaded_top|vga_to_greyscale:vga_to_grey                                                                                                                         ; vga_to_greyscale  ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 18           ; 25           ; 18           ; 25           ; 450    ; None                                                ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4s11:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_UAReloaded.UAReloaded_top2.rtl.mif              ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3s11:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_UAReloaded.UAReloaded_top1.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_j8i1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 9            ; 10           ; 9            ; 10           ; 90     ; None                                                ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d111:auto_generated|ALTSYNCRAM                                                 ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_UAReloaded.UAReloaded_top3.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e111:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_UAReloaded.UAReloaded_top4.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                                ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                                ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 18           ; 18           ; 18           ; 18           ; 324    ; None                                                ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 9            ; 24           ; 9            ; 24           ; 216    ; None                                                ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                                ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 6            ; 68           ; 6            ; 68           ; 408    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 2            ; 11           ; 2            ; 11           ; 22     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 30           ; 13           ; 30           ; 13           ; 390    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 25           ; 10           ; 25           ; 10           ; 250    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 26           ; 2            ; 26           ; 2            ; 52     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 42           ; 32           ; 42           ; 1344   ; db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 32           ; 45           ; --           ; --           ; 1440   ; db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 32           ; 46           ; --           ; --           ; 1472   ; db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 25           ; 3            ; 25           ; 75     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 27           ; 10           ; 27           ; 10           ; 270    ; None                                                ;
; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif      ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                                                ;
; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f411:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; msx_UAReloaded.UAReloaded_top0.rtl.mif              ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 512          ; 4            ; 512          ; 4            ; 2048   ; None                                                ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 512          ; 4            ; 512          ; 4            ; 2048   ; None                                                ;
; spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 21          ;
; Signed Embedded Multipliers           ; 11          ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------+
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |UAReloaded_top|pll1:pll_1 ; ../../src/syn-UAReloaded/pll1/pll1.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |UAReloaded_top|midiIntf:midi|state_s                                                  ;
+-----------------+----------------+----------------+-----------------+-----------------+----------------+
; Name            ; state_s.stStop ; state_s.stData ; state_s.stStart ; state_s.stClear ; state_s.stIdle ;
+-----------------+----------------+----------------+-----------------+-----------------+----------------+
; state_s.stIdle  ; 0              ; 0              ; 0               ; 0               ; 0              ;
; state_s.stClear ; 0              ; 0              ; 0               ; 1               ; 1              ;
; state_s.stStart ; 0              ; 0              ; 1               ; 0               ; 1              ;
; state_s.stData  ; 0              ; 1              ; 0               ; 0               ; 1              ;
; state_s.stStop  ; 1              ; 0              ; 0               ; 0               ; 1              ;
+-----------------+----------------+----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |UAReloaded_top|keyboard:keyb|keymap_seq_s                               ;
+----------------------+---------------------+----------------------+----------------------+
; Name                 ; keymap_seq_s.KM_END ; keymap_seq_s.KM_READ ; keymap_seq_s.KM_IDLE ;
+----------------------+---------------------+----------------------+----------------------+
; keymap_seq_s.KM_IDLE ; 0                   ; 0                    ; 0                    ;
; keymap_seq_s.KM_READ ; 0                   ; 1                    ; 1                    ;
; keymap_seq_s.KM_END  ; 1                   ; 0                    ; 1                    ;
+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UAReloaded_top|ssdram256Mb:ram|SdrRoutine_v                                                                                                                                                                              ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; Name                               ; SdrRoutine_v.SdrRoutine_WriteOne ; SdrRoutine_v.SdrRoutine_ReadOne ; SdrRoutine_v.SdrRoutine_RefreshAll ; SdrRoutine_v.SdrRoutine_Idle ; SdrRoutine_v.SdrRoutine_Init ; SdrRoutine_v.SdrRoutine_Null ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; SdrRoutine_v.SdrRoutine_Null       ; 0                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 0                            ;
; SdrRoutine_v.SdrRoutine_Init       ; 0                                ; 0                               ; 0                                  ; 0                            ; 1                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_Idle       ; 0                                ; 0                               ; 0                                  ; 1                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_RefreshAll ; 0                                ; 0                               ; 1                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_ReadOne    ; 0                                ; 1                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_WriteOne   ; 1                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                                                                                                                                                                                               ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; Name                           ; state_q.ST_WR_PALETTE ; state_q.ST_WR_MODE1_2ND_RWRITE ; state_q.ST_WR_MODE1_2ND_VWRITE ; state_q.ST_WR_MODE1_2ND_VREAD ; state_q.ST_WR_MODE1_1ST_IDLE ; state_q.ST_WR_MODE1_1ST ; state_q.ST_RD_MODE1 ; state_q.ST_WR_MODE0 ; state_q.ST_RD_MODE0 ; state_q.ST_IDLE ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; state_q.ST_IDLE                ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 0               ;
; state_q.ST_RD_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 1                   ; 1               ;
; state_q.ST_WR_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 1                   ; 0                   ; 1               ;
; state_q.ST_RD_MODE1            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 1                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST        ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 1                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST_IDLE   ; 0                     ; 0                              ; 0                              ; 0                             ; 1                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VREAD  ; 0                     ; 0                              ; 0                              ; 1                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VWRITE ; 0                     ; 0                              ; 1                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_RWRITE ; 0                     ; 1                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_PALETTE          ; 1                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413|data.ML[3]                         ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_clk_io~reg0                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|OldNMI_n                                                          ; Lost fanout                                                                                               ;
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s                                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|BusAck                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_q                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_s                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|ram_addr_s[23,24]                                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrAddress_v[23,24]                                                           ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMI_s                                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMICycle                                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_B                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_B                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_A                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_A                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][0]                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[0]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][0]                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[1]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[1]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[1]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[0]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[0]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[0]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[8]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[1]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[9]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[0]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[2]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[1]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[3]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[2]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[4]                                  ;
; ssdram256Mb:ram|SdrBa_s[1]                                                                    ; Merged with ssdram256Mb:ram|SdrBa_s[0]                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[5,7]                                                ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[3]                                                  ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[6]                                                  ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[0]                                                  ;
; keyboard:keyb|d_to_send_s[5,7]                                                                ; Merged with keyboard:keyb|d_to_send_s[3]                                                                  ;
; keyboard:keyb|d_to_send_s[6]                                                                  ; Merged with keyboard:keyb|d_to_send_s[0]                                                                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[3]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[0]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[4]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[1]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|controller:ct|kflag                                                                ; Merged with OPLL:opll1|controller:ct|key                                                                  ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[17]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[17]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[16]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[16]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[15]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[15]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[14]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[14]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[13]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[13]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[12]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[12]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[11]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[11]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[10]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[10]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[9]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[9]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[8]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[8]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[7]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[7]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[6]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[6]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[5]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[5]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[4]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[4]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[3]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[3]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[2]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[2]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[1]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[1]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[0]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[0]                                                    ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[2]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[1]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[3]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[0]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0]                                  ;
; OPLL:opll1|controller:ct|vindex[0]                                                            ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; OPLL:opll1|controller:ct|user_voice_addr[2..5]                                                ; Merged with OPLL:opll1|controller:ct|user_voice_addr[1]                                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; keyboard:keyb|d_to_send_s[1]                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33,34]                                         ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|user_voice_addr[1]                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrBa_s[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrCmd_s[3]                                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|refreshDelayCounter_v[23]                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[17]                                ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|swioports:swiop|maker_id_s[0,1]                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; clocks:clks|clk1_cnt_q[0]                                                                     ; Merged with clocks:clks|clock_vdp_s                                                                       ;
; OPLL:opll1|controller:ct|slot_voice_addr[0]                                                   ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[19]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[18]                               ;
; OPLL:opll1|SlotCounter:s2|ff_count[0]                                                         ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[0]                                                         ;
; OPLL:opll1|SlotCounter:s8|ff_count[0]                                                         ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[0]                                                         ;
; OPLL:opll1|EnvelopeGenerator:eg|amphase[0]                                                    ; Merged with OPLL:opll1|SlotCounter:s5|ff_count[0]                                                         ;
; OPLL:opll1|SlotCounter:s8|ff_count[1]                                                         ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[1]                                                         ;
; OPLL:opll1|SlotCounter:s0|ff_count[2]                                                         ; Merged with OPLL:opll1|SlotCounter:s8|ff_count[2]                                                         ;
; msx:the_msx|m1_wait_ff_s[0]                                                                   ; Merged with msx:the_msx|m1_wait_ff_s[1]                                                                   ;
; msx:the_msx|swioports:swiop|keymap_data_q[7]                                                  ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|regs_wdata[14,15]                                                    ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~44                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[23]         ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~45                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[24]         ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[14,15]                        ; Lost fanout                                                                                               ;
; Total Number of Removed Registers = 116                                                       ;                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                              ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s               ; Stuck at GND              ; msx:the_msx|T80a:cpu|T80:u0|BusAck, msx:the_msx|spi:spi|sd_chg_q,   ;
;                                                    ; due to stuck port data_in ; msx:the_msx|spi:spi|sd_chg_s                                        ;
; ssdram256Mb:ram|ram_addr_s[23]                     ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[23], ssdram256Mb:ram|SdrBa_s[0]        ;
;                                                    ; due to stuck port data_in ;                                                                     ;
; ssdram256Mb:ram|ram_addr_s[24]                     ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[24]                                    ;
;                                                    ; due to stuck port data_in ;                                                                     ;
; keyboard:keyb|d_to_send_s[1]                       ; Stuck at GND              ; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                        ;
;                                                    ; due to stuck port data_in ;                                                                     ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33] ; Lost Fanouts              ; msx:the_msx|swioports:swiop|keymap_data_q[7]                        ;
; OPLL:opll1|controller:ct|regs_wdata[14]            ; Lost Fanouts              ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[14] ;
; OPLL:opll1|controller:ct|regs_wdata[15]            ; Lost Fanouts              ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[15] ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4387  ;
; Number of registers using Synchronous Clear  ; 357   ;
; Number of registers using Synchronous Load   ; 253   ;
; Number of registers using Asynchronous Clear ; 1930  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3213  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5]    ; 25      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4]    ; 31      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1]    ; 27      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7]    ; 44      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[0]    ; 32      ;
; msx:the_msx|swioports:swiop|vga_en_q                                 ; 17      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|hsync_n_o       ; 5       ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|vsync_n_o       ; 19      ;
; msx:the_msx|spi:spi|spi_cs_n_o[0]                                    ; 3       ;
; msx:the_msx|spi:spi|shift_r[8]                                       ; 2       ;
; midiIntf:midi|tx_s                                                   ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][1]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][1]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][0]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][0]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][0]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][0]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][12] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][12]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][12] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][9]   ; 1       ;
; Total number of inverted registers = 372*                            ;         ;
+----------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                             ; Action           ; Reason              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add1~1                                                                                                                                                           ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add5~1                                                                                                                           ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add5~20                                                                                                                          ; Deleted          ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add6~0                                                                                                                           ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add9~0                                                                                                                           ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add12~0                                                                                                                          ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|Add13~1                                                                                                                          ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|Add0~1                                                                                                ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|w_addr2[0]~0                                                                                          ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|ShiftLeft0~27                                                                                                                    ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|ShiftLeft0~29                                                                                                                    ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|ShiftLeft1~10                                                                                                                    ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|egphase~107                                                                                                                      ; Modified         ; Timing optimization ;
; OPLL:opll1|EnvelopeGenerator:eg|rm~0                                                                                                                             ; Modified         ; Timing optimization ;
; OPLL:opll1|Operator:op|Add3~1                                                                                                                                    ; Modified         ; Timing optimization ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|Add0~1                                                                                                             ; Modified         ; Timing optimization ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|w_addr1[1]~2                                                                                                       ; Modified         ; Timing optimization ;
; OPLL:opll1|Operator:op|opout_buf~7                                                                                                                               ; Modified         ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|Add0~0                                                                                                                             ; Deleted          ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|Add0~1                                                                                                                             ; Modified         ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|Add1~0                                                                                                                             ; Deleted          ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|Add1~1                                                                                                                             ; Modified         ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Add0~1                                                                                                            ; Modified         ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|w_addr1[6]~0                                                                                                      ; Modified         ; Timing optimization ;
; OPLL:opll1|OutputGenerator:og|mo_wr~2                                                                                                                            ; Modified         ; Timing optimization ;
; OPLL:opll1|SlotCounter:s8|Add0~1                                                                                                                                 ; Modified         ; Timing optimization ;
; OPLL:opll1|controller:ct|Add3~1                                                                                                                                  ; Modified         ; Timing optimization ;
; OPLL:opll1|controller:ct|Mux190~0                                                                                                                                ; Modified         ; Timing optimization ;
; i2s_transmitter:i2s|Add1~1                                                                                                                                       ; Modified         ; Timing optimization ;
; i2s_transmitter:i2s|bitcount~2                                                                                                                                   ; Modified         ; Timing optimization ;
; i2s_transmitter:i2s|shiftreg[1]~15                                                                                                                               ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1|add_sub4_result_int[0]~1     ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1|trigger_mux_w[0]~1           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[0]_OTERM95                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[0]~18                                                                                                   ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[1]_OTERM93                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[2]_OTERM91                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[3]_OTERM89                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[4]_OTERM87                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[5]_OTERM85                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[6]_OTERM83                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[7]_OTERM81                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[8]_OTERM79                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[9]_OTERM77                                                                                              ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[10]_OTERM75                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[11]_OTERM73                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[12]_OTERM71                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[13]_OTERM69                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[14]_OTERM67                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[15]_OTERM65                                                                                             ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[0]_OTERM127                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[0]~18                                                                                                  ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[1]_OTERM125                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[2]_OTERM123                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[3]_OTERM121                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[4]_OTERM119                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[5]_OTERM117                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[6]_OTERM115                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[7]_OTERM113                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[8]_OTERM111                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[9]_OTERM109                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[10]_OTERM107                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[11]_OTERM105                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[12]_OTERM103                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[13]_OTERM101                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[14]_OTERM99                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[15]_OTERM97                                                                                            ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add3~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add3~2                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add3~26                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add3~27                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add4~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add6~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add7~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add9~0                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Add9~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|ar_sum_VI[0]~11                                                                                                    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII~8                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII~47                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII~55                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII~62                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_comb_bita0~COUT      ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]~0         ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_comb_bita0~COUT      ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0]~0         ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_comb_bita0~COUT    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]~0       ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|sum_eg_tl_VII[1]~1                                                                                                 ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add2~2                                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add4~1                                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add4~16                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add4~40                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add4~41                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add9~1                                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|Add9~13                                                                                                          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm~30                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm~31                                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm~32                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm~34                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|Add0~1                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|Add5~1                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux22~0                                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|atten_internal_XI[0]                                                                                               ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|atten_internal_XI[2]                                                                                               ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|aux_X[0]                                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|add_sub6_result_int[0]~1 ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|trigger_mux_w[0]~0       ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|logsin[0]~1                                                                                                        ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[9]~28                                                                                                ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phase[0]~1                                                                                                         ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|subtresult[0]~1                                                                                                    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add1~3                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add1~3_RESYN750_BDD751                                                                                             ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add3~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add5~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add10~1                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add11~1                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add12~1                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add12~59                                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Decoder3~0_OTERM13                                                                                                 ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Decoder3~1_OTERM11                                                                                                 ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux7~6                                                                                                             ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux7~7                                                                                                             ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux9~0                                                                                                             ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux9~1                                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux9~1_RESYN288_BDD289                                                                                             ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux10~0                                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux10~1                                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux10~1_RESYN282_BDD283                                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux10~1_RESYN284_BDD285                                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux10~1_RESYN286_BDD287                                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|LessThan7~0                                                                                           ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector0~1                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector2~1                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector2~1_RESYN800_BDD801                                                                           ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector2~1_RESYN802_BDD803                                                                           ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector3~2                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector3~2_RESYN662_BDD663                                                                           ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|Selector3~2_RESYN664_BDD665                                                                           ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex0[0]~1                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[0]~38                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[2]~26                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[2]~27                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[2]~27_RESYN676_BDD677                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[2]~27_RESYN678_BDD679                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]~24                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]~25                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]~25_RESYN672_BDD673                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]~25_RESYN674_BDD675                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[4]~21                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[4]~22                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[4]~22_RESYN820_BDD821                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[4]~22_RESYN822_BDD823                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[5]~19                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[5]~20                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[5]~20_RESYN814_BDD815                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[5]~20_RESYN816_BDD817                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[7]~3                                                                                             ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[7]~4                                                                                             ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[7]~4_RESYN666_BDD667                                                                             ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~12                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~13                                                                                            ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~14                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~14_RESYN808_BDD809                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~14_RESYN810_BDD811                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]~14_RESYN812_BDD813                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[9]~11                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[9]~11_RESYN806_BDD807                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[10]~8                                                                                            ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[10]~8_RESYN804_BDD805                                                                            ; Created          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|skcex0[0]~1                                                                                           ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_comb_bita0~COUT       ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]~0          ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[0]~9                                                                                                    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[5]~8                                                                                                    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II~28                                                                                                      ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|op_3~1                                                                      ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[0]_OTERM31                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[0]~16                                                                                                ; Deleted          ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[1]_OTERM33                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[2]_OTERM35                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[3]_OTERM37                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[4]_OTERM39                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[5]_OTERM41                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[6]_OTERM43                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[7]_OTERM45                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[8]_OTERM47                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[9]_OTERM49                                                                                           ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[10]_OTERM51                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[11]_OTERM53                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[12]_OTERM55                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[13]_OTERM57                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[14]_OTERM59                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[15]_OTERM61                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[16]_OTERM63                                                                                          ; Retimed Register ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII~19                                                                                                  ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult~6                                                                                    ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|next[0]~1                                                                                 ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult~10                                                                                   ; Modified         ; Timing optimization ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|next[0]~1                                                                                 ; Modified         ; Timing optimization ;
; keyboard:keyb|d_to_send_s[2]~2                                                                                                                                   ; Deleted          ; Timing optimization ;
; keyboard:keyb|d_to_send_s[2]~3                                                                                                                                   ; Deleted          ; Timing optimization ;
; keyboard:keyb|d_to_send_s[2]~4                                                                                                                                   ; Modified         ; Timing optimization ;
; keyboard:keyb|d_to_send_s[2]~4_RESYN652_BDD653                                                                                                                   ; Created          ; Timing optimization ;
; keyboard:keyb|d_to_send_s[2]~4_RESYN654_BDD655                                                                                                                   ; Created          ; Timing optimization ;
; keyboard:keyb|led_caps_v~0                                                                                                                                       ; Modified         ; Timing optimization ;
; keyboard:keyb|led_caps_v~0_RESYN656_BDD657                                                                                                                       ; Created          ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|Equal6~0                                                                                                                       ; Deleted          ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|Equal6~0_RTM08                                                                                                                 ; Modified         ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|Equal6~0_RTM08                                                                                                                 ; Retimed Register ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~3                                                                                                                  ; Modified         ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~3_RTM09                                                                                                            ; Modified         ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated                                                                                                        ; Deleted          ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM1                                                                                                 ; Retimed Register ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM3                                                                                                 ; Retimed Register ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM5                                                                                                 ; Retimed Register ; Timing optimization ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM7                                                                                                 ; Retimed Register ; Timing optimization ;
; mixers:mixer|audio_mix_l_o[0]~1                                                                                                                                  ; Modified         ; Timing optimization ;
; mixers:mixer|audio_mix_r_o[0]~1                                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~1                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~2                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~3                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~4                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|Decoder0~5                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|porta_r[4]~6                                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~13                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~14                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~15                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~16                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~17                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~21                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~22                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~22_RESYN714_BDD715                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~22_RESYN716_BDD717                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~22_RESYN718_BDD719                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~22_RESYN720_BDD721                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~23                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~23_RESYN722_BDD723                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~23_RESYN724_BDD725                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~23_RESYN726_BDD727                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~24                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~24_RESYN728_BDD729                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~24_RESYN730_BDD731                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~24_RESYN732_BDD733                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~25                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~25_RESYN836_BDD837                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~25_RESYN838_BDD839                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~25_RESYN840_BDD841                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~25_RESYN842_BDD843                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~26                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~26_RESYN846_BDD847                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~26_RESYN848_BDD849                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~26_RESYN850_BDD851                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~26_RESYN852_BDD853                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~27                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~27_RESYN734_BDD735                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~27_RESYN736_BDD737                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|PIO:pio|portc_r~27_RESYN738_BDD739                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[0]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[1]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[2]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[3]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[4]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[5]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|ACC[6]~_wirecell                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|A[9]~50                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|A[9]~50_RESYN602_BDD603                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add1~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add3~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add4~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add5~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add7~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add8~0                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Add8~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|A~36                                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[0]                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[0]_OTERM155                                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[0]_OTERM157                                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[0]_OTERM159                                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[7]                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[7]_OTERM161                                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA[7]_OTERM163                                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~2                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~2_RESYN444_BDD445                                                                                                               ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~2_RESYN446_BDD447                                                                                                               ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~24                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~24_RESYN576_BDD577                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~24_RESYN578_BDD579                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~32                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~32_RESYN594_BDD595                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusA~32_RESYN596_BDD597                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~30                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~30_RESYN484_BDD485                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~40                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~40_RESYN580_BDD581                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~50                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~50_RESYN598_BDD599                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~60                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|BusB~60_RESYN600_BDD601                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Equal4~3                                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Equal24~1                                                                                                                            ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Equal24~1_RTM0197                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Equal47~4_OTERM25                                                                                                                    ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~64                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~65                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~66                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~67                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN624_BDD625                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN626_BDD627                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN628_BDD629                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN630_BDD631                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN632_BDD633                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F[5]~68_RESYN634_BDD635                                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~13                                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~14                                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~15                                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~16                                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~16_RESYN476_BDD477                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~16_RESYN478_BDD479                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~16_RESYN480_BDD481                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~16_RESYN482_BDD483                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~26                                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~27                                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~27_RESYN262_BDD263                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41                                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41_RESYN528_BDD529                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41_RESYN530_BDD531                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41_RESYN532_BDD533                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41_RESYN536_BDD537                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|F~41_RESYN538_BDD539                                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ                                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM147                                                                                                             ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM149                                                                                                             ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM151                                                                                                             ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM165                                                                                                    ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM167                                                                                                    ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM169_OTERM181                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM169_OTERM183                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM169_OTERM185                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM169_OTERM187                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM173                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM175                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM177                                                                                           ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM179_OTERM189                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM179_OTERM191                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM179_OTERM193                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM15_OTERM153_OTERM171_OTERM179_OTERM195                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM17                                                                                                                      ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|IncDecZ_OTERM19                                                                                                                      ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[0]_OTERM129                                                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]_OTERM131                                                                                                                  ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1                                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_BDD203                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_RESYN752_BDD753                                                                                                ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_RESYN754_BDD755                                                                                                ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_RESYN756_BDD757                                                                                                ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_RESYN758_BDD759                                                                                                ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN202_RESYN760_BDD761                                                                                                ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|MCycles[1]~1_RESYN204_BDD205                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|PC[0]~31                                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|PC~38                                                                                                                                ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[0]_OTERM137                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[0]~11                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[1]_OTERM135                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[2]_OTERM133                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[3]_OTERM145                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[4]_OTERM139                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[5]_OTERM141                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|R[6]_OTERM143                                                                                                                        ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]~6                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]~7                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]~7_RESYN780_BDD781                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]~7_RESYN782_BDD783                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]~7_RESYN784_BDD785                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[1]~8                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[1]~9                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[1]~9_RESYN786_BDD787                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[1]~9_RESYN788_BDD789                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA[1]~9_RESYN790_BDD791                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA~3                                                                                                                           ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA~3_RESYN424_BDD425                                                                                                           ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegAddrA~3_RESYN426_BDD427                                                                                                           ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[2]~2                                                                                                                          ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[2]~3                                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[2]~3_RESYN616_BDD617                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[2]~3_RESYN618_BDD619                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[3]~6                                                                                                                          ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[3]~7                                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[3]~7_RESYN620_BDD621                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[3]~7_RESYN622_BDD623                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[5]~8                                                                                                                          ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[5]~9                                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[5]~9_RESYN636_BDD637                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[5]~9_RESYN638_BDD639                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[7]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[7]~11                                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[7]~11_RESYN648_BDD649                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIH[7]~11_RESYN650_BDD651                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[0]~12                                                                                                                         ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[0]~13                                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[0]~13_RESYN564_BDD565                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[0]~13_RESYN566_BDD567                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[2]~16                                                                                                                         ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[2]~17                                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[2]~17_RESYN568_BDD569                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[2]~17_RESYN570_BDD571                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[4]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[4]~11                                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[4]~11_RESYN560_BDD561                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[4]~11_RESYN562_BDD563                                                                                                         ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[7]~6                                                                                                                          ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[7]~7                                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[7]~7_RESYN556_BDD557                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegDIL[7]~7_RESYN558_BDD559                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegWEH~1                                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|RegWEH~1_RESYN614_BDD615                                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|SP~14                                                                                                                                ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[4]~8                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[4]~9                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[4]~9_RESYN260_BDD261                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[5]~14                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[5]~15                                                                                                                       ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[5]~15_RESYN268_BDD269                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[6]~12                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[6]~13                                                                                                                       ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[6]~13_RESYN266_BDD267                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[7]~4                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[7]~5                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|Save_Mux[7]~5_RESYN242_BDD243                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Add4~1                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Add6~1                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~0                                                                                                               ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]~1                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[5]~7                                                                                                               ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[5]~8                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[5]~8_RESYN240_BDD241                                                                                               ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~4                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~5                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~6                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~6_RESYN276_BDD277                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~6_RESYN278_BDD279                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|F_Out~8                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux10~0                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux10~1                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux10~1_RESYN298_BDD299                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux22~0                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~0                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~1                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~3_RESYN270_BDD271                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~3_RESYN272_BDD273                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux24~3_RESYN274_BDD275                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux28~8                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux28~10                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux28~11                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~85                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~93                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~96                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~97                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~97_RESYN310_BDD311                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~97_RESYN312_BDD313                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~97_RESYN314_BDD315                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~97_RESYN316_BDD317                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~98                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~100                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~101                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~102                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103_RESYN318_BDD319                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103_RESYN320_BDD321                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103_RESYN324_BDD325                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103_RESYN326_BDD327                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~103_RESYN328_BDD329                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~104                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~105                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~106                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~107                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~107_RESYN220_BDD221                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~107_RESYN222_BDD223                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~107_RESYN224_BDD225                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~108                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~109                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~109_RESYN330_BDD331                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~109_RESYN332_BDD333                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~109_RESYN334_BDD335                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~120                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~140                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~142                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~142_RESYN348_BDD349                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~143                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~147                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~149                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~150                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~151                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~152                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~152_RESYN234_BDD235                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~152_RESYN236_BDD237                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~152_RESYN238_BDD239                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~156                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~168                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~173                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~177                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~238                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~243                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~246                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~247                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~250                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~250_RESYN246_BDD247                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~250_RESYN248_BDD249                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~250_RESYN250_BDD251                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~251                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~252                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~253                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~254                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~256                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~257                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~258                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~258_RESYN252_BDD253                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~258_RESYN254_BDD255                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~269                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~271                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~316                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~317                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~317_RESYN394_BDD395                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~317_RESYN396_BDD397                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~318                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~318_RESYN398_BDD399                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~339                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~340                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~340_RESYN256_BDD257                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~340_RESYN258_BDD259                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~341                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~342                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~344                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~344_RESYN404_BDD405                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~344_RESYN406_BDD407                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~346                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~351                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~352                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~394                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~403                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~413                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415_RESYN696_BDD697                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415_RESYN698_BDD699                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415_RESYN700_BDD701                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415_RESYN702_BDD703                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~415_RESYN704_BDD705                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~416                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t~422                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux43~0                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux43~0_OTERM21                                                                                                      ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux43~0_RTM023                                                                                                       ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux43~0_RTM023                                                                                                       ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~7                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~8                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~9                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~10                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~11                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~12                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~13                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux72~14                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~2                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~3                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~4                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~4_RESYN214_BDD215                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~4_RESYN216_BDD217                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~5                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~5_RESYN308_BDD309                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~6                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~7                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~8                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~8_RESYN218_BDD219                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~17                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux75~20                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux83~15                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux83~22                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux87~8                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux87~9                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux87~13                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~4                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~4_RESYN420_BDD421                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~4_RESYN422_BDD423                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~7                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~8                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~9                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~11                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~11_RESYN292_BDD293                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~11_RESYN294_BDD295                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~11_RESYN296_BDD297                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~12                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~12_RESYN706_BDD707                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux88~12_RESYN708_BDD709                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~7                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~7_RESYN770_BDD771                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~7_RESYN774_BDD775                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~7_RESYN776_BDD777                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~7_RESYN778_BDD779                                                                                              ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux89~8                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux90~4                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux90~5                                                                                                              ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux127~4                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux127~5                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux127~6                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux127~7                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux127~8                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux191~0                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux191~0_OTERM27                                                                                                     ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux191~0_RTM029                                                                                                      ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux191~0_RTM029                                                                                                      ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux209~0                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux209~1                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~0                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~1                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~2                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~2_RTM022                                                                                                      ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~3                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~3_RESYN300_BDD301                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~3_RESYN302_BDD303                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~3_RESYN304_BDD305                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux211~3_RESYN306_BDD307                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux246~1                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux248~3                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux248~6                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~0                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~1                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~1_RESYN206_BDD207                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~1_RESYN208_BDD209                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~1_RESYN210_BDD211                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~1_RESYN212_BDD213                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~2                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~3                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~6                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN226_BDD227                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN336_BDD337                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN338_BDD339                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN342_BDD343                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN344_BDD345                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux260~7_RESYN346_BDD347                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux262~0                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux262~0_RTM028                                                                                                      ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux270~1                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux273~4                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux273~9                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux273~9_RESYN416_BDD417                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux273~9_RESYN418_BDD419                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux273~11                                                                                                            ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux274~1                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~0                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~0_RESYN400_BDD401                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~1                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~1_RESYN402_BDD403                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~2                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~3                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~3_RESYN408_BDD409                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~3_RESYN410_BDD411                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~3_RESYN412_BDD413                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux275~3_RESYN414_BDD415                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux292~8                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Mux296~0                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Set_Addr_To[2]~4                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Set_Addr_To[2]~5                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode|Set_BusB_To[0]~24                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux0~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux0~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux0~3_RESYN572_BDD573                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux0~3_RESYN574_BDD575                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux1~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux1~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux1~3_RESYN582_BDD583                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux1~3_RESYN584_BDD585                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux2~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux2~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux2~3_RESYN586_BDD587                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux2~3_RESYN588_BDD589                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux3~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux3~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux3~3_RESYN590_BDD591                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux3~3_RESYN592_BDD593                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux4~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux4~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux4~3_RESYN460_BDD461                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux4~3_RESYN462_BDD463                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux5~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux5~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux5~3_RESYN440_BDD441                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux5~3_RESYN442_BDD443                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux6~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux6~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux6~3_RESYN468_BDD469                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux6~3_RESYN470_BDD471                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux7~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux7~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux7~3_RESYN452_BDD453                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux7~3_RESYN454_BDD455                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux8~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux8~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux8~3_RESYN552_BDD553                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux8~3_RESYN554_BDD555                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux9~2                                                                                                                  ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux9~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux9~3_RESYN540_BDD541                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux9~3_RESYN542_BDD543                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux10~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux10~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux10~3_RESYN544_BDD545                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux10~3_RESYN546_BDD547                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux11~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux11~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux11~3_RESYN548_BDD549                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux11~3_RESYN550_BDD551                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux12~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux12~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux12~3_RESYN464_BDD465                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux12~3_RESYN466_BDD467                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux13~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux13~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux13~3_RESYN448_BDD449                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux13~3_RESYN450_BDD451                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux14~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux14~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux14~3_RESYN472_BDD473                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux14~3_RESYN474_BDD475                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~2                                                                                                                 ; Deleted          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~3                                                                                                                 ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~3_RESYN456_BDD457                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~3_RESYN458_BDD459                                                                                                 ; Created          ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~4_RTM0196                                                                                                         ; Modified         ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux15~4_RTM0196                                                                                                         ; Retimed Register ; Timing optimization ;
; msx:the_msx|T80a:cpu|T80:u0|TmpAddr~11                                                                                                                           ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add1~1                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add3~1                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add3~35                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add4~1                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add4~35                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add5~1                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add5~35                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add9~1                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add9~32                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|YM2149:psg|Add9~47                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|LessThan0~1                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|YM2149:psg|LessThan4~30                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~140                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~140_RESYN498_BDD499                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~140_RESYN500_BDD501                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~160                                                                                                                                    ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~161                                                                                                                                    ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~162                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~162_RESYN510_BDD511                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~162_RESYN512_BDD513                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~162_RESYN514_BDD515                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~162_RESYN516_BDD517                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~209                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~209_RESYN710_BDD711                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[0]~209_RESYN712_BDD713                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~118                                                                                                                                    ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~136                                                                                                                                    ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~137                                                                                                                                    ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~141                                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~141_RESYN502_BDD503                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~141_RESYN504_BDD505                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~141_RESYN506_BDD507                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[1]~141_RESYN508_BDD509                                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~87                                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~88                                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~89                                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~90                                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91                                                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN486_BDD487                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN488_BDD489                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN490_BDD491                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN492_BDD493                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN494_BDD495                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[2]~91_RESYN496_BDD497                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~10                                                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~10_RESYN374_BDD375                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~11                                                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~11_RESYN376_BDD377                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~11_RESYN378_BDD379                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~13                                                                                                                                     ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~14                                                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~14_RESYN762_BDD763                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~43                                                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~43_RESYN380_BDD381                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s[3]~43_RESYN382_BDD383                                                                                                                     ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~50                                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~67                                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~67_RESYN764_BDD765                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~67_RESYN768_BDD769                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~70                                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~81                                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~82                                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~83                                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~83_RESYN384_BDD385                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~83_RESYN386_BDD387                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~83_RESYN388_BDD389                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~83_RESYN392_BDD393                                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~170                                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~181                                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~182                                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~183                                                                                                                                       ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~183_RESYN518_BDD519                                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~183_RESYN520_BDD521                                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~183_RESYN522_BDD523                                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~183_RESYN526_BDD527                                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~191                                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~192                                                                                                                                       ; Deleted          ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~193                                                                                                                                       ; Modified         ; Timing optimization ;
; msx:the_msx|d_to_cpu_s~193_RESYN264_BDD265                                                                                                                       ; Created          ; Timing optimization ;
; msx:the_msx|escci:escci|ram_ce_o~0                                                                                                                               ; Modified         ; Timing optimization ;
; msx:the_msx|escci:escci|ram_ce_o~0_RESYN350_BDD351                                                                                                               ; Created          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[0]~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[0]~1                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[0]~1_RESYN604_BDD605                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[0]~1_RESYN606_BDD607                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[8]~2                                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[8]~2_RESYN608_BDD609                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[8]~2_RESYN610_BDD611                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|ipl_rampage_s[8]~2_RESYN612_BDD613                                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|iplrom_cs_s                                                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|iplrom_cs_s_RESYN372_BDD373                                                                                                                          ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[0]~89                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[0]~89_RESYN370_BDD371                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[1]~22                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[1]~22_RESYN354_BDD355                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[6]~41                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[6]~41_RESYN360_BDD361                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[7]~55                                                                                                                    ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[7]~55_RESYN362_BDD363                                                                                                    ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[10]~21                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[10]~21_RESYN352_BDD353                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[14]~33                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[14]~33_RESYN356_BDD357                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[14]~38                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[14]~38_RESYN358_BDD359                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~50                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~51                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~93                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~94                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~94_RESYN824_BDD825                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~94_RESYN826_BDD827                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~94_RESYN830_BDD831                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[16]~94_RESYN832_BDD833                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~58                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~59                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~60                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~60_RESYN364_BDD365                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~60_RESYN366_BDD367                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~60_RESYN368_BDD369                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~96                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[17]~96_RESYN690_BDD691                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[21]~97                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[21]~97_RESYN692_BDD693                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[22]~98                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|memoryctl:memctl|ram_addr_o[22]~98_RESYN694_BDD695                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|process_3~1                                                                                                                                          ; Deleted          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_cs_o~0                                                                                                                             ; Deleted          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_cs_o~1                                                                                                                             ; Modified         ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_cs_o~1_RESYN244_BDD245                                                                                                             ; Created          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~3                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~4                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~4_RESYN792_BDD793                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~4_RESYN794_BDD795                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~4_RESYN796_BDD797                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|romnextor:nxt|rom_page_s[2]~4_RESYN798_BDD799                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|Add0~17                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|Add0~34                                                                                                                              ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|keymap_addr_q[0]~2                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|keymap_addr_q[0]~2_RESYN660_BDD661                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|keymap_data_q[0]~2                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|keymap_data_q[0]~2_RESYN658_BDD659                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|nextor_en_q~0                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|swioports:swiop|nextor_en_q~1                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|nextor_en_q~1_RESYN280_BDD281                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~2                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~3                                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~3_RESYN640_BDD641                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~3_RESYN642_BDD643                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~3_RESYN644_BDD645                                                                                                        ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|softreset_q~5                                                                                                                        ; Deleted          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.aux1[7]~2                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.aux1[7]~2_RESYN748_BDD749                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.beep[0]~2                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.beep[0]~2_RESYN742_BDD743                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.ear[0]~2                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.ear[0]~2_RESYN744_BDD745                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.opll[7]~3                                                                                                                  ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.opll[7]~3_RESYN746_BDD747                                                                                                  ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.psg[7]~0                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.psg[7]~0_RESYN646_BDD647                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.scc[7]~6                                                                                                                   ; Deleted          ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.scc[7]~7                                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|swioports:swiop|volumes_q.scc[7]~7_RESYN740_BDD741                                                                                                   ; Created          ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|Add1~1                                                                                                      ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|Add1~19                                                                                                     ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|Add0~1                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|Add1~1                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|Add2~1                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|Add2~2                                                                                                        ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q~2                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q~6                                                                                                   ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|Add7~1                                                                                                          ; Modified         ; Timing optimization ;
; msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_line_s[3]~0                                                                                              ; Modified         ; Timing optimization ;
; soft_rst_cnt_s[0]~8                                                                                                                                              ; Modified         ; Timing optimization ;
; ssdram256Mb:ram|Add2~1                                                                                                                                           ; Modified         ; Timing optimization ;
; ssdram256Mb:ram|ram_addr_s[15]~2                                                                                                                                 ; Modified         ; Timing optimization ;
; ssdram256Mb:ram|refreshDelayCounter_v~0                                                                                                                          ; Modified         ; Timing optimization ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+
; Register Name                                                                                                ; Megafunction                                                                      ; Type       ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+
; spram:vram|read_addr_q[0..13]                                                                                ; spram:vram|ram_q_rtl_0                                                            ; RAM        ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_a_o[0..7]                                        ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM        ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_b_o[0..7]                                        ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM        ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|data_b_o[0..3]                               ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|ram_q_rtl_0       ; RAM        ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|data_b_o[0..3]                               ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|ram_q_rtl_0       ; RAM        ;
; keyboard:keyb|keymap:keymap|read_addr_q[0..8]                                                                ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ; RAM        ;
; OPLL:opll1|EnvelopeGenerator:eg|rslot[0..4]                                                                  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.RR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.SL[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.DR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.FB[0..2]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.WF                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.TL[0..5]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KL[0,1]                                                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.ML[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KR                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.EG                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.PM                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AM                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.RR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.SL[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.DR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.FB[0..2]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.WF                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.TL[0..5]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KL[0,1]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.ML[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KR                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.EG                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.PM                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AM                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|Operator:op|faddr[0..3]                                                                           ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ; RAM        ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|memout[0..17]                                                   ; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0                    ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|exp[0..44]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0   ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_out[0..41]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_op_rtl_0       ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|ph[0..45]                                   ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0  ; RAM        ;
; msx:the_msx|ipl_rom:ipl|data[0..7]                                                                           ; msx:the_msx|ipl_rom:ipl|Mux7_rtl_0                                                ; ROM        ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data1[0..10]                                                ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0                         ; ROM        ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data0[0..10]                                                ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0                         ; ROM        ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data1[0..8]                                                ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0                        ; ROM        ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data0[0..8]                                                ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0                         ; ROM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits[0][0..31]                                 ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits[0..9][0..28]                               ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[0..9]                                                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[0..9]                                                    ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[0..9]                                                  ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh|bits[0][0..31]                                 ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch|bits[0][0..31] ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits[10..19][0..28]                             ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0           ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0,1][3..30]                             ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits_rtl_0        ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits[0..9][0..26]                              ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits[0..15][0..7]                              ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[0..9][0..7]                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer|bits[0..13][0..7]                         ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer|bits[0..13][0..7]                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer|bits[0..13][0..7]                         ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding|bits[0..9][0..2]                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII[0..9]                                                  ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh|bits[0][0..3]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[0..13][1..3]                          ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[0..9][1..3]                               ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_V[2]                                                       ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_IV[2]                                                      ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_III[2]                                                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register Name                                                                                ; RAM Name                                                                          ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[0]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[1]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[2]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[3]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[4]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[5]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[6]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[7]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[8]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[9]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[10]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[11]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[12]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[13]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[14]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[15]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[16]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[17]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[18]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[19]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[20]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[0]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[1]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[2]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[3]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[4]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[5]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[6]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[7]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[8]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[9]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[10]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[11]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[12]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[13]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[14]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[15]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[16]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[17]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[18]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[19]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[20]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[0]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[1]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[2]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[3]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[4]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[5]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[6]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[7]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[8]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[9]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[10]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[11]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[12]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[13]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[14]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[15]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[16]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[0]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[1]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[2]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[3]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[4]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[5]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[6]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[7]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[8]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[9]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[10]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[11]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[12]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[13]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[14]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[15]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[16]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[17]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[18]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[19]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[20]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[21]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[22]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[23]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[24]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[25]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[26]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[27]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[28]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[29]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[30]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[31]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[32]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[34]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[0]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[1]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[2]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[3]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[4]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[5]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[6]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[7]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[8]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[9]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[10] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[11] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[12] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[13] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[14] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[15] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[16] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[17] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[18] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[19] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[20] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[21] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[22] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[23] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[24] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[25] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[26] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[27] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[28] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[29] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[30] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[31] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[32] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[33] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[34] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[35] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[0]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[1]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[2]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[3]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[4]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[5]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[6]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[7]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[8]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[9]         ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[10]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[11]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[12]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[13]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[14]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[15]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[16]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[17]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[18]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[19]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[20]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[21]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[22]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[23]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[24]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[25]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[26]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[27]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[28]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[29]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[30]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[31]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[32]        ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[0]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[1]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[2]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[3]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[4]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[5]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[6]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[7]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[8]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[9]                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[10]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[11]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[12]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[13]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[14]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[15]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[16]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[17]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0_bypass[18]                ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrRefreshCounter_v[12]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|ALU_Op_r[0]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|MCycle[2]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|i2s_transmitter:i2s|bitcount[2]                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|SumMixer:sm|sum_ro_s[8]                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|SumMixer:sm|sum_mo_s[0]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UAReloaded_top|keyboard:keyb|skip_count_v[2]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrC[0]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|Read_To_Reg_r[0]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[3]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][4]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][3]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][5]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][5]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|vs_cnt_s[0]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |UAReloaded_top|midiIntf:midi|intcnt_q[15]                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[2]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[4]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[2]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[2]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|YM2149:psg|env_vol[1]                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[0]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[4]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[1]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[3]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[2]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[4]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|rflag[3]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[3]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[4]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[0]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[4]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[1]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egout[6]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|tl[5]                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[6]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|regs_wdata[14]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|rom_addr[2]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[8][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[7][3]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[6][2]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[5][2]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[4][2]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[3][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[2][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[1][0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|inst_cache[0][0]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[2]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[0]                               ;
; 3:1                ; 285 bits  ; 570 LEs       ; 285 LEs              ; 285 LEs                ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_w[1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[3]                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[10]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[0]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|XY_State[0]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|rdata2.value[7]                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|rdata.phase[10]          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[3]                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[3]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|ISet[0]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |UAReloaded_top|keyboard:keyb|ps2_iobase:ps2_port|timeout_q[12]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|YM2149:psg|A[4]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|YM2149:psg|B[2]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|YM2149:psg|C[1]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[4]                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|i2s_transmitter:i2s|shiftreg[3]                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|R[6]                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|keyboard:keyb|d_to_send_s[3]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|swioports:swiop|index_v[4]                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[0]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[4]             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[1]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[4]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[7]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_flag_A                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|Operator:op|addr[3]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|rks[1]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[3]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[6]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[3]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt_base[1]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|swioports:swiop|keymap_addr_q[4]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|regs_wdata[6]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|regs_wdata[13]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|regs_wdata[22]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|data_o[5]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|TState[2]                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egphase[12]                                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|rgb_r_o[3]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|IR[4]                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[6]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[3]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[15]                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][7]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][1]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][6]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][0]                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|keyboard:keyb|ps2_iobase:ps2_port|count_v[3]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[6]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[4]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.TL[1]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.KL[0]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[0]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[7]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.RR[3]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.DR[0]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.ML[0]                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|user_voice_wdata.FB[1]                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|midiIntf:midi|bit_cnt_q[1]                                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|slot_voice_addr[3]                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|SccBank3[6]                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|SccBank1[5]                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[16]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[14]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[12]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|SccBank2[5]                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|escci:escci|SccBank0[3]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|DO[7]                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|BusB[0]                                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|BusA[7]                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |UAReloaded_top|OPLL:opll1|controller:ct|rr[2]                                                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |UAReloaded_top|midiIntf:midi|baudr_cnt_q[3]                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrUdq_s                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[3]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrAdr_s[9]                                                               ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrAdr_s[8]                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|swioports:swiop|mapper_q[0]                                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][12]                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][14]                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][14]                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][14]                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[0]                          ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[5]                           ;
; 11:1               ; 10 bits   ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[8]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrRoutineSeq_v[2]                                                        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|PC[5]                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|A[5]                                                          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|PC[11]                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|ram_addr_s[21]                                                            ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[7]                                   ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|A[9]                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|SdrCmd_s[1]                                                               ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|ram_addr_s[19]                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |UAReloaded_top|ssdram256Mb:ram|ram_addr_s[15]                                                            ;
; 263:1              ; 2 bits    ; 350 LEs       ; 22 LEs               ; 328 LEs                ; Yes        ; |UAReloaded_top|msx:the_msx|swioports:swiop|reg_data_s[5]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|spi:spi|counter_s[0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UAReloaded_top|soft_rst_cnt_s[2]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[1]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[1]                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UAReloaded_top|i2s_transmitter:i2s|bdivider[1]                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|spi:spi|shift_r[6]                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |UAReloaded_top|midiIntf:midi|shift_q[1]                                                                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |UAReloaded_top|keyboard:keyb|cols_o[4]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|SP[4]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|SP[14]                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|ACC[1]                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|F[5]                                                          ;
; 1:1                ; 7 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|Add2                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|Mux16                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|Mux2                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|ssdram256Mb:ram|ram_ack_s                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|Mux6                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|exp_slot:exp1|Mux1                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|access_type_s.AC_SATN                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[2]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_o[3]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|tail_v                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|head_v                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|Mux15                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|Add2                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|Mux2                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egstate                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux54                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux49                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|ShiftLeft0                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux30                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux10                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux12                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux15                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|stg[5]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|ar_sum_VI[3]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux2                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|Save_Mux[5]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|controller:ct|tll                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|controller:ct|tll                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|controller:ct|kll                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|controller:ct|kll                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|exp_slot:exp3|expsltsl_n_o[2]                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux39                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux9                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[5]                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|Mux95                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|RegDIL[2]                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux29                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux13                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[0]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux35                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[7]                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux53                                       ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |UAReloaded_top|OPLL:opll1|PhaseGenerator:pg|dphase                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux13                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|opsum[14]                                 ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|opsum[2]                                  ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|Mux6                               ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux36                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[6]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[5]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux18                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[2]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[2]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|Mux66                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[1]                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[7]                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux31                                             ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |UAReloaded_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b|Selector16                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b|col_o[2]                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |UAReloaded_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |UAReloaded_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |UAReloaded_top|midiIntf:midi|Selector22                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |UAReloaded_top|msx:the_msx|T80a:cpu|T80:u0|RegWEL                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |UAReloaded_top|midiIntf:midi|Selector24                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |UAReloaded_top|ssdram256Mb:ram|Selector4                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |UAReloaded_top|ssdram256Mb:ram|Selector8                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 42:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|d_to_cpu_s[3]                                                                 ;
; 44:1               ; 2 bits    ; 58 LEs        ; 50 LEs               ; 8 LEs                  ; No         ; |UAReloaded_top|msx:the_msx|d_to_cpu_s[0]                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_j8i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f411:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3s11:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4s11:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d111:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e111:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll_1|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Signed Integer         ;
; CLK3_MULTIPLY_BY              ; 4                      ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 21429                  ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 21429                  ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 21429                  ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 2                      ; Signed Integer         ;
; CLK3_DIVIDE_BY                ; 25                     ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 12500                  ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 12500                  ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 50000                  ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; -2917                  ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                ;
; PORT_CLK3                     ; PORT_USED              ; Untyped                ;
; PORT_CLK4                     ; PORT_USED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx ;
+----------------+------------------+----------------------+
; Parameter Name ; Value            ; Type                 ;
+----------------+------------------+----------------------+
; hw_id_g        ; 9                ; Signed Integer       ;
; hw_txt_g       ; UnAmiga Reloaded ; String               ;
; hw_version_g   ; 00010011         ; Unsigned Binary      ;
; video_opt_g    ; 1                ; Signed Integer       ;
; ramsize_g      ; 8192             ; Signed Integer       ;
; hw_hashwds_g   ; '1'              ; Enumerated           ;
+----------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; mode_g         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; mode           ; 0     ; Signed Integer                                  ;
; iowait         ; 1     ; Signed Integer                                  ;
; flag_c         ; 0     ; Signed Integer                                  ;
; flag_n         ; 1     ; Signed Integer                                  ;
; flag_p         ; 2     ; Signed Integer                                  ;
; flag_x         ; 3     ; Signed Integer                                  ;
; flag_h         ; 4     ; Signed Integer                                  ;
; flag_y         ; 5     ; Signed Integer                                  ;
; flag_z         ; 6     ; Signed Integer                                  ;
; flag_s         ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                  ;
; flag_c         ; 0     ; Signed Integer                                                  ;
; flag_n         ; 1     ; Signed Integer                                                  ;
; flag_p         ; 2     ; Signed Integer                                                  ;
; flag_x         ; 3     ; Signed Integer                                                  ;
; flag_h         ; 4     ; Signed Integer                                                  ;
; flag_y         ; 5     ; Signed Integer                                                  ;
; flag_z         ; 6     ; Signed Integer                                                  ;
; flag_s         ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                              ;
; flag_c         ; 0     ; Signed Integer                                              ;
; flag_n         ; 1     ; Signed Integer                                              ;
; flag_p         ; 2     ; Signed Integer                                              ;
; flag_x         ; 3     ; Signed Integer                                              ;
; flag_h         ; 4     ; Signed Integer                                              ;
; flag_y         ; 5     ; Signed Integer                                              ;
; flag_z         ; 6     ; Signed Integer                                              ;
; flag_s         ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; video_opt_g    ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; addr_width_g   ; 9     ; Signed Integer                                                                      ;
; data_width_g   ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; addr_width_g   ; 9     ; Signed Integer                                                                      ;
; data_width_g   ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width_g   ; 8     ; Signed Integer                                               ;
; fifo_depth_g   ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; addr_width_g   ; 8     ; Signed Integer                                                             ;
; data_width_g   ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ramsize_g      ; 8192  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssdram256Mb:ram ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; freq_g         ; 85    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: spram:vram ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width_g   ; 14    ; Signed Integer                 ;
; data_width_g   ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_transmitter:i2s ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; mclk_rate      ; 12500000 ; Signed Integer                       ;
; sample_rate    ; 48828    ; Signed Integer                       ;
; preamble       ; 0        ; Signed Integer                       ;
; word_length    ; 16       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 10    ; Signed Integer                                                                             ;
; mult_width     ; 6     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 8     ; Signed Integer                                                                             ;
; mult_width     ; 10    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; b0             ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 20    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 30    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 42    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 40    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 50    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 67    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 92    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 125   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 166   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 215   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; dt2_lim2       ; 01001011 ; Unsigned Binary                                                ;
; dt2_lim3       ; 01011111 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                   ;
; stages         ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; ATTACK         ; 00    ; Unsigned Binary                                                   ;
; DECAY1         ; 01    ; Unsigned Binary                                                   ;
; DECAY2         ; 10    ; Unsigned Binary                                                   ;
; RELEASE        ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 27    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                      ;
; stages         ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                             ;
; stages         ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                        ;
; stages         ; 4     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; init           ; 90    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                    ;
; stages         ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; REG_TEST       ; 00000001 ; Unsigned Binary                                                  ;
; REG_TEST2      ; 00000010 ; Unsigned Binary                                                  ;
; REG_KON        ; 00001000 ; Unsigned Binary                                                  ;
; REG_NOISE      ; 00001111 ; Unsigned Binary                                                  ;
; REG_CLKA1      ; 00010000 ; Unsigned Binary                                                  ;
; REG_CLKA2      ; 00010001 ; Unsigned Binary                                                  ;
; REG_CLKB       ; 00010010 ; Unsigned Binary                                                  ;
; REG_TIMER      ; 00010100 ; Unsigned Binary                                                  ;
; REG_LFRQ       ; 00011000 ; Unsigned Binary                                                  ;
; REG_PMDAMD     ; 00011001 ; Unsigned Binary                                                  ;
; REG_CTW        ; 00011011 ; Unsigned Binary                                                  ;
; REG_DUMP       ; 00011111 ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; stages         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 14                   ; Untyped                ;
; NUMWORDS_A                         ; 16384                ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_li41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_edu1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_nbi1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_nbi1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0  ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 9                                              ; Untyped        ;
; NUMWORDS_A                         ; 512                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 8                                              ; Untyped        ;
; WIDTHAD_B                          ; 9                                              ; Untyped        ;
; NUMWORDS_B                         ; 512                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_sjh1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1ci1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t8i1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 10                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 10                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_j8i1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kpd1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                             ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                          ;
; WIDTH_A                            ; 45                                                  ; Untyped                                          ;
; WIDTHAD_A                          ; 5                                                   ; Untyped                                          ;
; NUMWORDS_A                         ; 32                                                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; WIDTH_B                            ; 1                                                   ; Untyped                                          ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                          ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                          ;
; INIT_FILE                          ; db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_4181                                     ; Untyped                                          ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                            ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                         ;
; WIDTH_A                            ; 42                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 5                                                ; Untyped                                         ;
; NUMWORDS_A                         ; 32                                               ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WIDTH_B                            ; 42                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 5                                                ; Untyped                                         ;
; NUMWORDS_B                         ; 32                                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; INIT_FILE                          ; db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_r6m1                                  ; Untyped                                         ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                               ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                            ;
; WIDTH_A                            ; 46                                                 ; Untyped                                            ;
; WIDTHAD_A                          ; 5                                                  ; Untyped                                            ;
; NUMWORDS_A                         ; 32                                                 ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; WIDTH_B                            ; 1                                                  ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                            ;
; INIT_FILE                          ; db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_qq71                                    ; Untyped                                            ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------------------------+------------------+
; Parameter Name                     ; Value                                  ; Type             ;
+------------------------------------+----------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped          ;
; OPERATION_MODE                     ; ROM                                    ; Untyped          ;
; WIDTH_A                            ; 8                                      ; Untyped          ;
; WIDTHAD_A                          ; 13                                     ; Untyped          ;
; NUMWORDS_A                         ; 8192                                   ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped          ;
; WIDTH_B                            ; 1                                      ; Untyped          ;
; WIDTHAD_B                          ; 1                                      ; Untyped          ;
; NUMWORDS_B                         ; 1                                      ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped          ;
; BYTE_SIZE                          ; 8                                      ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped          ;
; INIT_FILE                          ; msx_UAReloaded.UAReloaded_top0.rtl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_f411                        ; Untyped          ;
+------------------------------------+----------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 11                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_UAReloaded.UAReloaded_top1.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_3s11                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 11                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_UAReloaded.UAReloaded_top2.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4s11                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0 ;
+------------------------------------+----------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                     ;
+------------------------------------+----------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                  ;
; WIDTH_A                            ; 9                                      ; Untyped                                  ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                  ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WIDTH_B                            ; 1                                      ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; INIT_FILE                          ; msx_UAReloaded.UAReloaded_top3.rtl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_d111                        ; Untyped                                  ;
+------------------------------------+----------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 9                                      ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_UAReloaded.UAReloaded_top4.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e111                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 32             ; Untyped                                                                                               ;
; WIDTH          ; 13             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_r7m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                              ;
; TAP_DISTANCE   ; 29             ; Untyped                                                                                              ;
; WIDTH          ; 10             ; Untyped                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                              ;
; CBXI_PARAMETER ; shift_taps_u7m ; Untyped                                                                                              ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                 ;
; TAP_DISTANCE   ; 28             ; Untyped                                                                                                 ;
; WIDTH          ; 2              ; Untyped                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 27             ; Untyped                                                                                               ;
; WIDTH          ; 10             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_s7m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                               ;
; WIDTH          ; 68             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_o6m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                  ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                  ;
; WIDTH          ; 11             ; Untyped                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_86m ; Untyped                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                   ;
; WIDTH          ; 25             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1 ;
+------------------------+--------------+--------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                   ;
+------------------------+--------------+--------------------------------------------------------+
; LPM_WIDTH              ; 18           ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                ;
; USE_WYS                ; OFF          ; Untyped                                                ;
; STYLE                  ; FAST         ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_tvi  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                         ;
+------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult6        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_n4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult5        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_n4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                             ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                          ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                          ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                          ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                          ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                          ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                       ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_fbt     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult4        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult3        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixers:mixer|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                         ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_93t     ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                      ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_13t     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:pll_1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 22                                                                                           ;
; Entity Instance                           ; spram:vram|altsyncram:ram_q_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 4                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 4                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 19                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 19                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 19                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 19                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                           ;
;     -- NUMWORDS_A                         ; 18                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                           ;
;     -- NUMWORDS_B                         ; 18                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                           ;
;     -- NUMWORDS_A                         ; 9                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 24                                                                                           ;
;     -- NUMWORDS_B                         ; 9                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 9                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 9                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 18                                                                                           ;
;     -- NUMWORDS_A                         ; 18                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 18                                                                                           ;
;     -- NUMWORDS_B                         ; 18                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 45                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 42                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 42                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 46                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 7                                                                                          ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 32                                                                                         ;
;     -- WIDTH               ; 13                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 29                                                                                         ;
;     -- WIDTH               ; 10                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 28                                                                                         ;
;     -- WIDTH               ; 2                                                                                          ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 27                                                                                         ;
;     -- WIDTH               ; 10                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 8                                                                                          ;
;     -- WIDTH               ; 68                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0                  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 4                                                                                          ;
;     -- WIDTH               ; 11                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 3                                                                                          ;
;     -- WIDTH               ; 25                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 13                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult6                                                                                 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 25                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult5                                                                                 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 25                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 7                                                                                                           ;
;     -- LPM_WIDTHB                     ; 10                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                ;
;     -- LPM_WIDTHA                     ; 20                                                                                                          ;
;     -- LPM_WIDTHB                     ; 4                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult4                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 10                                                                                                          ;
;     -- LPM_WIDTHB                     ; 12                                                                                                          ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult3                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult2                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult0                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixers:mixer|lpm_mult:Mult1                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 13                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midiIntf:midi"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cur_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; test_214 ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B" ;
+----------+--------+----------+---------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                             ;
+----------+--------+----------+---------------------------------------------------------------------+
; overflow ; Output ; Info     ; Explicitly unconnected                                              ;
+----------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ct1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacleft_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacright_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_to_greyscale:vga_to_grey"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; y_out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|keymap:keymap"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; enable_i ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_core_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extra_keys_o[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ssdram256Mb:ram"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; refresh_i      ; Input ; Info     ; Stuck at VCC ;
; addr_i[24..23] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|memoryctl:memctl" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; use_rom_in_ram_i ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|escci:escci"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ram_oe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_we_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; hw_id_i[7..4]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[2..1]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[3]         ; Input ; Info     ; Stuck at VCC    ;
; hw_id_i[0]         ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[1..0] ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[7..5] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[3..2] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[4]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[6..3] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[1..0] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[7]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[2]    ; Input ; Info     ; Stuck at VCC    ;
; hw_hashwds_i       ; Input ; Info     ; Stuck at VCC    ;
+--------------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_en_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; expsltsl_n_o[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|YM2149:psg"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; sel_n_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ayymmode_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a9_l_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a8_i           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bc2_i          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; port_a_i[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_b_o[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_a_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_b_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_c_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl"                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hblank_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[8..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cd_oe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_ev_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_16k_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_en_3m58_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_en_2m68_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_en_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busrq_n_i  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busak_n_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opt_nextor_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; opt_mr_type_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; opt_vga_on_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rom_addr_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_ce_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_oe_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_addr_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_mreq_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl1_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl2_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_wait_n_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_nmi_n_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vram_ce_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vram_oe_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k7_motor_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k7_audio_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_out_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_out_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_hor_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_ver_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ntsc_pal_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_en_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scanline_en_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flspi_cs_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi2_cs_n_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sd_pres_n_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; sd_wp_i           ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_wait_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_slots_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_ipl_en_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:clks"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_5m_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:pll_1"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 97                          ;
; cycloneiii_ff         ; 4387                        ;
;     CLR               ; 408                         ;
;     CLR SCLR          ; 31                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1432                        ;
;     ENA CLR           ; 1278                        ;
;     ENA CLR SCLR      ; 72                          ;
;     ENA CLR SLD       ; 140                         ;
;     ENA SCLR          ; 183                         ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 87                          ;
;     SCLR              ; 50                          ;
;     SLD               ; 4                           ;
;     plain             ; 680                         ;
; cycloneiii_io_obuf    ; 19                          ;
; cycloneiii_lcell_comb ; 10744                       ;
;     arith             ; 1693                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 833                         ;
;         3 data inputs ; 859                         ;
;     normal            ; 9051                        ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 337                         ;
;         2 data inputs ; 1070                        ;
;         3 data inputs ; 1834                        ;
;         4 data inputs ; 5769                        ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 534                         ;
;                       ;                             ;
; Max LUT depth         ; 21.20                       ;
; Average LUT depth     ; 5.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 26 11:43:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msx_UAReloaded -c msx_UAReloaded
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga_to_greyscale.v
    Info (12023): Found entity 1: vga_to_greyscale File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga_to_greyscale.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/uareloaded_top.vhd
    Info (12022): Found design unit 1: UAReloaded_top-behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 131
    Info (12023): Found entity 1: UAReloaded_top File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd
    Info (12022): Found design unit 1: dac_dsm2v-beh1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd Line: 38
    Info (12023): Found entity 1: dac_dsm2v File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/mixers.vhd
    Info (12022): Found design unit 1: mixers-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 78
    Info (12023): Found entity 1: mixers File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd
    Info (12022): Found design unit 1: i2s_transmitter-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 59
    Info (12023): Found entity 1: i2s_transmitter File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/midiintf.vhd
    Info (12022): Found design unit 1: midiIntf-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd Line: 72
    Info (12023): Found entity 1: midiIntf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd Line: 54
Warning (12019): Can't analyze file -- file ../../src/syn-UAReloaded/pll2.vhd is missing
Info (12021): Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx_pack.vhd
    Info (12022): Found design unit 1: msx_pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx_pack.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx.vhd
    Info (12022): Found design unit 1: msx-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 187
    Info (12023): Found entity 1: msx File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/clocks.vhd
    Info (12022): Found design unit 1: clocks-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 58
    Info (12023): Found entity 1: clocks File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80a.vhd
    Info (12022): Found design unit 1: T80a-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 101
    Info (12023): Found entity 1: T80a File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd Line: 147
    Info (12023): Found entity 1: T80_MCode File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd Line: 91
    Info (12023): Found entity 1: T80_ALU File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 119
    Info (12023): Found entity 1: T80 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/rom/ipl_rom.vhd
    Info (12022): Found design unit 1: ipl_rom-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd Line: 15
    Info (12023): Found entity 1: ipl_rom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/spram.vhd
    Info (12022): Found design unit 1: spram-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd Line: 65
    Info (12023): Found entity 1: spram File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd Line: 30
    Info (12023): Found entity 1: dpram File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/ssdram256mb.vhd
    Info (12022): Found design unit 1: ssdram256Mb-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd Line: 75
    Info (12023): Found entity 1: ssdram256Mb File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/ym2149.vhd
    Info (12022): Found design unit 1: YM2149-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 86
    Info (12023): Found entity 1: YM2149 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd Line: 41
    Info (12023): Found entity 1: dac File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd
    Info (12022): Found design unit 1: vdp18_core-struct File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 125
    Info (12023): Found entity 1: vdp18_core File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 84
Info (12021): Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd
    Info (12022): Found design unit 1: vdp18_pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd Line: 15
    Info (12022): Found design unit 2: vdp18_pack-body File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd Line: 156
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd
    Info (12022): Found design unit 1: vdp18_sprite-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd Line: 86
    Info (12023): Found entity 1: vdp18_sprite File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd
    Info (12022): Found design unit 1: vdp18_pattern-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd Line: 82
    Info (12023): Found entity 1: vdp18_pattern File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd
    Info (12022): Found design unit 1: vdp18_hor_vert-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 76
    Info (12023): Found entity 1: vdp18_hor_vert File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd
    Info (12022): Found design unit 1: vdp18_ctrl-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 84
    Info (12023): Found entity 1: vdp18_ctrl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd
    Info (12022): Found design unit 1: vdp18_cpuio-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd Line: 99
    Info (12023): Found entity 1: vdp18_cpuio File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd
    Info (12022): Found design unit 1: vdp18_col_mux-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd Line: 66
    Info (12023): Found entity 1: vdp18_col_mux File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd
    Info (12022): Found design unit 1: vdp18_clk_gen-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd Line: 67
    Info (12023): Found entity 1: vdp18_clk_gen File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd
    Info (12022): Found design unit 1: vdp18_addr_mux-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd Line: 80
    Info (12023): Found entity 1: vdp18_addr_mux File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd
    Info (12022): Found design unit 1: vdp18_palette-Memory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd Line: 64
    Info (12023): Found entity 1: vdp18_palette File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/dblscan.vhd
    Info (12022): Found design unit 1: dblscan-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd Line: 75
    Info (12023): Found entity 1: dblscan File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga.vhd
    Info (12022): Found design unit 1: vga-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 27
    Info (12023): Found entity 1: vga File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/framebuffer.vhd
    Info (12022): Found design unit 1: framebuffer-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd Line: 60
    Info (12023): Found entity 1: framebuffer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd
    Info (12022): Found design unit 1: serializer_generic-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd Line: 25
    Info (12023): Found entity 1: serializer_generic File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd
    Info (12022): Found design unit 1: hdmi_delay_line-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd Line: 21
    Info (12023): Found entity 1: hdmi_delay_line File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd
    Info (12022): Found design unit 1: hdmi_out_altera-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd Line: 49
    Info (12023): Found entity 1: hdmi_out_altera File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 48
    Info (12023): Found entity 1: hdmi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd Line: 22
    Info (12023): Found entity 1: encoder File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd Line: 54
    Info (12023): Found entity 1: altddio_out1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd Line: 38
    Info (12023): Found entity 1: debounce File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/fifo.vhd
    Info (12022): Found design unit 1: fifo-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd Line: 64
    Info (12023): Found entity 1: fifo File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd
    Info (12022): Found design unit 1: memoryctl-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd Line: 70
    Info (12023): Found entity 1: memoryctl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 72
    Info (12023): Found entity 1: keyboard File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keymap.vhd
    Info (12022): Found design unit 1: keymap-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd Line: 54
    Info (12023): Found entity 1: keymap File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 34
    Info (12023): Found entity 1: ps2_iobase File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/pio.vhd
    Info (12022): Found design unit 1: PIO-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 63
    Info (12023): Found entity 1: PIO File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/spi.vhd
    Info (12022): Found design unit 1: spi-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd Line: 71
    Info (12023): Found entity 1: spi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/swioports.vhd
    Info (12022): Found design unit 1: swioports-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 93
    Info (12023): Found entity 1: swioports File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd
    Info (12022): Found design unit 1: exp_slot-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 61
    Info (12023): Found entity 1: exp_slot File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/romnextor.vhd
    Info (12022): Found design unit 1: romnextor-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd Line: 62
    Info (12023): Found entity 1: romnextor File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd
    Info (12022): Found design unit 1: escci-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 68
    Info (12023): Found entity 1: escci File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd
    Info (12022): Found design unit 1: scc_wave_mul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 49
    Info (12022): Found design unit 2: scc_wave-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 77
    Info (12023): Found entity 1: scc_wave_mul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 41
    Info (12023): Found entity 2: scc_wave File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd
    Info (12022): Found design unit 1: jt51_wrapper-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 70
    Info (12023): Found entity 1: jt51_wrapper File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v
    Info (12023): Found entity 1: jt51_timers File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 23
    Info (12023): Found entity 2: jt51_timer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v
    Info (12023): Found entity 1: jt51_sh File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v
    Info (12023): Found entity 1: jt51_reg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v
    Info (12023): Found entity 1: jt51_pm File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v
    Info (12023): Found entity 1: jt51_phrom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v
    Info (12023): Found entity 1: jt51_phinc_rom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v
    Info (12023): Found entity 1: jt51_pg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v
    Info (12023): Found entity 1: jt51_op File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v
    Info (12023): Found entity 1: jt51_noise_lfsr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v
    Info (12023): Found entity 1: jt51_noise File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v
    Info (12023): Found entity 1: jt51_mod File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v
    Info (12023): Found entity 1: jt51_mmr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v
    Info (12023): Found entity 1: jt51_lin2exp File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v
    Info (12023): Found entity 1: jt51_lfo_lfsr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v
    Info (12023): Found entity 1: jt51_lfo File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v
    Info (12023): Found entity 1: jt51_kon File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v
    Info (12023): Found entity 1: jt51_exprom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v
    Info (12023): Found entity 1: jt51_exp2lin File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v
    Info (12023): Found entity 1: jt51_eg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v
    Info (12023): Found entity 1: jt51_acc File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51.v
    Info (12023): Found entity 1: jt51 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/opll.vhd
    Info (12022): Found design unit 1: OPLL-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 56
    Info (12023): Found entity 1: OPLL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicerom.vhd
    Info (12022): Found design unit 1: VoiceRom-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd Line: 44
    Info (12023): Found entity 1: VoiceRom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicememory.vhd
    Info (12022): Found design unit 1: VoiceMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 50
    Info (12023): Found entity 1: VoiceMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd
    Info (12022): Found design unit 1: VM2413 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd Line: 36
    Info (12022): Found design unit 2: VM2413-body File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/summixer.vhd
    Info (12022): Found design unit 1: SumMixer-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd Line: 53
    Info (12023): Found entity 1: SumMixer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/slotcounter.vhd
    Info (12022): Found design unit 1: SlotCounter-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd Line: 54
    Info (12023): Found entity 1: SlotCounter File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/sinetable.vhd
    Info (12022): Found design unit 1: sinetable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 51
    Info (12023): Found entity 1: SineTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/RegisterMemory.vhd(60) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/registermemory.vhd
    Info (12022): Found design unit 1: registermemory-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 51
    Info (12023): Found entity 1: RegisterMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasememory.vhd
    Info (12022): Found design unit 1: PhaseMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd Line: 47
    Info (12023): Found entity 1: PhaseMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasegenerator.vhd
    Info (12022): Found design unit 1: PhaseGenerator-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 59
    Info (12023): Found entity 1: PhaseGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/OutputMemory.vhd(58) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputmemory.vhd
    Info (12022): Found design unit 1: OutputMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 49
    Info (12023): Found entity 1: OutputMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputgenerator.vhd
    Info (12022): Found design unit 1: OutputGenerator-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 52
    Info (12023): Found entity 1: OutputGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/operator.vhd
    Info (12022): Found design unit 1: Operator-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 60
    Info (12023): Found entity 1: Operator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartablemul.vhd
    Info (12022): Found design unit 1: LinearTableMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd Line: 49
    Info (12023): Found entity 1: LinearTableMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartable.vhd
    Info (12022): Found design unit 1: lineartable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 49
    Info (12023): Found entity 1: LinearTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/interpolatemul.vhd
    Info (12022): Found design unit 1: InterpolateMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd Line: 48
    Info (12023): Found entity 1: InterpolateMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd Line: 40
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/FeedbackMemory.vhd(62) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/feedbackmemory.vhd
    Info (12022): Found design unit 1: FeedbackMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 53
    Info (12023): Found entity 1: FeedbackMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/EnvelopeMemory.vhd(57) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopememory.vhd
    Info (12022): Found design unit 1: EnvelopeMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 48
    Info (12023): Found entity 1: EnvelopeMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopegenerator.vhd
    Info (12022): Found design unit 1: EnvelopeGenerator-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 61
    Info (12023): Found entity 1: EnvelopeGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/Controller.vhd(112) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 112
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/controller.vhd
    Info (12022): Found design unit 1: controller-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 106
    Info (12023): Found entity 1: controller File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktablemul.vhd
    Info (12022): Found design unit 1: AttackTableMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd Line: 49
    Info (12023): Found entity 1: AttackTableMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktable.vhd
    Info (12022): Found design unit 1: attacktable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 52
    Info (12023): Found entity 1: AttackTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/pll1/pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd Line: 58
    Info (12023): Found entity 1: pll1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd Line: 43
Info (12127): Elaborating entity "UAReloaded_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at UAReloaded_top.vhd(121): used explicit default value for signal "joyX_p7_o" because signal was never assigned a value File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(142): object "reload_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(154): object "locked" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 154
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(179): object "audio_l_amp_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(180): object "audio_r_amp_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 180
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(192): object "vga_en_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(193): object "ntsc_pal_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(221): object "bus_mreq_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 221
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(222): object "bus_sltsl1_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 222
Warning (10036): Verilog HDL or VHDL warning at UAReloaded_top.vhd(223): object "bus_sltsl2_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 223
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(714): signal "vga_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 714
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(716): signal "rgb_r_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 716
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(717): signal "rgb_g_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 717
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(718): signal "rgb_b_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 718
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(720): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 720
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(721): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 721
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(722): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 722
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(725): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 725
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(726): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 726
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(727): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 727
Warning (10492): VHDL Process Statement warning at UAReloaded_top.vhd(730): signal "y_grey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 730
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll_1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 315
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll_1|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd Line: 173
Info (12130): Elaborated megafunction instantiation "pll1:pll_1|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd Line: 173
Info (12133): Instantiated megafunction "pll1:pll_1|altpll:altpll_component" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd Line: 173
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "21429"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "21429"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "21429"
    Info (12134): Parameter "clk2_phase_shift" = "-2917"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "2"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v Line: 31
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:clks" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 341
Info (12128): Elaborating entity "msx" for hierarchy "msx:the_msx" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 357
Warning (10541): VHDL Signal Declaration warning at msx.vhd(164): used implicit default value for signal "ntsc_pal_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 164
Warning (10541): VHDL Signal Declaration warning at msx.vhd(286): used implicit default value for signal "joy_sel_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 286
Info (12128): Elaborating entity "T80a" for hierarchy "msx:the_msx|T80a:cpu" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 328
Info (12128): Elaborating entity "T80" for hierarchy "msx:the_msx|T80a:cpu|T80:u0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 152
Info (12128): Elaborating entity "T80_MCode" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 251
Info (12128): Elaborating entity "T80_ALU" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 319
Info (12128): Elaborating entity "T80_Reg" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 836
Info (12128): Elaborating entity "ipl_rom" for hierarchy "msx:the_msx|ipl_rom:ipl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 354
Info (12128): Elaborating entity "vdp18_core" for hierarchy "msx:the_msx|vdp18_core:vdp" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 362
Info (12128): Elaborating entity "vdp18_clk_gen" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 208
Info (12128): Elaborating entity "vdp18_hor_vert" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 222
Info (12128): Elaborating entity "vdp18_ctrl" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 242
Warning (10037): Verilog HDL or VHDL warning at vdp18_ctrl.vhd(152): conditional expression evaluates to a constant File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 152
Info (12128): Elaborating entity "vdp18_cpuio" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 268
Info (12128): Elaborating entity "vdp18_addr_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 316
Info (12128): Elaborating entity "vdp18_pattern" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 339
Info (12128): Elaborating entity "vdp18_sprite" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 361
Info (12128): Elaborating entity "vdp18_col_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 390
Info (12128): Elaborating entity "vdp18_palette" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 411
Info (12128): Elaborating entity "dblscan" for hierarchy "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 488
Info (12128): Elaborating entity "dpram" for hierarchy "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd Line: 103
Info (12128): Elaborating entity "YM2149" for hierarchy "msx:the_msx|YM2149:psg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 399
Info (12128): Elaborating entity "PIO" for hierarchy "msx:the_msx|PIO:pio" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 426
Info (12128): Elaborating entity "exp_slot" for hierarchy "msx:the_msx|exp_slot:exp1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 443
Info (12128): Elaborating entity "swioports" for hierarchy "msx:the_msx|swioports:swiop" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 480
Info (12128): Elaborating entity "fifo" for hierarchy "msx:the_msx|swioports:swiop|fifo:ps2fifo" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 127
Info (12128): Elaborating entity "spi" for hierarchy "msx:the_msx|spi:spi" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 526
Info (12128): Elaborating entity "romnextor" for hierarchy "msx:the_msx|romnextor:nxt" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 549
Info (12128): Elaborating entity "escci" for hierarchy "msx:the_msx|escci:escci" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 566
Info (12128): Elaborating entity "scc_wave" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 94
Info (12128): Elaborating entity "dpram" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 126
Info (12128): Elaborating entity "scc_wave_mul" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 348
Info (12128): Elaborating entity "memoryctl" for hierarchy "msx:the_msx|memoryctl:memctl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 766
Info (12128): Elaborating entity "ssdram256Mb" for hierarchy "ssdram256Mb:ram" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 488
Info (12128): Elaborating entity "spram" for hierarchy "spram:vram" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 517
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyb" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 531
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "keyboard:keyb|ps2_iobase:ps2_port" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 97
Info (12128): Elaborating entity "keymap" for hierarchy "keyboard:keyb|keymap:keymap" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 113
Info (12128): Elaborating entity "mixers" for hierarchy "mixers:mixer" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 579
Info (12128): Elaborating entity "i2s_transmitter" for hierarchy "i2s_transmitter:i2s" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 597
Warning (10445): VHDL Subtype or Type Declaration warning at i2s_transmitter.vhd(121): subtype or type has null range File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 121
Warning (10296): VHDL warning at i2s_transmitter.vhd(121): ignored assignment of value to null range File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 121
Warning (10631): VHDL Process Statement warning at i2s_transmitter.vhd(90): inferring latch(es) for signal or variable "shiftreg", which holds its previous value in one or more paths through the process File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 90
Info (10041): Inferred latch for "shiftreg[0]" at i2s_transmitter.vhd(90) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 90
Info (12128): Elaborating entity "vga_to_greyscale" for hierarchy "vga_to_greyscale:vga_to_grey" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 697
Info (12128): Elaborating entity "jt51_wrapper" for hierarchy "jt51_wrapper:jt51" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 770
Info (12128): Elaborating entity "jt51" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 102
Info (12128): Elaborating entity "jt51_timers" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 99
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 56
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 68
Info (12128): Elaborating entity "jt51_lfo" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 148
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_pg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 172
Warning (10230): Verilog HDL assignment warning at jt51_pg.v(107): truncated value with size 6 to match size of target (5) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 107
Info (12128): Elaborating entity "jt51_phinc_rom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 73
Info (12128): Elaborating entity "jt51_pm" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 138
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 245
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 251
Info (12128): Elaborating entity "jt51_eg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 203
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 341
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 350
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 356
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 368
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 380
Info (12128): Elaborating entity "jt51_op" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 233
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 70
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 139
Info (12128): Elaborating entity "jt51_phrom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 168
Warning (10030): Net "sinetable.data_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.waddr_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.we_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Info (12128): Elaborating entity "jt51_exprom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 232
Warning (10030): Net "explut.data_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.waddr_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.we_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 312
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 318
Info (12128): Elaborating entity "jt51_noise" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 246
Warning (10230): Verilog HDL assignment warning at jt51_noise.v(61): truncated value with size 5 to match size of target (4) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 61
Info (12128): Elaborating entity "jt51_noise_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 90
Info (12128): Elaborating entity "jt51_acc" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 265
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 121
Info (12128): Elaborating entity "jt51_exp2lin" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 131
Info (12128): Elaborating entity "jt51_lin2exp" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_lin2exp:left2exp" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 142
Info (12128): Elaborating entity "jt51_mmr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 389
Info (12128): Elaborating entity "jt51_reg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v Line: 316
Warning (10858): Verilog HDL warning at jt51_reg.v(87): object csm_state used but never assigned File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(90): object "csm_kon" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(91): object "csm_koff" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(143): object "update_op_IV" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(144): object "update_op_V" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 144
Info (12128): Elaborating entity "jt51_kon" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 200
Info (12128): Elaborating entity "jt51_mod" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 215
Info (12128): Elaborating entity "OPLL" for hierarchy "OPLL:opll1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 800
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 128
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 140
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 152
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s8" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 164
Info (12128): Elaborating entity "controller" for hierarchy "OPLL:opll1|controller:ct" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 177
Info (12128): Elaborating entity "RegisterMemory" for hierarchy "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 145
Info (12128): Elaborating entity "VoiceMemory" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 155
Info (12128): Elaborating entity "VoiceRom" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 67
Info (12128): Elaborating entity "EnvelopeGenerator" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 206
Info (12128): Elaborating entity "AttackTable" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 73
Info (12128): Elaborating entity "AttackTableMul" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 120
Info (12128): Elaborating entity "EnvelopeMemory" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 81
Info (12128): Elaborating entity "PhaseGenerator" for hierarchy "OPLL:opll1|PhaseGenerator:pg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 225
Info (12128): Elaborating entity "PhaseMemory" for hierarchy "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 160
Info (12128): Elaborating entity "Operator" for hierarchy "OPLL:opll1|Operator:op" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 243
Info (12128): Elaborating entity "SineTable" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 79
Info (12128): Elaborating entity "InterpolateMul" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 139
Info (12128): Elaborating entity "OutputGenerator" for hierarchy "OPLL:opll1|OutputGenerator:og" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 262
Info (12128): Elaborating entity "FeedbackMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 88
Info (12128): Elaborating entity "OutputMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 99
Info (12128): Elaborating entity "LinearTable" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 111
Info (12128): Elaborating entity "LinearTableMul" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 122
Info (12128): Elaborating entity "SumMixer" for hierarchy "OPLL:opll1|SumMixer:sm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 278
Info (12128): Elaborating entity "midiIntf" for hierarchy "midiIntf:midi" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 817
Warning (10492): VHDL Process Statement warning at midiIntf.vhd(139): signal "reset_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd Line: 139
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clocks:clks|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 164
    Warning (19017): Found clock multiplexer msx:the_msx|Mux1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 682
    Warning (19017): Found clock multiplexer msx:the_msx|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 682
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 167
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux2 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 167
    Warning (19017): Found clock multiplexer clocks:clks|clock_out1_s File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 73
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[0]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[1]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[2]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[3]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[4]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[5]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[6]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[7]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[8]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[9]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[10]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[11]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[12]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[13]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[14]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[15]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|refresh_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 94
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|wr_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 93
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|rd_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 92
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|iorq_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 91
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|mreq_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 90
Warning (276020): Inferred RAM node "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "keyboard:keyb|keymap:keymap|ram_q_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch" is uninferred due to inappropriate RAM size File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 259
Info (19000): Inferred 29 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spram:vram|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:keyb|keymap:keymap|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 45
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_op_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 46
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|ipl_rom:ipl|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top4.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 13
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 28
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 27
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 68
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 11
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 25
Info (278001): Inferred 14 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Add1" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult6" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 110
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 109
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult4" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult3" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 107
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 106
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixers:mixer|Mult1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 105
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12130): Elaborated megafunction instantiation "spram:vram|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "spram:vram|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li41.tdf
    Info (12023): Found entity 1: altsyncram_li41 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_li41.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_jsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_c8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mux_3nb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edu1.tdf
    Info (12023): Found entity 1: altsyncram_edu1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_edu1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf
    Info (12023): Found entity 1: altsyncram_qsg1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qsg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "19"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "19"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbi1.tdf
    Info (12023): Found entity 1: altsyncram_nbi1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_nbi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf
    Info (12023): Found entity 1: altsyncram_mpg1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_mpg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjh1.tdf
    Info (12023): Found entity 1: altsyncram_sjh1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_sjh1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ci1.tdf
    Info (12023): Found entity 1: altsyncram_1ci1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_1ci1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf
    Info (12023): Found entity 1: altsyncram_t8i1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4tg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8i1.tdf
    Info (12023): Found entity 1: altsyncram_j8i1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_j8i1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpd1.tdf
    Info (12023): Found entity 1: altsyncram_kpd1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kpd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "45"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4181.tdf
    Info (12023): Found entity 1: altsyncram_4181 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4181.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "42"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "42"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6m1.tdf
    Info (12023): Found entity 1: altsyncram_r6m1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_r6m1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "46"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qq71.tdf
    Info (12023): Found entity 1: altsyncram_qq71 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qq71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_UAReloaded.UAReloaded_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f411.tdf
    Info (12023): Found entity 1: altsyncram_f411 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_f411.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_UAReloaded.UAReloaded_top1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3s11.tdf
    Info (12023): Found entity 1: altsyncram_3s11 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3s11.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_UAReloaded.UAReloaded_top2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4s11.tdf
    Info (12023): Found entity 1: altsyncram_4s11 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4s11.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_UAReloaded.UAReloaded_top3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf
    Info (12023): Found entity 1: altsyncram_d111 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_d111.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_UAReloaded.UAReloaded_top4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e111.tdf
    Info (12023): Found entity 1: altsyncram_e111 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_e111.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_r7m.tdf
    Info (12023): Found entity 1: shift_taps_r7m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_r7m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h81.tdf
    Info (12023): Found entity 1: altsyncram_2h81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_2h81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf
    Info (12023): Found entity 1: cntr_pqf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_pqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_rgc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "29"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u7m.tdf
    Info (12023): Found entity 1: shift_taps_u7m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_u7m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf
    Info (12023): Found entity 1: altsyncram_8h81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8h81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf
    Info (12023): Found entity 1: cntr_vqf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_vqf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "28"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_e6m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf
    Info (12023): Found entity 1: altsyncram_8e81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8e81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf
    Info (12023): Found entity 1: cntr_uqf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_uqf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "27"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s7m.tdf
    Info (12023): Found entity 1: shift_taps_s7m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_s7m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4h81.tdf
    Info (12023): Found entity 1: altsyncram_4h81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4h81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf
    Info (12023): Found entity 1: cntr_tqf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_tqf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "68"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o6m.tdf
    Info (12023): Found entity 1: shift_taps_o6m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_o6m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf
    Info (12023): Found entity 1: altsyncram_oe81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_oe81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_apf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_pgc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf
    Info (12023): Found entity 1: shift_taps_86m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_86m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kd81.tdf
    Info (12023): Found entity 1: altsyncram_kd81 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kd81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_c6m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf
    Info (12023): Found entity 1: altsyncram_3l31 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3l31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_6at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tvi.tdf
    Info (12023): Found entity 1: add_sub_tvi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_tvi.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "mixers:mixer|lpm_mult:Mult6" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 110
Info (12133): Instantiated megafunction "mixers:mixer|lpm_mult:Mult6" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 110
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_n4t.tdf
    Info (12023): Found entity 1: mult_n4t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_n4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_h4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fbt.tdf
    Info (12023): Found entity 1: mult_fbt File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mixers:mixer|lpm_mult:Mult4" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 108
Info (12133): Instantiated megafunction "mixers:mixer|lpm_mult:Mult4" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 108
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf
    Info (12023): Found entity 1: mult_l4t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_l4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_p5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mixers:mixer|lpm_mult:Mult3" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 107
Info (12133): Instantiated megafunction "mixers:mixer|lpm_mult:Mult3" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 107
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "mixers:mixer|lpm_mult:Mult2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 106
Info (12133): Instantiated megafunction "mixers:mixer|lpm_mult:Mult2" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 106
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "mixers:mixer|lpm_mult:Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 104
Info (12133): Instantiated megafunction "mixers:mixer|lpm_mult:Mult0" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_93t.tdf
    Info (12023): Found entity 1: mult_93t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_93t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0" File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_13t.tdf
    Info (12023): Found entity 1: mult_13t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_13t.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a7" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_sjh1.tdf Line: 262
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a14" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf Line: 431
        Warning (14320): Synthesized away node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a15" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf Line: 459
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[21]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 43
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[16]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 43
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[21]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[19]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[18]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[19]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 43
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[18]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 43
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[17]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf Line: 43
Info (13014): Ignored 116 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 112 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 64
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 135
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 135
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 135
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 135
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 135
    Warning (13310): Register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en" is converted into an equivalent circuit using register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated" and latch "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 25
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[0]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[2]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[4]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[6]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[1]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[3]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[5]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[7]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke_o" is stuck at VCC File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 53
    Warning (13410): Pin "sdram_ba_o[0]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 56
    Warning (13410): Pin "sdram_ba_o[1]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 56
    Warning (13410): Pin "sdram_cs_n_o" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 59
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 74
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register i2s_transmitter:i2s|bdivider[2] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|bdivider[1] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|bdivider[0] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|bitcount[4] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[7] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[6] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[5] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[4] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[3] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[2] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[1] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register i2s_transmitter:i2s|lrdivider[0] will power up to High File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd Line: 92
    Critical Warning (18010): Register clocks:clks|sw_ff_q[0] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 148
    Critical Warning (18010): Register clocks:clks|sw_ff_q[1] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 148
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'msx_UAReloaded.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_msx|Mux0~1  from: datac  to: combout
    Info (332098): Cell: the_msx|Mux1~1  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[0]~2  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[1]~10  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[2]~4  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[3]~12  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[4]~6  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[5]~14  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[6]~8  from: datac  to: combout
    Info (332098): Cell: the_msx|pio|porta_r[7]~16  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  clock_50M_i
    Info (332111):    1.000 clocks:clks|clock_3m_s
    Info (332111):    1.000 jt51_wrapper:jt51|jt51:jt51_inst|p1
    Info (332111):    1.000 keyboard:keyb|extra_keys_s[7]
    Info (332111):    1.000  keys_n_i[0]
    Info (332111):    1.000  keys_n_i[1]
    Info (332111):    1.000 msx:the_msx|T80a:cpu|T80:u0|A[2]
    Info (332111):   46.665 pll_1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   11.666 pll_1|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   11.666 pll_1|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  125.000 pll_1|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   40.000 pll_1|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1549 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1690 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "joy2up" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 115
    Warning (15610): No output dependent on input pin "joy2down" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 116
    Warning (15610): No output dependent on input pin "joy2left" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 117
    Warning (15610): No output dependent on input pin "joy2right" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 118
    Warning (15610): No output dependent on input pin "joy2fire1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 119
    Warning (15610): No output dependent on input pin "joy2fire2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd Line: 120
Info (21057): Implemented 13192 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 12539 logic cells
    Info (21064): Implemented 534 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 21 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 4973 megabytes
    Info: Processing ended: Mon Oct 26 11:45:04 2020
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:01:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.map.smsg.


