
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_builder.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gen_union_fields>:
       0:	strd	r4, [sp, #-36]!	; 0xffffffdc
       4:	movw	ip, #0
       8:	movt	ip, #0
       c:	strd	r6, [sp, #8]
      10:	mov	r5, r0
      14:	strd	r8, [sp, #16]
      18:	strd	sl, [sp, #24]
      1c:	mov	sl, r1
      20:	mov	r1, #0
      24:	str	lr, [sp, #32]
      28:	sub	sp, sp, #500	; 0x1f4
      2c:	movw	lr, #0
      30:	movt	lr, #0
      34:	ldr	r4, [sp, #536]	; 0x218
      38:	add	r8, sp, #56	; 0x38
      3c:	mov	fp, r2
      40:	mov	r0, r8
      44:	str	r3, [sp, #40]	; 0x28
      48:	ldr	r6, [sp, #540]	; 0x21c
      4c:	mov	r2, #220	; 0xdc
      50:	add	r9, sp, #276	; 0x114
      54:	cmp	r6, r1
      58:	moveq	lr, ip
      5c:	str	lr, [sp, #36]	; 0x24
      60:	bl	0 <memset>
      64:	mov	r2, #220	; 0xdc
      68:	mov	r1, #0
      6c:	mov	r0, r9
      70:	bl	0 <memset>
      74:	mov	r1, r4
      78:	mov	r2, r8
      7c:	ldr	r0, [r4, #12]
      80:	bl	0 <__flatcc_fb_scoped_symbol_name>
      84:	ldr	r4, [r4, #20]
      88:	cmp	r4, #0
      8c:	beq	1c0 <gen_union_fields+0x1c0>
      90:	movw	r3, #0
      94:	movt	r3, #0
      98:	str	r3, [sp, #44]	; 0x2c
      9c:	movw	r3, #0
      a0:	movt	r3, #0
      a4:	str	r3, [sp, #48]	; 0x30
      a8:	movw	r3, #0
      ac:	movt	r3, #0
      b0:	str	r3, [sp, #52]	; 0x34
      b4:	b	118 <gen_union_fields+0x118>
      b8:	ldr	r1, [r4, #16]
      bc:	mov	r2, r9
      c0:	ldr	r0, [r1, #12]
      c4:	bl	0 <__flatcc_fb_scoped_symbol_name>
      c8:	ldr	r3, [r4, #16]
      cc:	ldrh	r3, [r3, #8]
      d0:	cmp	r3, #0
      d4:	bne	1e0 <gen_union_fields+0x1e0>
      d8:	ldr	r3, [sp, #36]	; 0x24
      dc:	mov	r2, r5
      e0:	stm	sp, {r5, sl}
      e4:	ldr	r1, [sp, #48]	; 0x30
      e8:	str	fp, [sp, #8]
      ec:	ldr	r0, [sp, #40]	; 0x28
      f0:	str	r0, [sp, #12]
      f4:	str	r8, [sp, #16]
      f8:	str	r7, [sp, #20]
      fc:	str	r6, [sp, #24]
     100:	str	r9, [sp, #28]
     104:	ldr	r0, [r5, #204]	; 0xcc
     108:	bl	0 <fprintf>
     10c:	ldr	r4, [r4]
     110:	cmp	r4, #0
     114:	beq	1c0 <gen_union_fields+0x1c0>
     118:	ldrh	r3, [r4, #24]
     11c:	ldr	r2, [r4, #4]
     120:	cmp	r3, #10
     124:	ldrd	r6, [r2]
     128:	beq	18c <gen_union_fields+0x18c>
     12c:	cmp	r3, #14
     130:	beq	b8 <gen_union_fields+0xb8>
     134:	cmp	r3, #0
     138:	beq	10c <gen_union_fields+0x10c>
     13c:	movw	r1, #0
     140:	movt	r1, #0
     144:	movw	r3, #0
     148:	movt	r3, #0
     14c:	movw	r2, #0
     150:	movt	r2, #0
     154:	str	r1, [sp]
     158:	movw	r1, #0
     15c:	movt	r1, #0
     160:	ldr	r0, [r3]
     164:	movw	r3, #1368	; 0x558
     168:	bl	0 <fprintf>
     16c:	movw	r3, #0
     170:	movt	r3, #0
     174:	movw	r1, #0
     178:	movt	r1, #0
     17c:	movw	r0, #0
     180:	movt	r0, #0
     184:	movw	r2, #1368	; 0x558
     188:	bl	0 <__assert_fail>
     18c:	mov	r2, r5
     190:	stm	sp, {r5, sl, fp}
     194:	ldrd	r0, [sp, #40]	; 0x28
     198:	ldr	r3, [sp, #36]	; 0x24
     19c:	str	r0, [sp, #12]
     1a0:	str	r8, [sp, #16]
     1a4:	str	r7, [sp, #20]
     1a8:	str	r6, [sp, #24]
     1ac:	ldr	r0, [r5, #204]	; 0xcc
     1b0:	bl	0 <fprintf>
     1b4:	ldr	r4, [r4]
     1b8:	cmp	r4, #0
     1bc:	bne	118 <gen_union_fields+0x118>
     1c0:	mov	r0, #0
     1c4:	add	sp, sp, #500	; 0x1f4
     1c8:	ldrd	r4, [sp]
     1cc:	ldrd	r6, [sp, #8]
     1d0:	ldrd	r8, [sp, #16]
     1d4:	ldrd	sl, [sp, #24]
     1d8:	add	sp, sp, #32
     1dc:	pop	{pc}		; (ldr pc, [sp], #4)
     1e0:	cmp	r3, #1
     1e4:	bne	1fc <gen_union_fields+0x1fc>
     1e8:	mov	r2, r5
     1ec:	stm	sp, {r5, sl}
     1f0:	ldr	r3, [sp, #36]	; 0x24
     1f4:	ldr	r1, [sp, #52]	; 0x34
     1f8:	b	e8 <gen_union_fields+0xe8>
     1fc:	movw	r1, #0
     200:	movt	r1, #0
     204:	movw	r3, #0
     208:	movt	r3, #0
     20c:	movw	r2, #0
     210:	movt	r2, #0
     214:	str	r1, [sp]
     218:	movw	r1, #0
     21c:	movt	r1, #0
     220:	ldr	r0, [r3]
     224:	movw	r3, #1358	; 0x54e
     228:	bl	0 <fprintf>
     22c:	movw	r3, #0
     230:	movt	r3, #0
     234:	movw	r1, #0
     238:	movt	r1, #0
     23c:	movw	r0, #0
     240:	movt	r0, #0
     244:	movw	r2, #1358	; 0x54e
     248:	bl	0 <__assert_fail>

0000024c <get_total_struct_field_count.isra.2>:
     24c:	strd	r4, [sp, #-16]!
     250:	subs	r4, r0, #0
     254:	moveq	r5, r4
     258:	str	r6, [sp, #8]
     25c:	str	lr, [sp, #12]
     260:	beq	290 <get_total_struct_field_count.isra.2+0x44>
     264:	mov	r5, #0
     268:	ldrh	r3, [r4, #72]	; 0x48
     26c:	tst	r3, #4
     270:	bne	284 <get_total_struct_field_count.isra.2+0x38>
     274:	ldrh	r3, [r4, #24]
     278:	cmp	r3, #14
     27c:	beq	2a4 <get_total_struct_field_count.isra.2+0x58>
     280:	add	r5, r5, #1
     284:	ldr	r4, [r4]
     288:	cmp	r4, #0
     28c:	bne	268 <get_total_struct_field_count.isra.2+0x1c>
     290:	mov	r0, r5
     294:	ldrd	r4, [sp]
     298:	ldr	r6, [sp, #8]
     29c:	add	sp, sp, #12
     2a0:	pop	{pc}		; (ldr pc, [sp], #4)
     2a4:	ldr	r3, [r4, #16]
     2a8:	ldrh	r2, [r3, #8]
     2ac:	cmp	r2, #1
     2b0:	bne	280 <get_total_struct_field_count.isra.2+0x34>
     2b4:	ldr	r0, [r3, #20]
     2b8:	bl	24c <get_total_struct_field_count.isra.2>
     2bc:	add	r5, r5, r0
     2c0:	b	284 <get_total_struct_field_count.isra.2+0x38>

000002c4 <scalar_cast.part.16>:
     2c4:	movw	r3, #0
     2c8:	movt	r3, #0
     2cc:	push	{lr}		; (str lr, [sp, #-4]!)
     2d0:	sub	sp, sp, #12
     2d4:	movw	r4, #0
     2d8:	movt	r4, #0
     2dc:	movw	r0, #0
     2e0:	movt	r0, #0
     2e4:	mov	r2, r4
     2e8:	str	r3, [sp]
     2ec:	movw	r1, #0
     2f0:	movt	r1, #0
     2f4:	ldr	r0, [r0]
     2f8:	mov	r3, #226	; 0xe2
     2fc:	bl	0 <fprintf>
     300:	movw	r0, #0
     304:	movt	r0, #0
     308:	ldr	r3, [pc, #8]	; 318 <scalar_cast.part.16+0x54>
     30c:	mov	r1, r4
     310:	mov	r2, #226	; 0xe2
     314:	bl	0 <__assert_fail>
     318:	.word	0x00000014

0000031c <gen_builder_struct_field_assign.isra.14.constprop.19>:
     31c:	strd	r4, [sp, #-36]!	; 0xffffffdc
     320:	mov	r4, r1
     324:	mov	r1, #0
     328:	strd	r6, [sp, #8]
     32c:	strd	r8, [sp, #16]
     330:	mov	r9, r0
     334:	strd	sl, [sp, #24]
     338:	mov	sl, r3
     33c:	str	lr, [sp, #32]
     340:	sub	sp, sp, #284	; 0x11c
     344:	add	r0, sp, #60	; 0x3c
     348:	str	r2, [sp, #44]	; 0x2c
     34c:	mov	r2, #220	; 0xdc
     350:	bl	0 <memset>
     354:	cmp	sl, #1
     358:	beq	7f8 <gen_builder_struct_field_assign.isra.14.constprop.19+0x4dc>
     35c:	movw	r3, #0
     360:	movt	r3, #0
     364:	cmp	sl, #2
     368:	movw	r2, #0
     36c:	movt	r2, #0
     370:	movne	r2, r3
     374:	str	r2, [sp, #32]
     378:	ldr	r4, [r4]
     37c:	cmp	r4, #0
     380:	moveq	r5, r4
     384:	beq	57c <gen_builder_struct_field_assign.isra.14.constprop.19+0x260>
     388:	ldr	r3, [r4, #4]
     38c:	movw	r2, #0
     390:	movt	r2, #0
     394:	mov	r5, #0
     398:	str	r2, [sp, #24]
     39c:	movw	r2, #0
     3a0:	movt	r2, #0
     3a4:	mov	fp, r5
     3a8:	str	r2, [sp, #28]
     3ac:	movw	r2, #0
     3b0:	movt	r2, #0
     3b4:	ldr	r7, [r3]
     3b8:	str	r2, [sp, #20]
     3bc:	ldr	r6, [r3, #4]
     3c0:	ldrh	r3, [r4, #24]
     3c4:	cmp	r3, #8
     3c8:	bne	494 <gen_builder_struct_field_assign.isra.14.constprop.19+0x178>
     3cc:	ldr	r1, [r4, #16]
     3d0:	sub	r1, r1, #1
     3d4:	cmp	r1, #10
     3d8:	bhi	854 <gen_builder_struct_field_assign.isra.14.constprop.19+0x538>
     3dc:	ldrh	r3, [r4, #72]	; 0x48
     3e0:	add	r8, r5, #1
     3e4:	ldr	r0, [r9, #204]	; 0xcc
     3e8:	tst	r3, #4
     3ec:	bne	558 <gen_builder_struct_field_assign.isra.14.constprop.19+0x23c>
     3f0:	ldrd	r2, [r4, #88]	; 0x58
     3f4:	cmp	r3, #0
     3f8:	cmpeq	r2, #1
     3fc:	beq	51c <gen_builder_struct_field_assign.isra.14.constprop.19+0x200>
     400:	ldr	r3, [sp, #20]
     404:	cmp	sl, #1
     408:	add	r1, r3, r1, lsl #2
     40c:	ldr	r3, [r1, #52]	; 0x34
     410:	beq	610 <gen_builder_struct_field_assign.isra.14.constprop.19+0x2f4>
     414:	cmp	sl, #2
     418:	bne	51c <gen_builder_struct_field_assign.isra.14.constprop.19+0x200>
     41c:	ldr	r2, [sp, #320]	; 0x140
     420:	str	r6, [sp]
     424:	cmp	r2, #0
     428:	beq	7ac <gen_builder_struct_field_assign.isra.14.constprop.19+0x490>
     42c:	movw	r1, #0
     430:	movt	r1, #0
     434:	str	r7, [sp, #4]
     438:	mov	r2, r9
     43c:	strd	r6, [sp, #8]
     440:	bl	0 <fprintf>
     444:	mov	r5, r8
     448:	ldr	r4, [r4]
     44c:	cmp	r4, #0
     450:	beq	57c <gen_builder_struct_field_assign.isra.14.constprop.19+0x260>
     454:	ldr	r3, [r4, #4]
     458:	cmp	r5, #0
     45c:	ldr	r7, [r3]
     460:	ldr	r6, [r3, #4]
     464:	ble	3c0 <gen_builder_struct_field_assign.isra.14.constprop.19+0xa4>
     468:	tst	r5, #3
     46c:	ldr	r3, [r9, #204]	; 0xcc
     470:	bne	540 <gen_builder_struct_field_assign.isra.14.constprop.19+0x224>
     474:	movw	r0, #0
     478:	movt	r0, #0
     47c:	mov	r2, #4
     480:	mov	r1, #1
     484:	bl	0 <fwrite>
     488:	ldrh	r3, [r4, #24]
     48c:	cmp	r3, #8
     490:	beq	3cc <gen_builder_struct_field_assign.isra.14.constprop.19+0xb0>
     494:	cmp	r3, #14
     498:	bne	808 <gen_builder_struct_field_assign.isra.14.constprop.19+0x4ec>
     49c:	ldr	r1, [r4, #16]
     4a0:	add	r2, sp, #60	; 0x3c
     4a4:	ldr	r0, [r1, #12]
     4a8:	bl	0 <__flatcc_fb_scoped_symbol_name>
     4ac:	ldr	r3, [r4, #16]
     4b0:	ldrh	r3, [r3, #8]
     4b4:	cmp	r3, #1
     4b8:	ldrh	r3, [r4, #72]	; 0x48
     4bc:	beq	5d4 <gen_builder_struct_field_assign.isra.14.constprop.19+0x2b8>
     4c0:	tst	r3, #4
     4c4:	add	r8, r5, #1
     4c8:	ldr	r0, [r9, #204]	; 0xcc
     4cc:	bne	558 <gen_builder_struct_field_assign.isra.14.constprop.19+0x23c>
     4d0:	ldrd	r2, [r4, #88]	; 0x58
     4d4:	cmp	r3, #0
     4d8:	cmpeq	r2, #1
     4dc:	beq	51c <gen_builder_struct_field_assign.isra.14.constprop.19+0x200>
     4e0:	cmp	sl, #1
     4e4:	beq	764 <gen_builder_struct_field_assign.isra.14.constprop.19+0x448>
     4e8:	cmp	sl, #2
     4ec:	bne	51c <gen_builder_struct_field_assign.isra.14.constprop.19+0x200>
     4f0:	ldr	r3, [sp, #320]	; 0x140
     4f4:	str	r7, [sp]
     4f8:	cmp	r3, #0
     4fc:	mov	r3, r6
     500:	beq	7e0 <gen_builder_struct_field_assign.isra.14.constprop.19+0x4c4>
     504:	movw	r1, #0
     508:	movt	r1, #0
     50c:	strd	r6, [sp, #4]
     510:	add	r2, sp, #60	; 0x3c
     514:	bl	0 <fprintf>
     518:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     51c:	ldr	r3, [sp, #320]	; 0x140
     520:	cmp	r3, #0
     524:	mov	r3, r7
     528:	beq	5c0 <gen_builder_struct_field_assign.isra.14.constprop.19+0x2a4>
     52c:	mov	r2, r6
     530:	strd	r6, [sp]
     534:	ldr	r1, [sp, #28]
     538:	bl	0 <fprintf>
     53c:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     540:	movw	r0, #0
     544:	movt	r0, #0
     548:	mov	r2, #2
     54c:	mov	r1, #1
     550:	bl	0 <fwrite>
     554:	b	3c0 <gen_builder_struct_field_assign.isra.14.constprop.19+0xa4>
     558:	mov	r2, fp
     55c:	movw	r1, #0
     560:	movt	r1, #0
     564:	add	fp, fp, #1
     568:	bl	0 <fprintf>
     56c:	ldr	r4, [r4]
     570:	mov	r5, r8
     574:	cmp	r4, #0
     578:	bne	454 <gen_builder_struct_field_assign.isra.14.constprop.19+0x138>
     57c:	ldr	r3, [sp, #44]	; 0x2c
     580:	cmp	r3, #0
     584:	ble	5a0 <gen_builder_struct_field_assign.isra.14.constprop.19+0x284>
     588:	movw	r0, #0
     58c:	movt	r0, #0
     590:	ldr	r3, [r9, #204]	; 0xcc
     594:	mov	r2, #4
     598:	mov	r1, #1
     59c:	bl	0 <fwrite>
     5a0:	mov	r0, r5
     5a4:	add	sp, sp, #284	; 0x11c
     5a8:	ldrd	r4, [sp]
     5ac:	ldrd	r6, [sp, #8]
     5b0:	ldrd	r8, [sp, #16]
     5b4:	ldrd	sl, [sp, #24]
     5b8:	add	sp, sp, #32
     5bc:	pop	{pc}		; (ldr pc, [sp], #4)
     5c0:	mov	r2, r6
     5c4:	str	r5, [sp]
     5c8:	ldr	r1, [sp, #24]
     5cc:	bl	0 <fprintf>
     5d0:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     5d4:	tst	r3, #4
     5d8:	ldr	r0, [r9, #204]	; 0xcc
     5dc:	bne	738 <gen_builder_struct_field_assign.isra.14.constprop.19+0x41c>
     5e0:	ldr	r3, [sp, #320]	; 0x140
     5e4:	cmp	r3, #0
     5e8:	beq	63c <gen_builder_struct_field_assign.isra.14.constprop.19+0x320>
     5ec:	movw	r1, #0
     5f0:	movt	r1, #0
     5f4:	strd	r6, [sp]
     5f8:	add	r2, sp, #60	; 0x3c
     5fc:	strd	r6, [sp, #8]
     600:	add	r5, r5, #1
     604:	ldr	r3, [sp, #32]
     608:	bl	0 <fprintf>
     60c:	b	448 <gen_builder_struct_field_assign.isra.14.constprop.19+0x12c>
     610:	ldr	r2, [sp, #320]	; 0x140
     614:	str	r6, [sp]
     618:	cmp	r2, #0
     61c:	beq	790 <gen_builder_struct_field_assign.isra.14.constprop.19+0x474>
     620:	movw	r1, #0
     624:	movt	r1, #0
     628:	str	r7, [sp, #4]
     62c:	mov	r2, r9
     630:	strd	r6, [sp, #8]
     634:	bl	0 <fprintf>
     638:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     63c:	add	r2, sp, #60	; 0x3c
     640:	movw	r1, #0
     644:	movt	r1, #0
     648:	strd	r6, [sp]
     64c:	ldr	r3, [sp, #32]
     650:	bl	0 <fprintf>
     654:	ldr	r3, [r4, #16]
     658:	ldr	r0, [r3, #20]
     65c:	bl	24c <get_total_struct_field_count.isra.2>
     660:	subs	r8, r0, #0
     664:	ble	728 <gen_builder_struct_field_assign.isra.14.constprop.19+0x40c>
     668:	movw	r2, #0
     66c:	movt	r2, #0
     670:	ldr	r7, [sp, #44]	; 0x2c
     674:	movw	r3, #0
     678:	movt	r3, #0
     67c:	str	r2, [sp, #36]	; 0x24
     680:	movw	r2, #0
     684:	movt	r2, #0
     688:	str	r4, [sp, #48]	; 0x30
     68c:	str	r2, [sp, #40]	; 0x28
     690:	str	sl, [sp, #52]	; 0x34
     694:	mov	sl, r3
     698:	ldr	r6, [sp, #320]	; 0x140
     69c:	b	6d4 <gen_builder_struct_field_assign.isra.14.constprop.19+0x3b8>
     6a0:	cmp	r7, #4
     6a4:	ble	700 <gen_builder_struct_field_assign.isra.14.constprop.19+0x3e4>
     6a8:	ldr	r2, [sp, #36]	; 0x24
     6ac:	ldr	r1, [sp, #40]	; 0x28
     6b0:	bl	0 <fprintf>
     6b4:	ldr	r0, [r9, #204]	; 0xcc
     6b8:	mov	r2, r4
     6bc:	add	r6, r6, #1
     6c0:	movw	r1, #0
     6c4:	movt	r1, #0
     6c8:	bl	0 <fprintf>
     6cc:	cmp	r8, r6
     6d0:	beq	71c <gen_builder_struct_field_assign.isra.14.constprop.19+0x400>
     6d4:	cmp	r7, #0
     6d8:	add	r4, r5, r6
     6dc:	ldr	r0, [r9, #204]	; 0xcc
     6e0:	beq	6b8 <gen_builder_struct_field_assign.isra.14.constprop.19+0x39c>
     6e4:	cmp	r6, #0
     6e8:	beq	6a0 <gen_builder_struct_field_assign.isra.14.constprop.19+0x384>
     6ec:	tst	r6, #3
     6f0:	bne	700 <gen_builder_struct_field_assign.isra.14.constprop.19+0x3e4>
     6f4:	sub	r3, r7, r6
     6f8:	cmp	r3, #2
     6fc:	bgt	6a8 <gen_builder_struct_field_assign.isra.14.constprop.19+0x38c>
     700:	mov	r3, r0
     704:	mov	r2, #2
     708:	mov	r1, #1
     70c:	mov	r0, sl
     710:	bl	0 <fwrite>
     714:	ldr	r0, [r9, #204]	; 0xcc
     718:	b	6b8 <gen_builder_struct_field_assign.isra.14.constprop.19+0x39c>
     71c:	ldr	r4, [sp, #48]	; 0x30
     720:	add	r5, r8, r5
     724:	ldr	sl, [sp, #52]	; 0x34
     728:	mov	r0, #41	; 0x29
     72c:	ldr	r1, [r9, #204]	; 0xcc
     730:	bl	0 <fputc>
     734:	b	448 <gen_builder_struct_field_assign.isra.14.constprop.19+0x12c>
     738:	mov	r3, fp
     73c:	mov	r2, fp
     740:	movw	r1, #0
     744:	movt	r1, #0
     748:	bl	0 <fprintf>
     74c:	ldr	r3, [r4, #16]
     750:	add	fp, fp, #1
     754:	ldr	r0, [r3, #20]
     758:	bl	24c <get_total_struct_field_count.isra.2>
     75c:	add	r5, r5, r0
     760:	b	448 <gen_builder_struct_field_assign.isra.14.constprop.19+0x12c>
     764:	ldr	r3, [sp, #320]	; 0x140
     768:	str	r7, [sp]
     76c:	cmp	r3, #0
     770:	mov	r3, r6
     774:	beq	7c8 <gen_builder_struct_field_assign.isra.14.constprop.19+0x4ac>
     778:	movw	r1, #0
     77c:	movt	r1, #0
     780:	strd	r6, [sp, #4]
     784:	add	r2, sp, #60	; 0x3c
     788:	bl	0 <fprintf>
     78c:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     790:	movw	r1, #0
     794:	movt	r1, #0
     798:	str	r7, [sp, #4]
     79c:	mov	r2, r9
     7a0:	str	r5, [sp, #8]
     7a4:	bl	0 <fprintf>
     7a8:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     7ac:	movw	r1, #0
     7b0:	movt	r1, #0
     7b4:	str	r7, [sp, #4]
     7b8:	mov	r2, r9
     7bc:	str	r5, [sp, #8]
     7c0:	bl	0 <fprintf>
     7c4:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     7c8:	movw	r1, #0
     7cc:	movt	r1, #0
     7d0:	str	r5, [sp, #4]
     7d4:	add	r2, sp, #60	; 0x3c
     7d8:	bl	0 <fprintf>
     7dc:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     7e0:	movw	r1, #0
     7e4:	movt	r1, #0
     7e8:	str	r5, [sp, #4]
     7ec:	add	r2, sp, #60	; 0x3c
     7f0:	bl	0 <fprintf>
     7f4:	b	444 <gen_builder_struct_field_assign.isra.14.constprop.19+0x128>
     7f8:	movw	r3, #0
     7fc:	movt	r3, #0
     800:	str	r3, [sp, #32]
     804:	b	378 <gen_builder_struct_field_assign.isra.14.constprop.19+0x5c>
     808:	movw	r1, #0
     80c:	movt	r1, #0
     810:	movw	r3, #0
     814:	movt	r3, #0
     818:	movw	r2, #0
     81c:	movt	r2, #0
     820:	str	r1, [sp]
     824:	movw	r1, #0
     828:	movt	r1, #0
     82c:	ldr	r0, [r3]
     830:	movw	r3, #993	; 0x3e1
     834:	bl	0 <fprintf>
     838:	movw	r1, #0
     83c:	movt	r1, #0
     840:	ldr	r3, [pc, #88]	; 8a0 <gen_builder_struct_field_assign.isra.14.constprop.19+0x584>
     844:	movw	r0, #0
     848:	movt	r0, #0
     84c:	movw	r2, #993	; 0x3e1
     850:	bl	0 <__assert_fail>
     854:	movw	r1, #0
     858:	movt	r1, #0
     85c:	movw	r3, #0
     860:	movt	r3, #0
     864:	movw	r2, #0
     868:	movt	r2, #0
     86c:	str	r1, [sp]
     870:	movw	r1, #0
     874:	movt	r1, #0
     878:	ldr	r0, [r3]
     87c:	mov	r3, #96	; 0x60
     880:	bl	0 <fprintf>
     884:	movw	r1, #0
     888:	movt	r1, #0
     88c:	ldr	r3, [pc, #16]	; 8a4 <gen_builder_struct_field_assign.isra.14.constprop.19+0x588>
     890:	movw	r0, #0
     894:	movt	r0, #0
     898:	mov	r2, #96	; 0x60
     89c:	bl	0 <__assert_fail>
     8a0:	.word	0x00000060
     8a4:	.word	0x00000020

000008a8 <gen_builder_struct_args.isra.12>:
     8a8:	strd	r4, [sp, #-36]!	; 0xffffffdc
     8ac:	mov	r4, r1
     8b0:	mov	r5, r2
     8b4:	strd	r6, [sp, #8]
     8b8:	mov	r2, #220	; 0xdc
     8bc:	mov	r1, #0
     8c0:	strd	r8, [sp, #16]
     8c4:	mov	r6, r0
     8c8:	mov	r7, r3
     8cc:	strd	sl, [sp, #24]
     8d0:	str	lr, [sp, #32]
     8d4:	sub	sp, sp, #244	; 0xf4
     8d8:	add	r0, sp, #20
     8dc:	bl	0 <memset>
     8e0:	ldr	r4, [r4]
     8e4:	cmp	r4, #0
     8e8:	beq	a3c <gen_builder_struct_args.isra.12+0x194>
     8ec:	ldr	r1, [sp, #280]	; 0x118
     8f0:	movw	r3, #0
     8f4:	movt	r3, #0
     8f8:	movw	r2, #0
     8fc:	movt	r2, #0
     900:	movw	r9, #0
     904:	movt	r9, #0
     908:	movw	r8, #0
     90c:	movt	r8, #0
     910:	movw	fp, #0
     914:	movt	fp, #0
     918:	cmp	r1, #0
     91c:	moveq	r2, r3
     920:	str	r2, [sp, #12]
     924:	b	9a0 <gen_builder_struct_args.isra.12+0xf8>
     928:	cmp	r7, #0
     92c:	beq	958 <gen_builder_struct_args.isra.12+0xb0>
     930:	cmp	r5, #0
     934:	ldr	r3, [r6, #204]	; 0xcc
     938:	bne	a5c <gen_builder_struct_args.isra.12+0x1b4>
     93c:	cmp	r7, #4
     940:	ble	a70 <gen_builder_struct_args.isra.12+0x1c8>
     944:	movw	r1, #0
     948:	movt	r1, #0
     94c:	ldr	r2, [sp, #12]
     950:	mov	r0, r3
     954:	bl	0 <fprintf>
     958:	ldr	r3, [r4, #16]
     95c:	cmp	r3, #5
     960:	sub	r3, r3, #1
     964:	beq	a94 <gen_builder_struct_args.isra.12+0x1ec>
     968:	cmp	r3, #10
     96c:	bhi	b3c <gen_builder_struct_args.isra.12+0x294>
     970:	mov	r2, fp
     974:	add	r3, r9, r3, lsl #2
     978:	add	r0, r5, #1
     97c:	mov	r1, r8
     980:	str	r5, [sp]
     984:	mov	r5, r0
     988:	ldr	r3, [r3, #128]	; 0x80
     98c:	ldr	r0, [r6, #204]	; 0xcc
     990:	bl	0 <fprintf>
     994:	ldr	r4, [r4]
     998:	cmp	r4, #0
     99c:	beq	a3c <gen_builder_struct_args.isra.12+0x194>
     9a0:	ldrh	r3, [r4, #72]	; 0x48
     9a4:	tst	r3, #4
     9a8:	bne	994 <gen_builder_struct_args.isra.12+0xec>
     9ac:	ldrh	r3, [r4, #24]
     9b0:	cmp	r3, #8
     9b4:	beq	928 <gen_builder_struct_args.isra.12+0x80>
     9b8:	cmp	r3, #14
     9bc:	bne	af0 <gen_builder_struct_args.isra.12+0x248>
     9c0:	ldr	r1, [r4, #16]
     9c4:	ldrh	r3, [r1, #8]
     9c8:	cmp	r3, #1
     9cc:	beq	acc <gen_builder_struct_args.isra.12+0x224>
     9d0:	cmp	r7, #0
     9d4:	beq	a04 <gen_builder_struct_args.isra.12+0x15c>
     9d8:	cmp	r5, #0
     9dc:	ldr	r3, [r6, #204]	; 0xcc
     9e0:	bne	a9c <gen_builder_struct_args.isra.12+0x1f4>
     9e4:	cmp	r7, #4
     9e8:	ble	ab0 <gen_builder_struct_args.isra.12+0x208>
     9ec:	mov	r0, r3
     9f0:	movw	r1, #0
     9f4:	movt	r1, #0
     9f8:	ldr	r2, [sp, #12]
     9fc:	bl	0 <fprintf>
     a00:	ldr	r1, [r4, #16]
     a04:	add	r2, sp, #20
     a08:	add	sl, r5, #1
     a0c:	ldr	r0, [r1, #12]
     a10:	bl	0 <__flatcc_fb_scoped_symbol_name>
     a14:	mov	r3, r5
     a18:	movw	r1, #0
     a1c:	movt	r1, #0
     a20:	add	r2, sp, #20
     a24:	ldr	r0, [r6, #204]	; 0xcc
     a28:	bl	0 <fprintf>
     a2c:	ldr	r4, [r4]
     a30:	mov	r5, sl
     a34:	cmp	r4, #0
     a38:	bne	9a0 <gen_builder_struct_args.isra.12+0xf8>
     a3c:	mov	r0, r5
     a40:	add	sp, sp, #244	; 0xf4
     a44:	ldrd	r4, [sp]
     a48:	ldrd	r6, [sp, #8]
     a4c:	ldrd	r8, [sp, #16]
     a50:	ldrd	sl, [sp, #24]
     a54:	add	sp, sp, #32
     a58:	pop	{pc}		; (ldr pc, [sp], #4)
     a5c:	tst	r5, #3
     a60:	bne	a70 <gen_builder_struct_args.isra.12+0x1c8>
     a64:	sub	r2, r7, r5
     a68:	cmp	r2, #2
     a6c:	bgt	944 <gen_builder_struct_args.isra.12+0x9c>
     a70:	movw	r0, #0
     a74:	movt	r0, #0
     a78:	mov	r2, #2
     a7c:	mov	r1, #1
     a80:	bl	0 <fwrite>
     a84:	ldr	r3, [r4, #16]
     a88:	cmp	r3, #5
     a8c:	sub	r3, r3, #1
     a90:	bne	968 <gen_builder_struct_args.isra.12+0xc0>
     a94:	mov	r2, r6
     a98:	b	974 <gen_builder_struct_args.isra.12+0xcc>
     a9c:	tst	r5, #3
     aa0:	bne	ab0 <gen_builder_struct_args.isra.12+0x208>
     aa4:	sub	r2, r7, r5
     aa8:	cmp	r2, #2
     aac:	bgt	9ec <gen_builder_struct_args.isra.12+0x144>
     ab0:	mov	r1, #1
     ab4:	movw	r0, #0
     ab8:	movt	r0, #0
     abc:	mov	r2, #2
     ac0:	bl	0 <fwrite>
     ac4:	ldr	r1, [r4, #16]
     ac8:	b	a04 <gen_builder_struct_args.isra.12+0x15c>
     acc:	ldr	r3, [sp, #280]	; 0x118
     ad0:	mov	r2, r5
     ad4:	add	r1, r1, #20
     ad8:	mov	r0, r6
     adc:	str	r3, [sp]
     ae0:	mov	r3, r7
     ae4:	bl	8a8 <gen_builder_struct_args.isra.12>
     ae8:	mov	r5, r0
     aec:	b	994 <gen_builder_struct_args.isra.12+0xec>
     af0:	movw	r1, #0
     af4:	movt	r1, #0
     af8:	movw	r3, #0
     afc:	movt	r3, #0
     b00:	movw	r2, #0
     b04:	movt	r2, #0
     b08:	str	r1, [sp]
     b0c:	movw	r1, #0
     b10:	movt	r1, #0
     b14:	ldr	r0, [r3]
     b18:	movw	r3, #850	; 0x352
     b1c:	bl	0 <fprintf>
     b20:	movw	r1, #0
     b24:	movt	r1, #0
     b28:	ldr	r3, [pc, #88]	; b88 <gen_builder_struct_args.isra.12+0x2e0>
     b2c:	movw	r0, #0
     b30:	movt	r0, #0
     b34:	movw	r2, #850	; 0x352
     b38:	bl	0 <__assert_fail>
     b3c:	movw	r1, #0
     b40:	movt	r1, #0
     b44:	movw	r3, #0
     b48:	movt	r3, #0
     b4c:	movw	r2, #0
     b50:	movt	r2, #0
     b54:	str	r1, [sp]
     b58:	movw	r1, #0
     b5c:	movt	r1, #0
     b60:	ldr	r0, [r3]
     b64:	mov	r3, #141	; 0x8d
     b68:	bl	0 <fprintf>
     b6c:	movw	r1, #0
     b70:	movt	r1, #0
     b74:	ldr	r3, [pc, #16]	; b8c <gen_builder_struct_args.isra.12+0x2e4>
     b78:	movw	r0, #0
     b7c:	movt	r0, #0
     b80:	mov	r2, #141	; 0x8d
     b84:	bl	0 <__assert_fail>
     b88:	.word	0x000000c0
     b8c:	.word	0x000000ac

00000b90 <gen_builder_table_fields>:
     b90:	strd	r4, [sp, #-36]!	; 0xffffffdc
     b94:	mov	r2, #220	; 0xdc
     b98:	mov	r4, r1
     b9c:	strd	r6, [sp, #8]
     ba0:	mov	r1, #0
     ba4:	mov	r5, r0
     ba8:	strd	r8, [sp, #16]
     bac:	strd	sl, [sp, #24]
     bb0:	str	lr, [sp, #32]
     bb4:	sub	sp, sp, #636	; 0x27c
     bb8:	add	fp, sp, #192	; 0xc0
     bbc:	add	sl, sp, #412	; 0x19c
     bc0:	mov	r0, fp
     bc4:	bl	0 <memset>
     bc8:	mov	r2, #220	; 0xdc
     bcc:	mov	r1, #0
     bd0:	mov	r0, sl
     bd4:	bl	0 <memset>
     bd8:	mov	r1, r4
     bdc:	mov	r2, fp
     be0:	ldr	r0, [r4, #12]
     be4:	bl	0 <__flatcc_fb_scoped_symbol_name>
     be8:	ldr	r4, [r4, #20]
     bec:	cmp	r4, #0
     bf0:	beq	d0c <gen_builder_table_fields+0x17c>
     bf4:	movw	r3, #0
     bf8:	movt	r3, #0
     bfc:	str	r3, [sp, #76]	; 0x4c
     c00:	movw	r3, #0
     c04:	movt	r3, #0
     c08:	str	r3, [sp, #80]	; 0x50
     c0c:	movw	r3, #0
     c10:	movt	r3, #0
     c14:	str	r3, [sp, #84]	; 0x54
     c18:	ldrh	r2, [r4, #72]	; 0x48
     c1c:	ldr	r3, [r4, #4]
     c20:	tst	r2, #4
     c24:	ldrd	r6, [r3]
     c28:	bne	11bc <gen_builder_table_fields+0x62c>
     c2c:	ldrh	r3, [r4, #24]
     c30:	sub	r3, r3, #7
     c34:	cmp	r3, #8
     c38:	ldrls	pc, [pc, r3, lsl #2]
     c3c:	b	14c8 <gen_builder_table_fields+0x938>
     c40:	.word	0x00000da8
     c44:	.word	0x00000d48
     c48:	.word	0x00000d38
     c4c:	.word	0x00000cd4
     c50:	.word	0x000014c8
     c54:	.word	0x000014c8
     c58:	.word	0x000014c8
     c5c:	.word	0x00000c9c
     c60:	.word	0x00000c64
     c64:	ldr	r1, [r4, #16]
     c68:	mov	r2, sl
     c6c:	ldr	r0, [r1, #12]
     c70:	bl	0 <__flatcc_fb_scoped_symbol_name>
     c74:	ldr	r2, [r4, #16]
     c78:	ldrh	r3, [r2, #8]
     c7c:	cmp	r3, #4
     c80:	ldrls	pc, [pc, r3, lsl #2]
     c84:	b	15ac <gen_builder_table_fields+0xa1c>
     c88:	.word	0x00001018
     c8c:	.word	0x00000fd4
     c90:	.word	0x000015ac
     c94:	.word	0x00000ec8
     c98:	.word	0x00000e74
     c9c:	ldr	r1, [r4, #16]
     ca0:	mov	r2, sl
     ca4:	ldr	r0, [r1, #12]
     ca8:	bl	0 <__flatcc_fb_scoped_symbol_name>
     cac:	ldr	r2, [r4, #16]
     cb0:	ldrh	r3, [r2, #8]
     cb4:	cmp	r3, #4
     cb8:	ldrls	pc, [pc, r3, lsl #2]
     cbc:	b	1560 <gen_builder_table_fields+0x9d0>
     cc0:	.word	0x00000fa0
     cc4:	.word	0x00000f5c
     cc8:	.word	0x00001560
     ccc:	.word	0x00000f34
     cd0:	.word	0x00000efc
     cd4:	movw	r1, #0
     cd8:	movt	r1, #0
     cdc:	str	r5, [sp, #8]
     ce0:	str	fp, [sp, #12]
     ce4:	mov	r2, r5
     ce8:	str	r7, [sp, #16]
     cec:	str	r6, [sp, #20]
     cf0:	ldrd	r6, [r4, #96]	; 0x60
     cf4:	ldr	r0, [r5, #204]	; 0xcc
     cf8:	strd	r6, [sp]
     cfc:	bl	0 <fprintf>
     d00:	ldr	r4, [r4]
     d04:	cmp	r4, #0
     d08:	bne	c18 <gen_builder_table_fields+0x88>
     d0c:	ldr	r1, [r5, #204]	; 0xcc
     d10:	mov	r0, #10
     d14:	bl	0 <fputc>
     d18:	mov	r0, #0
     d1c:	add	sp, sp, #636	; 0x27c
     d20:	ldrd	r4, [sp]
     d24:	ldrd	r6, [sp, #8]
     d28:	ldrd	r8, [sp, #16]
     d2c:	ldrd	sl, [sp, #24]
     d30:	add	sp, sp, #32
     d34:	pop	{pc}		; (ldr pc, [sp], #4)
     d38:	movw	r1, #0
     d3c:	movt	r1, #0
     d40:	str	r5, [sp, #8]
     d44:	b	ce0 <gen_builder_table_fields+0x150>
     d48:	ldr	r1, [r4, #16]
     d4c:	cmp	r1, #5
     d50:	beq	123c <gen_builder_table_fields+0x6ac>
     d54:	sub	r0, r1, #1
     d58:	cmp	r0, #10
     d5c:	bhi	1514 <gen_builder_table_fields+0x984>
     d60:	lsl	r3, r0, #2
     d64:	movw	ip, #0
     d68:	movt	ip, #0
     d6c:	ldrh	r2, [r4, #56]	; 0x38
     d70:	str	ip, [sp, #60]	; 0x3c
     d74:	add	ip, ip, r3
     d78:	ldr	lr, [ip, #52]	; 0x34
     d7c:	ldr	ip, [ip, #128]	; 0x80
     d80:	sub	r2, r2, #3
     d84:	str	ip, [sp, #64]	; 0x40
     d88:	str	lr, [sp, #68]	; 0x44
     d8c:	cmp	r2, #3
     d90:	ldrls	pc, [pc, r2, lsl #2]
     d94:	b	164c <gen_builder_table_fields+0xabc>
     d98:	.word	0x0000117c
     d9c:	.word	0x00001138
     da0:	.word	0x000010f4
     da4:	.word	0x00001054
     da8:	ldr	r3, [r4, #16]
     dac:	cmp	r3, #5
     db0:	beq	1230 <gen_builder_table_fields+0x6a0>
     db4:	sub	r3, r3, #1
     db8:	cmp	r3, #10
     dbc:	bhi	1514 <gen_builder_table_fields+0x984>
     dc0:	movw	r0, #0
     dc4:	movt	r0, #0
     dc8:	movw	r2, #0
     dcc:	movt	r2, #0
     dd0:	str	r5, [sp, #8]
     dd4:	add	r3, r2, r3, lsl #2
     dd8:	str	fp, [sp, #12]
     ddc:	movw	r1, #0
     de0:	movt	r1, #0
     de4:	str	r7, [sp, #16]
     de8:	ldr	ip, [r3, #52]	; 0x34
     dec:	str	r6, [sp, #20]
     df0:	ldr	r3, [r3, #128]	; 0x80
     df4:	str	r5, [sp, #24]
     df8:	str	ip, [sp, #28]
     dfc:	str	r0, [sp, #32]
     e00:	str	r3, [sp, #36]	; 0x24
     e04:	ldrd	r8, [r4, #96]	; 0x60
     e08:	str	r2, [sp, #60]	; 0x3c
     e0c:	mov	r2, r5
     e10:	ldr	r0, [r5, #204]	; 0xcc
     e14:	strd	r8, [sp]
     e18:	bl	0 <fprintf>
     e1c:	ldr	r1, [r4, #104]	; 0x68
     e20:	cmp	r1, #0
     e24:	beq	d00 <gen_builder_table_fields+0x170>
     e28:	ldrh	r3, [r1, #8]
     e2c:	cmp	r3, #0
     e30:	bne	11dc <gen_builder_table_fields+0x64c>
     e34:	mov	r2, sl
     e38:	ldr	r0, [r1, #12]
     e3c:	bl	0 <__flatcc_fb_scoped_symbol_name>
     e40:	movw	r1, #0
     e44:	movt	r1, #0
     e48:	str	fp, [sp]
     e4c:	mov	r3, r5
     e50:	mov	r2, r5
     e54:	str	r7, [sp, #4]
     e58:	str	r6, [sp, #8]
     e5c:	str	sl, [sp, #12]
     e60:	str	sl, [sp, #16]
     e64:	str	sl, [sp, #20]
     e68:	ldr	r0, [r5, #204]	; 0xcc
     e6c:	bl	0 <fprintf>
     e70:	b	d00 <gen_builder_table_fields+0x170>
     e74:	str	r5, [sp, #8]
     e78:	mov	r2, r5
     e7c:	str	fp, [sp, #12]
     e80:	str	r7, [sp, #16]
     e84:	str	r6, [sp, #20]
     e88:	str	sl, [sp, #24]
     e8c:	ldrd	r8, [r4, #96]	; 0x60
     e90:	ldr	r1, [sp, #76]	; 0x4c
     e94:	ldr	r0, [r5, #204]	; 0xcc
     e98:	strd	r8, [sp]
     e9c:	bl	0 <fprintf>
     ea0:	mov	r0, #1
     ea4:	str	r0, [sp, #4]
     ea8:	mov	r3, r6
     eac:	mov	r2, r7
     eb0:	ldr	ip, [r4, #16]
     eb4:	mov	r1, fp
     eb8:	mov	r0, r5
     ebc:	str	ip, [sp]
     ec0:	bl	0 <gen_union_fields>
     ec4:	b	d00 <gen_builder_table_fields+0x170>
     ec8:	str	r5, [sp, #8]
     ecc:	mov	r2, r5
     ed0:	str	fp, [sp, #12]
     ed4:	str	r7, [sp, #16]
     ed8:	str	r6, [sp, #20]
     edc:	str	sl, [sp, #24]
     ee0:	str	sl, [sp, #28]
     ee4:	ldrd	r6, [r4, #96]	; 0x60
     ee8:	ldr	r1, [sp, #80]	; 0x50
     eec:	ldr	r0, [r5, #204]	; 0xcc
     ef0:	strd	r6, [sp]
     ef4:	bl	0 <fprintf>
     ef8:	b	d00 <gen_builder_table_fields+0x170>
     efc:	str	r5, [sp, #8]
     f00:	movw	r1, #0
     f04:	movt	r1, #0
     f08:	str	fp, [sp, #12]
     f0c:	mov	r2, r5
     f10:	str	r7, [sp, #16]
     f14:	str	r6, [sp, #20]
     f18:	str	sl, [sp, #24]
     f1c:	ldrd	r8, [r4, #96]	; 0x60
     f20:	ldr	r0, [r5, #204]	; 0xcc
     f24:	strd	r8, [sp]
     f28:	bl	0 <fprintf>
     f2c:	mov	r0, #0
     f30:	b	ea4 <gen_builder_table_fields+0x314>
     f34:	ldrh	r1, [r4, #56]	; 0x38
     f38:	ldr	r3, [r2, #40]	; 0x28
     f3c:	sub	r2, r1, #3
     f40:	cmp	r2, #3
     f44:	ldrls	pc, [pc, r2, lsl #2]
     f48:	b	164c <gen_builder_table_fields+0xabc>
     f4c:	.word	0x00001474
     f50:	.word	0x00001448
     f54:	.word	0x00001408
     f58:	.word	0x0000137c
     f5c:	ldrh	r3, [r4, #74]	; 0x4a
     f60:	movw	r1, #0
     f64:	movt	r1, #0
     f68:	mov	r2, r5
     f6c:	ldr	r0, [r5, #204]	; 0xcc
     f70:	str	r3, [sp, #40]	; 0x28
     f74:	ldrd	r8, [r4, #88]	; 0x58
     f78:	str	r5, [sp, #8]
     f7c:	str	fp, [sp, #12]
     f80:	str	r7, [sp, #16]
     f84:	str	r6, [sp, #20]
     f88:	str	sl, [sp, #24]
     f8c:	strd	r8, [sp, #32]
     f90:	ldrd	r6, [r4, #96]	; 0x60
     f94:	strd	r6, [sp]
     f98:	bl	0 <fprintf>
     f9c:	b	d00 <gen_builder_table_fields+0x170>
     fa0:	str	r5, [sp, #8]
     fa4:	movw	r1, #0
     fa8:	movt	r1, #0
     fac:	str	fp, [sp, #12]
     fb0:	mov	r2, r5
     fb4:	str	r7, [sp, #16]
     fb8:	str	r6, [sp, #20]
     fbc:	str	sl, [sp, #24]
     fc0:	ldrd	r6, [r4, #96]	; 0x60
     fc4:	ldr	r0, [r5, #204]	; 0xcc
     fc8:	strd	r6, [sp]
     fcc:	bl	0 <fprintf>
     fd0:	b	d00 <gen_builder_table_fields+0x170>
     fd4:	ldrh	r3, [r2, #10]
     fd8:	ldr	r0, [r5, #204]	; 0xcc
     fdc:	tst	r3, #8
     fe0:	bne	134c <gen_builder_table_fields+0x7bc>
     fe4:	str	r5, [sp, #8]
     fe8:	movw	r1, #0
     fec:	movt	r1, #0
     ff0:	str	fp, [sp, #12]
     ff4:	mov	r2, r5
     ff8:	str	r7, [sp, #16]
     ffc:	str	r6, [sp, #20]
    1000:	str	sl, [sp, #24]
    1004:	str	sl, [sp, #28]
    1008:	ldrd	r6, [r4, #96]	; 0x60
    100c:	strd	r6, [sp]
    1010:	bl	0 <fprintf>
    1014:	b	d00 <gen_builder_table_fields+0x170>
    1018:	ldrh	r3, [r2, #10]
    101c:	ldr	r0, [r5, #204]	; 0xcc
    1020:	tst	r3, #8
    1024:	bne	132c <gen_builder_table_fields+0x79c>
    1028:	str	r5, [sp, #8]
    102c:	mov	r2, r5
    1030:	str	fp, [sp, #12]
    1034:	str	r7, [sp, #16]
    1038:	str	r6, [sp, #20]
    103c:	str	sl, [sp, #24]
    1040:	ldrd	r6, [r4, #96]	; 0x60
    1044:	ldr	r1, [sp, #84]	; 0x54
    1048:	strd	r6, [sp]
    104c:	bl	0 <fprintf>
    1050:	b	d00 <gen_builder_table_fields+0x170>
    1054:	movw	r2, #0
    1058:	movt	r2, #0
    105c:	cmp	r0, #8
    1060:	str	r2, [sp, #72]	; 0x48
    1064:	bhi	1648 <gen_builder_table_fields+0xab8>
    1068:	ldr	r2, [sp, #60]	; 0x3c
    106c:	movw	r1, #0
    1070:	movt	r1, #0
    1074:	add	r2, r2, r3
    1078:	add	r3, sp, #92	; 0x5c
    107c:	mov	r0, r3
    1080:	ldrb	r3, [r4, #48]	; 0x30
    1084:	ldr	r2, [r2, #216]	; 0xd8
    1088:	str	r0, [sp, #60]	; 0x3c
    108c:	bl	0 <sprintf>
    1090:	ldr	r3, [sp, #60]	; 0x3c
    1094:	movw	r1, #0
    1098:	movt	r1, #0
    109c:	mov	r2, r5
    10a0:	str	r3, [sp, #52]	; 0x34
    10a4:	ldrh	r3, [r4, #74]	; 0x4a
    10a8:	ldr	r0, [r5, #204]	; 0xcc
    10ac:	str	r3, [sp, #48]	; 0x30
    10b0:	ldr	r3, [sp, #68]	; 0x44
    10b4:	ldrd	r8, [r4, #88]	; 0x58
    10b8:	str	r5, [sp, #8]
    10bc:	str	fp, [sp, #12]
    10c0:	str	r7, [sp, #16]
    10c4:	str	r3, [sp, #28]
    10c8:	ldr	r3, [sp, #72]	; 0x48
    10cc:	str	r6, [sp, #20]
    10d0:	str	r5, [sp, #24]
    10d4:	str	r3, [sp, #32]
    10d8:	ldr	r3, [sp, #64]	; 0x40
    10dc:	strd	r8, [sp, #40]	; 0x28
    10e0:	str	r3, [sp, #36]	; 0x24
    10e4:	ldrd	r6, [r4, #96]	; 0x60
    10e8:	strd	r6, [sp]
    10ec:	bl	0 <fprintf>
    10f0:	b	d00 <gen_builder_table_fields+0x170>
    10f4:	cmp	r0, #8
    10f8:	bhi	1648 <gen_builder_table_fields+0xab8>
    10fc:	movw	r2, #0
    1100:	movt	r2, #0
    1104:	str	r2, [sp, #72]	; 0x48
    1108:	ldr	r2, [sp, #60]	; 0x3c
    110c:	movw	r1, #0
    1110:	movt	r1, #0
    1114:	ldrd	r8, [r4, #48]	; 0x30
    1118:	add	r3, r2, r3
    111c:	add	r2, sp, #92	; 0x5c
    1120:	mov	r0, r2
    1124:	strd	r8, [sp]
    1128:	str	r2, [sp, #60]	; 0x3c
    112c:	ldr	r2, [r3, #216]	; 0xd8
    1130:	bl	0 <sprintf>
    1134:	b	1090 <gen_builder_table_fields+0x500>
    1138:	movw	r2, #0
    113c:	movt	r2, #0
    1140:	cmp	r0, #8
    1144:	str	r2, [sp, #72]	; 0x48
    1148:	bhi	1648 <gen_builder_table_fields+0xab8>
    114c:	ldr	r2, [sp, #60]	; 0x3c
    1150:	movw	r1, #0
    1154:	movt	r1, #0
    1158:	ldrd	r8, [r4, #48]	; 0x30
    115c:	add	r3, r2, r3
    1160:	add	r2, sp, #92	; 0x5c
    1164:	mov	r0, r2
    1168:	strd	r8, [sp]
    116c:	str	r2, [sp, #60]	; 0x3c
    1170:	ldr	r2, [r3, #216]	; 0xd8
    1174:	bl	0 <sprintf>
    1178:	b	1090 <gen_builder_table_fields+0x500>
    117c:	cmp	r1, #11
    1180:	bne	136c <gen_builder_table_fields+0x7dc>
    1184:	vldr	d7, [r4, #48]	; 0x30
    1188:	add	r3, sp, #92	; 0x5c
    118c:	movw	r1, #0
    1190:	movt	r1, #0
    1194:	mov	r0, r3
    1198:	str	r3, [sp, #60]	; 0x3c
    119c:	movw	r3, #0
    11a0:	movt	r3, #0
    11a4:	str	r3, [sp, #72]	; 0x48
    11a8:	vcvt.f32.f64	s14, d7
    11ac:	vcvt.f64.f32	d7, s14
    11b0:	vmov	r2, r3, d7
    11b4:	bl	0 <sprintf>
    11b8:	b	1090 <gen_builder_table_fields+0x500>
    11bc:	mov	r3, r7
    11c0:	movw	r1, #0
    11c4:	movt	r1, #0
    11c8:	mov	r2, fp
    11cc:	str	r6, [sp]
    11d0:	ldr	r0, [r5, #204]	; 0xcc
    11d4:	bl	0 <fprintf>
    11d8:	b	d00 <gen_builder_table_fields+0x170>
    11dc:	cmp	r3, #1
    11e0:	bne	15f8 <gen_builder_table_fields+0xa68>
    11e4:	mov	r2, sl
    11e8:	ldr	r0, [r1, #12]
    11ec:	bl	0 <__flatcc_fb_scoped_symbol_name>
    11f0:	str	sl, [sp, #20]
    11f4:	movw	r1, #0
    11f8:	movt	r1, #0
    11fc:	str	sl, [sp, #24]
    1200:	mov	r3, r5
    1204:	mov	r2, r5
    1208:	ldr	ip, [r4, #104]	; 0x68
    120c:	ldr	r0, [r5, #204]	; 0xcc
    1210:	ldrh	ip, [ip, #104]	; 0x68
    1214:	str	fp, [sp]
    1218:	str	r7, [sp, #4]
    121c:	str	r6, [sp, #8]
    1220:	str	sl, [sp, #12]
    1224:	str	ip, [sp, #16]
    1228:	bl	0 <fprintf>
    122c:	b	d00 <gen_builder_table_fields+0x170>
    1230:	mov	r0, r5
    1234:	mov	r3, #4
    1238:	b	dc8 <gen_builder_table_fields+0x238>
    123c:	ldrh	r3, [r4, #56]	; 0x38
    1240:	sub	r3, r3, #3
    1244:	cmp	r3, #3
    1248:	ldrls	pc, [pc, r3, lsl #2]
    124c:	b	164c <gen_builder_table_fields+0xabc>
    1250:	.word	0x000012f0
    1254:	.word	0x000012c0
    1258:	.word	0x00001290
    125c:	.word	0x00001260
    1260:	movw	r3, #0
    1264:	movt	r3, #0
    1268:	str	r3, [sp, #64]	; 0x40
    126c:	movw	r3, #0
    1270:	movt	r3, #0
    1274:	str	r5, [sp, #72]	; 0x48
    1278:	str	r3, [sp, #68]	; 0x44
    127c:	movw	r3, #0
    1280:	movt	r3, #0
    1284:	str	r3, [sp, #60]	; 0x3c
    1288:	mov	r3, #16
    128c:	b	1068 <gen_builder_table_fields+0x4d8>
    1290:	movw	r3, #0
    1294:	movt	r3, #0
    1298:	str	r3, [sp, #68]	; 0x44
    129c:	movw	r3, #0
    12a0:	movt	r3, #0
    12a4:	str	r5, [sp, #72]	; 0x48
    12a8:	str	r3, [sp, #64]	; 0x40
    12ac:	movw	r3, #0
    12b0:	movt	r3, #0
    12b4:	str	r3, [sp, #60]	; 0x3c
    12b8:	mov	r3, #16
    12bc:	b	1108 <gen_builder_table_fields+0x578>
    12c0:	movw	r3, #0
    12c4:	movt	r3, #0
    12c8:	str	r3, [sp, #64]	; 0x40
    12cc:	movw	r3, #0
    12d0:	movt	r3, #0
    12d4:	str	r5, [sp, #72]	; 0x48
    12d8:	str	r3, [sp, #68]	; 0x44
    12dc:	movw	r3, #0
    12e0:	movt	r3, #0
    12e4:	str	r3, [sp, #60]	; 0x3c
    12e8:	mov	r3, #16
    12ec:	b	114c <gen_builder_table_fields+0x5bc>
    12f0:	movw	r3, #0
    12f4:	movt	r3, #0
    12f8:	str	r3, [sp, #64]	; 0x40
    12fc:	movw	r3, #0
    1300:	movt	r3, #0
    1304:	str	r5, [sp, #72]	; 0x48
    1308:	str	r3, [sp, #68]	; 0x44
    130c:	add	r3, sp, #92	; 0x5c
    1310:	movw	r1, #0
    1314:	movt	r1, #0
    1318:	mov	r0, r3
    131c:	str	r3, [sp, #60]	; 0x3c
    1320:	ldrd	r2, [r4, #48]	; 0x30
    1324:	bl	0 <sprintf>
    1328:	b	1090 <gen_builder_table_fields+0x500>
    132c:	mov	r3, r0
    1330:	mov	r2, #32
    1334:	movw	r0, #0
    1338:	movt	r0, #0
    133c:	mov	r1, #1
    1340:	bl	0 <fwrite>
    1344:	ldr	r0, [r5, #204]	; 0xcc
    1348:	b	1028 <gen_builder_table_fields+0x498>
    134c:	mov	r3, r0
    1350:	mov	r2, #32
    1354:	movw	r0, #0
    1358:	movt	r0, #0
    135c:	mov	r1, #1
    1360:	bl	0 <fwrite>
    1364:	ldr	r0, [r5, #204]	; 0xcc
    1368:	b	fe4 <gen_builder_table_fields+0x454>
    136c:	movw	r3, #0
    1370:	movt	r3, #0
    1374:	str	r3, [sp, #72]	; 0x48
    1378:	b	130c <gen_builder_table_fields+0x77c>
    137c:	sub	r2, r3, #1
    1380:	cmp	r2, #8
    1384:	bhi	1648 <gen_builder_table_fields+0xab8>
    1388:	movw	r3, #0
    138c:	movt	r3, #0
    1390:	mov	r1, r3
    1394:	ldrb	r3, [r4, #48]	; 0x30
    1398:	add	r2, r1, r2, lsl #2
    139c:	add	r1, sp, #92	; 0x5c
    13a0:	mov	r0, r1
    13a4:	movw	r1, #0
    13a8:	movt	r1, #0
    13ac:	ldr	r2, [r2, #216]	; 0xd8
    13b0:	str	r0, [sp, #60]	; 0x3c
    13b4:	bl	0 <sprintf>
    13b8:	ldr	r3, [sp, #60]	; 0x3c
    13bc:	movw	r1, #0
    13c0:	movt	r1, #0
    13c4:	mov	r2, r5
    13c8:	str	r3, [sp, #44]	; 0x2c
    13cc:	ldrh	r3, [r4, #74]	; 0x4a
    13d0:	ldr	r0, [r5, #204]	; 0xcc
    13d4:	str	r3, [sp, #40]	; 0x28
    13d8:	ldrd	r8, [r4, #88]	; 0x58
    13dc:	str	r5, [sp, #8]
    13e0:	str	fp, [sp, #12]
    13e4:	str	r7, [sp, #16]
    13e8:	str	r6, [sp, #20]
    13ec:	str	sl, [sp, #24]
    13f0:	str	sl, [sp, #28]
    13f4:	strd	r8, [sp, #32]
    13f8:	ldrd	r6, [r4, #96]	; 0x60
    13fc:	strd	r6, [sp]
    1400:	bl	0 <fprintf>
    1404:	b	d00 <gen_builder_table_fields+0x170>
    1408:	sub	r3, r3, #1
    140c:	cmp	r3, #8
    1410:	bhi	1648 <gen_builder_table_fields+0xab8>
    1414:	movw	r2, #0
    1418:	movt	r2, #0
    141c:	add	r3, r2, r3, lsl #2
    1420:	movw	r1, #0
    1424:	movt	r1, #0
    1428:	add	r2, sp, #92	; 0x5c
    142c:	str	r2, [sp, #60]	; 0x3c
    1430:	ldrd	r8, [r4, #48]	; 0x30
    1434:	mov	r0, r2
    1438:	ldr	r2, [r3, #216]	; 0xd8
    143c:	strd	r8, [sp]
    1440:	bl	0 <sprintf>
    1444:	b	13b8 <gen_builder_table_fields+0x828>
    1448:	sub	r3, r3, #1
    144c:	cmp	r3, #8
    1450:	bhi	1648 <gen_builder_table_fields+0xab8>
    1454:	movw	r2, #0
    1458:	movt	r2, #0
    145c:	add	r3, r2, r3, lsl #2
    1460:	add	r2, sp, #92	; 0x5c
    1464:	movw	r1, #0
    1468:	movt	r1, #0
    146c:	str	r2, [sp, #60]	; 0x3c
    1470:	b	1430 <gen_builder_table_fields+0x8a0>
    1474:	cmp	r3, #11
    1478:	beq	149c <gen_builder_table_fields+0x90c>
    147c:	add	r3, sp, #92	; 0x5c
    1480:	movw	r1, #0
    1484:	movt	r1, #0
    1488:	mov	r0, r3
    148c:	str	r3, [sp, #60]	; 0x3c
    1490:	ldrd	r2, [r4, #48]	; 0x30
    1494:	bl	0 <sprintf>
    1498:	b	13b8 <gen_builder_table_fields+0x828>
    149c:	vldr	d7, [r4, #48]	; 0x30
    14a0:	add	r3, sp, #92	; 0x5c
    14a4:	movw	r1, #0
    14a8:	movt	r1, #0
    14ac:	mov	r0, r3
    14b0:	str	r3, [sp, #60]	; 0x3c
    14b4:	vcvt.f32.f64	s14, d7
    14b8:	vcvt.f64.f32	d7, s14
    14bc:	vmov	r2, r3, d7
    14c0:	bl	0 <sprintf>
    14c4:	b	13b8 <gen_builder_table_fields+0x828>
    14c8:	movw	r1, #0
    14cc:	movt	r1, #0
    14d0:	movw	r3, #0
    14d4:	movt	r3, #0
    14d8:	movw	r2, #0
    14dc:	movt	r2, #0
    14e0:	str	r1, [sp]
    14e4:	movw	r1, #0
    14e8:	movt	r1, #0
    14ec:	ldr	r0, [r3]
    14f0:	movw	r3, #1512	; 0x5e8
    14f4:	bl	0 <fprintf>
    14f8:	movw	r1, #0
    14fc:	movt	r1, #0
    1500:	ldr	r3, [pc, #400]	; 1698 <gen_builder_table_fields+0xb08>
    1504:	movw	r0, #0
    1508:	movt	r0, #0
    150c:	movw	r2, #1512	; 0x5e8
    1510:	bl	0 <__assert_fail>
    1514:	movw	r1, #0
    1518:	movt	r1, #0
    151c:	movw	r3, #0
    1520:	movt	r3, #0
    1524:	movw	r2, #0
    1528:	movt	r2, #0
    152c:	str	r1, [sp]
    1530:	movw	r1, #0
    1534:	movt	r1, #0
    1538:	ldr	r0, [r3]
    153c:	mov	r3, #141	; 0x8d
    1540:	bl	0 <fprintf>
    1544:	movw	r1, #0
    1548:	movt	r1, #0
    154c:	ldr	r3, [pc, #328]	; 169c <gen_builder_table_fields+0xb0c>
    1550:	movw	r0, #0
    1554:	movt	r0, #0
    1558:	mov	r2, #141	; 0x8d
    155c:	bl	0 <__assert_fail>
    1560:	movw	r1, #0
    1564:	movt	r1, #0
    1568:	movw	r3, #0
    156c:	movt	r3, #0
    1570:	movw	r2, #0
    1574:	movt	r2, #0
    1578:	str	r1, [sp]
    157c:	movw	r1, #0
    1580:	movt	r1, #0
    1584:	ldr	r0, [r3]
    1588:	mov	r3, #1472	; 0x5c0
    158c:	bl	0 <fprintf>
    1590:	movw	r1, #0
    1594:	movt	r1, #0
    1598:	ldr	r3, [pc, #248]	; 1698 <gen_builder_table_fields+0xb08>
    159c:	movw	r0, #0
    15a0:	movt	r0, #0
    15a4:	mov	r2, #1472	; 0x5c0
    15a8:	bl	0 <__assert_fail>
    15ac:	movw	r1, #0
    15b0:	movt	r1, #0
    15b4:	movw	r3, #0
    15b8:	movt	r3, #0
    15bc:	movw	r2, #0
    15c0:	movt	r2, #0
    15c4:	str	r1, [sp]
    15c8:	movw	r1, #0
    15cc:	movt	r1, #0
    15d0:	ldr	r0, [r3]
    15d4:	movw	r3, #1507	; 0x5e3
    15d8:	bl	0 <fprintf>
    15dc:	movw	r1, #0
    15e0:	movt	r1, #0
    15e4:	ldr	r3, [pc, #172]	; 1698 <gen_builder_table_fields+0xb08>
    15e8:	movw	r0, #0
    15ec:	movt	r0, #0
    15f0:	movw	r2, #1507	; 0x5e3
    15f4:	bl	0 <__assert_fail>
    15f8:	ldr	r8, [sp, #60]	; 0x3c
    15fc:	movw	r1, #0
    1600:	movt	r1, #0
    1604:	movw	r3, #0
    1608:	movt	r3, #0
    160c:	movw	r2, #0
    1610:	movt	r2, #0
    1614:	str	r1, [sp]
    1618:	movw	r1, #0
    161c:	movt	r1, #0
    1620:	ldr	r0, [r3]
    1624:	movw	r3, #1430	; 0x596
    1628:	bl	0 <fprintf>
    162c:	movw	r1, #0
    1630:	movt	r1, #0
    1634:	movw	r0, #0
    1638:	movt	r0, #0
    163c:	add	r3, r8, #268	; 0x10c
    1640:	movw	r2, #1430	; 0x596
    1644:	bl	0 <__assert_fail>
    1648:	bl	2c4 <scalar_cast.part.16>
    164c:	movw	r1, #0
    1650:	movt	r1, #0
    1654:	movw	r3, #0
    1658:	movt	r3, #0
    165c:	movw	r2, #0
    1660:	movt	r2, #0
    1664:	str	r1, [sp]
    1668:	movw	r1, #0
    166c:	movt	r1, #0
    1670:	ldr	r0, [r3]
    1674:	mov	r3, #260	; 0x104
    1678:	bl	0 <fprintf>
    167c:	movw	r1, #0
    1680:	movt	r1, #0
    1684:	ldr	r3, [pc, #20]	; 16a0 <gen_builder_table_fields+0xb10>
    1688:	movw	r0, #0
    168c:	movt	r0, #0
    1690:	mov	r2, #260	; 0x104
    1694:	bl	0 <__assert_fail>
    1698:	.word	0x0000010c
    169c:	.word	0x000000ac
    16a0:	.word	0x000000fc

000016a4 <gen_builder_tables>:
    16a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
    16a8:	mov	r2, #220	; 0xdc
    16ac:	mov	r4, r0
    16b0:	strd	r6, [sp, #8]
    16b4:	mov	r1, #0
    16b8:	strd	r8, [sp, #16]
    16bc:	strd	sl, [sp, #24]
    16c0:	str	lr, [sp, #32]
    16c4:	sub	sp, sp, #508	; 0x1fc
    16c8:	add	fp, sp, #284	; 0x11c
    16cc:	mov	r0, fp
    16d0:	bl	0 <memset>
    16d4:	ldr	r3, [r4, #208]	; 0xd0
    16d8:	ldr	r5, [r3, #40]	; 0x28
    16dc:	cmp	r5, #0
    16e0:	beq	20a4 <gen_builder_tables+0xa00>
    16e4:	movw	r6, #0
    16e8:	movt	r6, #0
    16ec:	mov	r2, #0
    16f0:	ldrh	r3, [r5, #8]
    16f4:	cmp	r3, #4
    16f8:	bne	1728 <gen_builder_tables+0x84>
    16fc:	mov	r2, fp
    1700:	mov	r1, r5
    1704:	ldr	r0, [r5, #12]
    1708:	bl	0 <__flatcc_fb_scoped_symbol_name>
    170c:	mov	r2, r4
    1710:	mov	r3, fp
    1714:	stm	sp, {r4, fp}
    1718:	mov	r1, r6
    171c:	ldr	r0, [r4, #204]	; 0xcc
    1720:	bl	0 <fprintf>
    1724:	mov	r2, #1
    1728:	ldr	r5, [r5]
    172c:	cmp	r5, #0
    1730:	bne	16f0 <gen_builder_tables+0x4c>
    1734:	cmp	r2, #0
    1738:	beq	1748 <gen_builder_tables+0xa4>
    173c:	mov	r0, #10
    1740:	ldr	r1, [r4, #204]	; 0xcc
    1744:	bl	0 <fputc>
    1748:	ldr	r3, [r4, #208]	; 0xd0
    174c:	ldr	r5, [r3, #40]	; 0x28
    1750:	cmp	r5, #0
    1754:	beq	20a4 <gen_builder_tables+0xa00>
    1758:	movw	r3, #0
    175c:	movt	r3, #0
    1760:	str	r3, [sp, #36]	; 0x24
    1764:	movw	r3, #0
    1768:	movt	r3, #0
    176c:	str	r3, [sp, #40]	; 0x28
    1770:	movw	r3, #0
    1774:	movt	r3, #0
    1778:	str	r3, [sp, #48]	; 0x30
    177c:	mov	r3, #0
    1780:	mov	r8, r3
    1784:	ldrh	r6, [r5, #8]
    1788:	cmp	r6, #0
    178c:	bne	1904 <gen_builder_tables+0x260>
    1790:	mov	r2, #220	; 0xdc
    1794:	mov	r1, r6
    1798:	mov	r0, fp
    179c:	bl	0 <memset>
    17a0:	ldr	r3, [r5, #20]
    17a4:	cmp	r3, #0
    17a8:	beq	21f8 <gen_builder_tables+0xb54>
    17ac:	ldrh	r2, [r3, #72]	; 0x48
    17b0:	ldr	r3, [r3]
    17b4:	tst	r2, #4
    17b8:	addeq	r6, r6, #1
    17bc:	cmp	r3, #0
    17c0:	bne	17ac <gen_builder_tables+0x108>
    17c4:	mov	r2, fp
    17c8:	mov	r1, r5
    17cc:	ldr	r0, [r5, #12]
    17d0:	bl	0 <__flatcc_fb_scoped_symbol_name>
    17d4:	mov	r3, fp
    17d8:	mov	r2, r4
    17dc:	ldr	r1, [sp, #36]	; 0x24
    17e0:	ldr	r0, [r4, #204]	; 0xcc
    17e4:	bl	0 <fprintf>
    17e8:	ldr	r7, [r5, #20]
    17ec:	ldr	r0, [r4, #204]	; 0xcc
    17f0:	cmp	r7, #0
    17f4:	beq	2080 <gen_builder_tables+0x9dc>
    17f8:	movw	r3, #0
    17fc:	movt	r3, #0
    1800:	movw	r9, #0
    1804:	movt	r9, #0
    1808:	movw	sl, #0
    180c:	movt	sl, #0
    1810:	str	r3, [sp, #44]	; 0x2c
    1814:	mov	r8, #0
    1818:	b	1870 <gen_builder_tables+0x1cc>
    181c:	cmp	r6, #0
    1820:	beq	1850 <gen_builder_tables+0x1ac>
    1824:	tst	r8, #3
    1828:	bne	1838 <gen_builder_tables+0x194>
    182c:	sub	r3, r6, r8
    1830:	cmp	r3, #2
    1834:	bgt	21bc <gen_builder_tables+0xb18>
    1838:	mov	r3, r0
    183c:	mov	r2, #2
    1840:	mov	r1, #1
    1844:	mov	r0, sl
    1848:	bl	0 <fwrite>
    184c:	ldr	r0, [r4, #204]	; 0xcc
    1850:	mov	r1, r9
    1854:	add	r8, r8, #1
    1858:	ldr	r2, [r7, #96]	; 0x60
    185c:	bl	0 <fprintf>
    1860:	ldr	r0, [r4, #204]	; 0xcc
    1864:	ldr	r7, [r7]
    1868:	cmp	r7, #0
    186c:	beq	18a0 <gen_builder_tables+0x1fc>
    1870:	ldrh	r3, [r7, #72]	; 0x48
    1874:	tst	r3, #4
    1878:	bne	1864 <gen_builder_tables+0x1c0>
    187c:	tst	r3, #256	; 0x100
    1880:	beq	1864 <gen_builder_tables+0x1c0>
    1884:	cmp	r8, #0
    1888:	bne	181c <gen_builder_tables+0x178>
    188c:	mov	r1, r0
    1890:	mov	r0, #32
    1894:	bl	0 <fputc>
    1898:	ldr	r0, [r4, #204]	; 0xcc
    189c:	b	1850 <gen_builder_tables+0x1ac>
    18a0:	cmp	r8, #0
    18a4:	beq	2080 <gen_builder_tables+0x9dc>
    18a8:	mov	r3, r0
    18ac:	mov	r2, #7
    18b0:	movw	r0, #0
    18b4:	movt	r0, #0
    18b8:	mov	r1, #1
    18bc:	bl	0 <fwrite>
    18c0:	mov	r2, #220	; 0xdc
    18c4:	mov	r1, #0
    18c8:	mov	r0, fp
    18cc:	mov	r8, #1
    18d0:	bl	0 <memset>
    18d4:	mov	r2, fp
    18d8:	mov	r1, r5
    18dc:	ldr	r0, [r5, #12]
    18e0:	bl	0 <__flatcc_fb_scoped_symbol_name>
    18e4:	ldrd	r6, [r5, #96]	; 0x60
    18e8:	mov	r3, r4
    18ec:	mov	r2, r4
    18f0:	str	fp, [sp]
    18f4:	ldr	r1, [sp, #40]	; 0x28
    18f8:	ldr	r0, [r4, #204]	; 0xcc
    18fc:	strd	r6, [sp, #8]
    1900:	bl	0 <fprintf>
    1904:	ldr	r5, [r5]
    1908:	cmp	r5, #0
    190c:	bne	1784 <gen_builder_tables+0xe0>
    1910:	ldr	r3, [r4, #208]	; 0xd0
    1914:	str	r8, [sp, #52]	; 0x34
    1918:	ldr	r8, [r3, #40]	; 0x28
    191c:	cmp	r8, #0
    1920:	beq	2098 <gen_builder_tables+0x9f4>
    1924:	movw	r3, #0
    1928:	movt	r3, #0
    192c:	mov	sl, r8
    1930:	str	r3, [sp, #56]	; 0x38
    1934:	movw	r3, #0
    1938:	movt	r3, #0
    193c:	str	r3, [sp, #60]	; 0x3c
    1940:	ldrh	r5, [sl, #8]
    1944:	cmp	r5, #0
    1948:	bne	1d40 <gen_builder_tables+0x69c>
    194c:	add	r3, sp, #64	; 0x40
    1950:	mov	r2, #220	; 0xdc
    1954:	mov	r6, r3
    1958:	mov	r0, r3
    195c:	mov	r1, r5
    1960:	str	r3, [sp, #36]	; 0x24
    1964:	bl	0 <memset>
    1968:	mov	r2, r6
    196c:	mov	r1, sl
    1970:	ldr	r0, [sl, #12]
    1974:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1978:	ldr	r3, [sl, #20]
    197c:	cmp	r3, #0
    1980:	beq	2200 <gen_builder_tables+0xb5c>
    1984:	ldrh	r2, [r3, #72]	; 0x48
    1988:	ldr	r3, [r3]
    198c:	tst	r2, #4
    1990:	addeq	r5, r5, #1
    1994:	cmp	r3, #0
    1998:	bne	1984 <gen_builder_tables+0x2e0>
    199c:	ldr	r2, [sp, #36]	; 0x24
    19a0:	ldr	r1, [sp, #56]	; 0x38
    19a4:	ldr	r0, [r4, #204]	; 0xcc
    19a8:	bl	0 <fprintf>
    19ac:	mov	r2, #220	; 0xdc
    19b0:	mov	r1, #0
    19b4:	mov	r0, fp
    19b8:	bl	0 <memset>
    19bc:	ldr	r6, [sl, #20]
    19c0:	cmp	r6, #0
    19c4:	beq	1b1c <gen_builder_tables+0x478>
    19c8:	ldrh	r3, [r6, #72]	; 0x48
    19cc:	movw	r8, #0
    19d0:	movt	r8, #0
    19d4:	movw	r9, #0
    19d8:	movt	r9, #0
    19dc:	mov	r2, #0
    19e0:	strd	r8, [sp, #40]	; 0x28
    19e4:	str	sl, [sp, #48]	; 0x30
    19e8:	tst	r3, #4
    19ec:	ldr	sl, [sp, #60]	; 0x3c
    19f0:	bne	1b08 <gen_builder_tables+0x464>
    19f4:	cmp	r5, #0
    19f8:	add	r7, r2, #1
    19fc:	beq	1a2c <gen_builder_tables+0x388>
    1a00:	cmp	r2, #0
    1a04:	ldr	r3, [r4, #204]	; 0xcc
    1a08:	bne	1ce0 <gen_builder_tables+0x63c>
    1a0c:	cmp	r5, #4
    1a10:	ble	1cf4 <gen_builder_tables+0x650>
    1a14:	movw	r2, #0
    1a18:	movt	r2, #0
    1a1c:	movw	r1, #0
    1a20:	movt	r1, #0
    1a24:	mov	r0, r3
    1a28:	bl	0 <fprintf>
    1a2c:	ldrh	r3, [r6, #24]
    1a30:	sub	r3, r3, #7
    1a34:	cmp	r3, #8
    1a38:	ldrls	pc, [pc, r3, lsl #2]
    1a3c:	b	2218 <gen_builder_tables+0xb74>
    1a40:	.word	0x00001c4c
    1a44:	.word	0x00001c08
    1a48:	.word	0x00001bec
    1a4c:	.word	0x00001ad4
    1a50:	.word	0x00002218
    1a54:	.word	0x00002218
    1a58:	.word	0x00002218
    1a5c:	.word	0x00001a9c
    1a60:	.word	0x00001a64
    1a64:	ldr	r1, [r6, #16]
    1a68:	mov	r2, fp
    1a6c:	ldr	r0, [r1, #12]
    1a70:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1a74:	ldr	r3, [r6, #16]
    1a78:	ldrh	r3, [r3, #8]
    1a7c:	cmp	r3, #4
    1a80:	ldrls	pc, [pc, r3, lsl #2]
    1a84:	b	2264 <gen_builder_tables+0xbc0>
    1a88:	.word	0x00001ca4
    1a8c:	.word	0x00001ca4
    1a90:	.word	0x00002264
    1a94:	.word	0x00001ca4
    1a98:	.word	0x00001c84
    1a9c:	ldr	r1, [r6, #16]
    1aa0:	mov	r2, fp
    1aa4:	ldr	r0, [r1, #12]
    1aa8:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1aac:	ldr	r3, [r6, #16]
    1ab0:	ldrh	r3, [r3, #8]
    1ab4:	cmp	r3, #4
    1ab8:	ldrls	pc, [pc, r3, lsl #2]
    1abc:	b	22b0 <gen_builder_tables+0xc0c>
    1ac0:	.word	0x00001cd4
    1ac4:	.word	0x00001cc8
    1ac8:	.word	0x000022b0
    1acc:	.word	0x00001cbc
    1ad0:	.word	0x00001cb0
    1ad4:	ldrd	r8, [r6, #96]	; 0x60
    1ad8:	mov	r2, r4
    1adc:	ldr	r1, [sp, #44]	; 0x2c
    1ae0:	ldr	r0, [r4, #204]	; 0xcc
    1ae4:	strd	r8, [sp]
    1ae8:	bl	0 <fprintf>
    1aec:	ldr	r6, [r6]
    1af0:	cmp	r6, #0
    1af4:	beq	1b18 <gen_builder_tables+0x474>
    1af8:	ldrh	r3, [r6, #72]	; 0x48
    1afc:	mov	r2, r7
    1b00:	tst	r3, #4
    1b04:	beq	19f4 <gen_builder_tables+0x350>
    1b08:	ldr	r6, [r6]
    1b0c:	mov	r7, r2
    1b10:	cmp	r6, #0
    1b14:	bne	1af8 <gen_builder_tables+0x454>
    1b18:	ldr	sl, [sp, #48]	; 0x30
    1b1c:	movw	r1, #0
    1b20:	movt	r1, #0
    1b24:	ldr	r2, [sp, #36]	; 0x24
    1b28:	ldr	r0, [r4, #204]	; 0xcc
    1b2c:	bl	0 <fprintf>
    1b30:	ldr	r6, [sl, #20]
    1b34:	cmp	r6, #0
    1b38:	beq	1d0c <gen_builder_tables+0x668>
    1b3c:	movw	r3, #0
    1b40:	movt	r3, #0
    1b44:	ldr	r0, [r4, #204]	; 0xcc
    1b48:	movw	r8, #0
    1b4c:	movt	r8, #0
    1b50:	movw	r9, #0
    1b54:	movt	r9, #0
    1b58:	str	r3, [sp, #40]	; 0x28
    1b5c:	mov	r7, #0
    1b60:	b	1ba0 <gen_builder_tables+0x4fc>
    1b64:	cmp	r5, #4
    1b68:	ble	1bd0 <gen_builder_tables+0x52c>
    1b6c:	movw	r1, #0
    1b70:	movt	r1, #0
    1b74:	ldr	r2, [sp, #40]	; 0x28
    1b78:	bl	0 <fprintf>
    1b7c:	ldr	r0, [r4, #204]	; 0xcc
    1b80:	mov	r1, r8
    1b84:	add	r7, r7, #1
    1b88:	ldrd	r2, [r6, #96]	; 0x60
    1b8c:	bl	0 <fprintf>
    1b90:	ldr	r0, [r4, #204]	; 0xcc
    1b94:	ldr	r6, [r6]
    1b98:	cmp	r6, #0
    1b9c:	beq	1d10 <gen_builder_tables+0x66c>
    1ba0:	ldrh	r3, [r6, #72]	; 0x48
    1ba4:	tst	r3, #4
    1ba8:	bne	1b94 <gen_builder_tables+0x4f0>
    1bac:	cmp	r5, #0
    1bb0:	beq	1b80 <gen_builder_tables+0x4dc>
    1bb4:	cmp	r7, #0
    1bb8:	beq	1b64 <gen_builder_tables+0x4c0>
    1bbc:	tst	r7, #3
    1bc0:	bne	1bd0 <gen_builder_tables+0x52c>
    1bc4:	sub	r3, r5, r7
    1bc8:	cmp	r3, #2
    1bcc:	bgt	1b6c <gen_builder_tables+0x4c8>
    1bd0:	mov	r3, r0
    1bd4:	mov	r2, #2
    1bd8:	mov	r1, #1
    1bdc:	mov	r0, r9
    1be0:	bl	0 <fwrite>
    1be4:	ldr	r0, [r4, #204]	; 0xcc
    1be8:	b	1b80 <gen_builder_tables+0x4dc>
    1bec:	ldrd	r8, [r6, #96]	; 0x60
    1bf0:	mov	r2, r4
    1bf4:	ldr	r1, [sp, #40]	; 0x28
    1bf8:	ldr	r0, [r4, #204]	; 0xcc
    1bfc:	strd	r8, [sp]
    1c00:	bl	0 <fprintf>
    1c04:	b	1aec <gen_builder_tables+0x448>
    1c08:	ldr	r3, [r6, #16]
    1c0c:	cmp	r3, #5
    1c10:	beq	2074 <gen_builder_tables+0x9d0>
    1c14:	sub	r3, r3, #1
    1c18:	cmp	r3, #10
    1c1c:	bhi	2348 <gen_builder_tables+0xca4>
    1c20:	movw	r2, #0
    1c24:	movt	r2, #0
    1c28:	ldrd	r8, [r6, #96]	; 0x60
    1c2c:	add	r3, sl, r3, lsl #2
    1c30:	movw	r1, #0
    1c34:	movt	r1, #0
    1c38:	ldr	r3, [r3, #128]	; 0x80
    1c3c:	strd	r8, [sp]
    1c40:	ldr	r0, [r4, #204]	; 0xcc
    1c44:	bl	0 <fprintf>
    1c48:	b	1aec <gen_builder_tables+0x448>
    1c4c:	ldr	r3, [r6, #16]
    1c50:	sub	r3, r3, #1
    1c54:	cmp	r3, #10
    1c58:	bhi	22fc <gen_builder_tables+0xc58>
    1c5c:	ldrd	r8, [r6, #96]	; 0x60
    1c60:	add	r3, sl, r3, lsl #2
    1c64:	movw	r1, #0
    1c68:	movt	r1, #0
    1c6c:	mov	r2, r4
    1c70:	ldr	r3, [r3, #52]	; 0x34
    1c74:	strd	r8, [sp]
    1c78:	ldr	r0, [r4, #204]	; 0xcc
    1c7c:	bl	0 <fprintf>
    1c80:	b	1aec <gen_builder_tables+0x448>
    1c84:	movw	r1, #0
    1c88:	movt	r1, #0
    1c8c:	ldrd	r8, [r6, #96]	; 0x60
    1c90:	mov	r2, fp
    1c94:	ldr	r0, [r4, #204]	; 0xcc
    1c98:	strd	r8, [sp]
    1c9c:	bl	0 <fprintf>
    1ca0:	b	1aec <gen_builder_tables+0x448>
    1ca4:	movw	r1, #0
    1ca8:	movt	r1, #0
    1cac:	b	1c8c <gen_builder_tables+0x5e8>
    1cb0:	movw	r1, #0
    1cb4:	movt	r1, #0
    1cb8:	b	1c8c <gen_builder_tables+0x5e8>
    1cbc:	movw	r1, #0
    1cc0:	movt	r1, #0
    1cc4:	b	1c8c <gen_builder_tables+0x5e8>
    1cc8:	movw	r1, #0
    1ccc:	movt	r1, #0
    1cd0:	b	1c8c <gen_builder_tables+0x5e8>
    1cd4:	movw	r1, #0
    1cd8:	movt	r1, #0
    1cdc:	b	1c8c <gen_builder_tables+0x5e8>
    1ce0:	tst	r2, #3
    1ce4:	bne	1cf4 <gen_builder_tables+0x650>
    1ce8:	sub	r2, r5, r2
    1cec:	cmp	r2, #2
    1cf0:	bgt	1a14 <gen_builder_tables+0x370>
    1cf4:	movw	r0, #0
    1cf8:	movt	r0, #0
    1cfc:	mov	r2, #2
    1d00:	mov	r1, #1
    1d04:	bl	0 <fwrite>
    1d08:	b	1a2c <gen_builder_tables+0x388>
    1d0c:	ldr	r0, [r4, #204]	; 0xcc
    1d10:	mov	r1, r0
    1d14:	mov	r0, #10
    1d18:	bl	0 <fputc>
    1d1c:	ldr	r0, [sp, #36]	; 0x24
    1d20:	movw	r1, #0
    1d24:	movt	r1, #0
    1d28:	str	r4, [sp]
    1d2c:	mov	r3, r0
    1d30:	mov	r2, r0
    1d34:	str	r0, [sp, #4]
    1d38:	ldr	r0, [r4, #204]	; 0xcc
    1d3c:	bl	0 <fprintf>
    1d40:	ldr	sl, [sl]
    1d44:	cmp	sl, #0
    1d48:	bne	1940 <gen_builder_tables+0x29c>
    1d4c:	ldr	r3, [sp, #52]	; 0x34
    1d50:	cmp	r3, #0
    1d54:	bne	2208 <gen_builder_tables+0xb64>
    1d58:	ldr	r3, [r4, #208]	; 0xd0
    1d5c:	ldr	r7, [r3, #40]	; 0x28
    1d60:	cmp	r7, #0
    1d64:	beq	20a4 <gen_builder_tables+0xa00>
    1d68:	movw	sl, #0
    1d6c:	movt	sl, #0
    1d70:	movw	r9, #0
    1d74:	movt	r9, #0
    1d78:	movw	r8, #0
    1d7c:	movt	r8, #0
    1d80:	mov	r2, #0
    1d84:	b	1d94 <gen_builder_tables+0x6f0>
    1d88:	ldr	r7, [r7]
    1d8c:	cmp	r7, #0
    1d90:	beq	1f14 <gen_builder_tables+0x870>
    1d94:	ldrh	r3, [r7, #8]
    1d98:	cmp	r3, #4
    1d9c:	bne	1d88 <gen_builder_tables+0x6e4>
    1da0:	add	r5, sp, #64	; 0x40
    1da4:	mov	r2, #220	; 0xdc
    1da8:	mov	r1, #0
    1dac:	mov	r0, r5
    1db0:	bl	0 <memset>
    1db4:	mov	r2, #220	; 0xdc
    1db8:	mov	r1, #0
    1dbc:	mov	r0, fp
    1dc0:	bl	0 <memset>
    1dc4:	mov	r2, r5
    1dc8:	mov	r1, r7
    1dcc:	ldr	r0, [r7, #12]
    1dd0:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1dd4:	ldr	r6, [r7, #20]
    1dd8:	cmp	r6, #0
    1ddc:	bne	1e38 <gen_builder_tables+0x794>
    1de0:	b	1ee8 <gen_builder_tables+0x844>
    1de4:	ldr	r1, [r6, #16]
    1de8:	mov	r2, fp
    1dec:	ldr	r0, [r1, #12]
    1df0:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1df4:	ldr	lr, [r6, #4]
    1df8:	mov	r3, r5
    1dfc:	mov	r2, r5
    1e00:	mov	r1, r9
    1e04:	ldr	r0, [r4, #204]	; 0xcc
    1e08:	ldm	lr, {ip, lr}
    1e0c:	str	fp, [sp, #8]
    1e10:	str	lr, [sp]
    1e14:	str	ip, [sp, #4]
    1e18:	str	r5, [sp, #12]
    1e1c:	str	r5, [sp, #16]
    1e20:	str	lr, [sp, #20]
    1e24:	str	ip, [sp, #24]
    1e28:	bl	0 <fprintf>
    1e2c:	ldr	r6, [r6]
    1e30:	cmp	r6, #0
    1e34:	beq	1ee8 <gen_builder_tables+0x844>
    1e38:	ldrh	r3, [r6, #24]
    1e3c:	cmp	r3, #10
    1e40:	beq	1ea0 <gen_builder_tables+0x7fc>
    1e44:	cmp	r3, #14
    1e48:	beq	1de4 <gen_builder_tables+0x740>
    1e4c:	cmp	r3, #0
    1e50:	beq	1ec0 <gen_builder_tables+0x81c>
    1e54:	movw	r1, #0
    1e58:	movt	r1, #0
    1e5c:	movw	r3, #0
    1e60:	movt	r3, #0
    1e64:	movw	r2, #0
    1e68:	movt	r2, #0
    1e6c:	str	r1, [sp]
    1e70:	movw	r1, #0
    1e74:	movt	r1, #0
    1e78:	ldr	r0, [r3]
    1e7c:	movw	r3, #1608	; 0x648
    1e80:	bl	0 <fprintf>
    1e84:	movw	r1, #0
    1e88:	movt	r1, #0
    1e8c:	ldr	r3, [pc, #1280]	; 2394 <gen_builder_tables+0xcf0>
    1e90:	movw	r0, #0
    1e94:	movt	r0, #0
    1e98:	movw	r2, #1608	; 0x648
    1e9c:	bl	0 <__assert_fail>
    1ea0:	ldr	lr, [r6, #4]
    1ea4:	mov	r3, r5
    1ea8:	mov	r2, r5
    1eac:	mov	r1, sl
    1eb0:	ldr	r0, [r4, #204]	; 0xcc
    1eb4:	ldm	lr, {ip, lr}
    1eb8:	str	r4, [sp, #8]
    1ebc:	b	1e10 <gen_builder_tables+0x76c>
    1ec0:	mov	r3, r5
    1ec4:	mov	r2, r5
    1ec8:	str	r5, [sp]
    1ecc:	mov	r1, r8
    1ed0:	str	r5, [sp, #4]
    1ed4:	ldr	r0, [r4, #204]	; 0xcc
    1ed8:	bl	0 <fprintf>
    1edc:	ldr	r6, [r6]
    1ee0:	cmp	r6, #0
    1ee4:	bne	1e38 <gen_builder_tables+0x794>
    1ee8:	mov	r2, r4
    1eec:	movw	r1, #0
    1ef0:	movt	r1, #0
    1ef4:	mov	r3, r4
    1ef8:	str	r5, [sp]
    1efc:	ldr	r0, [r4, #204]	; 0xcc
    1f00:	bl	0 <fprintf>
    1f04:	ldr	r7, [r7]
    1f08:	mov	r2, #1
    1f0c:	cmp	r7, #0
    1f10:	bne	1d94 <gen_builder_tables+0x6f0>
    1f14:	cmp	r2, #0
    1f18:	beq	1f28 <gen_builder_tables+0x884>
    1f1c:	mov	r0, #10
    1f20:	ldr	r1, [r4, #204]	; 0xcc
    1f24:	bl	0 <fputc>
    1f28:	ldr	r3, [sp, #52]	; 0x34
    1f2c:	cmp	r3, #0
    1f30:	beq	20a4 <gen_builder_tables+0xa00>
    1f34:	ldr	r3, [r4, #208]	; 0xd0
    1f38:	ldr	r6, [r3, #40]	; 0x28
    1f3c:	cmp	r6, #0
    1f40:	beq	20a4 <gen_builder_tables+0xa00>
    1f44:	movw	r3, #0
    1f48:	movt	r3, #0
    1f4c:	str	r3, [sp, #48]	; 0x30
    1f50:	movw	r3, #0
    1f54:	movt	r3, #0
    1f58:	str	r3, [sp, #56]	; 0x38
    1f5c:	movw	r3, #0
    1f60:	movt	r3, #0
    1f64:	str	r3, [sp, #60]	; 0x3c
    1f68:	ldrh	r7, [r6, #8]
    1f6c:	cmp	r7, #0
    1f70:	bne	2120 <gen_builder_tables+0xa7c>
    1f74:	mov	r1, r6
    1f78:	mov	r0, r4
    1f7c:	bl	b90 <gen_builder_table_fields>
    1f80:	ldrh	r9, [r6, #92]	; 0x5c
    1f84:	mov	r2, #220	; 0xdc
    1f88:	mov	r1, r7
    1f8c:	mov	r0, fp
    1f90:	ands	r9, r9, #8
    1f94:	moveq	r3, #1
    1f98:	movne	r3, #0
    1f9c:	str	r3, [sp, #40]	; 0x28
    1fa0:	bl	0 <memset>
    1fa4:	mov	r2, fp
    1fa8:	mov	r1, r6
    1fac:	ldr	r0, [r6, #12]
    1fb0:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1fb4:	mov	r3, fp
    1fb8:	mov	r2, fp
    1fbc:	stm	sp, {r4, fp}
    1fc0:	ldr	r1, [sp, #48]	; 0x30
    1fc4:	ldr	r0, [r4, #204]	; 0xcc
    1fc8:	bl	0 <fprintf>
    1fcc:	mov	r2, fp
    1fd0:	ldr	r1, [sp, #56]	; 0x38
    1fd4:	ldr	r0, [r4, #204]	; 0xcc
    1fd8:	bl	0 <fprintf>
    1fdc:	ldr	r5, [r6, #24]
    1fe0:	ldr	r0, [r4, #204]	; 0xcc
    1fe4:	cmp	r5, #0
    1fe8:	beq	20c4 <gen_builder_tables+0xa20>
    1fec:	movw	r8, #0
    1ff0:	movt	r8, #0
    1ff4:	str	r7, [sp, #36]	; 0x24
    1ff8:	movw	sl, #0
    1ffc:	movt	sl, #0
    2000:	str	r6, [sp, #44]	; 0x2c
    2004:	b	202c <gen_builder_tables+0x988>
    2008:	mov	r1, r8
    200c:	str	r2, [sp]
    2010:	mov	r2, fp
    2014:	strd	r6, [sp, #8]
    2018:	bl	0 <fprintf>
    201c:	ldr	r0, [r4, #204]	; 0xcc
    2020:	ldr	r5, [r5, #108]	; 0x6c
    2024:	cmp	r5, #0
    2028:	beq	2130 <gen_builder_tables+0xa8c>
    202c:	ldrh	r3, [r5, #72]	; 0x48
    2030:	tst	r3, #4
    2034:	bne	2020 <gen_builder_tables+0x97c>
    2038:	ldrh	r2, [r5, #24]
    203c:	ldr	r3, [r5, #4]
    2040:	ldrd	r6, [r5, #96]	; 0x60
    2044:	cmp	r2, #14
    2048:	ldrd	r2, [r3]
    204c:	bne	2008 <gen_builder_tables+0x964>
    2050:	ldr	r1, [r5, #16]
    2054:	ldrh	r1, [r1, #8]
    2058:	cmp	r1, #4
    205c:	bne	2008 <gen_builder_tables+0x964>
    2060:	cmp	r9, #0
    2064:	beq	21d4 <gen_builder_tables+0xb30>
    2068:	ldr	r1, [sp, #52]	; 0x34
    206c:	str	r1, [sp, #36]	; 0x24
    2070:	b	2008 <gen_builder_tables+0x964>
    2074:	mov	r2, r4
    2078:	mov	r3, #4
    207c:	b	1c28 <gen_builder_tables+0x584>
    2080:	mov	r3, r0
    2084:	mov	r2, #6
    2088:	ldr	r0, [sp, #48]	; 0x30
    208c:	mov	r1, #1
    2090:	bl	0 <fwrite>
    2094:	b	18c0 <gen_builder_tables+0x21c>
    2098:	ldr	r3, [sp, #52]	; 0x34
    209c:	cmp	r3, #0
    20a0:	bne	2208 <gen_builder_tables+0xb64>
    20a4:	mov	r0, #0
    20a8:	add	sp, sp, #508	; 0x1fc
    20ac:	ldrd	r4, [sp]
    20b0:	ldrd	r6, [sp, #8]
    20b4:	ldrd	r8, [sp, #16]
    20b8:	ldrd	sl, [sp, #24]
    20bc:	add	sp, sp, #32
    20c0:	pop	{pc}		; (ldr pc, [sp], #4)
    20c4:	mov	r2, fp
    20c8:	ldr	r1, [sp, #60]	; 0x3c
    20cc:	bl	0 <fprintf>
    20d0:	mov	r2, #220	; 0xdc
    20d4:	mov	r1, #0
    20d8:	mov	r0, fp
    20dc:	bl	0 <memset>
    20e0:	mov	r2, fp
    20e4:	mov	r1, r6
    20e8:	ldr	r0, [r6, #12]
    20ec:	bl	0 <__flatcc_fb_scoped_symbol_name>
    20f0:	movw	r1, #0
    20f4:	movt	r1, #0
    20f8:	str	fp, [sp]
    20fc:	mov	r3, r4
    2100:	mov	r2, r4
    2104:	str	fp, [sp, #4]
    2108:	str	fp, [sp, #8]
    210c:	ldr	r0, [r4, #204]	; 0xcc
    2110:	bl	0 <fprintf>
    2114:	mov	r0, #10
    2118:	ldr	r1, [r4, #204]	; 0xcc
    211c:	bl	0 <fputc>
    2120:	ldr	r6, [r6]
    2124:	cmp	r6, #0
    2128:	bne	1f68 <gen_builder_tables+0x8c4>
    212c:	b	20a4 <gen_builder_tables+0xa00>
    2130:	ldr	r7, [sp, #36]	; 0x24
    2134:	ldr	r3, [sp, #40]	; 0x28
    2138:	ldr	r6, [sp, #44]	; 0x2c
    213c:	tst	r7, r3
    2140:	beq	20c4 <gen_builder_tables+0xa20>
    2144:	ldr	r5, [r6, #24]
    2148:	cmp	r5, #0
    214c:	beq	20c4 <gen_builder_tables+0xa20>
    2150:	movw	r7, #0
    2154:	movt	r7, #0
    2158:	b	2168 <gen_builder_tables+0xac4>
    215c:	ldr	r5, [r5, #108]	; 0x6c
    2160:	cmp	r5, #0
    2164:	beq	20c4 <gen_builder_tables+0xa20>
    2168:	ldrh	r3, [r5, #72]	; 0x48
    216c:	tst	r3, #4
    2170:	bne	215c <gen_builder_tables+0xab8>
    2174:	ldrh	r3, [r5, #24]
    2178:	cmp	r3, #14
    217c:	bne	215c <gen_builder_tables+0xab8>
    2180:	ldr	r3, [r5, #16]
    2184:	ldrh	r3, [r3, #8]
    2188:	cmp	r3, #4
    218c:	bne	215c <gen_builder_tables+0xab8>
    2190:	ldr	ip, [r5, #4]
    2194:	mov	r2, fp
    2198:	mov	r1, r7
    219c:	ldrd	r8, [r5, #96]	; 0x60
    21a0:	ldr	r3, [ip, #4]
    21a4:	strd	r8, [sp, #8]
    21a8:	ldr	ip, [ip]
    21ac:	str	ip, [sp]
    21b0:	bl	0 <fprintf>
    21b4:	ldr	r0, [r4, #204]	; 0xcc
    21b8:	b	215c <gen_builder_tables+0xab8>
    21bc:	movw	r1, #0
    21c0:	movt	r1, #0
    21c4:	ldr	r2, [sp, #44]	; 0x2c
    21c8:	bl	0 <fprintf>
    21cc:	ldr	r0, [r4, #204]	; 0xcc
    21d0:	b	1850 <gen_builder_tables+0x1ac>
    21d4:	mov	r1, sl
    21d8:	str	r2, [sp]
    21dc:	mov	r2, fp
    21e0:	strd	r6, [sp, #8]
    21e4:	bl	0 <fprintf>
    21e8:	ldr	r3, [sp, #52]	; 0x34
    21ec:	ldr	r0, [r4, #204]	; 0xcc
    21f0:	str	r3, [sp, #36]	; 0x24
    21f4:	b	2020 <gen_builder_tables+0x97c>
    21f8:	mov	r6, r3
    21fc:	b	17c4 <gen_builder_tables+0x120>
    2200:	mov	r5, r3
    2204:	b	199c <gen_builder_tables+0x2f8>
    2208:	mov	r0, #10
    220c:	ldr	r1, [r4, #204]	; 0xcc
    2210:	bl	0 <fputc>
    2214:	b	1d58 <gen_builder_tables+0x6b4>
    2218:	movw	r1, #0
    221c:	movt	r1, #0
    2220:	movw	r3, #0
    2224:	movt	r3, #0
    2228:	movw	r2, #0
    222c:	movt	r2, #0
    2230:	str	r1, [sp]
    2234:	movw	r1, #0
    2238:	movt	r1, #0
    223c:	ldr	r0, [r3]
    2240:	movw	r3, #1209	; 0x4b9
    2244:	bl	0 <fprintf>
    2248:	movw	r1, #0
    224c:	movt	r1, #0
    2250:	ldr	r3, [pc, #320]	; 2398 <gen_builder_tables+0xcf4>
    2254:	movw	r0, #0
    2258:	movt	r0, #0
    225c:	movw	r2, #1209	; 0x4b9
    2260:	bl	0 <__assert_fail>
    2264:	movw	r1, #0
    2268:	movt	r1, #0
    226c:	movw	r3, #0
    2270:	movt	r3, #0
    2274:	movw	r2, #0
    2278:	movt	r2, #0
    227c:	str	r1, [sp]
    2280:	movw	r1, #0
    2284:	movt	r1, #0
    2288:	ldr	r0, [r3]
    228c:	movw	r3, #1189	; 0x4a5
    2290:	bl	0 <fprintf>
    2294:	movw	r1, #0
    2298:	movt	r1, #0
    229c:	ldr	r3, [pc, #244]	; 2398 <gen_builder_tables+0xcf4>
    22a0:	movw	r0, #0
    22a4:	movt	r0, #0
    22a8:	movw	r2, #1189	; 0x4a5
    22ac:	bl	0 <__assert_fail>
    22b0:	movw	r1, #0
    22b4:	movt	r1, #0
    22b8:	movw	r3, #0
    22bc:	movt	r3, #0
    22c0:	movw	r2, #0
    22c4:	movt	r2, #0
    22c8:	str	r1, [sp]
    22cc:	movw	r1, #0
    22d0:	movt	r1, #0
    22d4:	ldr	r0, [r3]
    22d8:	movw	r3, #1173	; 0x495
    22dc:	bl	0 <fprintf>
    22e0:	movw	r1, #0
    22e4:	movt	r1, #0
    22e8:	ldr	r3, [pc, #168]	; 2398 <gen_builder_tables+0xcf4>
    22ec:	movw	r0, #0
    22f0:	movt	r0, #0
    22f4:	movw	r2, #1173	; 0x495
    22f8:	bl	0 <__assert_fail>
    22fc:	movw	r1, #0
    2300:	movt	r1, #0
    2304:	movw	r3, #0
    2308:	movt	r3, #0
    230c:	movw	r2, #0
    2310:	movt	r2, #0
    2314:	str	r1, [sp]
    2318:	movw	r1, #0
    231c:	movt	r1, #0
    2320:	ldr	r0, [r3]
    2324:	mov	r3, #96	; 0x60
    2328:	bl	0 <fprintf>
    232c:	movw	r1, #0
    2330:	movt	r1, #0
    2334:	ldr	r3, [pc, #96]	; 239c <gen_builder_tables+0xcf8>
    2338:	movw	r0, #0
    233c:	movt	r0, #0
    2340:	mov	r2, #96	; 0x60
    2344:	bl	0 <__assert_fail>
    2348:	movw	r1, #0
    234c:	movt	r1, #0
    2350:	movw	r3, #0
    2354:	movt	r3, #0
    2358:	movw	r2, #0
    235c:	movt	r2, #0
    2360:	str	r1, [sp]
    2364:	movw	r1, #0
    2368:	movt	r1, #0
    236c:	ldr	r0, [r3]
    2370:	mov	r3, #141	; 0x8d
    2374:	bl	0 <fprintf>
    2378:	movw	r1, #0
    237c:	movt	r1, #0
    2380:	ldr	r3, [pc, #24]	; 23a0 <gen_builder_tables+0xcfc>
    2384:	movw	r0, #0
    2388:	movt	r0, #0
    238c:	mov	r2, #141	; 0x8d
    2390:	bl	0 <__assert_fail>
    2394:	.word	0x00000140
    2398:	.word	0x00000128
    239c:	.word	0x00000020
    23a0:	.word	0x000000ac

000023a4 <__flatcc_fb_gen_common_c_builder_header>:
    23a4:	strd	r4, [sp, #-12]!
    23a8:	add	r5, r0, #102	; 0x66
    23ac:	mov	r4, r0
    23b0:	mov	r2, r5
    23b4:	movw	r1, #0
    23b8:	movt	r1, #0
    23bc:	ldr	r0, [r0, #204]	; 0xcc
    23c0:	str	lr, [sp, #8]
    23c4:	sub	sp, sp, #12
    23c8:	bl	0 <fprintf>
    23cc:	mov	r2, r5
    23d0:	movw	r1, #0
    23d4:	movt	r1, #0
    23d8:	ldr	r0, [r4, #204]	; 0xcc
    23dc:	bl	0 <fprintf>
    23e0:	mov	r2, #81	; 0x51
    23e4:	mov	r1, #1
    23e8:	ldr	r3, [r4, #204]	; 0xcc
    23ec:	movw	r0, #0
    23f0:	movt	r0, #0
    23f4:	bl	0 <fwrite>
    23f8:	mov	r2, #53	; 0x35
    23fc:	movw	r0, #0
    2400:	movt	r0, #0
    2404:	mov	r1, #1
    2408:	ldr	r3, [r4, #204]	; 0xcc
    240c:	bl	0 <fwrite>
    2410:	ldr	r3, [r4, #204]	; 0xcc
    2414:	ldr	r2, [r4, #212]	; 0xd4
    2418:	ldr	r2, [r2, #140]	; 0x8c
    241c:	cmp	r2, #0
    2420:	bne	2b8c <__flatcc_fb_gen_common_c_builder_header+0x7e8>
    2424:	mov	r2, #22
    2428:	mov	r1, #1
    242c:	movw	r0, #0
    2430:	movt	r0, #0
    2434:	bl	0 <fwrite>
    2438:	mov	r2, #35	; 0x23
    243c:	mov	r1, #1
    2440:	ldr	r3, [r4, #204]	; 0xcc
    2444:	movw	r0, #0
    2448:	movt	r0, #0
    244c:	bl	0 <fwrite>
    2450:	mov	r2, #7
    2454:	mov	r1, #1
    2458:	ldr	r3, [r4, #204]	; 0xcc
    245c:	movw	r0, #0
    2460:	movt	r0, #0
    2464:	bl	0 <fwrite>
    2468:	movw	r1, #0
    246c:	movt	r1, #0
    2470:	mov	r0, r4
    2474:	bl	0 <strcmp>
    2478:	cmp	r0, #0
    247c:	bne	2bf4 <__flatcc_fb_gen_common_c_builder_header+0x850>
    2480:	mov	r3, r4
    2484:	mov	r2, r4
    2488:	ldr	r0, [r4, #204]	; 0xcc
    248c:	movw	r1, #0
    2490:	movt	r1, #0
    2494:	bl	0 <fprintf>
    2498:	mov	r3, r4
    249c:	mov	r2, r4
    24a0:	ldr	r0, [r4, #204]	; 0xcc
    24a4:	movw	r1, #0
    24a8:	movt	r1, #0
    24ac:	bl	0 <fprintf>
    24b0:	movw	r1, #0
    24b4:	movt	r1, #0
    24b8:	mov	r0, r4
    24bc:	bl	0 <strcmp>
    24c0:	cmp	r0, #0
    24c4:	bne	2bc8 <__flatcc_fb_gen_common_c_builder_header+0x824>
    24c8:	mov	r0, #10
    24cc:	ldr	r1, [r4, #204]	; 0xcc
    24d0:	bl	0 <fputc>
    24d4:	mov	r2, r4
    24d8:	movw	r1, #0
    24dc:	movt	r1, #0
    24e0:	ldr	r0, [r4, #204]	; 0xcc
    24e4:	bl	0 <fprintf>
    24e8:	mov	r2, r4
    24ec:	movw	r1, #0
    24f0:	movt	r1, #0
    24f4:	ldr	r0, [r4, #204]	; 0xcc
    24f8:	bl	0 <fprintf>
    24fc:	mov	r3, r4
    2500:	mov	r2, r4
    2504:	str	r4, [sp]
    2508:	movw	r1, #0
    250c:	movt	r1, #0
    2510:	ldr	r0, [r4, #204]	; 0xcc
    2514:	bl	0 <fprintf>
    2518:	mov	r2, r4
    251c:	movw	r1, #0
    2520:	movt	r1, #0
    2524:	ldr	r0, [r4, #204]	; 0xcc
    2528:	bl	0 <fprintf>
    252c:	mov	r2, r4
    2530:	movw	r1, #0
    2534:	movt	r1, #0
    2538:	ldr	r0, [r4, #204]	; 0xcc
    253c:	bl	0 <fprintf>
    2540:	mov	r2, r4
    2544:	movw	r1, #0
    2548:	movt	r1, #0
    254c:	ldr	r0, [r4, #204]	; 0xcc
    2550:	bl	0 <fprintf>
    2554:	mov	r2, r4
    2558:	movw	r1, #0
    255c:	movt	r1, #0
    2560:	ldr	r0, [r4, #204]	; 0xcc
    2564:	bl	0 <fprintf>
    2568:	mov	r3, r4
    256c:	mov	r2, r4
    2570:	ldr	r0, [r4, #204]	; 0xcc
    2574:	movw	r1, #0
    2578:	movt	r1, #0
    257c:	bl	0 <fprintf>
    2580:	mov	r3, r4
    2584:	mov	r2, r4
    2588:	str	r4, [sp]
    258c:	movw	r1, #0
    2590:	movt	r1, #0
    2594:	ldr	r0, [r4, #204]	; 0xcc
    2598:	bl	0 <fprintf>
    259c:	mov	r2, r4
    25a0:	movw	r1, #0
    25a4:	movt	r1, #0
    25a8:	ldr	r0, [r4, #204]	; 0xcc
    25ac:	bl	0 <fprintf>
    25b0:	mov	r2, r4
    25b4:	movw	r1, #0
    25b8:	movt	r1, #0
    25bc:	ldr	r0, [r4, #204]	; 0xcc
    25c0:	bl	0 <fprintf>
    25c4:	mov	r2, r4
    25c8:	movw	r1, #0
    25cc:	movt	r1, #0
    25d0:	ldr	r0, [r4, #204]	; 0xcc
    25d4:	bl	0 <fprintf>
    25d8:	mov	r3, r4
    25dc:	mov	r2, r4
    25e0:	ldr	r0, [r4, #204]	; 0xcc
    25e4:	movw	r1, #0
    25e8:	movt	r1, #0
    25ec:	bl	0 <fprintf>
    25f0:	mov	r2, r4
    25f4:	movw	r1, #0
    25f8:	movt	r1, #0
    25fc:	ldr	r0, [r4, #204]	; 0xcc
    2600:	bl	0 <fprintf>
    2604:	mov	r3, r4
    2608:	mov	r2, r4
    260c:	str	r4, [sp]
    2610:	movw	r1, #0
    2614:	movt	r1, #0
    2618:	ldr	r0, [r4, #204]	; 0xcc
    261c:	bl	0 <fprintf>
    2620:	mov	r3, r4
    2624:	mov	r2, r4
    2628:	str	r4, [sp]
    262c:	movw	r1, #0
    2630:	movt	r1, #0
    2634:	str	r4, [sp, #4]
    2638:	ldr	r0, [r4, #204]	; 0xcc
    263c:	bl	0 <fprintf>
    2640:	mov	r3, r4
    2644:	mov	r2, r4
    2648:	ldr	r0, [r4, #204]	; 0xcc
    264c:	movw	r1, #0
    2650:	movt	r1, #0
    2654:	bl	0 <fprintf>
    2658:	mov	r3, r4
    265c:	mov	r2, r4
    2660:	str	r4, [sp]
    2664:	movw	r1, #0
    2668:	movt	r1, #0
    266c:	str	r4, [sp, #4]
    2670:	ldr	r0, [r4, #204]	; 0xcc
    2674:	bl	0 <fprintf>
    2678:	mov	r3, r4
    267c:	mov	r2, r4
    2680:	ldr	r0, [r4, #204]	; 0xcc
    2684:	movw	r1, #0
    2688:	movt	r1, #0
    268c:	bl	0 <fprintf>
    2690:	mov	r2, r4
    2694:	movw	r1, #0
    2698:	movt	r1, #0
    269c:	ldr	r0, [r4, #204]	; 0xcc
    26a0:	bl	0 <fprintf>
    26a4:	mov	r2, r4
    26a8:	movw	r1, #0
    26ac:	movt	r1, #0
    26b0:	ldr	r0, [r4, #204]	; 0xcc
    26b4:	bl	0 <fprintf>
    26b8:	mov	r2, r4
    26bc:	movw	r1, #0
    26c0:	movt	r1, #0
    26c4:	ldr	r0, [r4, #204]	; 0xcc
    26c8:	bl	0 <fprintf>
    26cc:	mov	r2, r4
    26d0:	movw	r1, #0
    26d4:	movt	r1, #0
    26d8:	ldr	r0, [r4, #204]	; 0xcc
    26dc:	bl	0 <fprintf>
    26e0:	mov	r3, r4
    26e4:	mov	r2, r4
    26e8:	ldr	r0, [r4, #204]	; 0xcc
    26ec:	movw	r1, #0
    26f0:	movt	r1, #0
    26f4:	bl	0 <fprintf>
    26f8:	mov	r2, r4
    26fc:	movw	r1, #0
    2700:	movt	r1, #0
    2704:	ldr	r0, [r4, #204]	; 0xcc
    2708:	bl	0 <fprintf>
    270c:	mov	r2, r4
    2710:	movw	r1, #0
    2714:	movt	r1, #0
    2718:	ldr	r0, [r4, #204]	; 0xcc
    271c:	bl	0 <fprintf>
    2720:	mov	r3, r4
    2724:	mov	r2, r4
    2728:	ldr	r0, [r4, #204]	; 0xcc
    272c:	movw	r1, #0
    2730:	movt	r1, #0
    2734:	bl	0 <fprintf>
    2738:	mov	r3, r4
    273c:	mov	r2, r4
    2740:	ldr	r0, [r4, #204]	; 0xcc
    2744:	movw	r1, #0
    2748:	movt	r1, #0
    274c:	bl	0 <fprintf>
    2750:	mov	r3, r4
    2754:	mov	r2, r4
    2758:	ldr	r0, [r4, #204]	; 0xcc
    275c:	movw	r1, #0
    2760:	movt	r1, #0
    2764:	bl	0 <fprintf>
    2768:	mov	r3, r4
    276c:	mov	r2, r4
    2770:	ldr	r0, [r4, #204]	; 0xcc
    2774:	movw	r1, #0
    2778:	movt	r1, #0
    277c:	bl	0 <fprintf>
    2780:	mov	r3, r4
    2784:	mov	r2, r4
    2788:	str	r4, [sp]
    278c:	movw	r1, #0
    2790:	movt	r1, #0
    2794:	ldr	r0, [r4, #204]	; 0xcc
    2798:	bl	0 <fprintf>
    279c:	mov	r3, r4
    27a0:	mov	r2, r4
    27a4:	ldr	r0, [r4, #204]	; 0xcc
    27a8:	movw	r1, #0
    27ac:	movt	r1, #0
    27b0:	bl	0 <fprintf>
    27b4:	mov	r2, r4
    27b8:	movw	r1, #0
    27bc:	movt	r1, #0
    27c0:	ldr	r0, [r4, #204]	; 0xcc
    27c4:	bl	0 <fprintf>
    27c8:	mov	r2, r4
    27cc:	movw	r1, #0
    27d0:	movt	r1, #0
    27d4:	ldr	r0, [r4, #204]	; 0xcc
    27d8:	bl	0 <fprintf>
    27dc:	mov	r2, r4
    27e0:	movw	r1, #0
    27e4:	movt	r1, #0
    27e8:	ldr	r0, [r4, #204]	; 0xcc
    27ec:	bl	0 <fprintf>
    27f0:	mov	r3, r4
    27f4:	mov	r2, r4
    27f8:	str	r4, [sp]
    27fc:	movw	r1, #0
    2800:	movt	r1, #0
    2804:	ldr	r0, [r4, #204]	; 0xcc
    2808:	bl	0 <fprintf>
    280c:	mov	r2, r4
    2810:	movw	r1, #0
    2814:	movt	r1, #0
    2818:	ldr	r0, [r4, #204]	; 0xcc
    281c:	bl	0 <fprintf>
    2820:	mov	r2, r4
    2824:	movw	r1, #0
    2828:	movt	r1, #0
    282c:	ldr	r0, [r4, #204]	; 0xcc
    2830:	bl	0 <fprintf>
    2834:	mov	r2, r4
    2838:	movw	r1, #0
    283c:	movt	r1, #0
    2840:	ldr	r0, [r4, #204]	; 0xcc
    2844:	bl	0 <fprintf>
    2848:	mov	r2, r4
    284c:	movw	r1, #0
    2850:	movt	r1, #0
    2854:	ldr	r0, [r4, #204]	; 0xcc
    2858:	bl	0 <fprintf>
    285c:	mov	r3, r4
    2860:	mov	r2, r4
    2864:	ldr	r0, [r4, #204]	; 0xcc
    2868:	movw	r1, #0
    286c:	movt	r1, #0
    2870:	bl	0 <fprintf>
    2874:	mov	r2, r4
    2878:	movw	r1, #0
    287c:	movt	r1, #0
    2880:	ldr	r0, [r4, #204]	; 0xcc
    2884:	bl	0 <fprintf>
    2888:	mov	r2, r4
    288c:	movw	r1, #0
    2890:	movt	r1, #0
    2894:	ldr	r0, [r4, #204]	; 0xcc
    2898:	bl	0 <fprintf>
    289c:	mov	r2, r4
    28a0:	movw	r1, #0
    28a4:	movt	r1, #0
    28a8:	ldr	r0, [r4, #204]	; 0xcc
    28ac:	bl	0 <fprintf>
    28b0:	mov	r2, r4
    28b4:	movw	r1, #0
    28b8:	movt	r1, #0
    28bc:	ldr	r0, [r4, #204]	; 0xcc
    28c0:	bl	0 <fprintf>
    28c4:	mov	r2, r4
    28c8:	movw	r1, #0
    28cc:	movt	r1, #0
    28d0:	ldr	r0, [r4, #204]	; 0xcc
    28d4:	bl	0 <fprintf>
    28d8:	mov	r2, r4
    28dc:	movw	r1, #0
    28e0:	movt	r1, #0
    28e4:	ldr	r0, [r4, #204]	; 0xcc
    28e8:	bl	0 <fprintf>
    28ec:	mov	r2, r4
    28f0:	movw	r1, #0
    28f4:	movt	r1, #0
    28f8:	ldr	r0, [r4, #204]	; 0xcc
    28fc:	bl	0 <fprintf>
    2900:	mov	r2, r4
    2904:	movw	r1, #0
    2908:	movt	r1, #0
    290c:	ldr	r0, [r4, #204]	; 0xcc
    2910:	bl	0 <fprintf>
    2914:	mov	r2, r4
    2918:	movw	r1, #0
    291c:	movt	r1, #0
    2920:	ldr	r0, [r4, #204]	; 0xcc
    2924:	bl	0 <fprintf>
    2928:	mov	r2, r4
    292c:	movw	r1, #0
    2930:	movt	r1, #0
    2934:	ldr	r0, [r4, #204]	; 0xcc
    2938:	bl	0 <fprintf>
    293c:	mov	r2, r4
    2940:	movw	r1, #0
    2944:	movt	r1, #0
    2948:	ldr	r0, [r4, #204]	; 0xcc
    294c:	bl	0 <fprintf>
    2950:	mov	r2, r4
    2954:	movw	r1, #0
    2958:	movt	r1, #0
    295c:	ldr	r0, [r4, #204]	; 0xcc
    2960:	bl	0 <fprintf>
    2964:	mov	r2, r4
    2968:	movw	r1, #0
    296c:	movt	r1, #0
    2970:	ldr	r0, [r4, #204]	; 0xcc
    2974:	bl	0 <fprintf>
    2978:	mov	r2, r4
    297c:	movw	r1, #0
    2980:	movt	r1, #0
    2984:	ldr	r0, [r4, #204]	; 0xcc
    2988:	bl	0 <fprintf>
    298c:	mov	r2, r4
    2990:	movw	r1, #0
    2994:	movt	r1, #0
    2998:	ldr	r0, [r4, #204]	; 0xcc
    299c:	bl	0 <fprintf>
    29a0:	mov	r2, r4
    29a4:	movw	r1, #0
    29a8:	movt	r1, #0
    29ac:	ldr	r0, [r4, #204]	; 0xcc
    29b0:	bl	0 <fprintf>
    29b4:	mov	r2, r4
    29b8:	movw	r1, #0
    29bc:	movt	r1, #0
    29c0:	ldr	r0, [r4, #204]	; 0xcc
    29c4:	bl	0 <fprintf>
    29c8:	mov	r0, #10
    29cc:	ldr	r1, [r4, #204]	; 0xcc
    29d0:	bl	0 <fputc>
    29d4:	mov	r3, r4
    29d8:	mov	r2, r4
    29dc:	str	r4, [sp]
    29e0:	movw	r1, #0
    29e4:	movt	r1, #0
    29e8:	ldr	r0, [r4, #204]	; 0xcc
    29ec:	bl	0 <fprintf>
    29f0:	mov	r3, r4
    29f4:	mov	r2, r4
    29f8:	str	r4, [sp]
    29fc:	movw	r1, #0
    2a00:	movt	r1, #0
    2a04:	ldr	r0, [r4, #204]	; 0xcc
    2a08:	bl	0 <fprintf>
    2a0c:	mov	r3, r4
    2a10:	mov	r2, r4
    2a14:	str	r4, [sp]
    2a18:	movw	r1, #0
    2a1c:	movt	r1, #0
    2a20:	str	r4, [sp, #4]
    2a24:	ldr	r0, [r4, #204]	; 0xcc
    2a28:	bl	0 <fprintf>
    2a2c:	mov	r3, r4
    2a30:	mov	r2, r4
    2a34:	str	r4, [sp]
    2a38:	movw	r1, #0
    2a3c:	movt	r1, #0
    2a40:	ldr	r0, [r4, #204]	; 0xcc
    2a44:	bl	0 <fprintf>
    2a48:	mov	r3, r4
    2a4c:	mov	r2, r4
    2a50:	str	r4, [sp]
    2a54:	movw	r1, #0
    2a58:	movt	r1, #0
    2a5c:	ldr	r0, [r4, #204]	; 0xcc
    2a60:	bl	0 <fprintf>
    2a64:	mov	r3, r4
    2a68:	mov	r2, r4
    2a6c:	str	r4, [sp]
    2a70:	movw	r1, #0
    2a74:	movt	r1, #0
    2a78:	ldr	r0, [r4, #204]	; 0xcc
    2a7c:	bl	0 <fprintf>
    2a80:	mov	r3, r4
    2a84:	mov	r2, r4
    2a88:	str	r4, [sp]
    2a8c:	movw	r1, #0
    2a90:	movt	r1, #0
    2a94:	ldr	r0, [r4, #204]	; 0xcc
    2a98:	bl	0 <fprintf>
    2a9c:	mov	r3, r4
    2aa0:	mov	r2, r4
    2aa4:	str	r4, [sp]
    2aa8:	movw	r1, #0
    2aac:	movt	r1, #0
    2ab0:	ldr	r0, [r4, #204]	; 0xcc
    2ab4:	bl	0 <fprintf>
    2ab8:	mov	r3, r4
    2abc:	mov	r2, r4
    2ac0:	str	r4, [sp]
    2ac4:	movw	r1, #0
    2ac8:	movt	r1, #0
    2acc:	ldr	r0, [r4, #204]	; 0xcc
    2ad0:	bl	0 <fprintf>
    2ad4:	mov	r3, r4
    2ad8:	mov	r2, r4
    2adc:	str	r4, [sp]
    2ae0:	movw	r1, #0
    2ae4:	movt	r1, #0
    2ae8:	ldr	r0, [r4, #204]	; 0xcc
    2aec:	bl	0 <fprintf>
    2af0:	mov	r3, r4
    2af4:	mov	r2, r4
    2af8:	str	r4, [sp]
    2afc:	movw	r1, #0
    2b00:	movt	r1, #0
    2b04:	ldr	r0, [r4, #204]	; 0xcc
    2b08:	bl	0 <fprintf>
    2b0c:	mov	r0, #10
    2b10:	ldr	r1, [r4, #204]	; 0xcc
    2b14:	bl	0 <fputc>
    2b18:	mov	r3, r4
    2b1c:	mov	r2, r4
    2b20:	ldr	r0, [r4, #204]	; 0xcc
    2b24:	movw	r1, #0
    2b28:	movt	r1, #0
    2b2c:	bl	0 <fprintf>
    2b30:	mov	r0, #10
    2b34:	ldr	r1, [r4, #204]	; 0xcc
    2b38:	bl	0 <fputc>
    2b3c:	mov	r3, r4
    2b40:	mov	r2, r4
    2b44:	ldr	r0, [r4, #204]	; 0xcc
    2b48:	movw	r1, #0
    2b4c:	movt	r1, #0
    2b50:	bl	0 <fprintf>
    2b54:	ldr	r0, [r4, #204]	; 0xcc
    2b58:	ldr	r3, [r4, #212]	; 0xd4
    2b5c:	ldr	r3, [r3, #140]	; 0x8c
    2b60:	cmp	r3, #0
    2b64:	bne	2ba8 <__flatcc_fb_gen_common_c_builder_header+0x804>
    2b68:	mov	r2, r5
    2b6c:	movw	r1, #0
    2b70:	movt	r1, #0
    2b74:	bl	0 <fprintf>
    2b78:	mov	r0, #0
    2b7c:	add	sp, sp, #12
    2b80:	ldrd	r4, [sp]
    2b84:	add	sp, sp, #8
    2b88:	pop	{pc}		; (ldr pc, [sp], #4)
    2b8c:	movw	r0, #0
    2b90:	movt	r0, #0
    2b94:	mov	r2, #36	; 0x24
    2b98:	mov	r1, #1
    2b9c:	bl	0 <fwrite>
    2ba0:	ldr	r3, [r4, #204]	; 0xcc
    2ba4:	b	2424 <__flatcc_fb_gen_common_c_builder_header+0x80>
    2ba8:	mov	r3, r0
    2bac:	mov	r2, #36	; 0x24
    2bb0:	movw	r0, #0
    2bb4:	movt	r0, #0
    2bb8:	mov	r1, #1
    2bbc:	bl	0 <fwrite>
    2bc0:	ldr	r0, [r4, #204]	; 0xcc
    2bc4:	b	2b68 <__flatcc_fb_gen_common_c_builder_header+0x7c4>
    2bc8:	mov	r2, r4
    2bcc:	movw	r1, #0
    2bd0:	movt	r1, #0
    2bd4:	ldr	r0, [r4, #204]	; 0xcc
    2bd8:	bl	0 <fprintf>
    2bdc:	mov	r2, r4
    2be0:	movw	r1, #0
    2be4:	movt	r1, #0
    2be8:	ldr	r0, [r4, #204]	; 0xcc
    2bec:	bl	0 <fprintf>
    2bf0:	b	24c8 <__flatcc_fb_gen_common_c_builder_header+0x124>
    2bf4:	mov	r2, r4
    2bf8:	movw	r1, #0
    2bfc:	movt	r1, #0
    2c00:	ldr	r0, [r4, #204]	; 0xcc
    2c04:	bl	0 <fprintf>
    2c08:	mov	r2, r4
    2c0c:	movw	r1, #0
    2c10:	movt	r1, #0
    2c14:	ldr	r0, [r4, #204]	; 0xcc
    2c18:	bl	0 <fprintf>
    2c1c:	mov	r2, r4
    2c20:	movw	r1, #0
    2c24:	movt	r1, #0
    2c28:	ldr	r0, [r4, #204]	; 0xcc
    2c2c:	bl	0 <fprintf>
    2c30:	mov	r2, r4
    2c34:	movw	r1, #0
    2c38:	movt	r1, #0
    2c3c:	ldr	r0, [r4, #204]	; 0xcc
    2c40:	bl	0 <fprintf>
    2c44:	mov	r2, r4
    2c48:	movw	r1, #0
    2c4c:	movt	r1, #0
    2c50:	ldr	r0, [r4, #204]	; 0xcc
    2c54:	bl	0 <fprintf>
    2c58:	mov	r2, r4
    2c5c:	movw	r1, #0
    2c60:	movt	r1, #0
    2c64:	ldr	r0, [r4, #204]	; 0xcc
    2c68:	bl	0 <fprintf>
    2c6c:	b	2480 <__flatcc_fb_gen_common_c_builder_header+0xdc>

00002c70 <__flatcc_fb_gen_c_builder>:
    2c70:	ldr	r3, [r0, #208]	; 0xd0
    2c74:	movw	r1, #0
    2c78:	movt	r1, #0
    2c7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
    2c80:	mov	r4, r0
    2c84:	ldr	r0, [r0, #204]	; 0xcc
    2c88:	ldr	r3, [r3, #164]	; 0xa4
    2c8c:	strd	r6, [sp, #8]
    2c90:	strd	r8, [sp, #16]
    2c94:	strd	sl, [sp, #24]
    2c98:	str	lr, [sp, #32]
    2c9c:	sub	sp, sp, #276	; 0x114
    2ca0:	mov	r2, r3
    2ca4:	bl	0 <fprintf>
    2ca8:	mov	r2, #81	; 0x51
    2cac:	mov	r1, #1
    2cb0:	ldr	r3, [r4, #204]	; 0xcc
    2cb4:	movw	r0, #0
    2cb8:	movt	r0, #0
    2cbc:	bl	0 <fwrite>
    2cc0:	movw	r1, #0
    2cc4:	movt	r1, #0
    2cc8:	ldr	r0, [r4, #204]	; 0xcc
    2ccc:	ldr	r3, [r4, #208]	; 0xd0
    2cd0:	ldr	r2, [r3, #164]	; 0xa4
    2cd4:	bl	0 <fprintf>
    2cd8:	movw	r1, #0
    2cdc:	movt	r1, #0
    2ce0:	ldr	r0, [r4, #204]	; 0xcc
    2ce4:	ldr	r3, [r4, #208]	; 0xd0
    2ce8:	ldr	r2, [r3, #160]	; 0xa0
    2cec:	bl	0 <fprintf>
    2cf0:	mov	r2, #7
    2cf4:	mov	r1, #1
    2cf8:	ldr	r3, [r4, #204]	; 0xcc
    2cfc:	movw	r0, #0
    2d00:	movt	r0, #0
    2d04:	bl	0 <fwrite>
    2d08:	add	r2, r4, #102	; 0x66
    2d0c:	movw	r1, #0
    2d10:	movt	r1, #0
    2d14:	ldr	r0, [r4, #204]	; 0xcc
    2d18:	bl	0 <fprintf>
    2d1c:	mov	r2, r4
    2d20:	movw	r1, #0
    2d24:	movt	r1, #0
    2d28:	ldr	r0, [r4, #204]	; 0xcc
    2d2c:	bl	0 <fprintf>
    2d30:	mov	r2, #7
    2d34:	mov	r1, #1
    2d38:	ldr	r3, [r4, #204]	; 0xcc
    2d3c:	movw	r0, #0
    2d40:	movt	r0, #0
    2d44:	bl	0 <fwrite>
    2d48:	mov	r0, r4
    2d4c:	movw	r2, #0
    2d50:	movt	r2, #0
    2d54:	movw	r1, #0
    2d58:	movt	r1, #0
    2d5c:	bl	0 <__flatcc_fb_gen_c_includes>
    2d60:	ldr	r0, [r4, #204]	; 0xcc
    2d64:	ldr	r3, [r4, #212]	; 0xd4
    2d68:	ldr	r3, [r3, #140]	; 0x8c
    2d6c:	cmp	r3, #0
    2d70:	bne	3380 <__flatcc_fb_gen_c_builder+0x710>
    2d74:	ldr	ip, [r4, #208]	; 0xd0
    2d78:	ldrh	r3, [ip, #16]
    2d7c:	cmp	r3, #2
    2d80:	beq	3358 <__flatcc_fb_gen_c_builder+0x6e8>
    2d84:	movw	r1, #0
    2d88:	movt	r1, #0
    2d8c:	mov	r3, r4
    2d90:	mov	r2, r4
    2d94:	bl	0 <fprintf>
    2d98:	ldr	r0, [r4, #204]	; 0xcc
    2d9c:	ldr	ip, [r4, #208]	; 0xd0
    2da0:	ldrh	r3, [ip, #32]
    2da4:	cmp	r3, #2
    2da8:	beq	3330 <__flatcc_fb_gen_c_builder+0x6c0>
    2dac:	ldr	ip, [r4, #212]	; 0xd4
    2db0:	movw	r1, #0
    2db4:	movt	r1, #0
    2db8:	mov	r3, r4
    2dbc:	mov	r2, r4
    2dc0:	ldr	ip, [ip, #104]	; 0x68
    2dc4:	str	ip, [sp]
    2dc8:	bl	0 <fprintf>
    2dcc:	mov	r0, #10
    2dd0:	add	r5, sp, #52	; 0x34
    2dd4:	ldr	r1, [r4, #204]	; 0xcc
    2dd8:	bl	0 <fputc>
    2ddc:	mov	r0, r5
    2de0:	mov	r2, #220	; 0xdc
    2de4:	mov	r1, #0
    2de8:	bl	0 <memset>
    2dec:	ldr	r3, [r4, #208]	; 0xd0
    2df0:	ldr	r6, [r3, #40]	; 0x28
    2df4:	cmp	r6, #0
    2df8:	beq	2e88 <__flatcc_fb_gen_c_builder+0x218>
    2dfc:	movw	r8, #0
    2e00:	movt	r8, #0
    2e04:	movw	r7, #0
    2e08:	movt	r7, #0
    2e0c:	mov	r3, #0
    2e10:	ldrh	r2, [r6, #8]
    2e14:	cmp	r2, #3
    2e18:	bne	2e64 <__flatcc_fb_gen_c_builder+0x1f4>
    2e1c:	mov	r2, r5
    2e20:	mov	r1, r6
    2e24:	ldr	r0, [r6, #12]
    2e28:	bl	0 <__flatcc_fb_scoped_symbol_name>
    2e2c:	mov	r3, r5
    2e30:	mov	r2, r5
    2e34:	str	r5, [sp]
    2e38:	mov	r1, r8
    2e3c:	ldr	r0, [r4, #204]	; 0xcc
    2e40:	bl	0 <fprintf>
    2e44:	mov	r3, r4
    2e48:	mov	r2, r4
    2e4c:	str	r5, [sp]
    2e50:	mov	r1, r7
    2e54:	str	r5, [sp, #4]
    2e58:	ldr	r0, [r4, #204]	; 0xcc
    2e5c:	bl	0 <fprintf>
    2e60:	mov	r3, #1
    2e64:	ldr	r6, [r6]
    2e68:	cmp	r6, #0
    2e6c:	bne	2e10 <__flatcc_fb_gen_c_builder+0x1a0>
    2e70:	cmp	r3, #0
    2e74:	beq	2e84 <__flatcc_fb_gen_c_builder+0x214>
    2e78:	mov	r0, #10
    2e7c:	ldr	r1, [r4, #204]	; 0xcc
    2e80:	bl	0 <fputc>
    2e84:	ldr	r3, [r4, #208]	; 0xd0
    2e88:	ldr	fp, [r3, #44]	; 0x2c
    2e8c:	cmp	fp, #0
    2e90:	beq	32e0 <__flatcc_fb_gen_c_builder+0x670>
    2e94:	movw	r3, #0
    2e98:	movt	r3, #0
    2e9c:	str	r3, [sp, #40]	; 0x28
    2ea0:	movw	r3, #0
    2ea4:	movt	r3, #0
    2ea8:	str	r3, [sp, #44]	; 0x2c
    2eac:	movw	r3, #0
    2eb0:	movt	r3, #0
    2eb4:	str	r3, [sp, #32]
    2eb8:	mov	r2, #220	; 0xdc
    2ebc:	mov	r1, #0
    2ec0:	mov	r0, r5
    2ec4:	bl	0 <memset>
    2ec8:	ldrh	r8, [fp, #8]
    2ecc:	cmp	r8, #1
    2ed0:	bne	33c0 <__flatcc_fb_gen_c_builder+0x750>
    2ed4:	mov	r2, r5
    2ed8:	mov	r1, fp
    2edc:	ldr	r0, [fp, #12]
    2ee0:	mov	r7, fp
    2ee4:	bl	0 <__flatcc_fb_scoped_symbol_name>
    2ee8:	ldr	r0, [r7, #20]!
    2eec:	bl	24c <get_total_struct_field_count.isra.2>
    2ef0:	mov	r6, r0
    2ef4:	mov	r2, r5
    2ef8:	ldr	r1, [sp, #40]	; 0x28
    2efc:	ldr	r0, [r4, #204]	; 0xcc
    2f00:	bl	0 <fprintf>
    2f04:	mov	r3, r6
    2f08:	mov	r1, r7
    2f0c:	str	r8, [sp]
    2f10:	mov	r2, #0
    2f14:	mov	r0, r4
    2f18:	bl	8a8 <gen_builder_struct_args.isra.12>
    2f1c:	mov	r2, r5
    2f20:	ldr	r1, [sp, #44]	; 0x2c
    2f24:	ldr	r0, [r4, #204]	; 0xcc
    2f28:	bl	0 <fprintf>
    2f2c:	ldr	r0, [fp, #20]
    2f30:	bl	24c <get_total_struct_field_count.isra.2>
    2f34:	subs	r3, r0, #0
    2f38:	str	r3, [sp, #36]	; 0x24
    2f3c:	ble	2fd4 <__flatcc_fb_gen_c_builder+0x364>
    2f40:	movw	sl, #0
    2f44:	movt	sl, #0
    2f48:	movw	r9, #0
    2f4c:	movt	r9, #0
    2f50:	mov	r8, #0
    2f54:	b	2f90 <__flatcc_fb_gen_c_builder+0x320>
    2f58:	cmp	r6, #4
    2f5c:	ble	2fb8 <__flatcc_fb_gen_c_builder+0x348>
    2f60:	mov	r2, sl
    2f64:	mov	r1, r9
    2f68:	bl	0 <fprintf>
    2f6c:	ldr	r0, [r4, #204]	; 0xcc
    2f70:	mov	r2, r8
    2f74:	movw	r1, #0
    2f78:	movt	r1, #0
    2f7c:	add	r8, r8, #1
    2f80:	bl	0 <fprintf>
    2f84:	ldr	r3, [sp, #36]	; 0x24
    2f88:	cmp	r3, r8
    2f8c:	beq	2fd4 <__flatcc_fb_gen_c_builder+0x364>
    2f90:	cmp	r6, #0
    2f94:	ldr	r0, [r4, #204]	; 0xcc
    2f98:	beq	2f70 <__flatcc_fb_gen_c_builder+0x300>
    2f9c:	cmp	r8, #0
    2fa0:	beq	2f58 <__flatcc_fb_gen_c_builder+0x2e8>
    2fa4:	tst	r8, #3
    2fa8:	bne	2fb8 <__flatcc_fb_gen_c_builder+0x348>
    2fac:	sub	r3, r6, r8
    2fb0:	cmp	r3, #2
    2fb4:	bgt	2f60 <__flatcc_fb_gen_c_builder+0x2f0>
    2fb8:	mov	r3, r0
    2fbc:	mov	r2, #2
    2fc0:	ldr	r0, [sp, #32]
    2fc4:	mov	r1, #1
    2fc8:	bl	0 <fwrite>
    2fcc:	ldr	r0, [r4, #204]	; 0xcc
    2fd0:	b	2f70 <__flatcc_fb_gen_c_builder+0x300>
    2fd4:	mov	r9, #0
    2fd8:	mov	r0, #10
    2fdc:	ldr	r1, [r4, #204]	; 0xcc
    2fe0:	bl	0 <fputc>
    2fe4:	mov	r3, r5
    2fe8:	mov	r2, r5
    2fec:	str	r5, [sp]
    2ff0:	movw	r1, #0
    2ff4:	movt	r1, #0
    2ff8:	ldr	r0, [r4, #204]	; 0xcc
    2ffc:	bl	0 <fprintf>
    3000:	mov	r3, r6
    3004:	mov	r1, r7
    3008:	str	r9, [sp]
    300c:	mov	r2, r9
    3010:	mov	r0, r4
    3014:	bl	8a8 <gen_builder_struct_args.isra.12>
    3018:	mov	r2, #4
    301c:	mov	r1, #1
    3020:	ldr	r3, [r4, #204]	; 0xcc
    3024:	movw	r0, #0
    3028:	movt	r0, #0
    302c:	bl	0 <fwrite>
    3030:	mov	r2, r6
    3034:	mov	r1, r7
    3038:	str	r9, [sp]
    303c:	mov	r3, r9
    3040:	mov	r0, r4
    3044:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    3048:	mov	r2, #12
    304c:	mov	r1, #1
    3050:	ldr	r3, [r4, #204]	; 0xcc
    3054:	movw	r0, #0
    3058:	movt	r0, #0
    305c:	mov	r8, #1
    3060:	bl	0 <fwrite>
    3064:	mov	r3, r5
    3068:	mov	r2, r5
    306c:	str	r5, [sp]
    3070:	movw	r1, #0
    3074:	movt	r1, #0
    3078:	str	r5, [sp, #4]
    307c:	ldr	r0, [r4, #204]	; 0xcc
    3080:	bl	0 <fprintf>
    3084:	mov	r2, #2
    3088:	mov	r1, r8
    308c:	ldr	r3, [r4, #204]	; 0xcc
    3090:	movw	r0, #0
    3094:	movt	r0, #0
    3098:	bl	0 <fwrite>
    309c:	mov	r2, r6
    30a0:	mov	r1, r7
    30a4:	str	r8, [sp]
    30a8:	mov	r3, r9
    30ac:	mov	r0, r4
    30b0:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    30b4:	mov	r1, r8
    30b8:	mov	r2, #12
    30bc:	ldr	r3, [r4, #204]	; 0xcc
    30c0:	movw	r0, #0
    30c4:	movt	r0, #0
    30c8:	bl	0 <fwrite>
    30cc:	mov	r3, r5
    30d0:	mov	r2, r5
    30d4:	str	r5, [sp]
    30d8:	movw	r1, #0
    30dc:	movt	r1, #0
    30e0:	ldr	r0, [r4, #204]	; 0xcc
    30e4:	bl	0 <fprintf>
    30e8:	mov	r3, r6
    30ec:	mov	r1, r7
    30f0:	str	r9, [sp]
    30f4:	mov	r2, r9
    30f8:	mov	r0, r4
    30fc:	bl	8a8 <gen_builder_struct_args.isra.12>
    3100:	mov	r1, r8
    3104:	mov	r2, #4
    3108:	ldr	r3, [r4, #204]	; 0xcc
    310c:	movw	r0, #0
    3110:	movt	r0, #0
    3114:	bl	0 <fwrite>
    3118:	mov	r2, r6
    311c:	mov	r1, r7
    3120:	str	r9, [sp]
    3124:	mov	r3, #2
    3128:	mov	r0, r4
    312c:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    3130:	mov	r1, r8
    3134:	mov	r2, #12
    3138:	ldr	r3, [r4, #204]	; 0xcc
    313c:	movw	r0, #0
    3140:	movt	r0, #0
    3144:	bl	0 <fwrite>
    3148:	mov	r3, r5
    314c:	mov	r2, r5
    3150:	str	r5, [sp]
    3154:	movw	r1, #0
    3158:	movt	r1, #0
    315c:	str	r5, [sp, #4]
    3160:	ldr	r0, [r4, #204]	; 0xcc
    3164:	bl	0 <fprintf>
    3168:	mov	r1, r8
    316c:	mov	r2, #2
    3170:	ldr	r3, [r4, #204]	; 0xcc
    3174:	movw	r0, #0
    3178:	movt	r0, #0
    317c:	bl	0 <fwrite>
    3180:	mov	r2, r6
    3184:	mov	r1, r7
    3188:	str	r8, [sp]
    318c:	mov	r3, #2
    3190:	mov	r0, r4
    3194:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    3198:	mov	r1, r8
    319c:	mov	r2, #12
    31a0:	ldr	r3, [r4, #204]	; 0xcc
    31a4:	movw	r0, #0
    31a8:	movt	r0, #0
    31ac:	bl	0 <fwrite>
    31b0:	mov	r3, r5
    31b4:	mov	r2, r5
    31b8:	str	r5, [sp]
    31bc:	movw	r1, #0
    31c0:	movt	r1, #0
    31c4:	ldr	r0, [r4, #204]	; 0xcc
    31c8:	bl	0 <fprintf>
    31cc:	mov	r3, r6
    31d0:	mov	r1, r7
    31d4:	str	r9, [sp]
    31d8:	mov	r2, r9
    31dc:	mov	r0, r4
    31e0:	bl	8a8 <gen_builder_struct_args.isra.12>
    31e4:	mov	r1, r8
    31e8:	mov	r2, #4
    31ec:	ldr	r3, [r4, #204]	; 0xcc
    31f0:	movw	r0, #0
    31f4:	movt	r0, #0
    31f8:	bl	0 <fwrite>
    31fc:	mov	r2, r6
    3200:	mov	r1, r7
    3204:	str	r9, [sp]
    3208:	mov	r3, r8
    320c:	mov	r0, r4
    3210:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    3214:	mov	r1, r8
    3218:	mov	r2, #12
    321c:	ldr	r3, [r4, #204]	; 0xcc
    3220:	movw	r0, #0
    3224:	movt	r0, #0
    3228:	bl	0 <fwrite>
    322c:	mov	r3, r5
    3230:	mov	r2, r5
    3234:	str	r5, [sp]
    3238:	movw	r1, #0
    323c:	movt	r1, #0
    3240:	str	r5, [sp, #4]
    3244:	ldr	r0, [r4, #204]	; 0xcc
    3248:	bl	0 <fprintf>
    324c:	mov	r1, r8
    3250:	mov	r2, #2
    3254:	ldr	r3, [r4, #204]	; 0xcc
    3258:	movw	r0, #0
    325c:	movt	r0, #0
    3260:	bl	0 <fwrite>
    3264:	mov	r2, r6
    3268:	mov	r1, r7
    326c:	str	r8, [sp]
    3270:	mov	r3, r8
    3274:	mov	r0, r4
    3278:	bl	31c <gen_builder_struct_field_assign.isra.14.constprop.19>
    327c:	mov	r1, r8
    3280:	mov	r2, #12
    3284:	ldr	r3, [r4, #204]	; 0xcc
    3288:	movw	r0, #0
    328c:	movt	r0, #0
    3290:	bl	0 <fwrite>
    3294:	str	r5, [sp, #20]
    3298:	mov	r3, r4
    329c:	mov	r2, r4
    32a0:	str	r5, [sp, #24]
    32a4:	movw	r1, #0
    32a8:	movt	r1, #0
    32ac:	ldrh	ip, [fp, #104]	; 0x68
    32b0:	ldr	r0, [r4, #204]	; 0xcc
    32b4:	str	ip, [sp, #16]
    32b8:	ldrd	r6, [fp, #112]	; 0x70
    32bc:	str	r5, [sp]
    32c0:	strd	r6, [sp, #8]
    32c4:	bl	0 <fprintf>
    32c8:	mov	r0, #10
    32cc:	ldr	r1, [r4, #204]	; 0xcc
    32d0:	bl	0 <fputc>
    32d4:	ldr	fp, [fp, #120]	; 0x78
    32d8:	cmp	fp, r9
    32dc:	bne	2eb8 <__flatcc_fb_gen_c_builder+0x248>
    32e0:	mov	r0, r4
    32e4:	bl	16a4 <gen_builder_tables>
    32e8:	ldr	r0, [r4, #204]	; 0xcc
    32ec:	ldr	r3, [r4, #212]	; 0xd4
    32f0:	ldr	r3, [r3, #140]	; 0x8c
    32f4:	cmp	r3, #0
    32f8:	bne	33a0 <__flatcc_fb_gen_c_builder+0x730>
    32fc:	ldr	r3, [r4, #208]	; 0xd0
    3300:	movw	r1, #0
    3304:	movt	r1, #0
    3308:	ldr	r2, [r3, #164]	; 0xa4
    330c:	bl	0 <fprintf>
    3310:	mov	r0, #0
    3314:	add	sp, sp, #276	; 0x114
    3318:	ldrd	r4, [sp]
    331c:	ldrd	r6, [sp, #8]
    3320:	ldrd	r8, [sp, #16]
    3324:	ldrd	sl, [sp, #24]
    3328:	add	sp, sp, #32
    332c:	pop	{pc}		; (ldr pc, [sp], #4)
    3330:	ldr	lr, [ip, #24]
    3334:	movw	r1, #0
    3338:	movt	r1, #0
    333c:	mov	r3, r4
    3340:	mov	r2, r4
    3344:	str	lr, [sp, #4]
    3348:	ldr	ip, [ip, #28]
    334c:	str	ip, [sp]
    3350:	bl	0 <fprintf>
    3354:	b	2dcc <__flatcc_fb_gen_c_builder+0x15c>
    3358:	ldr	lr, [ip, #8]
    335c:	movw	r1, #0
    3360:	movt	r1, #0
    3364:	mov	r3, r4
    3368:	mov	r2, r4
    336c:	str	lr, [sp, #4]
    3370:	ldr	ip, [ip, #12]
    3374:	str	ip, [sp]
    3378:	bl	0 <fprintf>
    337c:	b	2d98 <__flatcc_fb_gen_c_builder+0x128>
    3380:	mov	r3, r0
    3384:	mov	r2, #36	; 0x24
    3388:	movw	r0, #0
    338c:	movt	r0, #0
    3390:	mov	r1, #1
    3394:	bl	0 <fwrite>
    3398:	ldr	r0, [r4, #204]	; 0xcc
    339c:	b	2d74 <__flatcc_fb_gen_c_builder+0x104>
    33a0:	mov	r3, r0
    33a4:	mov	r2, #36	; 0x24
    33a8:	movw	r0, #0
    33ac:	movt	r0, #0
    33b0:	mov	r1, #1
    33b4:	bl	0 <fwrite>
    33b8:	ldr	r0, [r4, #204]	; 0xcc
    33bc:	b	32fc <__flatcc_fb_gen_c_builder+0x68c>
    33c0:	movw	r1, #0
    33c4:	movt	r1, #0
    33c8:	ldr	r3, [pc, #12]	; 33dc <__flatcc_fb_gen_c_builder+0x76c>
    33cc:	movw	r0, #0
    33d0:	movt	r0, #0
    33d4:	movw	r2, #1010	; 0x3f2
    33d8:	bl	0 <__assert_fail>
    33dc:	.word	0x0000014c
