<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="memoria.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_to_RAM_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_to_RAM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ROM_to_RAM_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1459452363" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1459452363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461857803" xil_pn:in_ck="-1296969974459872946" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461857803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ROM_to_RAM.vhd"/>
      <outfile xil_pn:name="src/ROM_to_RAM_tb.vhd"/>
      <outfile xil_pn:name="src/generic_RAM_clk.vhd"/>
      <outfile xil_pn:name="src/generic_RAM_clk_tb.vhd"/>
      <outfile xil_pn:name="src/generic_ROM.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_clk.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_clk_tb.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1459452363" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7157942093358658586" xil_pn:start_ts="1459452363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459452363" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="999585119163647132" xil_pn:start_ts="1459452363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459452363" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6745919749805147613" xil_pn:start_ts="1459452363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461857803" xil_pn:in_ck="-1296969974459872946" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461857803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ROM_to_RAM.vhd"/>
      <outfile xil_pn:name="src/ROM_to_RAM_tb.vhd"/>
      <outfile xil_pn:name="src/generic_RAM_clk.vhd"/>
      <outfile xil_pn:name="src/generic_RAM_clk_tb.vhd"/>
      <outfile xil_pn:name="src/generic_ROM.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_clk.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_clk_tb.vhd"/>
      <outfile xil_pn:name="src/generic_ROM_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461857810" xil_pn:in_ck="-1296969974459872946" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1548334433377894506" xil_pn:start_ts="1461857803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ROM_to_RAM_tb_beh.prj"/>
      <outfile xil_pn:name="ROM_to_RAM_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461857811" xil_pn:in_ck="4688848128937796915" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6494124791918556355" xil_pn:start_ts="1461857810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ROM_to_RAM_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
