
---------- Begin Simulation Statistics ----------
final_tick                                83005022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   170691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   587.01                       # Real time elapsed on the host
host_tick_rate                              141404206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083005                       # Number of seconds simulated
sim_ticks                                 83005022500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616954                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095605                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103663                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728189                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478292                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.660100                       # CPI: cycles per instruction
system.cpu.discardedOps                        190754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403203                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001557                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33619199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.602373                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166010045                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132390846                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       139530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       520700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1042661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            641                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        97612                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41907                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98567                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       435438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31433088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31433088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            147960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  147960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              147960                       # Request fanout histogram
system.membus.respLayer1.occupancy         1388498750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1102733000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            289905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       565055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1563240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1564622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    126574592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126682368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          140131                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12494336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           662093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 661353     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    732      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             662093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1456820500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1303554995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               373881                       # number of demand (read+write) hits
system.l2.demand_hits::total                   373997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data              373881                       # number of overall hits
system.l2.overall_hits::total                  373997                       # number of overall hits
system.l2.demand_misses::.cpu.inst                424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             147541                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               424                       # number of overall misses
system.l2.overall_misses::.cpu.data            147541                       # number of overall misses
system.l2.overall_misses::total                147965                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13715224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13752551000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37327000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13715224000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13752551000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           521422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               521962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          521422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              521962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.785185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.785185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88035.377358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92958.730116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92944.622039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88035.377358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92958.730116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92944.622039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               97612                       # number of writebacks
system.l2.writebacks::total                     97612                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        147536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       147536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12239524500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12272611500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12239524500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12272611500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78035.377358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82959.579357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82945.468370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78035.377358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82959.579357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82945.468370                       # average overall mshr miss latency
system.l2.replacements                         140131                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       467443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           467443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       467443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       467443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            133490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133490                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           98567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98567                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9338354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9338354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.424753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94741.186198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94741.186198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        98567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8352694500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8352694500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.424753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84741.287652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84741.287652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37327000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37327000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.785185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88035.377358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88035.377358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.785185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78035.377358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78035.377358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        240391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            240391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4376869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4376869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       289365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        289365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.169246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89371.288847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89371.288847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3886830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3886830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.169229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79373.276971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79373.276971                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8008.656841                       # Cycle average of tags in use
system.l2.tags.total_refs                     1042528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.028768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.090274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.590039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7943.976529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4318575                       # Number of tag accesses
system.l2.tags.data_accesses                  4318575                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18884480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18938752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12494336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12494336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          147535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        97612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            653840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227510088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228163928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       653840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           653840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150525060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150525060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150525060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           653840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227510088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            378688988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    195224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    294749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004038330500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97612                       # Number of write requests accepted
system.mem_ctrls.readBursts                    295920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12448                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6059226250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1477985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11601670000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20498.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39248.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   230978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  147724                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                295920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               195224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  125912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  126579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.237328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.342632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.007872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5705      5.09%      5.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        77046     68.74%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7758      6.92%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2265      2.02%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1332      1.19%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1543      1.38%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          889      0.79%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          811      0.72%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14732     13.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.450921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.666700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.261518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11414     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          170      1.46%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7279     62.67%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.65%     63.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3851     33.16%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      0.68%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              299      2.57%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18918208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12492608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18938880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12494336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       227.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       150.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83004977500                       # Total gap between requests
system.mem_ctrls.avgGap                     338006.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18863936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12492608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 653839.952877550269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227262585.224888056517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 150504242.077640533447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       295072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       195224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29229000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11572441000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1944247273500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34468.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39219.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9959058.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            394306500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209556105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1047223800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          504225900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6552062400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19281794700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15636627840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43625797245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.580211                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40427130750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2771600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39806291750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            406030380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            215791290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1063338780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          514702440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6552062400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19553124390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15408139680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43713189360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.633064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39832796000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2771600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40400626500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050395                       # number of overall hits
system.cpu.icache.overall_hits::total         8050395                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39987000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39987000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050935                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        74050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        74050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        74050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        74050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39447000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39447000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        73050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        73050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        73050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        73050                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050395                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        74050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        74050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39447000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39447000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        73050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        73050                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.234613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.138889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.234613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102410                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51501159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51501159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51501759                       # number of overall hits
system.cpu.dcache.overall_hits::total        51501759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       553061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         553061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       560880                       # number of overall misses
system.cpu.dcache.overall_misses::total        560880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21083212500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21083212500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21083212500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21083212500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054220                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010773                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38120.953204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38120.953204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37589.524497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37589.524497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       467443                       # number of writebacks
system.cpu.dcache.writebacks::total            467443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35594                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35594                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       517467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       517467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       521422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       521422                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18105779500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18105779500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18442843500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18442843500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34989.244725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34989.244725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35370.282612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35370.282612                       # average overall mshr miss latency
system.cpu.dcache.replacements                 520397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40816118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40816118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       288010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        288010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7441281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7441281500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25836.885872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25836.885872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       285410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       285410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7014178000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7014178000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24575.796223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24575.796223                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10685041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10685041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       265051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       265051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13641931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13641931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51469.079536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51469.079536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32994                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32994                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11091601500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11091601500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47796.883955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47796.883955                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    337064000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    337064000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85224.778761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85224.778761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.050488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            521421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.772077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.050488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104646851                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104646851                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83005022500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
