//
//Written by GowinSynthesis
//Tool Version "V1.9.10.03 (64-bit)"
//Sun Dec 22 16:19:21 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_alu.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_inst.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_mcode.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_reg.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/modules/micom_connect/micom_connect.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/modules/ppi/ppi.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/modules/ppi/ppi_inst.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/modules/ssg/ssg.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/modules/sdram/ip_sdram_tangnano20k_c.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/modules/secondary_slot/secondary_slot_inst.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_color_bus.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_color_decoder.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_double_buffer.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_graphic123m.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_inst.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_interrupt.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_lcd.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_ram_256byte.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_ram_line_buffer.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_register.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_spinforam.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_sprite.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_ssg.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_text12.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9918/vdp_wait_control.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/gowin_pll/gowin_pll.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/ram/ip_ram.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/rom/ip_hello_world_rom.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/tangnano20k_step6.v"
//file31 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/uart/ip_uart.v"
//file32 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step6/src/uart/ip_uart_inst.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk3_579m_d,
  O_sdram_clk_d,
  lcd_clk_d
)
;
input clk3_579m_d;
output O_sdram_clk_d;
output lcd_clk_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(lcd_clk_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk3_579m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW2AR-18C";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=23;
defparam pll_inst.FCLKIN="3.579";
defparam pll_inst.IDIV_SEL=0;
defparam pll_inst.ODIV_SEL=8;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module micom_connect (
  spi_clk_d,
  O_sdram_clk_d,
  spi_mosi_d,
  spi_cs_n_d,
  ff_reset_n,
  w_keyboard_caps_led_off,
  ff_sdr_ready,
  w_keyboard_kana_led_off,
  w_sdram_address_22_7,
  w_matrix_y,
  w_msx_reset_n,
  w_cpu_freeze,
  spi_miso_d,
  n622_5,
  n34_5,
  w_spi_d,
  w_spi_address,
  w_matrix_x,
  ff_state
)
;
input spi_clk_d;
input O_sdram_clk_d;
input spi_mosi_d;
input spi_cs_n_d;
input ff_reset_n;
input w_keyboard_caps_led_off;
input ff_sdr_ready;
input w_keyboard_kana_led_off;
input w_sdram_address_22_7;
input [3:0] w_matrix_y;
output w_msx_reset_n;
output w_cpu_freeze;
output spi_miso_d;
output n622_5;
output n34_5;
output [7:0] w_spi_d;
output [21:0] w_spi_address;
output [7:0] w_matrix_x;
output [2:0] ff_state;
wire n602_4;
wire n622_4;
wire n114_4;
wire n121_3;
wire n611_4;
wire n618_4;
wire n637_3;
wire n232_24;
wire n234_26;
wire ff_send_data_7_6;
wire ff_msx_reset_n_5;
wire ff_state_2_8;
wire n11_7;
wire n466_6;
wire n465_6;
wire n464_6;
wire n463_6;
wire n462_6;
wire n461_6;
wire n460_6;
wire n459_6;
wire n458_6;
wire n457_6;
wire n456_6;
wire n455_6;
wire n357_6;
wire n233_27;
wire n331_6;
wire n130_6;
wire n128_6;
wire n125_6;
wire n123_7;
wire n52_4;
wire n51_4;
wire n602_5;
wire n121_4;
wire n618_5;
wire n630_5;
wire n637_4;
wire n637_5;
wire n232_25;
wire n232_26;
wire n234_27;
wire ff_msx_reset_n_6;
wire ff_state_2_9;
wire n464_7;
wire n463_7;
wire n461_7;
wire n460_7;
wire n458_7;
wire n456_7;
wire n455_7;
wire n454_7;
wire n331_7;
wire n121_5;
wire n121_6;
wire n232_27;
wire n232_28;
wire n121_7;
wire n454_9;
wire n233_30;
wire ff_send_data_1_10;
wire n611_7;
wire n630_7;
wire n467_9;
wire n53_11;
wire n71_5;
wire n33_18;
wire ff_serial_state_0_11;
wire n608_6;
wire ff_address_13_8;
wire ff_spi_clk;
wire ff_spi_mosi;
wire ff_spi_cs_n;
wire n365_1;
wire n366_1;
wire n367_1;
wire n368_1;
wire n361_2;
wire n362_1;
wire n363_1;
wire n364_1;
wire [2:0] ff_bit;
wire [6:0] ff_send_data;
wire [7:0] ff_command;
wire [1:0] ff_serial_state;
wire VCC;
wire GND;
  LUT3 n602_s1 (
    .F(n602_4),
    .I0(n602_5),
    .I1(ff_spi_cs_n),
    .I2(ff_reset_n) 
);
defparam n602_s1.INIT=8'h4F;
  LUT4 n622_s1 (
    .F(n622_4),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n622_5) 
);
defparam n622_s1.INIT=16'h1000;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]) 
);
defparam n114_s1.INIT=8'h10;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(w_keyboard_caps_led_off),
    .I1(ff_send_data[0]),
    .I2(n121_4) 
);
defparam n121_s0.INIT=8'hAC;
  LUT2 n611_s1 (
    .F(n611_4),
    .I0(n611_7),
    .I1(ff_reset_n) 
);
defparam n611_s1.INIT=4'hB;
  LUT4 n618_s1 (
    .F(n618_4),
    .I0(ff_state[2]),
    .I1(n618_5),
    .I2(ff_spi_cs_n),
    .I3(ff_reset_n) 
);
defparam n618_s1.INIT=16'hB0FF;
  LUT4 n637_s0 (
    .F(n637_3),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n637_4),
    .I3(n637_5) 
);
defparam n637_s0.INIT=16'h4000;
  LUT4 n232_s16 (
    .F(n232_24),
    .I0(ff_state[0]),
    .I1(n232_25),
    .I2(n232_26),
    .I3(ff_state[2]) 
);
defparam n232_s16.INIT=16'h45FC;
  LUT4 n234_s18 (
    .F(n234_26),
    .I0(ff_state[2]),
    .I1(n232_25),
    .I2(n234_27),
    .I3(ff_state[0]) 
);
defparam n234_s18.INIT=16'h444F;
  LUT2 ff_send_data_7_s3 (
    .F(ff_send_data_7_6),
    .I0(n611_7),
    .I1(ff_send_data_1_10) 
);
defparam ff_send_data_7_s3.INIT=4'hE;
  LUT4 ff_msx_reset_n_s2 (
    .F(ff_msx_reset_n_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n637_4),
    .I3(ff_msx_reset_n_6) 
);
defparam ff_msx_reset_n_s2.INIT=16'h6000;
  LUT4 ff_state_2_s3 (
    .F(ff_state_2_8),
    .I0(ff_state_2_9),
    .I1(n622_5),
    .I2(n618_5),
    .I3(ff_state[2]) 
);
defparam ff_state_2_s3.INIT=16'h4FAC;
  LUT4 n11_s3 (
    .F(n11_7),
    .I0(n602_5),
    .I1(ff_spi_cs_n),
    .I2(ff_serial_state[0]),
    .I3(ff_serial_state[1]) 
);
defparam n11_s3.INIT=16'h023C;
  LUT3 n466_s2 (
    .F(n466_6),
    .I0(n630_5),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[0]) 
);
defparam n466_s2.INIT=8'h14;
  LUT4 n465_s2 (
    .F(n465_6),
    .I0(w_spi_address[1]),
    .I1(w_spi_address[0]),
    .I2(n630_5),
    .I3(w_spi_address[2]) 
);
defparam n465_s2.INIT=16'h0708;
  LUT3 n464_s2 (
    .F(n464_6),
    .I0(n630_5),
    .I1(n464_7),
    .I2(w_spi_address[3]) 
);
defparam n464_s2.INIT=8'h14;
  LUT3 n463_s2 (
    .F(n463_6),
    .I0(n630_5),
    .I1(w_spi_address[4]),
    .I2(n463_7) 
);
defparam n463_s2.INIT=8'h14;
  LUT4 n462_s2 (
    .F(n462_6),
    .I0(w_spi_address[4]),
    .I1(n463_7),
    .I2(n630_5),
    .I3(w_spi_address[5]) 
);
defparam n462_s2.INIT=16'h0708;
  LUT3 n461_s2 (
    .F(n461_6),
    .I0(n630_5),
    .I1(n461_7),
    .I2(w_spi_address[6]) 
);
defparam n461_s2.INIT=8'h14;
  LUT3 n460_s2 (
    .F(n460_6),
    .I0(n630_5),
    .I1(w_spi_address[7]),
    .I2(n460_7) 
);
defparam n460_s2.INIT=8'h14;
  LUT4 n459_s2 (
    .F(n459_6),
    .I0(w_spi_address[7]),
    .I1(n460_7),
    .I2(n630_5),
    .I3(w_spi_address[8]) 
);
defparam n459_s2.INIT=16'h0708;
  LUT3 n458_s2 (
    .F(n458_6),
    .I0(n630_5),
    .I1(w_spi_address[9]),
    .I2(n458_7) 
);
defparam n458_s2.INIT=8'h14;
  LUT4 n457_s2 (
    .F(n457_6),
    .I0(w_spi_address[9]),
    .I1(n458_7),
    .I2(n630_5),
    .I3(w_spi_address[10]) 
);
defparam n457_s2.INIT=16'h0708;
  LUT3 n456_s2 (
    .F(n456_6),
    .I0(n630_5),
    .I1(n456_7),
    .I2(w_spi_address[11]) 
);
defparam n456_s2.INIT=8'h14;
  LUT3 n455_s2 (
    .F(n455_6),
    .I0(n630_5),
    .I1(w_spi_address[12]),
    .I2(n455_7) 
);
defparam n455_s2.INIT=8'h14;
  LUT4 n357_s2 (
    .F(n357_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n622_5) 
);
defparam n357_s2.INIT=16'h4000;
  LUT4 n233_s18 (
    .F(n233_27),
    .I0(ff_state[0]),
    .I1(n233_30),
    .I2(ff_state[2]),
    .I3(n232_25) 
);
defparam n233_s18.INIT=16'h000E;
  LUT4 n331_s2 (
    .F(n331_6),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(n331_7),
    .I3(ff_msx_reset_n_6) 
);
defparam n331_s2.INIT=16'hBFFF;
  LUT4 n130_s2 (
    .F(n130_6),
    .I0(spi_miso_d),
    .I1(ff_sdr_ready),
    .I2(n611_7),
    .I3(n121_4) 
);
defparam n130_s2.INIT=16'hF3FA;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(w_keyboard_kana_led_off),
    .I1(ff_send_data[1]),
    .I2(n611_7),
    .I3(n121_4) 
);
defparam n128_s2.INIT=16'hFAFC;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n121_4),
    .I1(ff_send_data[4]),
    .I2(n611_7) 
);
defparam n125_s2.INIT=8'hF4;
  LUT3 n123_s3 (
    .F(n123_7),
    .I0(n121_4),
    .I1(ff_send_data[6]),
    .I2(n611_7) 
);
defparam n123_s3.INIT=8'hF4;
  LUT2 n52_s0 (
    .F(n52_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]) 
);
defparam n52_s0.INIT=4'h6;
  LUT3 n51_s0 (
    .F(n51_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n51_s0.INIT=8'h78;
  LUT3 n602_s2 (
    .F(n602_5),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n602_s2.INIT=8'h80;
  LUT2 n622_s2 (
    .F(n622_5),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]) 
);
defparam n622_s2.INIT=4'h8;
  LUT4 n121_s1 (
    .F(n121_4),
    .I0(n121_5),
    .I1(w_spi_d[2]),
    .I2(n622_4),
    .I3(n121_6) 
);
defparam n121_s1.INIT=16'h8000;
  LUT2 n618_s2 (
    .F(n618_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n618_s2.INIT=4'h1;
  LUT3 n630_s2 (
    .F(n630_5),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n630_s2.INIT=8'h10;
  LUT4 n637_s1 (
    .F(n637_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n331_7) 
);
defparam n637_s1.INIT=16'h4000;
  LUT3 n637_s2 (
    .F(n637_5),
    .I0(ff_command[3]),
    .I1(ff_command[4]),
    .I2(ff_command[2]) 
);
defparam n637_s2.INIT=8'h10;
  LUT4 n232_s17 (
    .F(n232_25),
    .I0(n232_27),
    .I1(n121_6),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n232_s17.INIT=16'hF400;
  LUT3 n232_s18 (
    .F(n232_26),
    .I0(n232_28),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n232_s18.INIT=8'hE0;
  LUT4 n234_s19 (
    .F(n234_27),
    .I0(ff_command[0]),
    .I1(n232_28),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n234_s19.INIT=16'hF400;
  LUT3 ff_msx_reset_n_s3 (
    .F(ff_msx_reset_n_6),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[4]) 
);
defparam ff_msx_reset_n_s3.INIT=8'h01;
  LUT4 ff_state_2_s4 (
    .F(ff_state_2_9),
    .I0(w_spi_address[13]),
    .I1(n454_7),
    .I2(ff_spi_cs_n),
    .I3(ff_state[2]) 
);
defparam ff_state_2_s4.INIT=16'h770F;
  LUT3 n464_s3 (
    .F(n464_7),
    .I0(w_spi_address[2]),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[0]) 
);
defparam n464_s3.INIT=8'h80;
  LUT4 n463_s3 (
    .F(n463_7),
    .I0(w_spi_address[3]),
    .I1(w_spi_address[2]),
    .I2(w_spi_address[1]),
    .I3(w_spi_address[0]) 
);
defparam n463_s3.INIT=16'h8000;
  LUT3 n461_s3 (
    .F(n461_7),
    .I0(w_spi_address[5]),
    .I1(w_spi_address[4]),
    .I2(n463_7) 
);
defparam n461_s3.INIT=8'h80;
  LUT4 n460_s3 (
    .F(n460_7),
    .I0(w_spi_address[6]),
    .I1(w_spi_address[5]),
    .I2(w_spi_address[4]),
    .I3(n463_7) 
);
defparam n460_s3.INIT=16'h8000;
  LUT3 n458_s3 (
    .F(n458_7),
    .I0(w_spi_address[8]),
    .I1(w_spi_address[7]),
    .I2(n460_7) 
);
defparam n458_s3.INIT=8'h80;
  LUT3 n456_s3 (
    .F(n456_7),
    .I0(w_spi_address[10]),
    .I1(w_spi_address[9]),
    .I2(n458_7) 
);
defparam n456_s3.INIT=8'h80;
  LUT4 n455_s3 (
    .F(n455_7),
    .I0(w_spi_address[11]),
    .I1(w_spi_address[10]),
    .I2(w_spi_address[9]),
    .I3(n458_7) 
);
defparam n455_s3.INIT=16'h8000;
  LUT2 n454_s3 (
    .F(n454_7),
    .I0(w_spi_address[12]),
    .I1(n455_7) 
);
defparam n454_s3.INIT=4'h8;
  LUT3 n331_s3 (
    .F(n331_7),
    .I0(ff_command[5]),
    .I1(ff_command[6]),
    .I2(ff_command[7]) 
);
defparam n331_s3.INIT=8'h01;
  LUT2 n121_s2 (
    .F(n121_5),
    .I0(w_spi_d[1]),
    .I1(w_spi_d[0]) 
);
defparam n121_s2.INIT=4'h4;
  LUT4 n121_s3 (
    .F(n121_6),
    .I0(w_spi_d[7]),
    .I1(w_spi_d[6]),
    .I2(w_spi_d[5]),
    .I3(n121_7) 
);
defparam n121_s3.INIT=16'h0100;
  LUT3 n232_s19 (
    .F(n232_27),
    .I0(w_spi_d[0]),
    .I1(w_spi_d[2]),
    .I2(w_spi_d[1]) 
);
defparam n232_s19.INIT=8'hAC;
  LUT3 n232_s20 (
    .F(n232_28),
    .I0(ff_command[1]),
    .I1(n331_7),
    .I2(n637_5) 
);
defparam n232_s20.INIT=8'h40;
  LUT2 n121_s4 (
    .F(n121_7),
    .I0(w_spi_d[4]),
    .I1(w_spi_d[3]) 
);
defparam n121_s4.INIT=4'h1;
  LUT4 n454_s4 (
    .F(n454_9),
    .I0(n630_5),
    .I1(w_spi_address[13]),
    .I2(w_spi_address[12]),
    .I3(n455_7) 
);
defparam n454_s4.INIT=16'h1444;
  LUT4 n233_s20 (
    .F(n233_30),
    .I0(ff_command[1]),
    .I1(n331_7),
    .I2(n637_5),
    .I3(ff_state[1]) 
);
defparam n233_s20.INIT=16'hBF00;
  LUT4 ff_send_data_1_s4 (
    .F(ff_send_data_1_10),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]),
    .I3(n121_4) 
);
defparam ff_send_data_1_s4.INIT=16'hFF10;
  LUT4 n611_s3 (
    .F(n611_7),
    .I0(ff_state[2]),
    .I1(ff_spi_cs_n),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n611_s3.INIT=16'h0004;
  LUT3 n630_s3 (
    .F(n630_7),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]),
    .I2(n630_5) 
);
defparam n630_s3.INIT=8'h80;
  LUT4 n467_s4 (
    .F(n467_9),
    .I0(w_spi_address[0]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n467_s4.INIT=16'h5455;
  LUT4 n53_s3 (
    .F(n53_11),
    .I0(ff_bit[0]),
    .I1(ff_serial_state[1]),
    .I2(ff_spi_clk),
    .I3(ff_serial_state[0]) 
);
defparam n53_s3.INIT=16'h9AAA;
  LUT3 n71_s1 (
    .F(n71_5),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]) 
);
defparam n71_s1.INIT=8'h40;
  LUT4 n33_s12 (
    .F(n33_18),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]),
    .I3(ff_spi_cs_n) 
);
defparam n33_s12.INIT=16'h00B7;
  LUT4 ff_serial_state_0_s4 (
    .F(ff_serial_state_0_11),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]),
    .I3(ff_spi_cs_n) 
);
defparam ff_serial_state_0_s4.INIT=16'hFAE7;
  LUT3 n608_s2 (
    .F(n608_6),
    .I0(n121_4),
    .I1(n611_7),
    .I2(ff_reset_n) 
);
defparam n608_s2.INIT=8'hEF;
  LUT4 ff_address_13_s4 (
    .F(ff_address_13_8),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]),
    .I2(n630_5),
    .I3(w_sdram_address_22_7) 
);
defparam ff_address_13_s4.INIT=16'hFF80;
  DFF ff_spi_clk_s0 (
    .Q(ff_spi_clk),
    .D(spi_clk_d),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_spi_mosi_s0 (
    .Q(ff_spi_mosi),
    .D(spi_mosi_d),
    .CLK(O_sdram_clk_d) 
);
  DFFSE ff_bit_2_s0 (
    .Q(ff_bit[2]),
    .D(n51_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n602_4) 
);
  DFFSE ff_bit_1_s0 (
    .Q(ff_bit[1]),
    .D(n52_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n602_4) 
);
  DFFRE ff_recv_data_7_s0 (
    .Q(w_spi_d[7]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_6_s0 (
    .Q(w_spi_d[6]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_5_s0 (
    .Q(w_spi_d[5]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_4_s0 (
    .Q(w_spi_d[4]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_3_s0 (
    .Q(w_spi_d[3]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_2_s0 (
    .Q(w_spi_d[2]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_1_s0 (
    .Q(w_spi_d[1]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_recv_data_0_s0 (
    .Q(w_spi_d[0]),
    .D(ff_spi_mosi),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n34_5) 
);
  DFFRE ff_send_data_6_s0 (
    .Q(ff_send_data[6]),
    .D(ff_send_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n608_6) 
);
  DFFRE ff_send_data_4_s0 (
    .Q(ff_send_data[4]),
    .D(ff_send_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n608_6) 
);
  DFFRE ff_send_data_3_s0 (
    .Q(ff_send_data[3]),
    .D(ff_send_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n608_6) 
);
  DFFRE ff_command_7_s0 (
    .Q(ff_command[7]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_6_s0 (
    .Q(ff_command[6]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_5_s0 (
    .Q(ff_command[5]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_4_s0 (
    .Q(ff_command[4]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n622_4),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_7_s0 (
    .Q(w_spi_address[21]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_6_s0 (
    .Q(w_spi_address[20]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_5_s0 (
    .Q(w_spi_address[19]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_4_s0 (
    .Q(w_spi_address[18]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_3_s0 (
    .Q(w_spi_address[17]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_2_s0 (
    .Q(w_spi_address[16]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_1_s0 (
    .Q(w_spi_address[15]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_operand1_0_s0 (
    .Q(w_spi_address[14]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n630_7),
    .RESET(n34_5) 
);
  DFFRE ff_msx_reset_n_s0 (
    .Q(w_msx_reset_n),
    .D(n331_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_msx_reset_n_5),
    .RESET(n34_5) 
);
  DFFSE ff_cpu_freeze_s0 (
    .Q(w_cpu_freeze),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(n637_3),
    .SET(n34_5) 
);
  DFF ff_matrix_x_7_s0 (
    .Q(w_matrix_x[7]),
    .D(n361_2),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_6_s0 (
    .Q(w_matrix_x[6]),
    .D(n362_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_5_s0 (
    .Q(w_matrix_x[5]),
    .D(n363_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_4_s0 (
    .Q(w_matrix_x[4]),
    .D(n364_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_3_s0 (
    .Q(w_matrix_x[3]),
    .D(n365_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_2_s0 (
    .Q(w_matrix_x[2]),
    .D(n366_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_1_s0 (
    .Q(w_matrix_x[1]),
    .D(n367_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_0_s0 (
    .Q(w_matrix_x[0]),
    .D(n368_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_spi_cs_n_s0 (
    .Q(ff_spi_cs_n),
    .D(spi_cs_n_d),
    .CLK(O_sdram_clk_d) 
);
  DFFRE ff_send_data_7_s1 (
    .Q(spi_miso_d),
    .D(n123_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFRE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n125_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFRE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n128_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFRE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n121_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_1_10),
    .RESET(n611_4) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFRE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n130_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n34_5) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFRE ff_address_13_s1 (
    .Q(w_spi_address[13]),
    .D(n454_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_13_s1.INIT=1'b0;
  DFFRE ff_address_12_s1 (
    .Q(w_spi_address[12]),
    .D(n455_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_12_s1.INIT=1'b0;
  DFFRE ff_address_11_s1 (
    .Q(w_spi_address[11]),
    .D(n456_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_11_s1.INIT=1'b0;
  DFFRE ff_address_10_s1 (
    .Q(w_spi_address[10]),
    .D(n457_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_10_s1.INIT=1'b0;
  DFFRE ff_address_9_s1 (
    .Q(w_spi_address[9]),
    .D(n458_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_9_s1.INIT=1'b0;
  DFFRE ff_address_8_s1 (
    .Q(w_spi_address[8]),
    .D(n459_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_8_s1.INIT=1'b0;
  DFFRE ff_address_7_s1 (
    .Q(w_spi_address[7]),
    .D(n460_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_7_s1.INIT=1'b0;
  DFFRE ff_address_6_s1 (
    .Q(w_spi_address[6]),
    .D(n461_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_6_s1.INIT=1'b0;
  DFFRE ff_address_5_s1 (
    .Q(w_spi_address[5]),
    .D(n462_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_5_s1.INIT=1'b0;
  DFFRE ff_address_4_s1 (
    .Q(w_spi_address[4]),
    .D(n463_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_4_s1.INIT=1'b0;
  DFFRE ff_address_3_s1 (
    .Q(w_spi_address[3]),
    .D(n464_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFRE ff_address_2_s1 (
    .Q(w_spi_address[2]),
    .D(n465_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFRE ff_address_1_s1 (
    .Q(w_spi_address[1]),
    .D(n466_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFRE ff_address_0_s1 (
    .Q(w_spi_address[0]),
    .D(n467_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_8),
    .RESET(n34_5) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFRE ff_serial_state_1_s1 (
    .Q(ff_serial_state[1]),
    .D(n11_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_serial_state_0_11),
    .RESET(n34_5) 
);
  DFFRE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n232_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n618_4) 
);
  DFFRE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n233_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n618_4) 
);
  DFFRE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n234_26),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n618_4) 
);
  DFFS ff_bit_0_s1 (
    .Q(ff_bit[0]),
    .D(n53_11),
    .CLK(O_sdram_clk_d),
    .SET(n602_4) 
);
defparam ff_bit_0_s1.INIT=1'b1;
  DFFR ff_serial_state_0_s3 (
    .Q(ff_serial_state[0]),
    .D(n33_18),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_serial_state_0_s3.INIT=1'b0;
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_0_s (
    .DO({n365_1,n366_1,n367_1,n368_1}),
    .DI(w_spi_d[3:0]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n357_6),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_1_s (
    .DO({n361_2,n362_1,n363_1,n364_1}),
    .DI(w_spi_d[7:4]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n357_6),
    .CLK(O_sdram_clk_d) 
);
  INV n34_s2 (
    .O(n34_5),
    .I(ff_reset_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* micom_connect */
module cz80_mcode (
  n191_6,
  n1321_11,
  n257_7,
  n154_21,
  n3360_7,
  n191_12,
  n3422_6,
  regaddra_1_12,
  n154_17,
  n1137_6,
  n3422_5,
  n2681_6,
  n224_4,
  n2656_7,
  n191_14,
  n191_7,
  xy_ind_7,
  n2656_8,
  n3360_6,
  n1410_12,
  n154_23,
  incdecz_9,
  regaddra_1_15,
  n154_6,
  n1321_9,
  n1407_7,
  n1407_10,
  intcycle,
  n3360_11,
  n154_19,
  n257_9,
  n1515_14,
  n154_12,
  n289_18,
  n281_14,
  n2681_7,
  n1526_17,
  incdecz_8,
  n1136_15,
  f_5_15,
  regaddra_0_19,
  regaddra_0_17,
  n281_24,
  regaddra_0_23,
  n281_30,
  n1138_6,
  n1297_12,
  tmpaddr_15_11,
  ir,
  iset,
  w_m_cycle,
  xy_state,
  f_0,
  f_2,
  f_6,
  f_7,
  n87_22,
  arith16_Z,
  exchangeaf_Z,
  preservec_Z,
  \incdec_16_Z[3]_2_3 ,
  exchangeaf_Z_3,
  exchangeaf_Z_4,
  mcycles_d_1_6,
  set_busa_to_Z_1_4,
  set_busa_to_Z_1_5,
  set_busa_to_Z_1_6,
  preservec_Z_5,
  \incdec_16_Z[3]_2_4 ,
  set_busb_to_Z_3_6,
  imode_Z_1_4,
  set_addr_to_Z_1_4,
  set_addr_to_Z_1_7,
  arith16_Z_5,
  arith16_Z_6,
  mcycles_d_1_8,
  mcycles_d_1_12,
  mcycles_d_0_9,
  mcycles_d_0_10,
  set_busa_to_Z_2_8,
  set_busa_to_Z_2_10,
  mcycles_d_2_7,
  mcycles_d_2_8,
  set_busb_to_Z_2_17,
  set_busb_to_Z_2_20,
  set_busb_to_Z_0_13,
  mcycles_d_1_18,
  mcycles_d_0_14,
  set_busa_to_Z_2_15,
  set_busa_to_Z_2_20,
  set_busa_to_Z_1_11,
  mcycles_d_2_11,
  \incdec_16_Z[3]_2_10 ,
  tstates_Z_1_14,
  tstates_Z_1_17,
  set_addr_to_Z_1_15,
  set_addr_to_Z_1_17,
  set_addr_to_Z_1_18,
  mcycles_d_0_16,
  set_addr_to_Z_1_22,
  set_addr_to_Z_1_23,
  set_busb_to_Z_2_31,
  set_busb_to_Z_3_14,
  set_busa_to_Z_2_22,
  set_busb_to_Z_0_25,
  arith16_Z_8,
  mcycles_d_1_33,
  \incdec_16_Z[3]_2_14 ,
  mcycles_d_2_15,
  set_busa_to_Z_0_21,
  \incdec_16_Z[3]_2_16 ,
  mcycles_d_1_35,
  set_addr_to_Z_1_27,
  imode_Z_0_7,
  arith16_Z_12,
  set_busb_to_Z,
  mcycles_d,
  set_busa_to_Z,
  special_ld_Z,
  tstates_Z,
  imode_Z,
  set_addr_to_Z,
  incdec_16_Z
)
;
input n191_6;
input n1321_11;
input n257_7;
input n154_21;
input n3360_7;
input n191_12;
input n3422_6;
input regaddra_1_12;
input n154_17;
input n1137_6;
input n3422_5;
input n2681_6;
input n224_4;
input n2656_7;
input n191_14;
input n191_7;
input xy_ind_7;
input n2656_8;
input n3360_6;
input n1410_12;
input n154_23;
input incdecz_9;
input regaddra_1_15;
input n154_6;
input n1321_9;
input n1407_7;
input n1407_10;
input intcycle;
input n3360_11;
input n154_19;
input n257_9;
input n1515_14;
input n154_12;
input n289_18;
input n281_14;
input n2681_7;
input n1526_17;
input incdecz_8;
input n1136_15;
input f_5_15;
input regaddra_0_19;
input regaddra_0_17;
input n281_24;
input regaddra_0_23;
input n281_30;
input n1138_6;
input n1297_12;
input tmpaddr_15_11;
input [7:0] ir;
input [1:0] iset;
input [2:0] w_m_cycle;
input [1:0] xy_state;
input f_0;
input f_2;
input f_6;
input f_7;
output n87_22;
output arith16_Z;
output exchangeaf_Z;
output preservec_Z;
output \incdec_16_Z[3]_2_3 ;
output exchangeaf_Z_3;
output exchangeaf_Z_4;
output mcycles_d_1_6;
output set_busa_to_Z_1_4;
output set_busa_to_Z_1_5;
output set_busa_to_Z_1_6;
output preservec_Z_5;
output \incdec_16_Z[3]_2_4 ;
output set_busb_to_Z_3_6;
output imode_Z_1_4;
output set_addr_to_Z_1_4;
output set_addr_to_Z_1_7;
output arith16_Z_5;
output arith16_Z_6;
output mcycles_d_1_8;
output mcycles_d_1_12;
output mcycles_d_0_9;
output mcycles_d_0_10;
output set_busa_to_Z_2_8;
output set_busa_to_Z_2_10;
output mcycles_d_2_7;
output mcycles_d_2_8;
output set_busb_to_Z_2_17;
output set_busb_to_Z_2_20;
output set_busb_to_Z_0_13;
output mcycles_d_1_18;
output mcycles_d_0_14;
output set_busa_to_Z_2_15;
output set_busa_to_Z_2_20;
output set_busa_to_Z_1_11;
output mcycles_d_2_11;
output \incdec_16_Z[3]_2_10 ;
output tstates_Z_1_14;
output tstates_Z_1_17;
output set_addr_to_Z_1_15;
output set_addr_to_Z_1_17;
output set_addr_to_Z_1_18;
output mcycles_d_0_16;
output set_addr_to_Z_1_22;
output set_addr_to_Z_1_23;
output set_busb_to_Z_2_31;
output set_busb_to_Z_3_14;
output set_busa_to_Z_2_22;
output set_busb_to_Z_0_25;
output arith16_Z_8;
output mcycles_d_1_33;
output \incdec_16_Z[3]_2_14 ;
output mcycles_d_2_15;
output set_busa_to_Z_0_21;
output \incdec_16_Z[3]_2_16 ;
output mcycles_d_1_35;
output set_addr_to_Z_1_27;
output imode_Z_0_7;
output arith16_Z_12;
output [3:0] set_busb_to_Z;
output [2:0] mcycles_d;
output [2:0] set_busa_to_Z;
output [0:0] special_ld_Z;
output [2:0] tstates_Z;
output [1:0] imode_Z;
output [1:1] set_addr_to_Z;
output [3:3] incdec_16_Z;
wire set_busb_to_Z_2_3;
wire set_busb_to_Z_2_4;
wire set_busb_to_Z_2_5;
wire set_busb_to_Z_2_6;
wire set_busb_to_Z_1_3;
wire set_busb_to_Z_1_5;
wire set_busb_to_Z_1_6;
wire set_busb_to_Z_0_3;
wire set_busb_to_Z_0_6;
wire mcycles_d_1_4;
wire mcycles_d_1_5;
wire mcycles_d_1_7;
wire mcycles_d_0_4;
wire mcycles_d_0_5;
wire mcycles_d_0_6;
wire set_busa_to_Z_2_4;
wire set_busa_to_Z_2_5;
wire set_busa_to_Z_2_6;
wire set_busa_to_Z_0_4;
wire set_busa_to_Z_0_5;
wire set_busa_to_Z_0_6;
wire mcycles_d_2_5;
wire mcycles_d_2_6;
wire preservec_Z_6;
wire \incdec_16_Z[3]_2_5 ;
wire \incdec_16_Z[3]_2_6 ;
wire \incdec_16_Z[3]_2_7 ;
wire set_busb_to_Z_3_4;
wire set_busb_to_Z_3_5;
wire tstates_Z_1_4;
wire tstates_Z_1_5;
wire tstates_Z_1_6;
wire imode_Z_0_4;
wire set_addr_to_Z_1_5;
wire set_addr_to_Z_1_6;
wire tstates_Z_0_4;
wire tstates_Z_0_5;
wire tstates_Z_2_4;
wire tstates_Z_2_5;
wire set_busb_to_Z_2_8;
wire set_busb_to_Z_2_9;
wire set_busb_to_Z_2_10;
wire set_busb_to_Z_2_11;
wire set_busb_to_Z_2_12;
wire set_busb_to_Z_2_13;
wire set_busb_to_Z_2_14;
wire set_busb_to_Z_2_15;
wire set_busb_to_Z_2_16;
wire set_busb_to_Z_1_7;
wire set_busb_to_Z_1_8;
wire set_busb_to_Z_1_9;
wire set_busb_to_Z_1_12;
wire set_busb_to_Z_0_8;
wire set_busb_to_Z_0_9;
wire set_busb_to_Z_0_10;
wire set_busb_to_Z_0_11;
wire mcycles_d_1_9;
wire mcycles_d_1_10;
wire mcycles_d_1_13;
wire mcycles_d_1_14;
wire mcycles_d_1_15;
wire mcycles_d_0_7;
wire mcycles_d_0_8;
wire mcycles_d_0_11;
wire set_busa_to_Z_2_7;
wire set_busa_to_Z_2_9;
wire set_busa_to_Z_2_11;
wire set_busa_to_Z_2_12;
wire set_busa_to_Z_1_7;
wire set_busa_to_Z_1_8;
wire set_busa_to_Z_1_9;
wire set_busa_to_Z_1_10;
wire set_busa_to_Z_0_7;
wire set_busa_to_Z_0_8;
wire set_busa_to_Z_0_10;
wire set_busa_to_Z_0_11;
wire mcycles_d_2_9;
wire \incdec_16_Z[3]_2_9 ;
wire set_busb_to_Z_3_8;
wire set_busb_to_Z_3_10;
wire set_busb_to_Z_3_11;
wire tstates_Z_1_7;
wire tstates_Z_1_9;
wire tstates_Z_1_10;
wire tstates_Z_1_11;
wire tstates_Z_1_12;
wire tstates_Z_1_13;
wire set_addr_to_Z_1_8;
wire set_addr_to_Z_1_9;
wire set_addr_to_Z_1_10;
wire set_addr_to_Z_1_11;
wire set_addr_to_Z_1_12;
wire set_addr_to_Z_1_13;
wire set_addr_to_Z_1_14;
wire tstates_Z_0_6;
wire tstates_Z_0_7;
wire tstates_Z_0_8;
wire tstates_Z_0_9;
wire tstates_Z_0_10;
wire tstates_Z_2_6;
wire tstates_Z_2_7;
wire set_busb_to_Z_2_18;
wire set_busb_to_Z_2_19;
wire set_busb_to_Z_2_21;
wire set_busb_to_Z_2_22;
wire set_busb_to_Z_1_13;
wire set_busb_to_Z_1_14;
wire set_busb_to_Z_1_15;
wire set_busb_to_Z_1_17;
wire set_busb_to_Z_1_18;
wire set_busb_to_Z_1_19;
wire set_busb_to_Z_0_15;
wire set_busb_to_Z_0_16;
wire set_busb_to_Z_0_17;
wire mcycles_d_1_17;
wire mcycles_d_1_22;
wire mcycles_d_1_23;
wire mcycles_d_0_12;
wire set_busa_to_Z_2_17;
wire set_busa_to_Z_2_18;
wire set_busa_to_Z_1_12;
wire set_busa_to_Z_0_12;
wire set_busa_to_Z_0_13;
wire set_busa_to_Z_0_14;
wire set_busa_to_Z_0_15;
wire mcycles_d_2_12;
wire \incdec_16_Z[3]_2_12 ;
wire set_busb_to_Z_3_12;
wire tstates_Z_1_15;
wire tstates_Z_1_18;
wire set_addr_to_Z_1_16;
wire set_addr_to_Z_1_19;
wire set_addr_to_Z_1_21;
wire tstates_Z_0_11;
wire set_busb_to_Z_2_23;
wire set_busb_to_Z_2_24;
wire set_busb_to_Z_2_25;
wire set_busb_to_Z_2_26;
wire set_busb_to_Z_0_18;
wire set_busb_to_Z_0_19;
wire mcycles_d_1_25;
wire mcycles_d_0_15;
wire set_busa_to_Z_0_17;
wire mcycles_d_2_13;
wire tstates_Z_1_19;
wire set_addr_to_Z_1_24;
wire set_addr_to_Z_1_25;
wire tstates_Z_0_13;
wire set_busb_to_Z_0_20;
wire set_busb_to_Z_0_21;
wire mcycles_d_1_27;
wire set_busb_to_Z_1_23;
wire set_busa_to_Z_0_19;
wire mcycles_d_0_18;
wire set_busb_to_Z_1_25;
wire mcycles_d_1_29;
wire set_busb_to_Z_2_33;
wire set_busb_to_Z_1_27;
wire mcycles_d_1_31;
wire tstates_Z_1_21;
wire set_busb_to_Z_0_23;
wire set_busa_to_Z_2_24;
wire set_busa_to_Z_2_26;
wire tstates_Z_0_15;
wire tstates_Z_2_10;
wire tstates_Z_1_23;
wire set_busb_to_Z_3_16;
wire set_busb_to_Z_0_27;
wire set_busb_to_Z_1_29;
wire set_busb_to_Z_1_31;
wire mcycles_d_1_37;
wire set_busb_to_Z_0_29;
wire set_busb_to_Z_0_31;
wire n87_24;
wire n87_26;
wire n87_28;
wire n87_30;
wire set_busa_to_Z_2_28;
wire set_busb_to_Z_1_33;
wire n87_18;
wire n87_20;
wire VCC;
wire GND;
  LUT4 set_busb_to_Z_2_s (
    .F(set_busb_to_Z[2]),
    .I0(set_busb_to_Z_2_3),
    .I1(set_busb_to_Z_2_4),
    .I2(set_busb_to_Z_2_5),
    .I3(set_busb_to_Z_2_6) 
);
defparam set_busb_to_Z_2_s.INIT=16'h008F;
  LUT4 set_busb_to_Z_1_s (
    .F(set_busb_to_Z[1]),
    .I0(set_busb_to_Z_1_3),
    .I1(set_busb_to_Z_1_29),
    .I2(set_busb_to_Z_1_5),
    .I3(set_busb_to_Z_1_6) 
);
defparam set_busb_to_Z_1_s.INIT=16'h004F;
  LUT4 set_busb_to_Z_0_s (
    .F(set_busb_to_Z[0]),
    .I0(set_busb_to_Z_0_3),
    .I1(set_busb_to_Z_0_27),
    .I2(set_busb_to_Z_0_29),
    .I3(set_busb_to_Z_0_6) 
);
defparam set_busb_to_Z_0_s.INIT=16'hFFF4;
  LUT3 arith16_Z_s (
    .F(arith16_Z),
    .I0(ir[3]),
    .I1(arith16_Z_12),
    .I2(arith16_Z_8) 
);
defparam arith16_Z_s.INIT=8'h80;
  LUT3 exchangeaf_Z_s (
    .F(exchangeaf_Z),
    .I0(exchangeaf_Z_3),
    .I1(exchangeaf_Z_4),
    .I2(arith16_Z_12) 
);
defparam exchangeaf_Z_s.INIT=8'h80;
  LUT4 mcycles_d_1_s (
    .F(mcycles_d[1]),
    .I0(mcycles_d_1_4),
    .I1(mcycles_d_1_5),
    .I2(mcycles_d_1_6),
    .I3(mcycles_d_1_7) 
);
defparam mcycles_d_1_s.INIT=16'h70FF;
  LUT4 mcycles_d_0_s (
    .F(mcycles_d[0]),
    .I0(mcycles_d_0_4),
    .I1(mcycles_d_0_5),
    .I2(mcycles_d_1_6),
    .I3(mcycles_d_0_6) 
);
defparam mcycles_d_0_s.INIT=16'h70FF;
  LUT4 set_busa_to_Z_2_s (
    .F(set_busa_to_Z[2]),
    .I0(set_busa_to_Z_2_4),
    .I1(set_busa_to_Z_2_5),
    .I2(set_busa_to_Z_2_6),
    .I3(mcycles_d_1_6) 
);
defparam set_busa_to_Z_2_s.INIT=16'hBBF0;
  LUT3 set_busa_to_Z_1_s (
    .F(set_busa_to_Z[1]),
    .I0(set_busa_to_Z_1_4),
    .I1(set_busa_to_Z_1_5),
    .I2(set_busa_to_Z_1_6) 
);
defparam set_busa_to_Z_1_s.INIT=8'hEF;
  LUT4 set_busa_to_Z_0_s (
    .F(set_busa_to_Z[0]),
    .I0(set_busa_to_Z_0_4),
    .I1(mcycles_d_1_6),
    .I2(set_busa_to_Z_0_5),
    .I3(set_busa_to_Z_0_6) 
);
defparam set_busa_to_Z_0_s.INIT=16'hF4FF;
  LUT4 mcycles_d_2_s (
    .F(mcycles_d[2]),
    .I0(mcycles_d_2_5),
    .I1(mcycles_d_1_6),
    .I2(mcycles_d_2_6),
    .I3(iset[1]) 
);
defparam mcycles_d_2_s.INIT=16'h4F44;
  LUT4 preservec_Z_s (
    .F(preservec_Z),
    .I0(preservec_Z_5),
    .I1(arith16_Z_12),
    .I2(n191_6),
    .I3(preservec_Z_6) 
);
defparam preservec_Z_s.INIT=16'h88F0;
  LUT4 \incdec_16_Z[3]_2_s1  (
    .F(\incdec_16_Z[3]_2_3 ),
    .I0(\incdec_16_Z[3]_2_4 ),
    .I1(\incdec_16_Z[3]_2_5 ),
    .I2(\incdec_16_Z[3]_2_6 ),
    .I3(\incdec_16_Z[3]_2_7 ) 
);
defparam \incdec_16_Z[3]_2_s1 .INIT=16'h007F;
  LUT3 special_ld_Z_0_s (
    .F(special_ld_Z[0]),
    .I0(ir[3]),
    .I1(iset[1]),
    .I2(n1321_11) 
);
defparam special_ld_Z_0_s.INIT=8'h80;
  LUT4 set_busb_to_Z_3_s (
    .F(set_busb_to_Z[3]),
    .I0(ir[1]),
    .I1(set_busb_to_Z_3_4),
    .I2(set_busb_to_Z_3_5),
    .I3(set_busb_to_Z_3_6) 
);
defparam set_busb_to_Z_3_s.INIT=16'h004F;
  LUT4 tstates_Z_1_s (
    .F(tstates_Z[1]),
    .I0(tstates_Z_1_4),
    .I1(tstates_Z_1_5),
    .I2(tstates_Z_1_6),
    .I3(set_busb_to_Z_3_6) 
);
defparam tstates_Z_1_s.INIT=16'h00FE;
  LUT4 imode_Z_0_s (
    .F(imode_Z[0]),
    .I0(imode_Z_0_4),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(imode_Z_0_7) 
);
defparam imode_Z_0_s.INIT=16'hBFFF;
  LUT4 imode_Z_1_s (
    .F(imode_Z[1]),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(imode_Z_1_4),
    .I3(imode_Z_0_7) 
);
defparam imode_Z_1_s.INIT=16'h8FFF;
  LUT4 set_addr_to_Z_1_s (
    .F(set_addr_to_Z[1]),
    .I0(set_addr_to_Z_1_4),
    .I1(set_addr_to_Z_1_5),
    .I2(set_addr_to_Z_1_6),
    .I3(set_addr_to_Z_1_7) 
);
defparam set_addr_to_Z_1_s.INIT=16'hFF0B;
  LUT4 tstates_Z_0_s (
    .F(tstates_Z[0]),
    .I0(tstates_Z_0_4),
    .I1(tstates_Z_0_5),
    .I2(set_busb_to_Z_3_6),
    .I3(iset[1]) 
);
defparam tstates_Z_0_s.INIT=16'hF3FA;
  LUT4 tstates_Z_2_s (
    .F(tstates_Z[2]),
    .I0(tstates_Z_2_4),
    .I1(tstates_Z_2_5),
    .I2(tstates_Z_1_6),
    .I3(set_busb_to_Z_3_6) 
);
defparam tstates_Z_2_s.INIT=16'hFF0B;
  LUT4 set_busb_to_Z_2_s0 (
    .F(set_busb_to_Z_2_3),
    .I0(set_busb_to_Z_2_31),
    .I1(set_busb_to_Z_2_8),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_2_s0.INIT=16'h30AF;
  LUT4 set_busb_to_Z_2_s1 (
    .F(set_busb_to_Z_2_4),
    .I0(set_busb_to_Z_2_9),
    .I1(set_busb_to_Z_2_10),
    .I2(set_busb_to_Z_2_11),
    .I3(set_busb_to_Z_1_29) 
);
defparam set_busb_to_Z_2_s1.INIT=16'h4F00;
  LUT4 set_busb_to_Z_2_s2 (
    .F(set_busb_to_Z_2_5),
    .I0(set_busb_to_Z_2_12),
    .I1(set_busb_to_Z_1_29),
    .I2(ir[2]),
    .I3(set_busb_to_Z_0_27) 
);
defparam set_busb_to_Z_2_s2.INIT=16'h004F;
  LUT4 set_busb_to_Z_2_s3 (
    .F(set_busb_to_Z_2_6),
    .I0(set_busb_to_Z_2_13),
    .I1(set_busb_to_Z_2_14),
    .I2(set_busb_to_Z_2_15),
    .I3(set_busb_to_Z_2_16) 
);
defparam set_busb_to_Z_2_s3.INIT=16'h0B00;
  LUT4 set_busb_to_Z_1_s0 (
    .F(set_busb_to_Z_1_3),
    .I0(set_busb_to_Z_1_7),
    .I1(set_busb_to_Z_1_8),
    .I2(ir[3]),
    .I3(set_busb_to_Z_1_9) 
);
defparam set_busb_to_Z_1_s0.INIT=16'hF400;
  LUT4 set_busb_to_Z_1_s2 (
    .F(set_busb_to_Z_1_5),
    .I0(set_busb_to_Z_1_23),
    .I1(set_busb_to_Z_1_29),
    .I2(ir[1]),
    .I3(set_busb_to_Z_0_27) 
);
defparam set_busb_to_Z_1_s2.INIT=16'h004F;
  LUT4 set_busb_to_Z_1_s3 (
    .F(set_busb_to_Z_1_6),
    .I0(set_busb_to_Z_2_13),
    .I1(n257_7),
    .I2(set_busb_to_Z_1_33),
    .I3(set_busb_to_Z_1_12) 
);
defparam set_busb_to_Z_1_s3.INIT=16'hB000;
  LUT4 set_busb_to_Z_0_s0 (
    .F(set_busb_to_Z_0_3),
    .I0(set_busb_to_Z_2_13),
    .I1(n154_21),
    .I2(set_busb_to_Z_0_23),
    .I3(set_busb_to_Z_0_8) 
);
defparam set_busb_to_Z_0_s0.INIT=16'h3E00;
  LUT4 set_busb_to_Z_0_s3 (
    .F(set_busb_to_Z_0_6),
    .I0(set_addr_to_Z_1_7),
    .I1(set_busb_to_Z_3_6),
    .I2(set_busb_to_Z_0_11),
    .I3(ir[0]) 
);
defparam set_busb_to_Z_0_s3.INIT=16'hFE00;
  LUT3 exchangeaf_Z_s0 (
    .F(exchangeaf_Z_3),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[3]) 
);
defparam exchangeaf_Z_s0.INIT=8'h10;
  LUT3 exchangeaf_Z_s1 (
    .F(exchangeaf_Z_4),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam exchangeaf_Z_s1.INIT=8'h01;
  LUT4 mcycles_d_1_s0 (
    .F(mcycles_d_1_4),
    .I0(mcycles_d_1_8),
    .I1(mcycles_d_1_9),
    .I2(mcycles_d_1_10),
    .I3(mcycles_d_1_35) 
);
defparam mcycles_d_1_s0.INIT=16'h8000;
  LUT4 mcycles_d_1_s1 (
    .F(mcycles_d_1_5),
    .I0(mcycles_d_1_12),
    .I1(n3360_7),
    .I2(mcycles_d_1_13),
    .I3(mcycles_d_1_14) 
);
defparam mcycles_d_1_s1.INIT=16'h0700;
  LUT2 mcycles_d_1_s2 (
    .F(mcycles_d_1_6),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam mcycles_d_1_s2.INIT=4'h1;
  LUT4 mcycles_d_1_s3 (
    .F(mcycles_d_1_7),
    .I0(mcycles_d_1_15),
    .I1(n191_12),
    .I2(imode_Z_0_7),
    .I3(mcycles_d_1_31) 
);
defparam mcycles_d_1_s3.INIT=16'h00EF;
  LUT4 mcycles_d_0_s0 (
    .F(mcycles_d_0_4),
    .I0(mcycles_d_1_4),
    .I1(set_addr_to_Z_1_4),
    .I2(mcycles_d_0_7),
    .I3(arith16_Z_5) 
);
defparam mcycles_d_0_s0.INIT=16'h7077;
  LUT3 mcycles_d_0_s1 (
    .F(mcycles_d_0_5),
    .I0(mcycles_d_0_8),
    .I1(mcycles_d_0_9),
    .I2(mcycles_d_1_10) 
);
defparam mcycles_d_0_s1.INIT=8'h80;
  LUT4 mcycles_d_0_s2 (
    .F(mcycles_d_0_6),
    .I0(mcycles_d_0_10),
    .I1(n3422_6),
    .I2(set_addr_to_Z_1_7),
    .I3(mcycles_d_0_11) 
);
defparam mcycles_d_0_s2.INIT=16'h004F;
  LUT4 set_busa_to_Z_2_s0 (
    .F(set_busa_to_Z_2_4),
    .I0(set_busa_to_Z_2_7),
    .I1(arith16_Z_5),
    .I2(set_busa_to_Z_2_8),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s0.INIT=16'hF400;
  LUT4 set_busa_to_Z_2_s1 (
    .F(set_busa_to_Z_2_5),
    .I0(set_busa_to_Z_2_9),
    .I1(arith16_Z_5),
    .I2(set_busa_to_Z_2_10),
    .I3(set_busa_to_Z_2_11) 
);
defparam set_busa_to_Z_2_s1.INIT=16'h000B;
  LUT4 set_busa_to_Z_2_s2 (
    .F(set_busa_to_Z_2_6),
    .I0(set_busa_to_Z_2_12),
    .I1(set_busa_to_Z_2_28),
    .I2(ir[2]),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_2_s2.INIT=16'hBBF0;
  LUT4 set_busa_to_Z_1_s0 (
    .F(set_busa_to_Z_1_4),
    .I0(set_busa_to_Z_1_7),
    .I1(set_busa_to_Z_2_10),
    .I2(set_busa_to_Z_1_8),
    .I3(mcycles_d_1_6) 
);
defparam set_busa_to_Z_1_s0.INIT=16'hFE00;
  LUT4 set_busa_to_Z_1_s1 (
    .F(set_busa_to_Z_1_5),
    .I0(set_busa_to_Z_1_9),
    .I1(ir[4]),
    .I2(set_busb_to_Z_1_33),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_1_s1.INIT=16'h4F00;
  LUT4 set_busa_to_Z_1_s2 (
    .F(set_busa_to_Z_1_6),
    .I0(set_busa_to_Z_1_10),
    .I1(arith16_Z_12),
    .I2(ir[1]),
    .I3(set_addr_to_Z_1_7) 
);
defparam set_busa_to_Z_1_s2.INIT=16'h0BBB;
  LUT4 set_busa_to_Z_0_s0 (
    .F(set_busa_to_Z_0_4),
    .I0(set_busa_to_Z_0_7),
    .I1(n3360_7),
    .I2(set_busa_to_Z_2_10),
    .I3(set_busa_to_Z_0_8) 
);
defparam set_busa_to_Z_0_s0.INIT=16'h000B;
  LUT4 set_busa_to_Z_0_s1 (
    .F(set_busa_to_Z_0_5),
    .I0(set_busa_to_Z_0_21),
    .I1(regaddra_1_12),
    .I2(set_busa_to_Z_0_10),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_0_s1.INIT=16'hEF00;
  LUT4 set_busa_to_Z_0_s2 (
    .F(set_busa_to_Z_0_6),
    .I0(set_busa_to_Z_0_11),
    .I1(arith16_Z_12),
    .I2(ir[0]),
    .I3(set_addr_to_Z_1_7) 
);
defparam set_busa_to_Z_0_s2.INIT=16'h0BBB;
  LUT4 mcycles_d_2_s0 (
    .F(mcycles_d_2_5),
    .I0(mcycles_d_2_7),
    .I1(mcycles_d_1_12),
    .I2(mcycles_d_2_8),
    .I3(mcycles_d_2_9) 
);
defparam mcycles_d_2_s0.INIT=16'h0700;
  LUT3 mcycles_d_2_s1 (
    .F(mcycles_d_2_6),
    .I0(n154_17),
    .I1(mcycles_d_2_15),
    .I2(\incdec_16_Z[3]_2_4 ) 
);
defparam mcycles_d_2_s1.INIT=8'h01;
  LUT2 preservec_Z_s0 (
    .F(preservec_Z_5),
    .I0(ir[1]),
    .I1(ir[2]) 
);
defparam preservec_Z_s0.INIT=4'h4;
  LUT4 preservec_Z_s1 (
    .F(preservec_Z_6),
    .I0(iset[1]),
    .I1(n1137_6),
    .I2(n3422_5),
    .I3(n191_6) 
);
defparam preservec_Z_s1.INIT=16'h770F;
  LUT4 \incdec_16_Z[3]_2_s2  (
    .F(\incdec_16_Z[3]_2_4 ),
    .I0(ir[2]),
    .I1(ir[6]),
    .I2(ir[5]),
    .I3(ir[7]) 
);
defparam \incdec_16_Z[3]_2_s2 .INIT=16'h1000;
  LUT4 \incdec_16_Z[3]_2_s3  (
    .F(\incdec_16_Z[3]_2_5 ),
    .I0(ir[3]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(iset[1]) 
);
defparam \incdec_16_Z[3]_2_s3 .INIT=16'h0B00;
  LUT4 \incdec_16_Z[3]_2_s4  (
    .F(\incdec_16_Z[3]_2_6 ),
    .I0(ir[0]),
    .I1(w_m_cycle[0]),
    .I2(ir[1]),
    .I3(w_m_cycle[1]) 
);
defparam \incdec_16_Z[3]_2_s4 .INIT=16'hC70C;
  LUT4 \incdec_16_Z[3]_2_s5  (
    .F(\incdec_16_Z[3]_2_7 ),
    .I0(ir[3]),
    .I1(\incdec_16_Z[3]_2_14 ),
    .I2(\incdec_16_Z[3]_2_9 ),
    .I3(mcycles_d_1_6) 
);
defparam \incdec_16_Z[3]_2_s5 .INIT=16'h8F00;
  LUT4 set_busb_to_Z_3_s0 (
    .F(set_busb_to_Z_3_4),
    .I0(set_busb_to_Z_3_16),
    .I1(n2681_6),
    .I2(set_busb_to_Z_3_8),
    .I3(arith16_Z_12) 
);
defparam set_busb_to_Z_3_s0.INIT=16'hF400;
  LUT4 set_busb_to_Z_3_s1 (
    .F(set_busb_to_Z_3_5),
    .I0(set_busb_to_Z_3_14),
    .I1(set_busb_to_Z_3_10),
    .I2(iset[1]),
    .I3(set_busb_to_Z_3_11) 
);
defparam set_busb_to_Z_3_s1.INIT=16'h004F;
  LUT3 set_busb_to_Z_3_s2 (
    .F(set_busb_to_Z_3_6),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam set_busb_to_Z_3_s2.INIT=8'h80;
  LUT4 tstates_Z_1_s0 (
    .F(tstates_Z_1_4),
    .I0(iset[0]),
    .I1(tstates_Z_1_7),
    .I2(tstates_Z_1_23),
    .I3(tstates_Z_2_5) 
);
defparam tstates_Z_1_s0.INIT=16'hFE00;
  LUT4 tstates_Z_1_s1 (
    .F(tstates_Z_1_5),
    .I0(tstates_Z_1_9),
    .I1(tstates_Z_1_10),
    .I2(tstates_Z_1_11),
    .I3(mcycles_d_1_6) 
);
defparam tstates_Z_1_s1.INIT=16'hDF00;
  LUT4 tstates_Z_1_s2 (
    .F(tstates_Z_1_6),
    .I0(n224_4),
    .I1(tstates_Z_1_12),
    .I2(tstates_Z_1_13),
    .I3(iset[1]) 
);
defparam tstates_Z_1_s2.INIT=16'h1F00;
  LUT4 imode_Z_0_s0 (
    .F(imode_Z_0_4),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[0]) 
);
defparam imode_Z_0_s0.INIT=16'hBFC4;
  LUT3 imode_Z_1_s0 (
    .F(imode_Z_1_4),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam imode_Z_1_s0.INIT=8'h40;
  LUT4 set_addr_to_Z_1_s0 (
    .F(set_addr_to_Z_1_4),
    .I0(n2656_7),
    .I1(n191_14),
    .I2(set_addr_to_Z_1_8),
    .I3(set_addr_to_Z_1_9) 
);
defparam set_addr_to_Z_1_s0.INIT=16'h1000;
  LUT4 set_addr_to_Z_1_s1 (
    .F(set_addr_to_Z_1_5),
    .I0(set_addr_to_Z_1_10),
    .I1(set_addr_to_Z_1_11),
    .I2(set_addr_to_Z_1_12),
    .I3(set_addr_to_Z_1_13) 
);
defparam set_addr_to_Z_1_s1.INIT=16'h0400;
  LUT4 set_addr_to_Z_1_s2 (
    .F(set_addr_to_Z_1_6),
    .I0(n191_7),
    .I1(n191_6),
    .I2(n224_4),
    .I3(set_addr_to_Z_1_14) 
);
defparam set_addr_to_Z_1_s2.INIT=16'hF400;
  LUT2 set_addr_to_Z_1_s3 (
    .F(set_addr_to_Z_1_7),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam set_addr_to_Z_1_s3.INIT=4'h4;
  LUT4 tstates_Z_0_s0 (
    .F(tstates_Z_0_4),
    .I0(tstates_Z_0_6),
    .I1(tstates_Z_0_7),
    .I2(tstates_Z_1_10),
    .I3(tstates_Z_0_8) 
);
defparam tstates_Z_0_s0.INIT=16'hE8EE;
  LUT4 tstates_Z_0_s1 (
    .F(tstates_Z_0_5),
    .I0(n1321_11),
    .I1(tstates_Z_0_9),
    .I2(tstates_Z_0_10),
    .I3(tstates_Z_1_13) 
);
defparam tstates_Z_0_s1.INIT=16'h0100;
  LUT4 tstates_Z_2_s0 (
    .F(tstates_Z_2_4),
    .I0(tstates_Z_2_6),
    .I1(tstates_Z_2_7),
    .I2(tstates_Z_1_11),
    .I3(iset[0]) 
);
defparam tstates_Z_2_s0.INIT=16'h00EF;
  LUT2 tstates_Z_2_s1 (
    .F(tstates_Z_2_5),
    .I0(iset[1]),
    .I1(tstates_Z_0_7) 
);
defparam tstates_Z_2_s1.INIT=4'h4;
  LUT3 set_busb_to_Z_2_s5 (
    .F(set_busb_to_Z_2_8),
    .I0(set_busb_to_Z_2_17),
    .I1(set_busb_to_Z_2_18),
    .I2(set_busb_to_Z_2_19) 
);
defparam set_busb_to_Z_2_s5.INIT=8'h80;
  LUT4 set_busb_to_Z_2_s6 (
    .F(set_busb_to_Z_2_9),
    .I0(set_busb_to_Z_2_20),
    .I1(ir[4]),
    .I2(mcycles_d_1_12),
    .I3(set_busb_to_Z_2_21) 
);
defparam set_busb_to_Z_2_s6.INIT=16'h00EF;
  LUT2 set_busb_to_Z_2_s7 (
    .F(set_busb_to_Z_2_10),
    .I0(ir[3]),
    .I1(ir[5]) 
);
defparam set_busb_to_Z_2_s7.INIT=4'h4;
  LUT4 set_busb_to_Z_2_s8 (
    .F(set_busb_to_Z_2_11),
    .I0(arith16_Z_8),
    .I1(xy_ind_7),
    .I2(ir[7]),
    .I3(set_busb_to_Z_2_22) 
);
defparam set_busb_to_Z_2_s8.INIT=16'h0007;
  LUT4 set_busb_to_Z_2_s9 (
    .F(set_busb_to_Z_2_12),
    .I0(n224_4),
    .I1(n3422_5),
    .I2(n2656_8),
    .I3(n3422_6) 
);
defparam set_busb_to_Z_2_s9.INIT=16'h0B00;
  LUT4 set_busb_to_Z_2_s10 (
    .F(set_busb_to_Z_2_13),
    .I0(ir[3]),
    .I1(set_busb_to_Z_2_20),
    .I2(mcycles_d_2_15),
    .I3(n154_21) 
);
defparam set_busb_to_Z_2_s10.INIT=16'h00EF;
  LUT2 set_busb_to_Z_2_s11 (
    .F(set_busb_to_Z_2_14),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam set_busb_to_Z_2_s11.INIT=4'h4;
  LUT4 set_busb_to_Z_2_s12 (
    .F(set_busb_to_Z_2_15),
    .I0(ir[5]),
    .I1(n3422_6),
    .I2(n3360_6),
    .I3(n224_4) 
);
defparam set_busb_to_Z_2_s12.INIT=16'h8000;
  LUT4 set_busb_to_Z_2_s13 (
    .F(set_busb_to_Z_2_16),
    .I0(n1410_12),
    .I1(n154_23),
    .I2(set_busa_to_Z_0_21),
    .I3(set_busb_to_Z_0_27) 
);
defparam set_busb_to_Z_2_s13.INIT=16'h0100;
  LUT4 set_busb_to_Z_1_s4 (
    .F(set_busb_to_Z_1_7),
    .I0(set_busb_to_Z_1_13),
    .I1(set_busb_to_Z_2_21),
    .I2(set_busb_to_Z_1_14),
    .I3(arith16_Z_5) 
);
defparam set_busb_to_Z_1_s4.INIT=16'h0D00;
  LUT3 set_busb_to_Z_1_s5 (
    .F(set_busb_to_Z_1_8),
    .I0(n191_14),
    .I1(n191_6),
    .I2(set_busb_to_Z_1_15) 
);
defparam set_busb_to_Z_1_s5.INIT=8'h07;
  LUT3 set_busb_to_Z_1_s6 (
    .F(set_busb_to_Z_1_9),
    .I0(set_busb_to_Z_1_31),
    .I1(ir[7]),
    .I2(set_busb_to_Z_1_17) 
);
defparam set_busb_to_Z_1_s6.INIT=8'h07;
  LUT4 set_busb_to_Z_1_s9 (
    .F(set_busb_to_Z_1_12),
    .I0(incdecz_9),
    .I1(regaddra_1_15),
    .I2(set_busb_to_Z_1_19),
    .I3(set_busb_to_Z_0_27) 
);
defparam set_busb_to_Z_1_s9.INIT=16'h0700;
  LUT4 set_busb_to_Z_0_s5 (
    .F(set_busb_to_Z_0_8),
    .I0(n224_4),
    .I1(n3422_6),
    .I2(set_busb_to_Z_0_25),
    .I3(n1410_12) 
);
defparam set_busb_to_Z_0_s5.INIT=16'h007F;
  LUT4 set_busb_to_Z_0_s6 (
    .F(set_busb_to_Z_0_9),
    .I0(n87_22),
    .I1(n154_6),
    .I2(set_busb_to_Z_0_13),
    .I3(set_busb_to_Z_0_31) 
);
defparam set_busb_to_Z_0_s6.INIT=16'h007F;
  LUT4 set_busb_to_Z_0_s7 (
    .F(set_busb_to_Z_0_10),
    .I0(set_busb_to_Z_0_15),
    .I1(arith16_Z_5),
    .I2(ir[0]),
    .I3(set_busb_to_Z_1_18) 
);
defparam set_busb_to_Z_0_s7.INIT=16'h0BBB;
  LUT4 set_busb_to_Z_0_s8 (
    .F(set_busb_to_Z_0_11),
    .I0(n3422_5),
    .I1(w_m_cycle[1]),
    .I2(set_busb_to_Z_0_16),
    .I3(set_busb_to_Z_0_17) 
);
defparam set_busb_to_Z_0_s8.INIT=16'h2C00;
  LUT2 arith16_Z_s2 (
    .F(arith16_Z_5),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam arith16_Z_s2.INIT=4'h1;
  LUT2 arith16_Z_s3 (
    .F(arith16_Z_6),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]) 
);
defparam arith16_Z_s3.INIT=4'h4;
  LUT4 mcycles_d_1_s4 (
    .F(mcycles_d_1_8),
    .I0(imode_Z_1_4),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n191_14) 
);
defparam mcycles_d_1_s4.INIT=16'h007D;
  LUT4 mcycles_d_1_s5 (
    .F(mcycles_d_1_9),
    .I0(ir[5]),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(mcycles_d_1_17) 
);
defparam mcycles_d_1_s5.INIT=16'hED3F;
  LUT3 mcycles_d_1_s6 (
    .F(mcycles_d_1_10),
    .I0(n2656_7),
    .I1(mcycles_d_1_18),
    .I2(mcycles_d_1_29) 
);
defparam mcycles_d_1_s6.INIT=8'h01;
  LUT3 mcycles_d_1_s8 (
    .F(mcycles_d_1_12),
    .I0(ir[0]),
    .I1(ir[2]),
    .I2(ir[1]) 
);
defparam mcycles_d_1_s8.INIT=8'h10;
  LUT4 mcycles_d_1_s9 (
    .F(mcycles_d_1_13),
    .I0(ir[2]),
    .I1(w_m_cycle[1]),
    .I2(mcycles_d_1_27),
    .I3(mcycles_d_1_22) 
);
defparam mcycles_d_1_s9.INIT=16'hC500;
  LUT4 mcycles_d_1_s10 (
    .F(mcycles_d_1_14),
    .I0(ir[1]),
    .I1(mcycles_d_1_23),
    .I2(ir[0]),
    .I3(mcycles_d_1_37) 
);
defparam mcycles_d_1_s10.INIT=16'h00EF;
  LUT2 mcycles_d_1_s11 (
    .F(mcycles_d_1_15),
    .I0(ir[0]),
    .I1(ir[2]) 
);
defparam mcycles_d_1_s11.INIT=4'h4;
  LUT4 mcycles_d_0_s3 (
    .F(mcycles_d_0_7),
    .I0(mcycles_d_0_12),
    .I1(ir[4]),
    .I2(set_busb_to_Z_0_25),
    .I3(mcycles_d_0_18) 
);
defparam mcycles_d_0_s3.INIT=16'h0007;
  LUT4 mcycles_d_0_s4 (
    .F(mcycles_d_0_8),
    .I0(n3422_5),
    .I1(preservec_Z_5),
    .I2(arith16_Z_5),
    .I3(mcycles_d_1_22) 
);
defparam mcycles_d_0_s4.INIT=16'h007F;
  LUT4 mcycles_d_0_s5 (
    .F(mcycles_d_0_9),
    .I0(mcycles_d_0_14),
    .I1(exchangeaf_Z_4),
    .I2(ir[0]),
    .I3(ir[7]) 
);
defparam mcycles_d_0_s5.INIT=16'h0F77;
  LUT3 mcycles_d_0_s6 (
    .F(mcycles_d_0_10),
    .I0(xy_state[1]),
    .I1(xy_state[0]),
    .I2(imode_Z_1_4) 
);
defparam mcycles_d_0_s6.INIT=8'h01;
  LUT4 mcycles_d_0_s7 (
    .F(mcycles_d_0_11),
    .I0(n154_17),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(n191_7),
    .I3(iset[1]) 
);
defparam mcycles_d_0_s7.INIT=16'h0100;
  LUT4 set_busa_to_Z_2_s3 (
    .F(set_busa_to_Z_2_7),
    .I0(set_busa_to_Z_2_24),
    .I1(set_busa_to_Z_2_15),
    .I2(ir[3]),
    .I3(set_busa_to_Z_2_26) 
);
defparam set_busa_to_Z_2_s3.INIT=16'h001F;
  LUT4 set_busa_to_Z_2_s4 (
    .F(set_busa_to_Z_2_8),
    .I0(n191_6),
    .I1(imode_Z_1_4),
    .I2(n3422_5),
    .I3(n3422_6) 
);
defparam set_busa_to_Z_2_s4.INIT=16'h0B00;
  LUT4 set_busa_to_Z_2_s5 (
    .F(set_busa_to_Z_2_9),
    .I0(n1321_9),
    .I1(ir[3]),
    .I2(set_busa_to_Z_2_17),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s5.INIT=16'hCF15;
  LUT4 set_busa_to_Z_2_s6 (
    .F(set_busa_to_Z_2_10),
    .I0(n191_6),
    .I1(imode_Z_1_4),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam set_busa_to_Z_2_s6.INIT=16'h0B00;
  LUT4 set_busa_to_Z_2_s7 (
    .F(set_busa_to_Z_2_11),
    .I0(n1407_7),
    .I1(set_busa_to_Z_2_18),
    .I2(set_busb_to_Z_2_17),
    .I3(n3360_7) 
);
defparam set_busa_to_Z_2_s7.INIT=16'h8F00;
  LUT4 set_busa_to_Z_2_s8 (
    .F(set_busa_to_Z_2_12),
    .I0(ir[4]),
    .I1(set_busa_to_Z_2_22),
    .I2(set_busa_to_Z_2_20),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s8.INIT=16'hF400;
  LUT4 set_busa_to_Z_1_s3 (
    .F(set_busa_to_Z_1_7),
    .I0(mcycles_d_2_7),
    .I1(set_busa_to_Z_1_11),
    .I2(set_busa_to_Z_2_8),
    .I3(ir[4]) 
);
defparam set_busa_to_Z_1_s3.INIT=16'hF800;
  LUT4 set_busa_to_Z_1_s4 (
    .F(set_busa_to_Z_1_8),
    .I0(n1407_7),
    .I1(ir[4]),
    .I2(set_busb_to_Z_1_31),
    .I3(n3360_7) 
);
defparam set_busa_to_Z_1_s4.INIT=16'hF800;
  LUT3 set_busa_to_Z_1_s5 (
    .F(set_busa_to_Z_1_9),
    .I0(set_busa_to_Z_2_22),
    .I1(ir[5]),
    .I2(set_busa_to_Z_2_20) 
);
defparam set_busa_to_Z_1_s5.INIT=8'h0D;
  LUT4 set_busa_to_Z_1_s6 (
    .F(set_busa_to_Z_1_10),
    .I0(set_busb_to_Z_2_31),
    .I1(n257_7),
    .I2(set_busa_to_Z_2_26),
    .I3(set_busa_to_Z_1_12) 
);
defparam set_busa_to_Z_1_s6.INIT=16'h0700;
  LUT4 set_busa_to_Z_0_s3 (
    .F(set_busa_to_Z_0_7),
    .I0(n1407_10),
    .I1(w_m_cycle[0]),
    .I2(n1407_7),
    .I3(set_busa_to_Z_0_12) 
);
defparam set_busa_to_Z_0_s3.INIT=16'h004F;
  LUT3 set_busa_to_Z_0_s4 (
    .F(set_busa_to_Z_0_8),
    .I0(ir[7]),
    .I1(ir[3]),
    .I2(set_busa_to_Z_0_13) 
);
defparam set_busa_to_Z_0_s4.INIT=8'h40;
  LUT4 set_busa_to_Z_0_s6 (
    .F(set_busa_to_Z_0_10),
    .I0(set_busb_to_Z_0_23),
    .I1(set_busa_to_Z_2_22),
    .I2(n191_6),
    .I3(set_busa_to_Z_0_14) 
);
defparam set_busa_to_Z_0_s6.INIT=16'h0777;
  LUT4 set_busa_to_Z_0_s7 (
    .F(set_busa_to_Z_0_11),
    .I0(set_busb_to_Z_0_23),
    .I1(n1407_7),
    .I2(set_busa_to_Z_1_11),
    .I3(set_busa_to_Z_0_15) 
);
defparam set_busa_to_Z_0_s7.INIT=16'h0007;
  LUT3 mcycles_d_2_s2 (
    .F(mcycles_d_2_7),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[5]) 
);
defparam mcycles_d_2_s2.INIT=8'h10;
  LUT2 mcycles_d_2_s3 (
    .F(mcycles_d_2_8),
    .I0(intcycle),
    .I1(mcycles_d_2_11) 
);
defparam mcycles_d_2_s3.INIT=4'h8;
  LUT4 mcycles_d_2_s4 (
    .F(mcycles_d_2_9),
    .I0(n87_22),
    .I1(n154_6),
    .I2(set_busb_to_Z_0_13),
    .I3(mcycles_d_2_12) 
);
defparam mcycles_d_2_s4.INIT=16'h004F;
  LUT4 \incdec_16_Z[3]_2_s7  (
    .F(\incdec_16_Z[3]_2_9 ),
    .I0(\incdec_16_Z[3]_2_10 ),
    .I1(\incdec_16_Z[3]_2_16 ),
    .I2(w_m_cycle[0]),
    .I3(\incdec_16_Z[3]_2_12 ) 
);
defparam \incdec_16_Z[3]_2_s7 .INIT=16'h7F00;
  LUT4 set_busb_to_Z_3_s4 (
    .F(set_busb_to_Z_3_8),
    .I0(set_busb_to_Z_3_12),
    .I1(ir[2]),
    .I2(ir[3]),
    .I3(set_busb_to_Z_1_13) 
);
defparam set_busb_to_Z_3_s4.INIT=16'hC0CE;
  LUT4 set_busb_to_Z_3_s6 (
    .F(set_busb_to_Z_3_10),
    .I0(set_busb_to_Z_2_10),
    .I1(set_busb_to_Z_1_19),
    .I2(set_busb_to_Z_2_13),
    .I3(n1407_10) 
);
defparam set_busb_to_Z_3_s6.INIT=16'h7077;
  LUT4 set_busb_to_Z_3_s7 (
    .F(set_busb_to_Z_3_11),
    .I0(set_busa_to_Z_2_26),
    .I1(ir[0]),
    .I2(set_busb_to_Z_2_18),
    .I3(n3360_11) 
);
defparam set_busb_to_Z_3_s7.INIT=16'h8F00;
  LUT4 tstates_Z_1_s3 (
    .F(tstates_Z_1_7),
    .I0(set_busb_to_Z_0_25),
    .I1(arith16_Z_5),
    .I2(tstates_Z_1_14),
    .I3(tstates_Z_1_11) 
);
defparam tstates_Z_1_s3.INIT=16'h7000;
  LUT4 tstates_Z_1_s5 (
    .F(tstates_Z_1_9),
    .I0(w_m_cycle[2]),
    .I1(\incdec_16_Z[3]_2_16 ),
    .I2(w_m_cycle[0]),
    .I3(tstates_Z_1_15) 
);
defparam tstates_Z_1_s5.INIT=16'hF350;
  LUT4 tstates_Z_1_s6 (
    .F(tstates_Z_1_10),
    .I0(n191_6),
    .I1(mcycles_d_1_35),
    .I2(tstates_Z_1_21),
    .I3(n224_4) 
);
defparam tstates_Z_1_s6.INIT=16'h00F1;
  LUT4 tstates_Z_1_s7 (
    .F(tstates_Z_1_11),
    .I0(n3360_6),
    .I1(n2681_6),
    .I2(n3360_7),
    .I3(\incdec_16_Z[3]_2_14 ) 
);
defparam tstates_Z_1_s7.INIT=16'h007F;
  LUT3 tstates_Z_1_s8 (
    .F(tstates_Z_1_12),
    .I0(n1321_11),
    .I1(tstates_Z_1_17),
    .I2(tstates_Z_0_9) 
);
defparam tstates_Z_1_s8.INIT=8'h0B;
  LUT4 tstates_Z_1_s9 (
    .F(tstates_Z_1_13),
    .I0(incdecz_9),
    .I1(n154_19),
    .I2(tstates_Z_1_18),
    .I3(n154_17) 
);
defparam tstates_Z_1_s9.INIT=16'hB0BB;
  LUT2 set_addr_to_Z_1_s4 (
    .F(set_addr_to_Z_1_8),
    .I0(set_addr_to_Z_1_15),
    .I1(mcycles_d_2_12) 
);
defparam set_addr_to_Z_1_s4.INIT=4'h1;
  LUT4 set_addr_to_Z_1_s5 (
    .F(set_addr_to_Z_1_9),
    .I0(mcycles_d_2_11),
    .I1(mcycles_d_1_37),
    .I2(set_addr_to_Z_1_16),
    .I3(mcycles_d_0_8) 
);
defparam set_addr_to_Z_1_s5.INIT=16'h0100;
  LUT4 set_addr_to_Z_1_s6 (
    .F(set_addr_to_Z_1_10),
    .I0(n257_9),
    .I1(ir[3]),
    .I2(incdecz_9),
    .I3(set_busb_to_Z_2_20) 
);
defparam set_addr_to_Z_1_s6.INIT=16'h8F00;
  LUT4 set_addr_to_Z_1_s7 (
    .F(set_addr_to_Z_1_11),
    .I0(set_busb_to_Z_0_13),
    .I1(set_addr_to_Z_1_17),
    .I2(n224_4),
    .I3(mcycles_d_1_12) 
);
defparam set_addr_to_Z_1_s7.INIT=16'h7077;
  LUT4 set_addr_to_Z_1_s8 (
    .F(set_addr_to_Z_1_12),
    .I0(intcycle),
    .I1(incdecz_9),
    .I2(mcycles_d_2_11),
    .I3(set_addr_to_Z_1_18) 
);
defparam set_addr_to_Z_1_s8.INIT=16'h707F;
  LUT3 set_addr_to_Z_1_s9 (
    .F(set_addr_to_Z_1_13),
    .I0(set_addr_to_Z_1_15),
    .I1(set_addr_to_Z_1_19),
    .I2(n1515_14) 
);
defparam set_addr_to_Z_1_s9.INIT=8'hD0;
  LUT3 set_addr_to_Z_1_s10 (
    .F(set_addr_to_Z_1_14),
    .I0(n154_12),
    .I1(set_addr_to_Z_1_27),
    .I2(set_addr_to_Z_1_21) 
);
defparam set_addr_to_Z_1_s10.INIT=8'h10;
  LUT4 tstates_Z_0_s2 (
    .F(tstates_Z_0_6),
    .I0(n289_18),
    .I1(tstates_Z_1_7),
    .I2(iset[0]),
    .I3(tstates_Z_0_7) 
);
defparam tstates_Z_0_s2.INIT=16'hFE0F;
  LUT4 tstates_Z_0_s3 (
    .F(tstates_Z_0_7),
    .I0(mcycles_d_0_10),
    .I1(n191_6),
    .I2(iset[0]),
    .I3(n224_4) 
);
defparam tstates_Z_0_s3.INIT=16'h00BF;
  LUT4 tstates_Z_0_s4 (
    .F(tstates_Z_0_8),
    .I0(intcycle),
    .I1(n224_4),
    .I2(tstates_Z_1_23),
    .I3(tstates_Z_0_11) 
);
defparam tstates_Z_0_s4.INIT=16'h4F00;
  LUT4 tstates_Z_0_s5 (
    .F(tstates_Z_0_9),
    .I0(n191_12),
    .I1(tstates_Z_1_18),
    .I2(n281_14),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam tstates_Z_0_s5.INIT=16'h0B00;
  LUT4 tstates_Z_0_s6 (
    .F(tstates_Z_0_10),
    .I0(tstates_Z_0_15),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(tstates_Z_1_17),
    .I3(n224_4) 
);
defparam tstates_Z_0_s6.INIT=16'h00F4;
  LUT4 tstates_Z_2_s2 (
    .F(tstates_Z_2_6),
    .I0(w_m_cycle[2]),
    .I1(tstates_Z_1_15),
    .I2(\incdec_16_Z[3]_2_16 ),
    .I3(w_m_cycle[0]) 
);
defparam tstates_Z_2_s2.INIT=16'hF100;
  LUT4 tstates_Z_2_s3 (
    .F(tstates_Z_2_7),
    .I0(mcycles_d_2_11),
    .I1(tstates_Z_2_10),
    .I2(set_busb_to_Z_0_9),
    .I3(tstates_Z_1_23) 
);
defparam tstates_Z_2_s3.INIT=16'h00EF;
  LUT4 set_busb_to_Z_2_s14 (
    .F(set_busb_to_Z_2_17),
    .I0(n2681_7),
    .I1(n1526_17),
    .I2(n281_14),
    .I3(set_busa_to_Z_0_12) 
);
defparam set_busb_to_Z_2_s14.INIT=16'h007F;
  LUT3 set_busb_to_Z_2_s15 (
    .F(set_busb_to_Z_2_18),
    .I0(set_busb_to_Z_2_23),
    .I1(ir[2]),
    .I2(set_busb_to_Z_2_24) 
);
defparam set_busb_to_Z_2_s15.INIT=8'h0B;
  LUT4 set_busb_to_Z_2_s16 (
    .F(set_busb_to_Z_2_19),
    .I0(n191_6),
    .I1(n2681_7),
    .I2(incdecz_8),
    .I3(set_busb_to_Z_2_25) 
);
defparam set_busb_to_Z_2_s16.INIT=16'h007F;
  LUT3 set_busb_to_Z_2_s17 (
    .F(set_busb_to_Z_2_20),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam set_busb_to_Z_2_s17.INIT=8'hE7;
  LUT3 set_busb_to_Z_2_s18 (
    .F(set_busb_to_Z_2_21),
    .I0(tstates_Z_0_15),
    .I1(set_busb_to_Z_1_31),
    .I2(ir[4]) 
);
defparam set_busb_to_Z_2_s18.INIT=8'hE0;
  LUT4 set_busb_to_Z_2_s19 (
    .F(set_busb_to_Z_2_22),
    .I0(set_busb_to_Z_2_26),
    .I1(n224_4),
    .I2(ir[1]),
    .I3(set_busb_to_Z_2_33) 
);
defparam set_busb_to_Z_2_s19.INIT=16'hCA00;
  LUT4 set_busb_to_Z_1_s10 (
    .F(set_busb_to_Z_1_13),
    .I0(n191_6),
    .I1(ir[4]),
    .I2(preservec_Z_5),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_1_s10.INIT=16'h4F00;
  LUT4 set_busb_to_Z_1_s11 (
    .F(set_busb_to_Z_1_14),
    .I0(set_busb_to_Z_1_27),
    .I1(n224_4),
    .I2(ir[5]),
    .I3(preservec_Z_5) 
);
defparam set_busb_to_Z_1_s11.INIT=16'h0007;
  LUT4 set_busb_to_Z_1_s12 (
    .F(set_busb_to_Z_1_15),
    .I0(ir[4]),
    .I1(n3360_7),
    .I2(n257_9),
    .I3(incdecz_9) 
);
defparam set_busb_to_Z_1_s12.INIT=16'h8000;
  LUT4 set_busb_to_Z_1_s14 (
    .F(set_busb_to_Z_1_17),
    .I0(ir[1]),
    .I1(set_busb_to_Z_3_16),
    .I2(ir[3]),
    .I3(set_busb_to_Z_1_25) 
);
defparam set_busb_to_Z_1_s14.INIT=16'h1000;
  LUT4 set_busb_to_Z_1_s15 (
    .F(set_busb_to_Z_1_18),
    .I0(n224_4),
    .I1(n3422_5),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_1_s15.INIT=16'h0BF0;
  LUT4 set_busb_to_Z_1_s16 (
    .F(set_busb_to_Z_1_19),
    .I0(ir[4]),
    .I1(n3422_6),
    .I2(n3360_6),
    .I3(n224_4) 
);
defparam set_busb_to_Z_1_s16.INIT=16'h8000;
  LUT2 set_busb_to_Z_0_s10 (
    .F(set_busb_to_Z_0_13),
    .I0(ir[2]),
    .I1(mcycles_d_1_22) 
);
defparam set_busb_to_Z_0_s10.INIT=4'h8;
  LUT4 set_busb_to_Z_0_s12 (
    .F(set_busb_to_Z_0_15),
    .I0(set_busb_to_Z_0_23),
    .I1(set_busb_to_Z_0_25),
    .I2(arith16_Z_6),
    .I3(set_busb_to_Z_0_18) 
);
defparam set_busb_to_Z_0_s12.INIT=16'h007F;
  LUT3 set_busb_to_Z_0_s13 (
    .F(set_busb_to_Z_0_16),
    .I0(ir[3]),
    .I1(exchangeaf_Z_3),
    .I2(w_m_cycle[0]) 
);
defparam set_busb_to_Z_0_s13.INIT=8'h3A;
  LUT3 set_busb_to_Z_0_s14 (
    .F(set_busb_to_Z_0_17),
    .I0(set_busb_to_Z_0_19),
    .I1(w_m_cycle[2]),
    .I2(n3360_11) 
);
defparam set_busb_to_Z_0_s14.INIT=8'h10;
  LUT4 mcycles_d_1_s13 (
    .F(mcycles_d_1_17),
    .I0(ir[7]),
    .I1(ir[2]),
    .I2(ir[0]),
    .I3(ir[6]) 
);
defparam mcycles_d_1_s13.INIT=16'h4CC5;
  LUT4 mcycles_d_1_s14 (
    .F(mcycles_d_1_18),
    .I0(ir[2]),
    .I1(ir[0]),
    .I2(mcycles_d_1_25),
    .I3(n3360_7) 
);
defparam mcycles_d_1_s14.INIT=16'h4000;
  LUT4 mcycles_d_1_s18 (
    .F(mcycles_d_1_22),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam mcycles_d_1_s18.INIT=16'h1000;
  LUT4 mcycles_d_1_s19 (
    .F(mcycles_d_1_23),
    .I0(ir[3]),
    .I1(ir[2]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam mcycles_d_1_s19.INIT=16'hAFFC;
  LUT4 mcycles_d_0_s8 (
    .F(mcycles_d_0_12),
    .I0(n191_6),
    .I1(f_0),
    .I2(ir[3]),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_0_s8.INIT=16'hD700;
  LUT3 mcycles_d_0_s10 (
    .F(mcycles_d_0_14),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam mcycles_d_0_s10.INIT=8'h01;
  LUT4 set_busa_to_Z_2_s11 (
    .F(set_busa_to_Z_2_15),
    .I0(mcycles_d_1_15),
    .I1(n191_6),
    .I2(ir[1]),
    .I3(set_busb_to_Z_3_16) 
);
defparam set_busa_to_Z_2_s11.INIT=16'h008F;
  LUT4 set_busa_to_Z_2_s13 (
    .F(set_busa_to_Z_2_17),
    .I0(set_busb_to_Z_2_31),
    .I1(arith16_Z_8),
    .I2(ir[3]),
    .I3(ir[4]) 
);
defparam set_busa_to_Z_2_s13.INIT=16'hC0CE;
  LUT3 set_busa_to_Z_2_s14 (
    .F(set_busa_to_Z_2_18),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(ir[5]) 
);
defparam set_busa_to_Z_2_s14.INIT=8'hD0;
  LUT4 set_busa_to_Z_2_s16 (
    .F(set_busa_to_Z_2_20),
    .I0(n3422_5),
    .I1(n191_6),
    .I2(n3422_6),
    .I3(exchangeaf_Z_4) 
);
defparam set_busa_to_Z_2_s16.INIT=16'h4000;
  LUT4 set_busa_to_Z_1_s7 (
    .F(set_busa_to_Z_1_11),
    .I0(mcycles_d_1_15),
    .I1(n191_6),
    .I2(preservec_Z_5),
    .I3(ir[3]) 
);
defparam set_busa_to_Z_1_s7.INIT=16'hF800;
  LUT3 set_busa_to_Z_1_s8 (
    .F(set_busa_to_Z_1_12),
    .I0(arith16_Z_8),
    .I1(incdecz_8),
    .I2(n1136_15) 
);
defparam set_busa_to_Z_1_s8.INIT=8'h07;
  LUT4 set_busa_to_Z_0_s8 (
    .F(set_busa_to_Z_0_12),
    .I0(n2681_7),
    .I1(n1526_17),
    .I2(imode_Z_1_4),
    .I3(n191_6) 
);
defparam set_busa_to_Z_0_s8.INIT=16'hF800;
  LUT4 set_busa_to_Z_0_s9 (
    .F(set_busa_to_Z_0_13),
    .I0(n191_6),
    .I1(imode_Z_1_4),
    .I2(set_busa_to_Z_0_19),
    .I3(ir[6]) 
);
defparam set_busa_to_Z_0_s9.INIT=16'hBBF0;
  LUT4 set_busa_to_Z_0_s10 (
    .F(set_busa_to_Z_0_14),
    .I0(ir[3]),
    .I1(ir[1]),
    .I2(n3422_6),
    .I3(mcycles_d_0_16) 
);
defparam set_busa_to_Z_0_s10.INIT=16'hE000;
  LUT4 set_busa_to_Z_0_s11 (
    .F(set_busa_to_Z_0_15),
    .I0(ir[3]),
    .I1(ir[1]),
    .I2(set_busa_to_Z_0_17),
    .I3(ir[0]) 
);
defparam set_busa_to_Z_0_s11.INIT=16'h2C00;
  LUT4 mcycles_d_2_s6 (
    .F(mcycles_d_2_11),
    .I0(ir[2]),
    .I1(arith16_Z_5),
    .I2(f_5_15),
    .I3(mcycles_d_0_14) 
);
defparam mcycles_d_2_s6.INIT=16'h4000;
  LUT4 mcycles_d_2_s7 (
    .F(mcycles_d_2_12),
    .I0(mcycles_d_2_13),
    .I1(ir[4]),
    .I2(ir[0]),
    .I3(n3360_7) 
);
defparam mcycles_d_2_s7.INIT=16'h1000;
  LUT2 \incdec_16_Z[3]_2_s8  (
    .F(\incdec_16_Z[3]_2_10 ),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]) 
);
defparam \incdec_16_Z[3]_2_s8 .INIT=4'h4;
  LUT4 \incdec_16_Z[3]_2_s10  (
    .F(\incdec_16_Z[3]_2_12 ),
    .I0(set_addr_to_Z_1_17),
    .I1(set_busb_to_Z_0_13),
    .I2(regaddra_0_19),
    .I3(regaddra_0_17) 
);
defparam \incdec_16_Z[3]_2_s10 .INIT=16'h000B;
  LUT4 set_busb_to_Z_3_s8 (
    .F(set_busb_to_Z_3_12),
    .I0(ir[4]),
    .I1(n224_4),
    .I2(set_busb_to_Z_2_26),
    .I3(ir[0]) 
);
defparam set_busb_to_Z_3_s8.INIT=16'h00F8;
  LUT4 tstates_Z_1_s10 (
    .F(tstates_Z_1_14),
    .I0(mcycles_d_1_33),
    .I1(n281_24),
    .I2(\incdec_16_Z[3]_2_16 ),
    .I3(tstates_Z_1_19) 
);
defparam tstates_Z_1_s10.INIT=16'h0100;
  LUT4 tstates_Z_1_s11 (
    .F(tstates_Z_1_15),
    .I0(ir[3]),
    .I1(regaddra_0_23),
    .I2(n257_9),
    .I3(n289_18) 
);
defparam tstates_Z_1_s11.INIT=16'h007F;
  LUT3 tstates_Z_1_s13 (
    .F(tstates_Z_1_17),
    .I0(n154_17),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(n154_19) 
);
defparam tstates_Z_1_s13.INIT=8'h01;
  LUT2 tstates_Z_1_s14 (
    .F(tstates_Z_1_18),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]) 
);
defparam tstates_Z_1_s14.INIT=4'h4;
  LUT4 set_addr_to_Z_1_s11 (
    .F(set_addr_to_Z_1_15),
    .I0(set_addr_to_Z_1_22),
    .I1(ir[2]),
    .I2(n3360_7),
    .I3(set_addr_to_Z_1_23) 
);
defparam set_addr_to_Z_1_s11.INIT=16'hD000;
  LUT4 set_addr_to_Z_1_s12 (
    .F(set_addr_to_Z_1_16),
    .I0(ir[6]),
    .I1(ir[2]),
    .I2(ir[7]),
    .I3(n2656_8) 
);
defparam set_addr_to_Z_1_s12.INIT=16'h4100;
  LUT4 set_addr_to_Z_1_s13 (
    .F(set_addr_to_Z_1_17),
    .I0(n87_22),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s13.INIT=16'hDFF3;
  LUT4 set_addr_to_Z_1_s14 (
    .F(set_addr_to_Z_1_18),
    .I0(n2656_7),
    .I1(n191_14),
    .I2(n191_6),
    .I3(set_addr_to_Z_1_24) 
);
defparam set_addr_to_Z_1_s14.INIT=16'h00F1;
  LUT4 set_addr_to_Z_1_s15 (
    .F(set_addr_to_Z_1_19),
    .I0(n87_22),
    .I1(ir[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s15.INIT=16'h0EF0;
  LUT4 set_addr_to_Z_1_s17 (
    .F(set_addr_to_Z_1_21),
    .I0(n3422_6),
    .I1(n191_6),
    .I2(n191_12),
    .I3(mcycles_d_1_6) 
);
defparam set_addr_to_Z_1_s17.INIT=16'h004F;
  LUT4 tstates_Z_0_s7 (
    .F(tstates_Z_0_11),
    .I0(mcycles_d_1_29),
    .I1(ir[3]),
    .I2(n281_30),
    .I3(tstates_Z_0_13) 
);
defparam tstates_Z_0_s7.INIT=16'h0D00;
  LUT4 set_busb_to_Z_2_s20 (
    .F(set_busb_to_Z_2_23),
    .I0(set_addr_to_Z_1_17),
    .I1(incdecz_9),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s20.INIT=16'h3FFA;
  LUT3 set_busb_to_Z_2_s21 (
    .F(set_busb_to_Z_2_24),
    .I0(set_busb_to_Z_2_20),
    .I1(n257_9),
    .I2(exchangeaf_Z_3) 
);
defparam set_busb_to_Z_2_s21.INIT=8'h40;
  LUT4 set_busb_to_Z_2_s22 (
    .F(set_busb_to_Z_2_25),
    .I0(ir[3]),
    .I1(n257_9),
    .I2(incdecz_9),
    .I3(set_busa_to_Z_2_18) 
);
defparam set_busb_to_Z_2_s22.INIT=16'h4000;
  LUT3 set_busb_to_Z_2_s23 (
    .F(set_busb_to_Z_2_26),
    .I0(ir[4]),
    .I1(intcycle),
    .I2(incdecz_9) 
);
defparam set_busb_to_Z_2_s23.INIT=8'h40;
  LUT4 set_busb_to_Z_0_s15 (
    .F(set_busb_to_Z_0_18),
    .I0(set_busb_to_Z_0_20),
    .I1(ir[3]),
    .I2(set_busb_to_Z_0_21),
    .I3(mcycles_d_0_16) 
);
defparam set_busb_to_Z_0_s15.INIT=16'h0100;
  LUT4 set_busb_to_Z_0_s16 (
    .F(set_busb_to_Z_0_19),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_0_s16.INIT=16'hF90F;
  LUT4 mcycles_d_1_s21 (
    .F(mcycles_d_1_25),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[1]),
    .I3(ir[3]) 
);
defparam mcycles_d_1_s21.INIT=16'h0110;
  LUT4 mcycles_d_0_s11 (
    .F(mcycles_d_0_15),
    .I0(ir[1]),
    .I1(ir[3]),
    .I2(f_6),
    .I3(n191_6) 
);
defparam mcycles_d_0_s11.INIT=16'h1400;
  LUT2 mcycles_d_0_s12 (
    .F(mcycles_d_0_16),
    .I0(ir[0]),
    .I1(ir[2]) 
);
defparam mcycles_d_0_s12.INIT=4'h1;
  LUT4 set_busa_to_Z_0_s13 (
    .F(set_busa_to_Z_0_17),
    .I0(ir[2]),
    .I1(n191_6),
    .I2(n1138_6),
    .I3(ir[1]) 
);
defparam set_busa_to_Z_0_s13.INIT=16'hF5CE;
  LUT4 mcycles_d_2_s8 (
    .F(mcycles_d_2_13),
    .I0(ir[1]),
    .I1(ir[5]),
    .I2(ir[3]),
    .I3(ir[2]) 
);
defparam mcycles_d_2_s8.INIT=16'hEFF7;
  LUT2 tstates_Z_1_s15 (
    .F(tstates_Z_1_19),
    .I0(mcycles_d_2_11),
    .I1(n289_18) 
);
defparam tstates_Z_1_s15.INIT=4'h1;
  LUT4 set_addr_to_Z_1_s18 (
    .F(set_addr_to_Z_1_22),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(ir[0]),
    .I3(ir[3]) 
);
defparam set_addr_to_Z_1_s18.INIT=16'hE000;
  LUT4 set_addr_to_Z_1_s19 (
    .F(set_addr_to_Z_1_23),
    .I0(ir[3]),
    .I1(ir[2]),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_addr_to_Z_1_s19.INIT=16'hC073;
  LUT3 set_addr_to_Z_1_s20 (
    .F(set_addr_to_Z_1_24),
    .I0(n224_4),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam set_addr_to_Z_1_s20.INIT=8'h14;
  LUT3 set_addr_to_Z_1_s21 (
    .F(set_addr_to_Z_1_25),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam set_addr_to_Z_1_s21.INIT=8'hD4;
  LUT4 tstates_Z_0_s9 (
    .F(tstates_Z_0_13),
    .I0(tstates_Z_1_18),
    .I1(mcycles_d_2_12),
    .I2(ir[2]),
    .I3(n1297_12) 
);
defparam tstates_Z_0_s9.INIT=16'hB0BB;
  LUT3 set_busb_to_Z_0_s17 (
    .F(set_busb_to_Z_0_20),
    .I0(ir[4]),
    .I1(intcycle),
    .I2(ir[1]) 
);
defparam set_busb_to_Z_0_s17.INIT=8'h0B;
  LUT4 set_busb_to_Z_0_s18 (
    .F(set_busb_to_Z_0_21),
    .I0(n154_6),
    .I1(ir[1]),
    .I2(n224_4),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_0_s18.INIT=16'h770F;
  LUT4 set_busb_to_Z_2_s26 (
    .F(set_busb_to_Z_2_31),
    .I0(n191_6),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s26.INIT=16'hEF00;
  LUT3 set_busb_to_Z_3_s9 (
    .F(set_busb_to_Z_3_14),
    .I0(n224_4),
    .I1(ir[1]),
    .I2(\incdec_16_Z[3]_2_4 ) 
);
defparam set_busb_to_Z_3_s9.INIT=8'h80;
  LUT3 mcycles_d_1_s22 (
    .F(mcycles_d_1_27),
    .I0(n87_22),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam mcycles_d_1_s22.INIT=8'h10;
  LUT3 set_busb_to_Z_1_s19 (
    .F(set_busb_to_Z_1_23),
    .I0(ir[0]),
    .I1(ir[2]),
    .I2(set_busb_to_Z_1_18) 
);
defparam set_busb_to_Z_1_s19.INIT=8'hB0;
  LUT4 set_busa_to_Z_0_s14 (
    .F(set_busa_to_Z_0_19),
    .I0(mcycles_d_1_12),
    .I1(n281_14),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_0_s14.INIT=16'h0800;
  LUT4 mcycles_d_0_s13 (
    .F(mcycles_d_0_18),
    .I0(mcycles_d_0_15),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(mcycles_d_0_16) 
);
defparam mcycles_d_0_s13.INIT=16'h1000;
  LUT4 set_busb_to_Z_1_s20 (
    .F(set_busb_to_Z_1_25),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(ir[2]),
    .I3(arith16_Z_5) 
);
defparam set_busb_to_Z_1_s20.INIT=16'hF400;
  LUT4 mcycles_d_1_s23 (
    .F(mcycles_d_1_29),
    .I0(arith16_Z_5),
    .I1(ir[5]),
    .I2(ir[4]),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_1_s23.INIT=16'h2000;
  LUT4 set_busb_to_Z_2_s27 (
    .F(set_busb_to_Z_2_33),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s27.INIT=16'h0001;
  LUT4 set_busb_to_Z_1_s21 (
    .F(set_busb_to_Z_1_27),
    .I0(ir[4]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_1_s21.INIT=16'h000E;
  LUT4 mcycles_d_1_s24 (
    .F(mcycles_d_1_31),
    .I0(xy_state[1]),
    .I1(xy_state[0]),
    .I2(imode_Z_1_4),
    .I3(set_addr_to_Z_1_7) 
);
defparam mcycles_d_1_s24.INIT=16'hFE00;
  LUT4 tstates_Z_1_s16 (
    .F(tstates_Z_1_21),
    .I0(n154_6),
    .I1(n87_22),
    .I2(ir[2]),
    .I3(mcycles_d_1_22) 
);
defparam tstates_Z_1_s16.INIT=16'h7000;
  LUT3 set_busb_to_Z_0_s19 (
    .F(set_busb_to_Z_0_23),
    .I0(w_m_cycle[0]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam set_busb_to_Z_0_s19.INIT=8'h95;
  LUT4 set_busa_to_Z_2_s17 (
    .F(set_busa_to_Z_2_22),
    .I0(ir[3]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_2_15) 
);
defparam set_busa_to_Z_2_s17.INIT=16'h2000;
  LUT4 set_busa_to_Z_2_s18 (
    .F(set_busa_to_Z_2_24),
    .I0(ir[4]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_1_12) 
);
defparam set_busa_to_Z_2_s18.INIT=16'h1000;
  LUT4 set_busb_to_Z_0_s20 (
    .F(set_busb_to_Z_0_25),
    .I0(ir[3]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[0]) 
);
defparam set_busb_to_Z_0_s20.INIT=16'h0200;
  LUT4 arith16_Z_s4 (
    .F(arith16_Z_8),
    .I0(arith16_Z_6),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[0]) 
);
defparam arith16_Z_s4.INIT=16'h0200;
  LUT4 set_busa_to_Z_2_s19 (
    .F(set_busa_to_Z_2_26),
    .I0(n3422_5),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n191_6) 
);
defparam set_busa_to_Z_2_s19.INIT=16'h2000;
  LUT4 mcycles_d_1_s25 (
    .F(mcycles_d_1_33),
    .I0(arith16_Z_5),
    .I1(n3422_5),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam mcycles_d_1_s25.INIT=16'h0800;
  LUT4 tstates_Z_0_s10 (
    .F(tstates_Z_0_15),
    .I0(n154_6),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam tstates_Z_0_s10.INIT=16'h0200;
  LUT4 tstates_Z_2_s5 (
    .F(tstates_Z_2_10),
    .I0(mcycles_d_1_35),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam tstates_Z_2_s5.INIT=16'h0110;
  LUT4 \incdec_16_Z[3]_2_s11  (
    .F(\incdec_16_Z[3]_2_14 ),
    .I0(arith16_Z_5),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(ir[0]) 
);
defparam \incdec_16_Z[3]_2_s11 .INIT=16'h2000;
  LUT4 mcycles_d_2_s9 (
    .F(mcycles_d_2_15),
    .I0(n3422_6),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(ir[0]) 
);
defparam mcycles_d_2_s9.INIT=16'h2000;
  LUT4 tstates_Z_1_s17 (
    .F(tstates_Z_1_23),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(intcycle),
    .I3(mcycles_d_2_11) 
);
defparam tstates_Z_1_s17.INIT=16'hBF00;
  LUT4 set_busb_to_Z_3_s10 (
    .F(set_busb_to_Z_3_16),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_3_s10.INIT=16'h00BF;
  LUT4 set_busb_to_Z_0_s21 (
    .F(set_busb_to_Z_0_27),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(iset[1]) 
);
defparam set_busb_to_Z_0_s21.INIT=16'h7F00;
  LUT4 set_busb_to_Z_1_s22 (
    .F(set_busb_to_Z_1_29),
    .I0(iset[0]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam set_busb_to_Z_1_s22.INIT=16'h1555;
  LUT4 set_busa_to_Z_0_s15 (
    .F(set_busa_to_Z_0_21),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(n154_17) 
);
defparam set_busa_to_Z_0_s15.INIT=16'h4000;
  LUT4 set_busb_to_Z_1_s23 (
    .F(set_busb_to_Z_1_31),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n191_6) 
);
defparam set_busb_to_Z_1_s23.INIT=16'h4000;
  LUT4 \incdec_16_Z[3]_2_s12  (
    .F(\incdec_16_Z[3]_2_16 ),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(n2681_7),
    .I3(n1526_17) 
);
defparam \incdec_16_Z[3]_2_s12 .INIT=16'h8000;
  LUT4 mcycles_d_1_s26 (
    .F(mcycles_d_1_35),
    .I0(set_busb_to_Z_0_25),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(mcycles_d_1_33) 
);
defparam mcycles_d_1_s26.INIT=16'h00FD;
  LUT4 set_addr_to_Z_1_s22 (
    .F(set_addr_to_Z_1_27),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(set_addr_to_Z_1_25),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam set_addr_to_Z_1_s22.INIT=16'h00FB;
  LUT4 mcycles_d_1_s27 (
    .F(mcycles_d_1_37),
    .I0(n3422_5),
    .I1(imode_Z_1_4),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam mcycles_d_1_s27.INIT=16'h0600;
  LUT3 imode_Z_0_s2 (
    .F(imode_Z_0_7),
    .I0(iset[1]),
    .I1(ir[7]),
    .I2(ir[6]) 
);
defparam imode_Z_0_s2.INIT=8'h20;
  LUT4 arith16_Z_s6 (
    .F(arith16_Z_12),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam arith16_Z_s6.INIT=16'h0001;
  LUT4 set_busb_to_Z_0_s22 (
    .F(set_busb_to_Z_0_29),
    .I0(set_busb_to_Z_0_9),
    .I1(set_busb_to_Z_0_10),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam set_busb_to_Z_0_s22.INIT=16'h0007;
  LUT4 incdec_16_Z_3_s0 (
    .F(incdec_16_Z[3]),
    .I0(\incdec_16_Z[3]_2_4 ),
    .I1(\incdec_16_Z[3]_2_5 ),
    .I2(\incdec_16_Z[3]_2_6 ),
    .I3(\incdec_16_Z[3]_2_7 ) 
);
defparam incdec_16_Z_3_s0.INIT=16'hFF80;
  LUT4 set_busb_to_Z_0_s23 (
    .F(set_busb_to_Z_0_31),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(tmpaddr_15_11) 
);
defparam set_busb_to_Z_0_s23.INIT=16'h1000;
  LUT2 n87_s23 (
    .F(n87_24),
    .I0(f_6),
    .I1(ir[3]) 
);
defparam n87_s23.INIT=4'h9;
  LUT2 n87_s24 (
    .F(n87_26),
    .I0(ir[3]),
    .I1(f_0) 
);
defparam n87_s24.INIT=4'h9;
  LUT2 n87_s25 (
    .F(n87_28),
    .I0(ir[3]),
    .I1(f_2) 
);
defparam n87_s25.INIT=4'h9;
  LUT2 n87_s26 (
    .F(n87_30),
    .I0(ir[3]),
    .I1(f_7) 
);
defparam n87_s26.INIT=4'h9;
  LUT4 set_busa_to_Z_2_s20 (
    .F(set_busa_to_Z_2_28),
    .I0(n154_21),
    .I1(set_busa_to_Z_0_21),
    .I2(ir[1]),
    .I3(n154_23) 
);
defparam set_busa_to_Z_2_s20.INIT=16'h1011;
  LUT4 set_busb_to_Z_1_s24 (
    .F(set_busb_to_Z_1_33),
    .I0(n1410_12),
    .I1(set_busa_to_Z_0_21),
    .I2(ir[1]),
    .I3(n154_23) 
);
defparam set_busb_to_Z_1_s24.INIT=16'h1011;
  MUX2_LUT5 n87_s21 (
    .O(n87_18),
    .I0(n87_24),
    .I1(n87_26),
    .S0(ir[4]) 
);
  MUX2_LUT5 n87_s22 (
    .O(n87_20),
    .I0(n87_28),
    .I1(n87_30),
    .S0(ir[4]) 
);
  MUX2_LUT6 n87_s16 (
    .O(n87_22),
    .I0(n87_18),
    .I1(n87_20),
    .S0(ir[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_mcode */
module cz80_alu (
  busa,
  busb,
  alu_op_r,
  f,
  ir,
  n282_17,
  n282_23,
  w_addsub_l,
  w_addsub_m,
  w_addsub_s_2_6,
  w_addsub_s_4_6
)
;
input [7:0] busa;
input [6:0] busb;
input [2:0] alu_op_r;
input [0:0] f;
input [5:3] ir;
output n282_17;
output n282_23;
output [5:1] w_addsub_l;
output [4:1] w_addsub_m;
output w_addsub_s_2_6;
output w_addsub_s_4_6;
wire w_carry_l;
wire n282_19;
wire n282_21;
wire w_addsub_l_1_3;
wire w_addsub_l_2_3;
wire w_addsub_l_3_3;
wire w_addsub_m_1_3;
wire w_addsub_m_2_3;
wire w_addsub_s_1_5;
wire w_addsub_s_2_5;
wire w_addsub_s_3_5;
wire w_addsub_s_4_2_COUT;
wire [3:0] w_busb_l;
wire [2:0] w_busb_m;
wire [3:1] w_addsub_s_0;
wire VCC;
wire GND;
  LUT2 w_busb_l_3_s0 (
    .F(w_busb_l[3]),
    .I0(busb[3]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_3_s0.INIT=4'h6;
  LUT2 w_busb_l_2_s0 (
    .F(w_busb_l[2]),
    .I0(busb[2]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_2_s0.INIT=4'h6;
  LUT2 w_busb_l_1_s0 (
    .F(w_busb_l[1]),
    .I0(busb[1]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_1_s0.INIT=4'h6;
  LUT2 w_busb_l_0_s0 (
    .F(w_busb_l[0]),
    .I0(busb[0]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_0_s0.INIT=4'h6;
  LUT2 w_busb_m_2_s0 (
    .F(w_busb_m[2]),
    .I0(busb[6]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_2_s0.INIT=4'h6;
  LUT2 w_busb_m_1_s0 (
    .F(w_busb_m[1]),
    .I0(busb[5]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_1_s0.INIT=4'h6;
  LUT2 w_busb_m_0_s0 (
    .F(w_busb_m[0]),
    .I0(busb[4]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_0_s0.INIT=4'h6;
  LUT4 w_carry_l_s0 (
    .F(w_carry_l),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(f[0]),
    .I3(alu_op_r[1]) 
);
defparam w_carry_l_s0.INIT=16'hBF40;
  LUT3 n282_s18 (
    .F(n282_19),
    .I0(busa[7]),
    .I1(f[0]),
    .I2(ir[4]) 
);
defparam n282_s18.INIT=8'hCA;
  LUT3 n282_s17 (
    .F(n282_21),
    .I0(ir[4]),
    .I1(busa[1]),
    .I2(ir[3]) 
);
defparam n282_s17.INIT=8'hCA;
  LUT2 n282_s16 (
    .F(n282_23),
    .I0(ir[3]),
    .I1(ir[5]) 
);
defparam n282_s16.INIT=4'h1;
  ALU w_addsub_l_1_s (
    .SUM(w_addsub_l[1]),
    .COUT(w_addsub_l_1_3),
    .I0(busa[0]),
    .I1(w_busb_l[0]),
    .I3(GND),
    .CIN(w_carry_l) 
);
defparam w_addsub_l_1_s.ALU_MODE=0;
  ALU w_addsub_l_2_s (
    .SUM(w_addsub_l[2]),
    .COUT(w_addsub_l_2_3),
    .I0(busa[1]),
    .I1(w_busb_l[1]),
    .I3(GND),
    .CIN(w_addsub_l_1_3) 
);
defparam w_addsub_l_2_s.ALU_MODE=0;
  ALU w_addsub_l_3_s (
    .SUM(w_addsub_l[3]),
    .COUT(w_addsub_l_3_3),
    .I0(busa[2]),
    .I1(w_busb_l[2]),
    .I3(GND),
    .CIN(w_addsub_l_2_3) 
);
defparam w_addsub_l_3_s.ALU_MODE=0;
  ALU w_addsub_l_4_s (
    .SUM(w_addsub_l[4]),
    .COUT(w_addsub_l[5]),
    .I0(busa[3]),
    .I1(w_busb_l[3]),
    .I3(GND),
    .CIN(w_addsub_l_3_3) 
);
defparam w_addsub_l_4_s.ALU_MODE=0;
  ALU w_addsub_m_1_s (
    .SUM(w_addsub_m[1]),
    .COUT(w_addsub_m_1_3),
    .I0(busa[4]),
    .I1(w_busb_m[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_m_1_s.ALU_MODE=0;
  ALU w_addsub_m_2_s (
    .SUM(w_addsub_m[2]),
    .COUT(w_addsub_m_2_3),
    .I0(busa[5]),
    .I1(w_busb_m[1]),
    .I3(GND),
    .CIN(w_addsub_m_1_3) 
);
defparam w_addsub_m_2_s.ALU_MODE=0;
  ALU w_addsub_m_3_s (
    .SUM(w_addsub_m[3]),
    .COUT(w_addsub_m[4]),
    .I0(busa[6]),
    .I1(w_busb_m[2]),
    .I3(GND),
    .CIN(w_addsub_m_2_3) 
);
defparam w_addsub_m_3_s.ALU_MODE=0;
  ALU w_addsub_s_1_s1 (
    .SUM(w_addsub_s_0[1]),
    .COUT(w_addsub_s_1_5),
    .I0(busa[0]),
    .I1(busb[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_s_1_s1.ALU_MODE=1;
  ALU w_addsub_s_2_s1 (
    .SUM(w_addsub_s_2_6),
    .COUT(w_addsub_s_2_5),
    .I0(busa[1]),
    .I1(busb[1]),
    .I3(GND),
    .CIN(w_addsub_s_1_5) 
);
defparam w_addsub_s_2_s1.ALU_MODE=1;
  ALU w_addsub_s_3_s1 (
    .SUM(w_addsub_s_0[3]),
    .COUT(w_addsub_s_3_5),
    .I0(busa[2]),
    .I1(busb[2]),
    .I3(GND),
    .CIN(w_addsub_s_2_5) 
);
defparam w_addsub_s_3_s1.ALU_MODE=1;
  ALU w_addsub_s_4_s1 (
    .SUM(w_addsub_s_4_6),
    .COUT(w_addsub_s_4_2_COUT),
    .I0(busa[3]),
    .I1(busb[3]),
    .I3(GND),
    .CIN(w_addsub_s_3_5) 
);
defparam w_addsub_s_4_s1.ALU_MODE=1;
  MUX2_LUT5 n282_s13 (
    .O(n282_17),
    .I0(n282_21),
    .I1(n282_19),
    .S0(n282_23) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_alu */
module cz80_registers (
  lcd_clk_d,
  n1515_13,
  n2153_5,
  n2153_6,
  regdih_7_6,
  regaddra_0_11,
  regaddra_1_11,
  w_cpu_enable,
  regdih,
  regaddra,
  regaddrb,
  regdil,
  regaddrc,
  read_to_reg_r,
  regbusb,
  regbusc,
  regbusa
)
;
input lcd_clk_d;
input n1515_13;
input n2153_5;
input n2153_6;
input regdih_7_6;
input regaddra_0_11;
input regaddra_1_11;
input w_cpu_enable;
input [7:0] regdih;
input [2:0] regaddra;
input [2:0] regaddrb;
input [7:0] regdil;
input [2:0] regaddrc;
input [2:0] read_to_reg_r;
output [15:0] regbusb;
output [15:0] regbusc;
output [15:0] regbusa;
wire n9_5;
wire n5_5;
wire n9_6;
wire n9_7;
wire n9_8;
wire VCC;
wire GND;
  LUT4 n9_s1 (
    .F(n9_5),
    .I0(read_to_reg_r[0]),
    .I1(n9_6),
    .I2(n9_7),
    .I3(n9_8) 
);
defparam n9_s1.INIT=16'h8F00;
  LUT4 n5_s1 (
    .F(n5_5),
    .I0(read_to_reg_r[0]),
    .I1(n9_6),
    .I2(n9_7),
    .I3(n9_8) 
);
defparam n5_s1.INIT=16'h4F00;
  LUT3 n9_s2 (
    .F(n9_6),
    .I0(read_to_reg_r[2]),
    .I1(read_to_reg_r[1]),
    .I2(n1515_13) 
);
defparam n9_s2.INIT=8'h70;
  LUT3 n9_s3 (
    .F(n9_7),
    .I0(n2153_5),
    .I1(n2153_6),
    .I2(regdih_7_6) 
);
defparam n9_s3.INIT=8'h01;
  LUT4 n9_s4 (
    .F(n9_8),
    .I0(regaddra_0_11),
    .I1(regaddra_1_11),
    .I2(regdih_7_6),
    .I3(w_cpu_enable) 
);
defparam n9_s4.INIT=16'hEF00;
  RAM16SDP4 register_h_register_h_0_0_s (
    .DO(regbusb[11:8]),
    .DI(regdih[3:0]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrb[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_h_register_h_0_1_s (
    .DO(regbusb[15:12]),
    .DI(regdih[7:4]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrb[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_l_register_l_0_0_s (
    .DO(regbusb[3:0]),
    .DI(regdil[3:0]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrb[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_l_register_l_0_1_s (
    .DO(regbusb[7:4]),
    .DI(regdil[7:4]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrb[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_h_register_h_0_0_s0 (
    .DO(regbusc[11:8]),
    .DI(regdih[3:0]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrc[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_h_register_h_0_1_s0 (
    .DO(regbusc[15:12]),
    .DI(regdih[7:4]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrc[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_l_register_l_0_0_s0 (
    .DO(regbusc[3:0]),
    .DI(regdil[3:0]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrc[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  RAM16SDP4 register_l_register_l_0_1_s0 (
    .DO(regbusc[7:4]),
    .DI(regdil[7:4]),
    .WAD({GND,regaddra[2:0]}),
    .RAD({GND,regaddrc[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 register_h_register_h_0_0_s1 (
    .DO(regbusa[11:8]),
    .DI(regdih[3:0]),
    .AD({GND,regaddra[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 register_h_register_h_0_1_s1 (
    .DO(regbusa[15:12]),
    .DI(regdih[7:4]),
    .AD({GND,regaddra[2:0]}),
    .WRE(n5_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 register_l_register_l_0_0_s1 (
    .DO(regbusa[3:0]),
    .DI(regdil[3:0]),
    .AD({GND,regaddra[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  RAM16S4 register_l_register_l_0_1_s1 (
    .DO(regbusa[7:4]),
    .DI(regdil[7:4]),
    .AD({GND,regaddra[2:0]}),
    .WRE(n9_5),
    .CLK(lcd_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_registers */
module cz80 (
  lcd_clk_d,
  w_cpu_enable,
  n164_5,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  n224_5,
  n191_5,
  n224_4,
  n191_6,
  ff_mreq_9,
  n191_16,
  n281_14,
  n191_14,
  n281_24,
  ff_iorq_n_i_15,
  n281_30,
  n281_28,
  n224_7,
  w_cpu_freeze,
  ff_sdr_ready,
  n661_6,
  w_msx_reset_n,
  n191_12,
  n191_7,
  ff_di_reg,
  ff_dinst,
  intcycle,
  w_m1_n,
  n154_6,
  n332_4,
  n2656_7,
  n1137_6,
  n289_9,
  n3360_6,
  n3360_7,
  n2681_7,
  n3422_5,
  n3422_6,
  incdecz_8,
  regaddra_0_16,
  n1526_17,
  n154_17,
  n154_19,
  n1089_20,
  n1710_5,
  n282_23,
  arith16_Z,
  exchangeaf_Z_3,
  mcycles_d_1_6,
  preservec_Z_5,
  \incdec_16_Z[3]_2_4 ,
  set_busb_to_Z_3_6,
  imode_Z_1_4,
  set_addr_to_Z_1_7,
  arith16_Z_5,
  arith16_Z_6,
  mcycles_d_0_10,
  mcycles_d_2_8,
  \incdec_16_Z[3]_2_10 ,
  set_addr_to_Z_1_23,
  mcycles_d_1_33,
  mcycles_d_2_15,
  w_a_i,
  ir,
  iset,
  w_do,
  w_m_cycle,
  w_t_state
)
;
input lcd_clk_d;
input w_cpu_enable;
input n164_5;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input n224_5;
input n191_5;
input n224_4;
input n191_6;
input ff_mreq_9;
input n191_16;
input n281_14;
input n191_14;
input n281_24;
input ff_iorq_n_i_15;
input n281_30;
input n281_28;
input n224_7;
input w_cpu_freeze;
input ff_sdr_ready;
input n661_6;
input w_msx_reset_n;
input n191_12;
input n191_7;
input [7:0] ff_di_reg;
input [7:0] ff_dinst;
output intcycle;
output w_m1_n;
output n154_6;
output n332_4;
output n2656_7;
output n1137_6;
output n289_9;
output n3360_6;
output n3360_7;
output n2681_7;
output n3422_5;
output n3422_6;
output incdecz_8;
output regaddra_0_16;
output n1526_17;
output n154_17;
output n154_19;
output n1089_20;
output n1710_5;
output n282_23;
output arith16_Z;
output exchangeaf_Z_3;
output mcycles_d_1_6;
output preservec_Z_5;
output \incdec_16_Z[3]_2_4 ;
output set_busb_to_Z_3_6;
output imode_Z_1_4;
output set_addr_to_Z_1_7;
output arith16_Z_5;
output arith16_Z_6;
output mcycles_d_0_10;
output mcycles_d_2_8;
output \incdec_16_Z[3]_2_10 ;
output set_addr_to_Z_1_23;
output mcycles_d_1_33;
output mcycles_d_2_15;
output [15:0] w_a_i;
output [7:0] ir;
output [1:0] iset;
output [7:0] w_do;
output [2:0] w_m_cycle;
output [2:0] w_t_state;
wire n1057_3;
wire n1058_4;
wire n1059_3;
wire n1060_4;
wire n1061_3;
wire n1062_3;
wire n1063_3;
wire n2481_2;
wire n2482_2;
wire n2483_2;
wire n2484_2;
wire n2485_2;
wire n2486_2;
wire n2487_2;
wire n2488_2;
wire n1248_6;
wire n1249_6;
wire n1250_6;
wire n1251_6;
wire n1252_6;
wire n1253_6;
wire n1254_6;
wire n2473_24;
wire n2473_25;
wire n2474_24;
wire n2474_25;
wire n2475_24;
wire n2475_25;
wire n2476_24;
wire n2476_25;
wire n2477_24;
wire n2477_25;
wire n2478_24;
wire n2478_25;
wire n2479_24;
wire n2479_25;
wire n2480_24;
wire n2480_25;
wire n2489_25;
wire n2490_25;
wire n2491_25;
wire n2492_25;
wire n2493_25;
wire n2494_25;
wire n2495_25;
wire n2496_25;
wire n154_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n301_3;
wire n302_3;
wire n303_3;
wire n1099_3;
wire n1100_3;
wire n1101_3;
wire n1102_3;
wire n1103_3;
wire n1104_3;
wire n1105_3;
wire n354_4;
wire n355_4;
wire n356_4;
wire n357_4;
wire n358_4;
wire n359_4;
wire n360_4;
wire n361_4;
wire n362_4;
wire n363_4;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n1083_3;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1088_3;
wire n1089_3;
wire n1090_3;
wire n1091_3;
wire n1092_3;
wire n1093_3;
wire n1094_3;
wire n1095_3;
wire n1096_3;
wire n1097_3;
wire n1098_3;
wire n1121_7;
wire n1122_3;
wire n1123_3;
wire n1124_3;
wire n1125_3;
wire n1126_3;
wire n1127_3;
wire n1128_3;
wire n1129_3;
wire n1297_6;
wire n1298_5;
wire n1299_5;
wire n1300_5;
wire n1301_5;
wire n1302_5;
wire n1303_5;
wire n1304_5;
wire n1289_6;
wire n1290_5;
wire n1291_5;
wire n1292_5;
wire n1293_5;
wire n1294_5;
wire n1295_5;
wire n1296_5;
wire n1365_4;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1531_6;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_6;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1549_7;
wire n1550_9;
wire n1551_7;
wire n1552_6;
wire n1553_7;
wire n1554_7;
wire n1523_3;
wire n1524_3;
wire n1525_3;
wire n1526_3;
wire n1528_3;
wire n1529_3;
wire n1530_3;
wire n3338_3;
wire n3343_3;
wire n3360_3;
wire n2024_3;
wire n2033_3;
wire n2046_3;
wire n2064_3;
wire n2153_4;
wire n2497_3;
wire n2498_3;
wire n2499_3;
wire n2500_3;
wire n2501_3;
wire n2502_3;
wire n2503_3;
wire n2504_3;
wire n2505_3;
wire n2506_3;
wire n2507_3;
wire n2508_3;
wire n2509_3;
wire n2510_3;
wire n2511_3;
wire n2512_3;
wire n2619_3;
wire n2681_3;
wire n3422_3;
wire n3499_3;
wire n3502_3;
wire n2473_34;
wire n2474_34;
wire n2475_34;
wire n2476_34;
wire n2477_34;
wire n2478_34;
wire n2479_34;
wire n2480_34;
wire n1321_7;
wire n2473_36;
wire n1693_4;
wire n2025_4;
wire n2034_4;
wire n2047_4;
wire n2048_4;
wire n2591_4;
wire pc_14_6;
wire ir_7_6;
wire iset_1_6;
wire xy_state_1_6;
wire f_6_6;
wire r_6_6;
wire xy_ind_6;
wire incdecz_6;
wire tstate_2_6;
wire inte_ff2_6;
wire ff_m1_n_5;
wire pc_0_7;
wire tmpaddr_15_7;
wire tmpaddr_7_7;
wire acc_7_7;
wire f_7_7;
wire sp_15_7;
wire sp_7_7;
wire inte_ff1_7;
wire f_2_8;
wire f_5_9;
wire f_1_9;
wire f_0_9;
wire f_4_11;
wire n256_6;
wire n2751_6;
wire n2750_6;
wire n1130_5;
wire n2480_36;
wire n2479_36;
wire n2478_36;
wire n2477_36;
wire n2476_36;
wire n2475_36;
wire n2474_36;
wire n2473_38;
wire n2711_6;
wire n2656_6;
wire n2654_6;
wire n2794_8;
wire n2605_6;
wire n1410_5;
wire n1409_5;
wire n1408_5;
wire n1406_5;
wire n1407_5;
wire n1141_5;
wire n1140_5;
wire n1139_5;
wire n1138_5;
wire n1137_5;
wire n1136_5;
wire n2626_6;
wire n2642_6;
wire n2752_6;
wire n1131_6;
wire n2710_5;
wire n2709_5;
wire n2655_5;
wire regaddra_2_13;
wire regaddra_2_15;
wire n154_4;
wire n154_5;
wire n289_4;
wire n289_5;
wire n289_6;
wire n289_7;
wire n290_4;
wire n290_6;
wire n291_4;
wire n291_5;
wire n291_6;
wire n292_4;
wire n292_5;
wire n292_6;
wire n292_7;
wire n293_4;
wire n293_5;
wire n293_6;
wire n293_7;
wire n294_4;
wire n294_5;
wire n294_6;
wire n295_4;
wire n295_5;
wire n295_6;
wire n296_4;
wire n296_5;
wire n296_6;
wire n297_4;
wire n297_5;
wire n297_6;
wire n298_4;
wire n298_5;
wire n298_6;
wire n299_4;
wire n299_6;
wire n300_4;
wire n300_5;
wire n301_4;
wire n301_5;
wire n302_4;
wire n302_5;
wire n303_4;
wire n303_5;
wire n303_6;
wire n1099_4;
wire n1099_5;
wire n1100_4;
wire n1101_4;
wire n1102_4;
wire n1103_4;
wire n354_5;
wire n1083_4;
wire n1083_5;
wire n1083_6;
wire n1083_7;
wire n1084_4;
wire n1084_5;
wire n1084_6;
wire n1085_4;
wire n1085_5;
wire n1085_7;
wire n1086_4;
wire n1086_5;
wire n1086_6;
wire n1086_7;
wire n1087_4;
wire n1087_5;
wire n1087_6;
wire n1087_7;
wire n1088_4;
wire n1088_5;
wire n1088_6;
wire n1088_7;
wire n1089_4;
wire n1089_5;
wire n1089_6;
wire n1089_7;
wire n1090_4;
wire n1090_5;
wire n1090_6;
wire n1090_7;
wire n1091_4;
wire n1091_5;
wire n1091_6;
wire n1091_7;
wire n1092_4;
wire n1092_5;
wire n1092_6;
wire n1092_7;
wire n1093_6;
wire n1093_7;
wire n1094_4;
wire n1094_5;
wire n1094_6;
wire n1094_7;
wire n1095_4;
wire n1095_6;
wire n1095_7;
wire n1096_5;
wire n1096_6;
wire n1097_4;
wire n1097_5;
wire n1097_6;
wire n1098_4;
wire n1098_5;
wire n1098_6;
wire n1098_7;
wire n1121_8;
wire n1121_9;
wire n1122_4;
wire n1122_5;
wire n1297_8;
wire n1299_6;
wire n1300_6;
wire n1301_6;
wire n1289_7;
wire n1365_5;
wire n1365_6;
wire n1365_8;
wire n1515_6;
wire n1515_7;
wire n1515_8;
wire n1516_6;
wire n1517_6;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1531_7;
wire n1531_8;
wire n1532_6;
wire n1533_6;
wire n1534_6;
wire n1535_6;
wire n1536_6;
wire n1537_6;
wire n1538_6;
wire n1539_7;
wire n1539_8;
wire n1540_6;
wire n1541_6;
wire n1542_6;
wire n1543_6;
wire n1544_6;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1547_7;
wire n1547_8;
wire n1549_8;
wire n1550_10;
wire n1551_8;
wire n1552_7;
wire n1552_8;
wire n1552_9;
wire n1553_8;
wire n1554_8;
wire n1523_4;
wire n1523_5;
wire n1523_6;
wire n1524_4;
wire n1524_5;
wire n1525_4;
wire n1525_5;
wire n1526_4;
wire n1526_5;
wire n1527_4;
wire n1527_5;
wire n1528_4;
wire n1528_5;
wire n1529_4;
wire n1529_5;
wire n1530_4;
wire n1530_5;
wire n3360_4;
wire n2024_4;
wire n2033_4;
wire n2046_4;
wire n2046_5;
wire n2064_4;
wire n2064_5;
wire n2153_5;
wire n2153_6;
wire regaddra_1_10;
wire regaddra_1_11;
wire regaddra_0_10;
wire regaddra_0_11;
wire regaddra_0_12;
wire regdih_7_4;
wire regdih_7_5;
wire regdih_6_4;
wire regdih_6_5;
wire regdih_6_6;
wire regdih_5_4;
wire regdih_5_5;
wire regdih_4_4;
wire regdih_4_5;
wire regdih_3_4;
wire regdih_3_5;
wire regdih_2_4;
wire regdih_2_5;
wire regdih_1_4;
wire regdih_1_5;
wire regdih_0_4;
wire regdih_0_5;
wire regdil_7_4;
wire regdil_6_4;
wire regdil_6_5;
wire regdil_5_4;
wire regdil_5_5;
wire regdil_4_4;
wire regdil_4_5;
wire regdil_3_4;
wire regdil_3_5;
wire regdil_2_4;
wire regdil_2_5;
wire regdil_1_4;
wire regdil_1_5;
wire regdil_0_4;
wire regdil_0_5;
wire n2497_5;
wire n2498_5;
wire n2499_5;
wire n2500_5;
wire n2501_5;
wire n2502_5;
wire n2503_5;
wire n2504_5;
wire n2619_4;
wire n2681_5;
wire n3422_4;
wire n3502_4;
wire n2473_39;
wire n2474_37;
wire n2475_37;
wire n2476_37;
wire n2477_37;
wire n2478_37;
wire n2479_37;
wire n2480_37;
wire n1693_5;
wire n2034_5;
wire n2047_5;
wire n2047_6;
wire pc_14_7;
wire f_6_7;
wire xy_ind_7;
wire incdecz_7;
wire tstate_2_7;
wire inte_ff2_8;
wire tmpaddr_15_8;
wire acc_7_8;
wire f_7_8;
wire sp_15_8;
wire inte_ff1_8;
wire f_5_11;
wire f_1_10;
wire f_1_11;
wire f_0_10;
wire n257_7;
wire n257_8;
wire n2711_7;
wire n2794_9;
wire n2038_6;
wire n1410_6;
wire n1406_6;
wire n1406_7;
wire n1407_6;
wire n1141_6;
wire n1141_7;
wire n1140_6;
wire n1140_7;
wire n1140_8;
wire n1139_6;
wire n1138_6;
wire n1138_8;
wire n1136_6;
wire n2710_6;
wire n2710_7;
wire n2709_6;
wire n2709_7;
wire n2709_8;
wire regaddra_2_16;
wire n154_7;
wire n154_9;
wire n154_10;
wire n154_12;
wire n289_8;
wire n289_10;
wire n289_11;
wire n289_12;
wire n289_14;
wire n290_7;
wire n290_8;
wire n290_9;
wire n290_10;
wire n290_11;
wire n291_7;
wire n291_8;
wire n291_9;
wire n291_10;
wire n291_11;
wire n292_8;
wire n292_10;
wire n293_9;
wire n293_12;
wire n294_8;
wire n294_9;
wire n294_10;
wire n294_11;
wire n295_8;
wire n295_9;
wire n295_10;
wire n295_11;
wire n295_12;
wire n296_7;
wire n296_8;
wire n296_9;
wire n297_7;
wire n297_8;
wire n297_9;
wire n297_10;
wire n298_8;
wire n298_9;
wire n298_10;
wire n299_7;
wire n299_9;
wire n300_6;
wire n300_7;
wire n300_8;
wire n301_6;
wire n301_7;
wire n301_8;
wire n302_6;
wire n302_7;
wire n302_8;
wire n303_7;
wire n303_8;
wire n354_6;
wire n1083_8;
wire n1083_9;
wire n1083_10;
wire n1083_11;
wire n1083_12;
wire n1084_7;
wire n1084_8;
wire n1084_9;
wire n1084_10;
wire n1084_11;
wire n1084_12;
wire n1085_8;
wire n1085_9;
wire n1085_10;
wire n1085_11;
wire n1085_12;
wire n1085_14;
wire n1085_15;
wire n1086_8;
wire n1086_9;
wire n1086_10;
wire n1086_11;
wire n1086_12;
wire n1086_13;
wire n1087_9;
wire n1087_10;
wire n1088_8;
wire n1088_9;
wire n1089_8;
wire n1089_9;
wire n1089_10;
wire n1089_11;
wire n1090_8;
wire n1090_9;
wire n1090_10;
wire n1090_11;
wire n1090_12;
wire n1091_8;
wire n1091_9;
wire n1091_10;
wire n1091_11;
wire n1092_8;
wire n1092_9;
wire n1092_10;
wire n1093_8;
wire n1093_9;
wire n1093_10;
wire n1093_11;
wire n1093_12;
wire n1094_8;
wire n1094_9;
wire n1094_10;
wire n1095_8;
wire n1095_9;
wire n1095_10;
wire n1095_11;
wire n1096_7;
wire n1096_8;
wire n1096_9;
wire n1096_10;
wire n1097_7;
wire n1097_8;
wire n1097_9;
wire n1097_10;
wire n1098_8;
wire n1098_9;
wire n1098_10;
wire n1121_11;
wire n1122_6;
wire n1297_9;
wire n1297_10;
wire n1297_11;
wire n1289_8;
wire n1365_10;
wire n1365_11;
wire n1365_12;
wire n1365_13;
wire n1515_9;
wire n1515_10;
wire n1515_12;
wire n1515_13;
wire n1517_7;
wire n1518_7;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1531_9;
wire n1531_10;
wire n1547_9;
wire n1547_10;
wire n1547_11;
wire n1549_9;
wire n1550_12;
wire n1550_13;
wire n1550_14;
wire n1551_9;
wire n1551_10;
wire n1552_11;
wire n1552_12;
wire n1552_13;
wire n1552_14;
wire n1552_15;
wire n1552_16;
wire n1553_9;
wire n1553_10;
wire n1553_11;
wire n1554_9;
wire n1554_10;
wire n1523_7;
wire n1524_7;
wire n1524_8;
wire n1524_9;
wire n1524_10;
wire n1525_6;
wire n1525_7;
wire n1525_8;
wire n1525_9;
wire n1526_6;
wire n1526_7;
wire n1526_8;
wire n1526_9;
wire n1527_6;
wire n1527_8;
wire n1528_6;
wire n1528_7;
wire n1528_8;
wire n1529_6;
wire n1529_7;
wire n1529_8;
wire n1529_9;
wire n1530_6;
wire n1530_7;
wire n1530_8;
wire n1530_9;
wire n2064_6;
wire n2064_7;
wire n2064_8;
wire n2064_9;
wire n2064_10;
wire regaddra_1_12;
wire regaddra_1_13;
wire regaddra_1_14;
wire regaddra_0_13;
wire regaddra_0_14;
wire regaddra_0_15;
wire regdih_7_6;
wire n2497_6;
wire n2497_7;
wire n2681_6;
wire n1321_9;
wire incdecz_9;
wire f_7_9;
wire sp_15_9;
wire inte_ff1_9;
wire f_5_12;
wire f_5_13;
wire f_0_11;
wire f_0_12;
wire f_4_13;
wire n257_9;
wire n2656_8;
wire n2794_10;
wire n2038_7;
wire n2038_8;
wire n1410_7;
wire n1406_9;
wire n1406_10;
wire n1407_7;
wire n1407_8;
wire n1407_9;
wire n1407_10;
wire n1141_9;
wire n1140_9;
wire n1140_10;
wire n1140_13;
wire n1140_14;
wire n1139_7;
wire n1139_8;
wire n1136_9;
wire n1136_10;
wire n1136_11;
wire n154_14;
wire n289_15;
wire n289_16;
wire n289_17;
wire n289_18;
wire n289_19;
wire n289_20;
wire n289_21;
wire n289_22;
wire n290_12;
wire n290_13;
wire n291_12;
wire n292_11;
wire n292_12;
wire n293_13;
wire n293_14;
wire n294_13;
wire n294_14;
wire n295_13;
wire n295_14;
wire n295_15;
wire n295_16;
wire n295_17;
wire n298_11;
wire n300_9;
wire n300_10;
wire n301_9;
wire n302_9;
wire n354_7;
wire n1083_13;
wire n1083_14;
wire n1084_13;
wire n1085_16;
wire n1085_17;
wire n1085_18;
wire n1085_20;
wire n1085_21;
wire n1085_22;
wire n1086_14;
wire n1087_11;
wire n1088_10;
wire n1089_12;
wire n1089_15;
wire n1090_13;
wire n1090_14;
wire n1091_14;
wire n1091_15;
wire n1092_11;
wire n1093_13;
wire n1094_11;
wire n1094_12;
wire n1095_12;
wire n1096_11;
wire n1098_13;
wire n1098_14;
wire n1297_12;
wire n1297_13;
wire n1289_9;
wire n1365_14;
wire n1365_15;
wire n1365_16;
wire n1365_17;
wire n1365_18;
wire n1515_14;
wire n1547_12;
wire n1547_13;
wire n1547_14;
wire n1547_15;
wire n1549_10;
wire n1549_11;
wire n1550_15;
wire n1550_16;
wire n1550_18;
wire n1551_11;
wire n1551_12;
wire n1552_18;
wire n1552_19;
wire n1554_11;
wire n1554_12;
wire n1554_13;
wire n1523_8;
wire n1524_11;
wire n1524_12;
wire n1524_13;
wire n1524_14;
wire n1524_15;
wire n1525_10;
wire n1525_11;
wire n1525_12;
wire n1525_13;
wire n1525_14;
wire n1525_15;
wire n1525_16;
wire n1526_10;
wire n1526_11;
wire n1526_12;
wire n1526_13;
wire n1526_14;
wire n1527_9;
wire n1527_10;
wire n1527_11;
wire n1527_12;
wire n1527_13;
wire n1527_14;
wire n1528_10;
wire n1528_11;
wire n1528_12;
wire n1528_13;
wire n1528_14;
wire n1528_15;
wire n1529_10;
wire n1529_11;
wire n1529_12;
wire n1529_13;
wire n1529_14;
wire n1529_15;
wire n1530_10;
wire n1530_11;
wire n1530_12;
wire n1530_13;
wire n1530_14;
wire n2064_11;
wire n2064_12;
wire regaddra_1_15;
wire regaddra_1_16;
wire regaddra_0_17;
wire regaddra_0_18;
wire regaddra_0_19;
wire f_5_15;
wire n2038_9;
wire n2038_10;
wire n2038_11;
wire n2038_12;
wire n1410_9;
wire n1406_11;
wire n1406_12;
wire n1141_10;
wire n1136_12;
wire n289_23;
wire n290_14;
wire n292_13;
wire n294_15;
wire n295_18;
wire n300_11;
wire n1083_16;
wire n1085_23;
wire n1085_24;
wire n1085_25;
wire n1086_16;
wire n1087_12;
wire n1088_11;
wire n1089_16;
wire n1090_15;
wire n1091_16;
wire n1297_15;
wire n1365_19;
wire n1365_20;
wire n1365_21;
wire n1515_15;
wire n1547_16;
wire n1547_17;
wire n1547_18;
wire n1547_19;
wire n1547_20;
wire n1549_12;
wire n1550_19;
wire n1550_20;
wire n1551_13;
wire n1552_20;
wire n1554_15;
wire n1523_9;
wire n1523_10;
wire n1524_16;
wire n1524_17;
wire n1525_17;
wire n1525_18;
wire n1525_19;
wire n1525_20;
wire n1526_15;
wire n1526_16;
wire n1527_15;
wire n1527_16;
wire n1527_17;
wire n1527_18;
wire n1527_19;
wire n1528_16;
wire n1528_17;
wire n1528_18;
wire n1528_19;
wire n1529_16;
wire n1529_17;
wire n1530_15;
wire n2064_13;
wire regaddra_0_21;
wire n2038_14;
wire n2038_15;
wire n2038_16;
wire n2038_18;
wire n1406_13;
wire n293_16;
wire n1085_29;
wire n1090_16;
wire n1365_22;
wire n1365_23;
wire n1365_24;
wire n1547_21;
wire n1547_22;
wire n1547_24;
wire n1547_25;
wire n1549_13;
wire n1552_21;
wire n1523_11;
wire n2064_14;
wire n2038_19;
wire n1085_31;
wire n1547_26;
wire n1547_27;
wire n1085_33;
wire n1516_11;
wire n1085_35;
wire n1140_17;
wire n1531_14;
wire n290_16;
wire n298_13;
wire n299_11;
wire halt_ff_8;
wire n1140_19;
wire n1550_22;
wire n1365_26;
wire n1085_37;
wire n1084_16;
wire n1527_21;
wire n1552_23;
wire n1519_9;
wire n1527_23;
wire inte_ff2_10;
wire n2489_31;
wire ff_m1_n_8;
wire n1531_16;
wire f_5_17;
wire n1136_15;
wire n1528_21;
wire n1365_28;
wire n1524_19;
wire n1410_12;
wire n1086_18;
wire n1547_29;
wire f_1_14;
wire f_5_19;
wire f_4_15;
wire n257_11;
wire n332_6;
wire tmpaddr_15_11;
wire n1138_10;
wire n2038_21;
wire n1550_24;
wire xy_ind_10;
wire n1297_17;
wire n2681_9;
wire n1590_6;
wire n2504_7;
wire n2503_7;
wire n2502_7;
wire n2501_7;
wire n2500_7;
wire n2499_7;
wire n2498_7;
wire n2497_9;
wire n1089_18;
wire iset_1_9;
wire ir_7_9;
wire n2626_10;
wire n293_18;
wire n1087_14;
wire n1085_39;
wire n1093_15;
wire f_0_15;
wire f_6_10;
wire n293_20;
wire n154_21;
wire n2038_23;
wire n2626_12;
wire n294_17;
wire n1410_14;
wire n1098_17;
wire n1097_13;
wire regaddra_0_23;
wire n1406_15;
wire n1085_41;
wire n289_26;
wire n295_20;
wire pc_0_10;
wire n1297_19;
wire n1515_17;
wire n1136_17;
wire n1321_11;
wire n3360_11;
wire n1085_43;
wire n1096_13;
wire n1093_17;
wire n435_19;
wire n434_19;
wire n433_19;
wire n432_19;
wire n431_19;
wire n430_19;
wire n429_19;
wire n428_19;
wire n427_19;
wire n426_19;
wire n425_19;
wire n424_19;
wire n423_19;
wire n422_19;
wire n421_19;
wire n435_21;
wire n420_20;
wire n2038_25;
wire n154_23;
wire n1134_8;
wire n297_13;
wire n294_19;
wire n1095_14;
wire ff_a_15_8;
wire mcycle_2_7;
wire n3344_6;
wire n2709_12;
wire n293_24;
wire ff_a_15_10;
wire n1083_18;
wire n1141_12;
wire n1140_21;
wire n1136_19;
wire n1552_25;
wire n1554_17;
wire n1516_13;
wire n292_15;
wire n289_28;
wire n1121_13;
wire n1098_19;
wire n1098_21;
wire n1091_18;
wire n1091_20;
wire n3344_8;
wire arith16_r;
wire btr_r;
wire z16_r;
wire alu_cpi_r;
wire save_alu_r;
wire preservec_r;
wire xy_ind;
wire incdecz;
wire int_s;
wire halt_ff;
wire inte_ff1;
wire inte_ff2;
wire no_btr;
wire auto_wait_t1;
wire auto_wait_t2;
wire alternate;
wire n997_2;
wire n997_1_1;
wire n996_2;
wire n996_1_1;
wire n995_2;
wire n995_1_1;
wire n994_2;
wire n994_1_1;
wire n993_2;
wire n993_1_1;
wire n992_2;
wire n992_1_1;
wire n991_2;
wire n991_1_1;
wire n990_2;
wire n990_1_1;
wire n989_2;
wire n989_1_1;
wire n988_2;
wire n988_1_1;
wire n987_2;
wire n987_1_1;
wire n986_2;
wire n986_1_1;
wire n985_2;
wire n985_1_1;
wire n984_2;
wire n984_1_1;
wire n983_2;
wire n983_1_1;
wire n982_2;
wire n982_1_0_COUT;
wire \id16[0]_1_1 ;
wire \id16[1]_1_1 ;
wire \id16[2]_1_1 ;
wire \id16[3]_1_1 ;
wire \id16[4]_1_1 ;
wire \id16[5]_1_1 ;
wire \id16[6]_1_1 ;
wire \id16[7]_1_1 ;
wire \id16[8]_1_1 ;
wire \id16[9]_1_1 ;
wire \id16[10]_1_1 ;
wire \id16[11]_1_1 ;
wire \id16[12]_1_1 ;
wire \id16[13]_1_1 ;
wire \id16[14]_1_1 ;
wire \id16[15]_1_0_COUT ;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_2;
wire n714_1;
wire n714_2;
wire n713_1;
wire n713_2;
wire n712_1;
wire n712_2;
wire n711_1;
wire n711_2;
wire n710_1;
wire n710_2;
wire n709_1;
wire n709_2;
wire n708_1;
wire n708_2;
wire n707_1;
wire n707_2;
wire n706_1;
wire n706_2;
wire n705_1;
wire n705_0_COUT;
wire n900_1;
wire n900_2;
wire n899_1;
wire n899_2;
wire n898_1;
wire n898_2;
wire n897_1;
wire n897_2;
wire n896_1;
wire n896_2;
wire n895_1;
wire n895_2;
wire n894_1;
wire n894_2;
wire n893_1;
wire n893_2;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_2;
wire n888_1;
wire n888_2;
wire n887_1;
wire n887_2;
wire n886_1;
wire n886_2;
wire n885_1;
wire n885_0_COUT;
wire n92_1_SUM;
wire n92_3;
wire n93_1_SUM;
wire n93_3;
wire n94_1_SUM;
wire n94_3;
wire n338_1_SUM;
wire n338_3;
wire n339_1_SUM;
wire n339_3;
wire n1322_6;
wire n1323_6;
wire n1324_6;
wire n1325_6;
wire n1326_6;
wire n1327_6;
wire n1328_6;
wire n2473_28;
wire n2474_28;
wire n2475_28;
wire n2476_28;
wire n2477_28;
wire n2478_28;
wire n2479_28;
wire n2480_28;
wire n2489_27;
wire n2490_27;
wire n2491_27;
wire n2492_27;
wire n2493_27;
wire n2494_27;
wire n2495_27;
wire n2496_27;
wire n2473_30;
wire n2474_30;
wire n2475_30;
wire n2476_30;
wire n2477_30;
wire n2478_30;
wire n2479_30;
wire n2480_30;
wire n2473_32;
wire n2474_32;
wire n2475_32;
wire n2476_32;
wire n2477_32;
wire n2478_32;
wire n2479_32;
wire n2480_32;
wire n420_14;
wire n421_14;
wire n422_14;
wire n423_14;
wire n424_14;
wire n425_14;
wire n426_14;
wire n427_14;
wire n428_14;
wire n429_14;
wire n430_14;
wire n431_14;
wire n432_14;
wire n433_14;
wire n434_14;
wire n435_14;
wire n1692_5;
wire n87_22;
wire exchangeaf_Z;
wire preservec_Z;
wire \incdec_16_Z[3]_2_3 ;
wire exchangeaf_Z_4;
wire set_busa_to_Z_1_4;
wire set_busa_to_Z_1_5;
wire set_busa_to_Z_1_6;
wire set_addr_to_Z_1_4;
wire mcycles_d_1_8;
wire mcycles_d_1_12;
wire mcycles_d_0_9;
wire set_busa_to_Z_2_8;
wire set_busa_to_Z_2_10;
wire mcycles_d_2_7;
wire set_busb_to_Z_2_17;
wire set_busb_to_Z_2_20;
wire set_busb_to_Z_0_13;
wire mcycles_d_1_18;
wire mcycles_d_0_14;
wire set_busa_to_Z_2_15;
wire set_busa_to_Z_2_20;
wire set_busa_to_Z_1_11;
wire mcycles_d_2_11;
wire tstates_Z_1_14;
wire tstates_Z_1_17;
wire set_addr_to_Z_1_15;
wire set_addr_to_Z_1_17;
wire set_addr_to_Z_1_18;
wire mcycles_d_0_16;
wire set_addr_to_Z_1_22;
wire set_busb_to_Z_2_31;
wire set_busb_to_Z_3_14;
wire set_busa_to_Z_2_22;
wire set_busb_to_Z_0_25;
wire arith16_Z_8;
wire \incdec_16_Z[3]_2_14 ;
wire set_busa_to_Z_0_21;
wire \incdec_16_Z[3]_2_16 ;
wire mcycles_d_1_35;
wire set_addr_to_Z_1_27;
wire imode_Z_0_7;
wire arith16_Z_12;
wire n282_17;
wire [2:0] regaddra;
wire [2:0] regaddrb;
wire [7:0] regdih;
wire [7:0] regdil;
wire [15:0] pc;
wire [15:0] tmpaddr;
wire [1:0] xy_state;
wire [1:0] istatus;
wire [2:0] mcycles;
wire [7:0] acc;
wire [7:0] f;
wire [7:0] ap;
wire [7:0] fp;
wire [7:0] i;
wire [7:0] r;
wire [15:0] sp;
wire [4:0] read_to_reg_r;
wire [3:0] alu_op_r;
wire [2:0] regaddra_r;
wire [2:0] regaddrb_r;
wire [2:0] regaddrc;
wire [15:0] regbusa_r;
wire [7:0] busb;
wire [7:0] busa;
wire [2:0] pre_xy_f_m;
wire [15:0] id16;
wire [3:0] set_busb_to_Z;
wire [2:0] mcycles_d;
wire [2:0] set_busa_to_Z;
wire [0:0] special_ld_Z;
wire [2:0] tstates_Z;
wire [1:0] imode_Z;
wire [1:1] set_addr_to_Z;
wire [3:3] incdec_16_Z;
wire [5:1] w_addsub_l;
wire [4:1] w_addsub_m;
wire [4:2] w_addsub_s;
wire [15:0] regbusb;
wire [15:0] regbusc;
wire [15:0] regbusa;
wire VCC;
wire GND;
  LUT3 n1322_s4 (
    .F(n1057_3),
    .I0(acc[6]),
    .I1(ap[6]),
    .I2(exchangeaf_Z) 
);
defparam n1322_s4.INIT=8'hC5;
  LUT3 n1323_s4 (
    .F(n1058_4),
    .I0(acc[5]),
    .I1(ap[5]),
    .I2(exchangeaf_Z) 
);
defparam n1323_s4.INIT=8'hC5;
  LUT3 n1324_s4 (
    .F(n1059_3),
    .I0(acc[4]),
    .I1(ap[4]),
    .I2(exchangeaf_Z) 
);
defparam n1324_s4.INIT=8'hC5;
  LUT3 n1325_s4 (
    .F(n1060_4),
    .I0(acc[3]),
    .I1(ap[3]),
    .I2(exchangeaf_Z) 
);
defparam n1325_s4.INIT=8'hC5;
  LUT3 n1326_s4 (
    .F(n1061_3),
    .I0(acc[2]),
    .I1(ap[2]),
    .I2(exchangeaf_Z) 
);
defparam n1326_s4.INIT=8'hC5;
  LUT3 n1327_s4 (
    .F(n1062_3),
    .I0(acc[1]),
    .I1(ap[1]),
    .I2(exchangeaf_Z) 
);
defparam n1327_s4.INIT=8'hC5;
  LUT3 n1328_s4 (
    .F(n1063_3),
    .I0(acc[0]),
    .I1(ap[0]),
    .I2(exchangeaf_Z) 
);
defparam n1328_s4.INIT=8'hC5;
  LUT3 n2489_s24 (
    .F(n2481_2),
    .I0(regbusa[15]),
    .I1(regbusa[7]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2489_s24.INIT=8'hCA;
  LUT3 n2490_s22 (
    .F(n2482_2),
    .I0(regbusa[14]),
    .I1(regbusa[6]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2490_s22.INIT=8'hCA;
  LUT3 n2491_s22 (
    .F(n2483_2),
    .I0(regbusa[13]),
    .I1(regbusa[5]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2491_s22.INIT=8'hCA;
  LUT3 n2492_s22 (
    .F(n2484_2),
    .I0(regbusa[12]),
    .I1(regbusa[4]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2492_s22.INIT=8'hCA;
  LUT3 n2493_s22 (
    .F(n2485_2),
    .I0(regbusa[11]),
    .I1(regbusa[3]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2493_s22.INIT=8'hCA;
  LUT3 n2494_s22 (
    .F(n2486_2),
    .I0(regbusa[10]),
    .I1(regbusa[2]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2494_s22.INIT=8'hCA;
  LUT3 n2495_s22 (
    .F(n2487_2),
    .I0(regbusa[9]),
    .I1(regbusa[1]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2495_s22.INIT=8'hCA;
  LUT3 n2496_s22 (
    .F(n2488_2),
    .I0(regbusa[8]),
    .I1(regbusa[0]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2496_s22.INIT=8'hCA;
  LUT3 n1322_s5 (
    .F(n1248_6),
    .I0(i[6]),
    .I1(r[6]),
    .I2(special_ld_Z[0]) 
);
defparam n1322_s5.INIT=8'hCA;
  LUT3 n1323_s5 (
    .F(n1249_6),
    .I0(i[5]),
    .I1(r[5]),
    .I2(special_ld_Z[0]) 
);
defparam n1323_s5.INIT=8'hCA;
  LUT3 n1324_s5 (
    .F(n1250_6),
    .I0(i[4]),
    .I1(r[4]),
    .I2(special_ld_Z[0]) 
);
defparam n1324_s5.INIT=8'hCA;
  LUT3 n1325_s5 (
    .F(n1251_6),
    .I0(i[3]),
    .I1(r[3]),
    .I2(special_ld_Z[0]) 
);
defparam n1325_s5.INIT=8'hCA;
  LUT3 n1326_s5 (
    .F(n1252_6),
    .I0(i[2]),
    .I1(r[2]),
    .I2(special_ld_Z[0]) 
);
defparam n1326_s5.INIT=8'hCA;
  LUT3 n1327_s5 (
    .F(n1253_6),
    .I0(i[1]),
    .I1(r[1]),
    .I2(special_ld_Z[0]) 
);
defparam n1327_s5.INIT=8'hCA;
  LUT3 n1328_s5 (
    .F(n1254_6),
    .I0(i[0]),
    .I1(r[0]),
    .I2(special_ld_Z[0]) 
);
defparam n1328_s5.INIT=8'hCA;
  LUT3 n2473_s31 (
    .F(n2473_24),
    .I0(regbusb[15]),
    .I1(regbusb[7]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2473_s31.INIT=8'hCA;
  LUT3 n2473_s32 (
    .F(n2473_25),
    .I0(ff_di_reg[7]),
    .I1(acc[7]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2473_s32.INIT=8'hCA;
  LUT3 n2474_s30 (
    .F(n2474_24),
    .I0(regbusb[14]),
    .I1(regbusb[6]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2474_s30.INIT=8'hCA;
  LUT3 n2474_s31 (
    .F(n2474_25),
    .I0(ff_di_reg[6]),
    .I1(acc[6]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2474_s31.INIT=8'hCA;
  LUT3 n2475_s30 (
    .F(n2475_24),
    .I0(regbusb[13]),
    .I1(regbusb[5]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2475_s30.INIT=8'hCA;
  LUT3 n2475_s31 (
    .F(n2475_25),
    .I0(ff_di_reg[5]),
    .I1(acc[5]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2475_s31.INIT=8'hCA;
  LUT3 n2476_s30 (
    .F(n2476_24),
    .I0(regbusb[12]),
    .I1(regbusb[4]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2476_s30.INIT=8'hCA;
  LUT3 n2476_s31 (
    .F(n2476_25),
    .I0(ff_di_reg[4]),
    .I1(acc[4]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2476_s31.INIT=8'hCA;
  LUT3 n2477_s30 (
    .F(n2477_24),
    .I0(regbusb[11]),
    .I1(regbusb[3]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2477_s30.INIT=8'hCA;
  LUT3 n2477_s31 (
    .F(n2477_25),
    .I0(ff_di_reg[3]),
    .I1(acc[3]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2477_s31.INIT=8'hCA;
  LUT3 n2478_s30 (
    .F(n2478_24),
    .I0(regbusb[10]),
    .I1(regbusb[2]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2478_s30.INIT=8'hCA;
  LUT3 n2478_s31 (
    .F(n2478_25),
    .I0(ff_di_reg[2]),
    .I1(acc[2]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2478_s31.INIT=8'hCA;
  LUT3 n2479_s30 (
    .F(n2479_24),
    .I0(regbusb[9]),
    .I1(regbusb[1]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2479_s30.INIT=8'hCA;
  LUT3 n2479_s31 (
    .F(n2479_25),
    .I0(ff_di_reg[1]),
    .I1(acc[1]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2479_s31.INIT=8'hCA;
  LUT3 n2480_s30 (
    .F(n2480_24),
    .I0(regbusb[8]),
    .I1(regbusb[0]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2480_s30.INIT=8'hCA;
  LUT3 n2480_s31 (
    .F(n2480_25),
    .I0(ff_di_reg[0]),
    .I1(acc[0]),
    .I2(set_busb_to_Z[0]) 
);
defparam n2480_s31.INIT=8'hCA;
  LUT3 n2489_s25 (
    .F(n2489_25),
    .I0(ff_di_reg[7]),
    .I1(acc[7]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2489_s25.INIT=8'hCA;
  LUT3 n2490_s23 (
    .F(n2490_25),
    .I0(ff_di_reg[6]),
    .I1(acc[6]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2490_s23.INIT=8'hCA;
  LUT3 n2491_s23 (
    .F(n2491_25),
    .I0(ff_di_reg[5]),
    .I1(acc[5]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2491_s23.INIT=8'hCA;
  LUT3 n2492_s23 (
    .F(n2492_25),
    .I0(ff_di_reg[4]),
    .I1(acc[4]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2492_s23.INIT=8'hCA;
  LUT3 n2493_s23 (
    .F(n2493_25),
    .I0(ff_di_reg[3]),
    .I1(acc[3]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2493_s23.INIT=8'hCA;
  LUT3 n2494_s23 (
    .F(n2494_25),
    .I0(ff_di_reg[2]),
    .I1(acc[2]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2494_s23.INIT=8'hCA;
  LUT3 n2495_s23 (
    .F(n2495_25),
    .I0(ff_di_reg[1]),
    .I1(acc[1]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2495_s23.INIT=8'hCA;
  LUT3 n2496_s23 (
    .F(n2496_25),
    .I0(ff_di_reg[0]),
    .I1(acc[0]),
    .I2(set_busa_to_Z[0]) 
);
defparam n2496_s23.INIT=8'hCA;
  LUT4 n154_s0 (
    .F(n154_3),
    .I0(iset[0]),
    .I1(n154_4),
    .I2(n154_5),
    .I3(n154_6) 
);
defparam n154_s0.INIT=16'h1000;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(n289_4),
    .I1(n289_5),
    .I2(n289_6),
    .I3(n289_7) 
);
defparam n289_s0.INIT=16'hE0FF;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(n290_4),
    .I1(n290_16),
    .I2(n290_6),
    .I3(n1134_8) 
);
defparam n290_s0.INIT=16'h0F11;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n291_4),
    .I1(n1134_8),
    .I2(n291_5),
    .I3(n291_6) 
);
defparam n291_s0.INIT=16'hFF0B;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(n292_4),
    .I1(n292_5),
    .I2(n292_6),
    .I3(n292_7) 
);
defparam n292_s0.INIT=16'hFFF4;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(n293_4),
    .I1(n293_5),
    .I2(n293_6),
    .I3(n293_7) 
);
defparam n293_s0.INIT=16'hEE0F;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(n293_7),
    .I1(n294_4),
    .I2(n294_5),
    .I3(n294_6) 
);
defparam n294_s0.INIT=16'hFFF2;
  LUT4 n295_s0 (
    .F(n295_3),
    .I0(n295_4),
    .I1(n295_5),
    .I2(n295_6),
    .I3(n1134_8) 
);
defparam n295_s0.INIT=16'hEEF0;
  LUT4 n296_s0 (
    .F(n296_3),
    .I0(n296_4),
    .I1(n296_5),
    .I2(n296_6),
    .I3(n293_7) 
);
defparam n296_s0.INIT=16'h0EEE;
  LUT4 n297_s0 (
    .F(n297_3),
    .I0(n297_4),
    .I1(n1134_8),
    .I2(n297_5),
    .I3(n297_6) 
);
defparam n297_s0.INIT=16'hFF0B;
  LUT4 n298_s0 (
    .F(n298_3),
    .I0(n298_4),
    .I1(n1134_8),
    .I2(n298_5),
    .I3(n298_6) 
);
defparam n298_s0.INIT=16'h00F4;
  LUT4 n299_s0 (
    .F(n299_3),
    .I0(n293_7),
    .I1(n299_4),
    .I2(n299_11),
    .I3(n299_6) 
);
defparam n299_s0.INIT=16'hDDD0;
  LUT4 n300_s0 (
    .F(n300_3),
    .I0(n300_4),
    .I1(pc[4]),
    .I2(n300_5),
    .I3(n1134_8) 
);
defparam n300_s0.INIT=16'h553C;
  LUT4 n301_s0 (
    .F(n301_3),
    .I0(n301_4),
    .I1(n301_5),
    .I2(n298_4),
    .I3(n1134_8) 
);
defparam n301_s0.INIT=16'h35CC;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(n302_4),
    .I1(n293_7),
    .I2(n302_5) 
);
defparam n302_s0.INIT=8'h4F;
  LUT4 n303_s0 (
    .F(n303_3),
    .I0(n1134_8),
    .I1(n303_4),
    .I2(n303_5),
    .I3(n303_6) 
);
defparam n303_s0.INIT=16'hFCFD;
  LUT4 n1099_s0 (
    .F(n1099_3),
    .I0(acc[6]),
    .I1(n1099_4),
    .I2(r[6]),
    .I3(n1099_5) 
);
defparam n1099_s0.INIT=16'hAA3C;
  LUT4 n1100_s0 (
    .F(n1100_3),
    .I0(acc[5]),
    .I1(n1100_4),
    .I2(r[5]),
    .I3(n1099_5) 
);
defparam n1100_s0.INIT=16'hAA3C;
  LUT4 n1101_s0 (
    .F(n1101_3),
    .I0(acc[4]),
    .I1(r[4]),
    .I2(n1101_4),
    .I3(n1099_5) 
);
defparam n1101_s0.INIT=16'hAA3C;
  LUT4 n1102_s0 (
    .F(n1102_3),
    .I0(acc[3]),
    .I1(n1102_4),
    .I2(r[3]),
    .I3(n1099_5) 
);
defparam n1102_s0.INIT=16'hAA3C;
  LUT4 n1103_s0 (
    .F(n1103_3),
    .I0(acc[2]),
    .I1(n1103_4),
    .I2(r[2]),
    .I3(n1099_5) 
);
defparam n1103_s0.INIT=16'hAA3C;
  LUT4 n1104_s0 (
    .F(n1104_3),
    .I0(acc[1]),
    .I1(r[0]),
    .I2(r[1]),
    .I3(n1099_5) 
);
defparam n1104_s0.INIT=16'hAA3C;
  LUT3 n1105_s0 (
    .F(n1105_3),
    .I0(acc[0]),
    .I1(r[0]),
    .I2(n1099_5) 
);
defparam n1105_s0.INIT=8'hA3;
  LUT3 n420_s16 (
    .F(n354_4),
    .I0(pc[15]),
    .I1(tmpaddr[15]),
    .I2(n354_5) 
);
defparam n420_s16.INIT=8'hAC;
  LUT3 n421_s15 (
    .F(n355_4),
    .I0(pc[14]),
    .I1(tmpaddr[14]),
    .I2(n354_5) 
);
defparam n421_s15.INIT=8'hAC;
  LUT3 n422_s15 (
    .F(n356_4),
    .I0(pc[13]),
    .I1(tmpaddr[13]),
    .I2(n354_5) 
);
defparam n422_s15.INIT=8'hAC;
  LUT3 n423_s15 (
    .F(n357_4),
    .I0(pc[12]),
    .I1(tmpaddr[12]),
    .I2(n354_5) 
);
defparam n423_s15.INIT=8'hAC;
  LUT3 n424_s15 (
    .F(n358_4),
    .I0(pc[11]),
    .I1(tmpaddr[11]),
    .I2(n354_5) 
);
defparam n424_s15.INIT=8'hAC;
  LUT3 n425_s15 (
    .F(n359_4),
    .I0(pc[10]),
    .I1(tmpaddr[10]),
    .I2(n354_5) 
);
defparam n425_s15.INIT=8'hAC;
  LUT3 n426_s15 (
    .F(n360_4),
    .I0(pc[9]),
    .I1(tmpaddr[9]),
    .I2(n354_5) 
);
defparam n426_s15.INIT=8'hAC;
  LUT3 n427_s15 (
    .F(n361_4),
    .I0(pc[8]),
    .I1(tmpaddr[8]),
    .I2(n354_5) 
);
defparam n427_s15.INIT=8'hAC;
  LUT3 n428_s15 (
    .F(n362_4),
    .I0(pc[7]),
    .I1(tmpaddr[7]),
    .I2(n354_5) 
);
defparam n428_s15.INIT=8'hAC;
  LUT3 n429_s15 (
    .F(n363_4),
    .I0(pc[6]),
    .I1(tmpaddr[6]),
    .I2(n354_5) 
);
defparam n429_s15.INIT=8'hAC;
  LUT3 n430_s15 (
    .F(n364_4),
    .I0(pc[5]),
    .I1(tmpaddr[5]),
    .I2(n354_5) 
);
defparam n430_s15.INIT=8'hAC;
  LUT3 n431_s15 (
    .F(n365_4),
    .I0(pc[4]),
    .I1(tmpaddr[4]),
    .I2(n354_5) 
);
defparam n431_s15.INIT=8'hAC;
  LUT3 n432_s15 (
    .F(n366_4),
    .I0(pc[3]),
    .I1(tmpaddr[3]),
    .I2(n354_5) 
);
defparam n432_s15.INIT=8'hAC;
  LUT3 n433_s15 (
    .F(n367_4),
    .I0(pc[2]),
    .I1(tmpaddr[2]),
    .I2(n354_5) 
);
defparam n433_s15.INIT=8'hAC;
  LUT3 n434_s15 (
    .F(n368_4),
    .I0(pc[1]),
    .I1(tmpaddr[1]),
    .I2(n354_5) 
);
defparam n434_s15.INIT=8'hAC;
  LUT3 n435_s16 (
    .F(n369_4),
    .I0(pc[0]),
    .I1(tmpaddr[0]),
    .I2(n354_5) 
);
defparam n435_s16.INIT=8'hAC;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(n1083_4),
    .I1(n1083_5),
    .I2(n1083_6),
    .I3(n1083_7) 
);
defparam n1083_s0.INIT=16'hB0FF;
  LUT3 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_4),
    .I1(n1084_5),
    .I2(n1084_6) 
);
defparam n1084_s0.INIT=8'hD0;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_4),
    .I1(n1085_5),
    .I2(n1085_35),
    .I3(n1085_7) 
);
defparam n1085_s0.INIT=16'hB0FF;
  LUT4 n1086_s0 (
    .F(n1086_3),
    .I0(n1086_4),
    .I1(n1086_5),
    .I2(n1086_6),
    .I3(n1086_7) 
);
defparam n1086_s0.INIT=16'hEF00;
  LUT4 n1087_s0 (
    .F(n1087_3),
    .I0(n1087_4),
    .I1(n1087_5),
    .I2(n1087_6),
    .I3(n1087_7) 
);
defparam n1087_s0.INIT=16'h004F;
  LUT4 n1088_s0 (
    .F(n1088_3),
    .I0(n1088_4),
    .I1(n1088_5),
    .I2(n1088_6),
    .I3(n1088_7) 
);
defparam n1088_s0.INIT=16'h004F;
  LUT4 n1089_s0 (
    .F(n1089_3),
    .I0(n1089_4),
    .I1(n1089_5),
    .I2(n1089_6),
    .I3(n1089_7) 
);
defparam n1089_s0.INIT=16'h004F;
  LUT4 n1090_s0 (
    .F(n1090_3),
    .I0(n1090_4),
    .I1(n1090_5),
    .I2(n1090_6),
    .I3(n1090_7) 
);
defparam n1090_s0.INIT=16'hEF00;
  LUT4 n1091_s0 (
    .F(n1091_3),
    .I0(n1091_4),
    .I1(n1091_5),
    .I2(n1091_6),
    .I3(n1091_7) 
);
defparam n1091_s0.INIT=16'hB0FF;
  LUT4 n1092_s0 (
    .F(n1092_3),
    .I0(n1092_4),
    .I1(n1092_5),
    .I2(n1092_6),
    .I3(n1092_7) 
);
defparam n1092_s0.INIT=16'hB0FF;
  LUT4 n1093_s0 (
    .F(n1093_3),
    .I0(n1093_17),
    .I1(n1093_15),
    .I2(n1093_6),
    .I3(n1093_7) 
);
defparam n1093_s0.INIT=16'h008F;
  LUT4 n1094_s0 (
    .F(n1094_3),
    .I0(n1094_4),
    .I1(n1094_5),
    .I2(n1094_6),
    .I3(n1094_7) 
);
defparam n1094_s0.INIT=16'hFF10;
  LUT4 n1095_s0 (
    .F(n1095_3),
    .I0(n1095_4),
    .I1(n1095_14),
    .I2(n1095_6),
    .I3(n1095_7) 
);
defparam n1095_s0.INIT=16'h00BF;
  LUT4 n1096_s0 (
    .F(n1096_3),
    .I0(n1093_15),
    .I1(n1096_13),
    .I2(n1096_5),
    .I3(n1096_6) 
);
defparam n1096_s0.INIT=16'h002F;
  LUT4 n1097_s0 (
    .F(n1097_3),
    .I0(n1097_4),
    .I1(n1097_5),
    .I2(n1095_14),
    .I3(n1097_6) 
);
defparam n1097_s0.INIT=16'h00BF;
  LUT4 n1098_s0 (
    .F(n1098_3),
    .I0(n1098_4),
    .I1(n1098_5),
    .I2(n1098_6),
    .I3(n1098_7) 
);
defparam n1098_s0.INIT=16'hB0FF;
  LUT4 n1121_s4 (
    .F(n1121_7),
    .I0(n1121_8),
    .I1(n1121_9),
    .I2(n1121_13),
    .I3(n1134_8) 
);
defparam n1121_s4.INIT=16'h3533;
  LUT3 n1122_s0 (
    .F(n1122_3),
    .I0(n1122_4),
    .I1(ff_dinst[7]),
    .I2(n1122_5) 
);
defparam n1122_s0.INIT=8'hF4;
  LUT3 n1123_s0 (
    .F(n1123_3),
    .I0(n1122_4),
    .I1(ff_dinst[6]),
    .I2(n1122_5) 
);
defparam n1123_s0.INIT=8'hF4;
  LUT3 n1124_s0 (
    .F(n1124_3),
    .I0(n1122_4),
    .I1(ff_dinst[5]),
    .I2(n1122_5) 
);
defparam n1124_s0.INIT=8'hF4;
  LUT3 n1125_s0 (
    .F(n1125_3),
    .I0(n1122_4),
    .I1(ff_dinst[4]),
    .I2(n1122_5) 
);
defparam n1125_s0.INIT=8'hF4;
  LUT3 n1126_s0 (
    .F(n1126_3),
    .I0(n1122_4),
    .I1(ff_dinst[3]),
    .I2(n1122_5) 
);
defparam n1126_s0.INIT=8'hF4;
  LUT3 n1127_s0 (
    .F(n1127_3),
    .I0(n1122_4),
    .I1(ff_dinst[2]),
    .I2(n1122_5) 
);
defparam n1127_s0.INIT=8'hF4;
  LUT3 n1128_s0 (
    .F(n1128_3),
    .I0(n1122_4),
    .I1(ff_dinst[1]),
    .I2(n1122_5) 
);
defparam n1128_s0.INIT=8'hF4;
  LUT3 n1129_s0 (
    .F(n1129_3),
    .I0(n1122_4),
    .I1(ff_dinst[0]),
    .I2(n1122_5) 
);
defparam n1129_s0.INIT=8'hF4;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(n1297_17),
    .I1(n893_1),
    .I2(ff_di_reg[7]),
    .I3(n1297_8) 
);
defparam n1297_s3.INIT=16'hF888;
  LUT4 n1298_s2 (
    .F(n1298_5),
    .I0(n1297_17),
    .I1(n894_1),
    .I2(ff_di_reg[6]),
    .I3(n1297_8) 
);
defparam n1298_s2.INIT=16'hF888;
  LUT3 n1299_s2 (
    .F(n1299_5),
    .I0(ff_di_reg[5]),
    .I1(n1299_6),
    .I2(n1297_8) 
);
defparam n1299_s2.INIT=8'hAC;
  LUT3 n1300_s2 (
    .F(n1300_5),
    .I0(ff_di_reg[4]),
    .I1(n1300_6),
    .I2(n1297_8) 
);
defparam n1300_s2.INIT=8'hAC;
  LUT3 n1301_s2 (
    .F(n1301_5),
    .I0(ff_di_reg[3]),
    .I1(n1301_6),
    .I2(n1297_8) 
);
defparam n1301_s2.INIT=8'hAC;
  LUT4 n1302_s2 (
    .F(n1302_5),
    .I0(n1297_17),
    .I1(n898_1),
    .I2(ff_di_reg[2]),
    .I3(n1297_8) 
);
defparam n1302_s2.INIT=16'hF888;
  LUT4 n1303_s2 (
    .F(n1303_5),
    .I0(n1297_17),
    .I1(n899_1),
    .I2(ff_di_reg[1]),
    .I3(n1297_8) 
);
defparam n1303_s2.INIT=16'hF888;
  LUT4 n1304_s2 (
    .F(n1304_5),
    .I0(n1297_17),
    .I1(n900_1),
    .I2(ff_di_reg[0]),
    .I3(n1297_8) 
);
defparam n1304_s2.INIT=16'hF888;
  LUT4 n1289_s3 (
    .F(n1289_6),
    .I0(n1297_17),
    .I1(n885_1),
    .I2(ff_di_reg[7]),
    .I3(n1289_7) 
);
defparam n1289_s3.INIT=16'hF888;
  LUT4 n1290_s2 (
    .F(n1290_5),
    .I0(n1297_17),
    .I1(n886_1),
    .I2(ff_di_reg[6]),
    .I3(n1289_7) 
);
defparam n1290_s2.INIT=16'hF888;
  LUT4 n1291_s2 (
    .F(n1291_5),
    .I0(n1297_17),
    .I1(n887_1),
    .I2(ff_di_reg[5]),
    .I3(n1289_7) 
);
defparam n1291_s2.INIT=16'hF888;
  LUT4 n1292_s2 (
    .F(n1292_5),
    .I0(n1297_17),
    .I1(n888_1),
    .I2(ff_di_reg[4]),
    .I3(n1289_7) 
);
defparam n1292_s2.INIT=16'hF888;
  LUT4 n1293_s2 (
    .F(n1293_5),
    .I0(n1297_17),
    .I1(n889_1),
    .I2(ff_di_reg[3]),
    .I3(n1289_7) 
);
defparam n1293_s2.INIT=16'hF888;
  LUT4 n1294_s2 (
    .F(n1294_5),
    .I0(n1297_17),
    .I1(n890_1),
    .I2(ff_di_reg[2]),
    .I3(n1289_7) 
);
defparam n1294_s2.INIT=16'hF888;
  LUT4 n1295_s2 (
    .F(n1295_5),
    .I0(n1297_17),
    .I1(n891_1),
    .I2(ff_di_reg[1]),
    .I3(n1289_7) 
);
defparam n1295_s2.INIT=16'hF888;
  LUT4 n1296_s2 (
    .F(n1296_5),
    .I0(n1297_17),
    .I1(n892_1),
    .I2(ff_di_reg[0]),
    .I3(n1289_7) 
);
defparam n1296_s2.INIT=16'hF888;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_5),
    .I1(n1365_6),
    .I2(n1365_26),
    .I3(n1365_8) 
);
defparam n1365_s1.INIT=16'hFFE0;
  LUT3 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(n1515_7),
    .I2(n1515_8) 
);
defparam n1515_s2.INIT=8'h35;
  LUT3 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1322_6),
    .I2(n1515_8) 
);
defparam n1516_s2.INIT=8'h5C;
  LUT3 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1323_6),
    .I2(n1515_8) 
);
defparam n1517_s2.INIT=8'h5C;
  LUT3 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1324_6),
    .I2(n1515_8) 
);
defparam n1518_s2.INIT=8'h5C;
  LUT3 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1325_6),
    .I2(n1515_8) 
);
defparam n1519_s2.INIT=8'hAC;
  LUT3 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(n1326_6),
    .I2(n1515_8) 
);
defparam n1520_s2.INIT=8'h5C;
  LUT3 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(n1327_6),
    .I2(n1515_8) 
);
defparam n1521_s2.INIT=8'hAC;
  LUT3 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(n1328_6),
    .I2(n1515_8) 
);
defparam n1522_s2.INIT=8'hAC;
  LUT3 n1531_s3 (
    .F(n1531_6),
    .I0(n1515_7),
    .I1(n1531_7),
    .I2(n1531_8) 
);
defparam n1531_s3.INIT=8'h5C;
  LUT3 n1532_s2 (
    .F(n1532_5),
    .I0(n1516_6),
    .I1(n1532_6),
    .I2(n1531_8) 
);
defparam n1532_s2.INIT=8'h5C;
  LUT3 n1533_s2 (
    .F(n1533_5),
    .I0(n1517_6),
    .I1(n1533_6),
    .I2(n1531_8) 
);
defparam n1533_s2.INIT=8'h5C;
  LUT3 n1534_s2 (
    .F(n1534_5),
    .I0(n1518_6),
    .I1(n1534_6),
    .I2(n1531_8) 
);
defparam n1534_s2.INIT=8'h5C;
  LUT3 n1535_s2 (
    .F(n1535_5),
    .I0(n1519_6),
    .I1(n1535_6),
    .I2(n1531_8) 
);
defparam n1535_s2.INIT=8'hAC;
  LUT3 n1536_s2 (
    .F(n1536_5),
    .I0(n1520_6),
    .I1(n1536_6),
    .I2(n1531_8) 
);
defparam n1536_s2.INIT=8'h5C;
  LUT3 n1537_s2 (
    .F(n1537_5),
    .I0(n1521_6),
    .I1(n1537_6),
    .I2(n1531_8) 
);
defparam n1537_s2.INIT=8'hAC;
  LUT3 n1538_s2 (
    .F(n1538_5),
    .I0(n1522_6),
    .I1(n1538_6),
    .I2(n1531_8) 
);
defparam n1538_s2.INIT=8'hAC;
  LUT3 n1539_s3 (
    .F(n1539_6),
    .I0(n1515_7),
    .I1(n1539_7),
    .I2(n1539_8) 
);
defparam n1539_s3.INIT=8'h5C;
  LUT3 n1540_s2 (
    .F(n1540_5),
    .I0(n1516_6),
    .I1(n1540_6),
    .I2(n1539_8) 
);
defparam n1540_s2.INIT=8'h5C;
  LUT3 n1541_s2 (
    .F(n1541_5),
    .I0(n1517_6),
    .I1(n1541_6),
    .I2(n1539_8) 
);
defparam n1541_s2.INIT=8'h5C;
  LUT3 n1542_s2 (
    .F(n1542_5),
    .I0(n1518_6),
    .I1(n1542_6),
    .I2(n1539_8) 
);
defparam n1542_s2.INIT=8'h5C;
  LUT3 n1543_s2 (
    .F(n1543_5),
    .I0(n1519_6),
    .I1(n1543_6),
    .I2(n1539_8) 
);
defparam n1543_s2.INIT=8'hAC;
  LUT3 n1544_s2 (
    .F(n1544_5),
    .I0(n1520_6),
    .I1(n1544_6),
    .I2(n1539_8) 
);
defparam n1544_s2.INIT=8'h5C;
  LUT3 n1545_s2 (
    .F(n1545_5),
    .I0(n1521_6),
    .I1(n1545_6),
    .I2(n1539_8) 
);
defparam n1545_s2.INIT=8'hAC;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(n1522_6),
    .I1(n1546_6),
    .I2(n1539_8) 
);
defparam n1546_s2.INIT=8'hAC;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(n1547_7),
    .I2(n1515_7),
    .I3(n1547_8) 
);
defparam n1547_s2.INIT=16'h0FEE;
  LUT3 n1549_s4 (
    .F(n1549_7),
    .I0(n1517_6),
    .I1(n1549_8),
    .I2(n1547_8) 
);
defparam n1549_s4.INIT=8'h53;
  LUT4 n1550_s6 (
    .F(n1550_9),
    .I0(n1550_10),
    .I1(n1550_22),
    .I2(n1547_8),
    .I3(n1518_6) 
);
defparam n1550_s6.INIT=16'h44F4;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_8),
    .I1(n1519_6),
    .I2(n1547_8) 
);
defparam n1551_s4.INIT=8'hC5;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_7),
    .I1(n1552_8),
    .I2(n1552_9),
    .I3(n1552_25) 
);
defparam n1552_s3.INIT=16'hFFB0;
  LUT4 n1553_s4 (
    .F(n1553_7),
    .I0(n1553_8),
    .I1(n1550_22),
    .I2(n1521_6),
    .I3(n1547_8) 
);
defparam n1553_s4.INIT=16'hF444;
  LUT3 n1554_s4 (
    .F(n1554_7),
    .I0(n1522_6),
    .I1(n1554_8),
    .I2(n1547_8) 
);
defparam n1554_s4.INIT=8'hAC;
  LUT4 n1523_s0 (
    .F(n1523_3),
    .I0(n1523_4),
    .I1(n1515_7),
    .I2(n1523_5),
    .I3(n1523_6) 
);
defparam n1523_s0.INIT=16'hBF00;
  LUT3 n1524_s0 (
    .F(n1524_3),
    .I0(n1524_4),
    .I1(n1524_5),
    .I2(n1524_19) 
);
defparam n1524_s0.INIT=8'h53;
  LUT3 n1525_s0 (
    .F(n1525_3),
    .I0(n1525_4),
    .I1(n1525_5),
    .I2(n1524_19) 
);
defparam n1525_s0.INIT=8'hC5;
  LUT3 n1526_s0 (
    .F(n1526_3),
    .I0(n1526_4),
    .I1(n1526_5),
    .I2(n1524_19) 
);
defparam n1526_s0.INIT=8'h35;
  LUT3 n1528_s0 (
    .F(n1528_3),
    .I0(n1528_4),
    .I1(n1528_5),
    .I2(n1524_19) 
);
defparam n1528_s0.INIT=8'hC5;
  LUT3 n1529_s0 (
    .F(n1529_3),
    .I0(n1529_4),
    .I1(n1529_5),
    .I2(n1524_19) 
);
defparam n1529_s0.INIT=8'h35;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n1530_4),
    .I1(n1530_5),
    .I2(n1524_19) 
);
defparam n1530_s0.INIT=8'h35;
  LUT3 n3338_s0 (
    .F(n3338_3),
    .I0(imode_Z[1]),
    .I1(imode_Z[0]),
    .I2(w_cpu_enable) 
);
defparam n3338_s0.INIT=8'h70;
  LUT2 n3343_s0 (
    .F(n3343_3),
    .I0(n1134_8),
    .I1(mcycle_2_7) 
);
defparam n3343_s0.INIT=4'h8;
  LUT4 n3360_s0 (
    .F(n3360_3),
    .I0(n3360_4),
    .I1(w_cpu_enable),
    .I2(n1134_8),
    .I3(n3360_11) 
);
defparam n3360_s0.INIT=16'h8000;
  LUT4 n2024_s0 (
    .F(n2024_3),
    .I0(xy_state[1]),
    .I1(alternate),
    .I2(set_busa_to_Z[2]),
    .I3(n2024_4) 
);
defparam n2024_s0.INIT=16'hACCC;
  LUT4 n2033_s0 (
    .F(n2033_3),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(n2033_4),
    .I3(alternate) 
);
defparam n2033_s0.INIT=16'hDFC0;
  LUT4 n2046_s0 (
    .F(n2046_3),
    .I0(alternate),
    .I1(xy_state[1]),
    .I2(n2046_4),
    .I3(n2046_5) 
);
defparam n2046_s0.INIT=16'hCCCA;
  LUT3 n2064_s0 (
    .F(n2064_3),
    .I0(n2064_4),
    .I1(n1365_6),
    .I2(n2064_5) 
);
defparam n2064_s0.INIT=8'h5C;
  LUT4 regaddra_2_s14 (
    .F(n2153_4),
    .I0(regaddra_r[2]),
    .I1(alternate),
    .I2(n2153_5),
    .I3(n2153_6) 
);
defparam regaddra_2_s14.INIT=16'hCCCA;
  LUT4 regaddra_1_s6 (
    .F(regaddra[1]),
    .I0(regaddra_1_10),
    .I1(n2153_5),
    .I2(regaddra_1_11),
    .I3(regaddra_2_15) 
);
defparam regaddra_1_s6.INIT=16'hEE0F;
  LUT4 regaddra_0_s6 (
    .F(regaddra[0]),
    .I0(regaddra_0_10),
    .I1(regaddra_0_11),
    .I2(regaddra_0_12),
    .I3(regaddra_2_15) 
);
defparam regaddra_0_s6.INIT=16'h7077;
  LUT3 regaddrb_2_s2 (
    .F(regaddrb[2]),
    .I0(regaddrb_r[2]),
    .I1(alternate),
    .I2(n2153_5) 
);
defparam regaddrb_2_s2.INIT=8'hCA;
  LUT4 regdih_7_s0 (
    .F(regdih[7]),
    .I0(regdih_7_4),
    .I1(regdih_7_5),
    .I2(regbusb[15]),
    .I3(n2153_5) 
);
defparam regdih_7_s0.INIT=16'hF044;
  LUT4 regdih_6_s0 (
    .F(regdih[6]),
    .I0(regdih_6_4),
    .I1(regdih_6_5),
    .I2(regdih_6_6),
    .I3(regbusb[14]) 
);
defparam regdih_6_s0.INIT=16'h4F43;
  LUT4 regdih_5_s0 (
    .F(regdih[5]),
    .I0(regdih_5_4),
    .I1(regdih_5_5),
    .I2(regbusb[13]),
    .I3(n2153_5) 
);
defparam regdih_5_s0.INIT=16'hF0EE;
  LUT4 regdih_4_s0 (
    .F(regdih[4]),
    .I0(regdih_4_4),
    .I1(regdih_4_5),
    .I2(regbusb[12]),
    .I3(n2153_5) 
);
defparam regdih_4_s0.INIT=16'hF0EE;
  LUT4 regdih_3_s0 (
    .F(regdih[3]),
    .I0(regdih_3_4),
    .I1(regdih_3_5),
    .I2(regbusb[11]),
    .I3(n2153_5) 
);
defparam regdih_3_s0.INIT=16'hF011;
  LUT4 regdih_2_s0 (
    .F(regdih[2]),
    .I0(regdih_2_4),
    .I1(regdih_2_5),
    .I2(regbusb[10]),
    .I3(n2153_5) 
);
defparam regdih_2_s0.INIT=16'hF0EE;
  LUT4 regdih_1_s0 (
    .F(regdih[1]),
    .I0(regdih_1_4),
    .I1(regdih_1_5),
    .I2(regbusb[9]),
    .I3(n2153_5) 
);
defparam regdih_1_s0.INIT=16'hF011;
  LUT4 regdih_0_s0 (
    .F(regdih[0]),
    .I0(regdih_0_4),
    .I1(regdih_0_5),
    .I2(regbusb[8]),
    .I3(n2153_5) 
);
defparam regdih_0_s0.INIT=16'hF011;
  LUT4 regdil_7_s0 (
    .F(regdil[7]),
    .I0(regdih_7_4),
    .I1(regdil_7_4),
    .I2(regbusb[7]),
    .I3(n2153_5) 
);
defparam regdil_7_s0.INIT=16'hF044;
  LUT4 regdil_6_s0 (
    .F(regdil[6]),
    .I0(regdih_6_4),
    .I1(regdil_6_4),
    .I2(regdil_6_5),
    .I3(regbusb[6]) 
);
defparam regdil_6_s0.INIT=16'h4F43;
  LUT4 regdil_5_s0 (
    .F(regdil[5]),
    .I0(regdil_5_4),
    .I1(regdil_5_5),
    .I2(regbusb[5]),
    .I3(n2153_5) 
);
defparam regdil_5_s0.INIT=16'hF0EE;
  LUT4 regdil_4_s0 (
    .F(regdil[4]),
    .I0(regdil_4_4),
    .I1(regdil_4_5),
    .I2(regbusb[4]),
    .I3(n2153_5) 
);
defparam regdil_4_s0.INIT=16'hF0EE;
  LUT4 regdil_3_s0 (
    .F(regdil[3]),
    .I0(regdil_3_4),
    .I1(regdil_3_5),
    .I2(regbusb[3]),
    .I3(n2153_5) 
);
defparam regdil_3_s0.INIT=16'hF011;
  LUT4 regdil_2_s0 (
    .F(regdil[2]),
    .I0(regdil_2_4),
    .I1(regdil_2_5),
    .I2(regbusb[2]),
    .I3(n2153_5) 
);
defparam regdil_2_s0.INIT=16'hF0EE;
  LUT4 regdil_1_s0 (
    .F(regdil[1]),
    .I0(regdil_1_4),
    .I1(regdil_1_5),
    .I2(regbusb[1]),
    .I3(n2153_5) 
);
defparam regdil_1_s0.INIT=16'hF011;
  LUT4 regdil_0_s0 (
    .F(regdil[0]),
    .I0(regdil_0_4),
    .I1(regdil_0_5),
    .I2(regbusb[0]),
    .I3(n2153_5) 
);
defparam regdil_0_s0.INIT=16'hF011;
  LUT4 n2497_s0 (
    .F(n2497_3),
    .I0(n2497_9),
    .I1(n2497_5),
    .I2(ff_di_reg[7]),
    .I3(n1523_4) 
);
defparam n2497_s0.INIT=16'hF0EE;
  LUT4 n2498_s0 (
    .F(n2498_3),
    .I0(n2498_7),
    .I1(n2498_5),
    .I2(ff_di_reg[6]),
    .I3(n1523_4) 
);
defparam n2498_s0.INIT=16'hF0EE;
  LUT4 n2499_s0 (
    .F(n2499_3),
    .I0(n2499_7),
    .I1(n2499_5),
    .I2(ff_di_reg[5]),
    .I3(n1523_4) 
);
defparam n2499_s0.INIT=16'hF0EE;
  LUT4 n2500_s0 (
    .F(n2500_3),
    .I0(n2500_7),
    .I1(n2500_5),
    .I2(ff_di_reg[4]),
    .I3(n1523_4) 
);
defparam n2500_s0.INIT=16'hF0EE;
  LUT4 n2501_s0 (
    .F(n2501_3),
    .I0(n2501_7),
    .I1(n2501_5),
    .I2(ff_di_reg[3]),
    .I3(n1523_4) 
);
defparam n2501_s0.INIT=16'hF0EE;
  LUT4 n2502_s0 (
    .F(n2502_3),
    .I0(n2502_7),
    .I1(n2502_5),
    .I2(ff_di_reg[2]),
    .I3(n1523_4) 
);
defparam n2502_s0.INIT=16'hF0EE;
  LUT4 n2503_s0 (
    .F(n2503_3),
    .I0(n2503_7),
    .I1(n2503_5),
    .I2(ff_di_reg[1]),
    .I3(n1523_4) 
);
defparam n2503_s0.INIT=16'hF0EE;
  LUT4 n2504_s0 (
    .F(n2504_3),
    .I0(n2504_7),
    .I1(n2504_5),
    .I2(ff_di_reg[0]),
    .I3(n1523_4) 
);
defparam n2504_s0.INIT=16'hF0EE;
  LUT3 n2505_s0 (
    .F(n2505_3),
    .I0(n2473_32),
    .I1(ff_di_reg[7]),
    .I2(n1523_4) 
);
defparam n2505_s0.INIT=8'hCA;
  LUT3 n2506_s0 (
    .F(n2506_3),
    .I0(n2474_32),
    .I1(ff_di_reg[6]),
    .I2(n1523_4) 
);
defparam n2506_s0.INIT=8'hCA;
  LUT3 n2507_s0 (
    .F(n2507_3),
    .I0(n2475_32),
    .I1(ff_di_reg[5]),
    .I2(n1523_4) 
);
defparam n2507_s0.INIT=8'hCA;
  LUT3 n2508_s0 (
    .F(n2508_3),
    .I0(n2476_32),
    .I1(ff_di_reg[4]),
    .I2(n1523_4) 
);
defparam n2508_s0.INIT=8'hCA;
  LUT3 n2509_s0 (
    .F(n2509_3),
    .I0(n2477_32),
    .I1(ff_di_reg[3]),
    .I2(n1523_4) 
);
defparam n2509_s0.INIT=8'hCA;
  LUT3 n2510_s0 (
    .F(n2510_3),
    .I0(n2478_32),
    .I1(ff_di_reg[2]),
    .I2(n1523_4) 
);
defparam n2510_s0.INIT=8'hCA;
  LUT3 n2511_s0 (
    .F(n2511_3),
    .I0(n2479_32),
    .I1(ff_di_reg[1]),
    .I2(n1523_4) 
);
defparam n2511_s0.INIT=8'hCA;
  LUT3 n2512_s0 (
    .F(n2512_3),
    .I0(n2480_32),
    .I1(ff_di_reg[0]),
    .I2(n1523_4) 
);
defparam n2512_s0.INIT=8'hCA;
  LUT3 n2619_s0 (
    .F(n2619_3),
    .I0(ir[4]),
    .I1(n2619_4),
    .I2(n332_4) 
);
defparam n2619_s0.INIT=8'h70;
  LUT4 n2681_s0 (
    .F(n2681_3),
    .I0(n2681_9),
    .I1(n2681_5),
    .I2(int_s),
    .I3(inte_ff1) 
);
defparam n2681_s0.INIT=16'h1000;
  LUT2 n3422_s0 (
    .F(n3422_3),
    .I0(n94_3),
    .I1(n3422_4) 
);
defparam n3422_s0.INIT=4'h4;
  LUT2 n3499_s0 (
    .F(n3499_3),
    .I0(n354_5),
    .I1(mcycle_2_7) 
);
defparam n3499_s0.INIT=4'h8;
  LUT3 n3502_s0 (
    .F(n3502_3),
    .I0(n354_5),
    .I1(w_cpu_enable),
    .I2(n3502_4) 
);
defparam n3502_s0.INIT=8'h40;
  LUT4 n2473_s33 (
    .F(n2473_34),
    .I0(sp[7]),
    .I1(n2473_39),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2473_s33.INIT=16'h3C0A;
  LUT4 n2474_s32 (
    .F(n2474_34),
    .I0(sp[6]),
    .I1(n2474_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2474_s32.INIT=16'h3C0A;
  LUT4 n2475_s32 (
    .F(n2475_34),
    .I0(sp[5]),
    .I1(n2475_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2475_s32.INIT=16'h3C0A;
  LUT4 n2476_s32 (
    .F(n2476_34),
    .I0(sp[4]),
    .I1(n2476_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2476_s32.INIT=16'h3C0A;
  LUT4 n2477_s32 (
    .F(n2477_34),
    .I0(sp[3]),
    .I1(n2477_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2477_s32.INIT=16'h3C0A;
  LUT4 n2478_s32 (
    .F(n2478_34),
    .I0(sp[2]),
    .I1(n2478_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2478_s32.INIT=16'h3C0A;
  LUT4 n2479_s32 (
    .F(n2479_34),
    .I0(sp[1]),
    .I1(n2479_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2479_s32.INIT=16'h3C0A;
  LUT4 n2480_s32 (
    .F(n2480_34),
    .I0(sp[0]),
    .I1(n2480_37),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2480_s32.INIT=16'hC3FA;
  LUT4 n1321_s4 (
    .F(n1321_7),
    .I0(ir[4]),
    .I1(iset[1]),
    .I2(n164_5),
    .I3(n1321_11) 
);
defparam n1321_s4.INIT=16'h8000;
  LUT2 n2473_s26 (
    .F(n2473_36),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2473_s26.INIT=4'h8;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(ir[3]),
    .I1(n1693_5),
    .I2(w_cpu_enable),
    .I3(n1321_11) 
);
defparam n1693_s1.INIT=16'h4000;
  LUT3 n2025_s1 (
    .F(n2025_4),
    .I0(w_cpu_enable),
    .I1(set_busa_to_Z[2]),
    .I2(n2024_4) 
);
defparam n2025_s1.INIT=8'h80;
  LUT4 n2034_s1 (
    .F(n2034_4),
    .I0(xy_ind),
    .I1(set_busb_to_Z[1]),
    .I2(n2034_5),
    .I3(set_busb_to_Z[2]) 
);
defparam n2034_s1.INIT=16'h1000;
  LUT4 n2047_s1 (
    .F(n2047_4),
    .I0(n2046_5),
    .I1(n2047_5),
    .I2(n2047_6),
    .I3(w_cpu_enable) 
);
defparam n2047_s1.INIT=16'hFE00;
  LUT4 n2048_s1 (
    .F(n2048_4),
    .I0(xy_state[0]),
    .I1(n2046_5),
    .I2(xy_state[1]),
    .I3(n2047_4) 
);
defparam n2048_s1.INIT=16'hFE00;
  LUT2 n2591_s1 (
    .F(n2591_4),
    .I0(req_vsync_int_n),
    .I1(reg_r1_vsync_int_en_Z) 
);
defparam n2591_s1.INIT=4'h4;
  LUT3 pc_14_s2 (
    .F(pc_14_6),
    .I0(n1134_8),
    .I1(pc_14_7),
    .I2(w_cpu_enable) 
);
defparam pc_14_s2.INIT=8'hE0;
  LUT4 ir_7_s2 (
    .F(ir_7_6),
    .I0(n1134_8),
    .I1(ir_7_9),
    .I2(n224_5),
    .I3(w_cpu_enable) 
);
defparam ir_7_s2.INIT=16'hD000;
  LUT4 iset_1_s2 (
    .F(iset_1_6),
    .I0(n2046_5),
    .I1(w_cpu_enable),
    .I2(iset_1_9),
    .I3(ff_a_15_8) 
);
defparam iset_1_s2.INIT=16'hFF80;
  LUT2 xy_state_1_s2 (
    .F(xy_state_1_6),
    .I0(iset_1_9),
    .I1(ff_a_15_8) 
);
defparam xy_state_1_s2.INIT=4'h4;
  LUT4 f_6_s2 (
    .F(f_6_6),
    .I0(n3344_8),
    .I1(f_6_7),
    .I2(f_6_10),
    .I3(w_cpu_enable) 
);
defparam f_6_s2.INIT=16'hBF00;
  LUT2 r_6_s2 (
    .F(r_6_6),
    .I0(n1590_6),
    .I1(ff_a_15_8) 
);
defparam r_6_s2.INIT=4'hE;
  LUT4 xy_ind_s2 (
    .F(xy_ind_6),
    .I0(xy_ind_7),
    .I1(n2681_5),
    .I2(ff_a_15_8),
    .I3(xy_ind_10) 
);
defparam xy_ind_s2.INIT=16'hFFB0;
  LUT4 incdecz_s2 (
    .F(incdecz_6),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n2064_5),
    .I3(w_cpu_enable) 
);
defparam incdecz_s2.INIT=16'hF800;
  LUT4 tstate_2_s3 (
    .F(tstate_2_6),
    .I0(auto_wait_t1),
    .I1(n191_5),
    .I2(tstate_2_7),
    .I3(mcycle_2_7) 
);
defparam tstate_2_s3.INIT=16'hFFE0;
  LUT4 inte_ff2_s2 (
    .F(inte_ff2_6),
    .I0(n354_5),
    .I1(inte_ff2_10),
    .I2(inte_ff2_8),
    .I3(w_cpu_enable) 
);
defparam inte_ff2_s2.INIT=16'hF400;
  LUT4 ff_m1_n_s2 (
    .F(ff_m1_n_5),
    .I0(n354_5),
    .I1(n3502_4),
    .I2(ff_m1_n_8),
    .I3(w_cpu_enable) 
);
defparam ff_m1_n_s2.INIT=16'h4F00;
  LUT3 pc_0_s3 (
    .F(pc_0_7),
    .I0(pc_0_10),
    .I1(n224_4),
    .I2(pc_14_6) 
);
defparam pc_0_s3.INIT=8'hD0;
  LUT3 tmpaddr_15_s3 (
    .F(tmpaddr_15_7),
    .I0(tmpaddr_15_8),
    .I1(n1289_7),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_15_s3.INIT=8'hD0;
  LUT3 tmpaddr_7_s3 (
    .F(tmpaddr_7_7),
    .I0(tmpaddr_15_8),
    .I1(n1297_8),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_7_s3.INIT=8'hD0;
  LUT4 acc_7_s3 (
    .F(acc_7_7),
    .I0(n1515_8),
    .I1(n3344_8),
    .I2(acc_7_8),
    .I3(w_cpu_enable) 
);
defparam acc_7_s3.INIT=16'hEF00;
  LUT4 f_7_s3 (
    .F(f_7_7),
    .I0(n1365_5),
    .I1(f_6_7),
    .I2(f_7_8),
    .I3(f_6_6) 
);
defparam f_7_s3.INIT=16'hFB00;
  LUT3 sp_15_s3 (
    .F(sp_15_7),
    .I0(sp_15_8),
    .I1(n1531_8),
    .I2(w_cpu_enable) 
);
defparam sp_15_s3.INIT=8'hE0;
  LUT3 sp_7_s3 (
    .F(sp_7_7),
    .I0(sp_15_8),
    .I1(n1539_8),
    .I2(w_cpu_enable) 
);
defparam sp_7_s3.INIT=8'hE0;
  LUT4 inte_ff1_s3 (
    .F(inte_ff1_7),
    .I0(n354_5),
    .I1(inte_ff2_10),
    .I2(inte_ff1_8),
    .I3(w_cpu_enable) 
);
defparam inte_ff1_s3.INIT=16'h4F00;
  LUT4 f_2_s4 (
    .F(f_2_8),
    .I0(ir[1]),
    .I1(n332_4),
    .I2(w_cpu_enable),
    .I3(f_7_7) 
);
defparam f_2_s4.INIT=16'hFF40;
  LUT4 f_5_s5 (
    .F(f_5_9),
    .I0(n1547_8),
    .I1(f_5_17),
    .I2(f_5_11),
    .I3(w_cpu_enable) 
);
defparam f_5_s5.INIT=16'hEF00;
  LUT4 f_1_s5 (
    .F(f_1_9),
    .I0(f_1_10),
    .I1(n1550_22),
    .I2(f_1_11),
    .I3(w_cpu_enable) 
);
defparam f_1_s5.INIT=16'h0B00;
  LUT3 f_0_s5 (
    .F(f_0_9),
    .I0(f_0_10),
    .I1(n1547_8),
    .I2(w_cpu_enable) 
);
defparam f_0_s5.INIT=8'hE0;
  LUT4 f_4_s7 (
    .F(f_4_11),
    .I0(f_6_10),
    .I1(w_cpu_enable),
    .I2(f_4_15),
    .I3(f_1_9) 
);
defparam f_4_s7.INIT=16'hFF40;
  LUT3 n256_s2 (
    .F(n256_6),
    .I0(xy_ind_7),
    .I1(ir[5]),
    .I2(n257_8) 
);
defparam n256_s2.INIT=8'h40;
  LUT3 n2751_s2 (
    .F(n2751_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(n94_3) 
);
defparam n2751_s2.INIT=8'h60;
  LUT4 n2750_s2 (
    .F(n2750_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n94_3) 
);
defparam n2750_s2.INIT=16'h7800;
  LUT3 n1130_s1 (
    .F(n1130_5),
    .I0(n1134_8),
    .I1(xy_ind_7),
    .I2(n2681_5) 
);
defparam n1130_s1.INIT=8'h40;
  LUT4 n2480_s33 (
    .F(n2480_36),
    .I0(pc[0]),
    .I1(pc[8]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2480_s33.INIT=16'h0C0A;
  LUT4 n2479_s33 (
    .F(n2479_36),
    .I0(pc[1]),
    .I1(pc[9]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2479_s33.INIT=16'h0C0A;
  LUT4 n2478_s33 (
    .F(n2478_36),
    .I0(pc[2]),
    .I1(pc[10]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2478_s33.INIT=16'h0C0A;
  LUT4 n2477_s33 (
    .F(n2477_36),
    .I0(pc[3]),
    .I1(pc[11]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2477_s33.INIT=16'h0C0A;
  LUT4 n2476_s33 (
    .F(n2476_36),
    .I0(pc[4]),
    .I1(pc[12]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2476_s33.INIT=16'h0C0A;
  LUT4 n2475_s33 (
    .F(n2475_36),
    .I0(pc[5]),
    .I1(pc[13]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2475_s33.INIT=16'h0C0A;
  LUT4 n2474_s33 (
    .F(n2474_36),
    .I0(pc[6]),
    .I1(pc[14]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2474_s33.INIT=16'h0C0A;
  LUT4 n2473_s34 (
    .F(n2473_38),
    .I0(pc[7]),
    .I1(pc[15]),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[0]) 
);
defparam n2473_s34.INIT=16'h0C0A;
  LUT3 n2711_s2 (
    .F(n2711_6),
    .I0(w_m_cycle[0]),
    .I1(n2711_7),
    .I2(n354_5) 
);
defparam n2711_s2.INIT=8'h07;
  LUT2 n2656_s2 (
    .F(n2656_6),
    .I0(n2656_7),
    .I1(w_m_cycle[0]) 
);
defparam n2656_s2.INIT=4'h4;
  LUT2 n2654_s2 (
    .F(n2654_6),
    .I0(n2656_7),
    .I1(w_m_cycle[2]) 
);
defparam n2654_s2.INIT=4'h4;
  LUT3 n2794_s4 (
    .F(n2794_8),
    .I0(inte_ff2_10),
    .I1(n354_5),
    .I2(n2794_9) 
);
defparam n2794_s4.INIT=8'hD0;
  LUT4 n2605_s2 (
    .F(n2605_6),
    .I0(n224_4),
    .I1(intcycle),
    .I2(n191_5),
    .I3(n94_3) 
);
defparam n2605_s2.INIT=16'h8F00;
  LUT3 n1410_s1 (
    .F(n1410_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[0]),
    .I2(n94_3) 
);
defparam n1410_s1.INIT=8'h0D;
  LUT3 n1409_s1 (
    .F(n1409_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[1]),
    .I2(n94_3) 
);
defparam n1409_s1.INIT=8'h0D;
  LUT3 n1408_s1 (
    .F(n1408_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[2]),
    .I2(n94_3) 
);
defparam n1408_s1.INIT=8'h0D;
  LUT4 n1406_s1 (
    .F(n1406_5),
    .I0(n1406_6),
    .I1(mcycles_d_1_6),
    .I2(n1406_7),
    .I3(n94_3) 
);
defparam n1406_s1.INIT=16'h004F;
  LUT2 n1407_s1 (
    .F(n1407_5),
    .I0(n94_3),
    .I1(n1407_6) 
);
defparam n1407_s1.INIT=4'h4;
  LUT4 n1141_s1 (
    .F(n1141_5),
    .I0(n1141_6),
    .I1(n154_4),
    .I2(iset[1]),
    .I3(n1141_7) 
);
defparam n1141_s1.INIT=16'h3500;
  LUT4 n1140_s1 (
    .F(n1140_5),
    .I0(n1140_6),
    .I1(n1140_7),
    .I2(n1140_8),
    .I3(n1141_7) 
);
defparam n1140_s1.INIT=16'h0D00;
  LUT4 n1139_s1 (
    .F(n1139_5),
    .I0(n1139_6),
    .I1(iset[1]),
    .I2(n154_5),
    .I3(n1141_7) 
);
defparam n1139_s1.INIT=16'h0E00;
  LUT4 n1138_s1 (
    .F(n1138_5),
    .I0(n1138_6),
    .I1(n1138_10),
    .I2(n1138_8),
    .I3(n1141_7) 
);
defparam n1138_s1.INIT=16'hF400;
  LUT4 n1137_s1 (
    .F(n1137_5),
    .I0(iset[1]),
    .I1(n191_6),
    .I2(n1137_6),
    .I3(n1141_7) 
);
defparam n1137_s1.INIT=16'h8000;
  LUT4 n1136_s1 (
    .F(n1136_5),
    .I0(iset[0]),
    .I1(n1136_6),
    .I2(n1136_17),
    .I3(n1136_19) 
);
defparam n1136_s1.INIT=16'h1F00;
  LUT4 n2626_s2 (
    .F(n2626_6),
    .I0(n2626_12),
    .I1(n2626_10),
    .I2(n354_5),
    .I3(inte_ff2_10) 
);
defparam n2626_s2.INIT=16'h7077;
  LUT4 n2642_s2 (
    .F(n2642_6),
    .I0(n354_5),
    .I1(n3502_4),
    .I2(w_t_state[2]),
    .I3(ff_mreq_9) 
);
defparam n2642_s2.INIT=16'hB0BB;
  LUT2 n2752_s2 (
    .F(n2752_6),
    .I0(w_t_state[0]),
    .I1(n94_3) 
);
defparam n2752_s2.INIT=4'h7;
  LUT2 n1131_s2 (
    .F(n1131_6),
    .I0(n1134_8),
    .I1(iset_1_9) 
);
defparam n1131_s2.INIT=4'hE;
  LUT4 n2710_s1 (
    .F(n2710_5),
    .I0(set_busb_to_Z_3_6),
    .I1(n2710_6),
    .I2(n354_5),
    .I3(n2710_7) 
);
defparam n2710_s1.INIT=16'hFFF2;
  LUT4 n2709_s1 (
    .F(n2709_5),
    .I0(n2709_6),
    .I1(n2709_7),
    .I2(n354_5),
    .I3(n2709_8) 
);
defparam n2709_s1.INIT=16'hFFF2;
  LUT2 n2655_s1 (
    .F(n2655_5),
    .I0(w_m_cycle[1]),
    .I1(n2656_7) 
);
defparam n2655_s1.INIT=4'hE;
  LUT3 regaddra_2_s13 (
    .F(regaddra_2_13),
    .I0(alternate),
    .I1(regaddra_0_10),
    .I2(xy_state[1]) 
);
defparam regaddra_2_s13.INIT=8'hF8;
  LUT4 regaddra_2_s11 (
    .F(regaddra_2_15),
    .I0(regaddra_1_11),
    .I1(regaddra_0_11),
    .I2(regaddra_2_16),
    .I3(regaddra_0_10) 
);
defparam regaddra_2_s11.INIT=16'hF0FB;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(n154_7),
    .I1(ir[3]),
    .I2(n154_21),
    .I3(n154_9) 
);
defparam n154_s1.INIT=16'h000B;
  LUT4 n154_s2 (
    .F(n154_5),
    .I0(n154_10),
    .I1(n154_17),
    .I2(n154_12),
    .I3(iset[1]) 
);
defparam n154_s2.INIT=16'h0100;
  LUT3 n154_s3 (
    .F(n154_6),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam n154_s3.INIT=8'h40;
  LUT4 n289_s1 (
    .F(n289_4),
    .I0(n289_8),
    .I1(n289_9),
    .I2(n289_10),
    .I3(n289_11) 
);
defparam n289_s1.INIT=16'hEF00;
  LUT4 n289_s2 (
    .F(n289_5),
    .I0(pc[14]),
    .I1(n289_12),
    .I2(pc[15]),
    .I3(btr_r) 
);
defparam n289_s2.INIT=16'hB400;
  LUT4 n289_s3 (
    .F(n289_6),
    .I0(n289_28),
    .I1(n705_1),
    .I2(n224_4),
    .I3(n224_5) 
);
defparam n289_s3.INIT=16'h0D00;
  LUT4 n289_s4 (
    .F(n289_7),
    .I0(n224_5),
    .I1(n289_8),
    .I2(n289_14),
    .I3(n1134_8) 
);
defparam n289_s4.INIT=16'hBBF0;
  LUT4 n290_s1 (
    .F(n290_4),
    .I0(pc[14]),
    .I1(pc[13]),
    .I2(pc[12]),
    .I3(n290_7) 
);
defparam n290_s1.INIT=16'h8000;
  LUT4 n290_s3 (
    .F(n290_6),
    .I0(n290_9),
    .I1(n290_10),
    .I2(n290_11),
    .I3(n298_4) 
);
defparam n290_s3.INIT=16'hF0EE;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(n1121_13),
    .I1(n291_7),
    .I2(n291_8),
    .I3(n291_9) 
);
defparam n291_s1.INIT=16'h00FE;
  LUT4 n291_s2 (
    .F(n291_5),
    .I0(pc[12]),
    .I1(n290_7),
    .I2(n291_10),
    .I3(pc[13]) 
);
defparam n291_s2.INIT=16'h0807;
  LUT4 n291_s3 (
    .F(n291_6),
    .I0(n224_4),
    .I1(n291_11),
    .I2(pc[13]),
    .I3(pc_0_10) 
);
defparam n291_s3.INIT=16'h1400;
  LUT4 n292_s1 (
    .F(n292_4),
    .I0(n708_1),
    .I1(n292_8),
    .I2(n289_9),
    .I3(btr_r) 
);
defparam n292_s1.INIT=16'hCC53;
  LUT4 n292_s2 (
    .F(n292_5),
    .I0(n292_15),
    .I1(n289_10),
    .I2(n224_5),
    .I3(n1134_8) 
);
defparam n292_s2.INIT=16'h7000;
  LUT4 n292_s3 (
    .F(n292_6),
    .I0(pc[12]),
    .I1(n292_10),
    .I2(n94_3),
    .I3(n293_7) 
);
defparam n292_s3.INIT=16'hA300;
  LUT3 n292_s4 (
    .F(n292_7),
    .I0(n1134_8),
    .I1(pc[12]),
    .I2(n290_7) 
);
defparam n292_s4.INIT=8'h14;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(n293_18),
    .I1(ff_di_reg[3]),
    .I2(n293_9),
    .I3(n94_3) 
);
defparam n293_s1.INIT=16'h00F4;
  LUT3 n293_s2 (
    .F(n293_5),
    .I0(n294_17),
    .I1(n94_3),
    .I2(pc[11]) 
);
defparam n293_s2.INIT=8'hE0;
  LUT4 n293_s3 (
    .F(n293_6),
    .I0(n289_28),
    .I1(n709_1),
    .I2(n293_24),
    .I3(n293_12) 
);
defparam n293_s3.INIT=16'h0007;
  LUT4 n293_s4 (
    .F(n293_7),
    .I0(n289_10),
    .I1(n292_15),
    .I2(n224_5),
    .I3(n1134_8) 
);
defparam n293_s4.INIT=16'h8F00;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(n294_17),
    .I1(pc[10]),
    .I2(n94_3),
    .I3(n294_8) 
);
defparam n294_s1.INIT=16'h3037;
  LUT4 n294_s2 (
    .F(n294_5),
    .I0(n224_4),
    .I1(n292_15),
    .I2(n224_5),
    .I3(n294_9) 
);
defparam n294_s2.INIT=16'h0010;
  LUT4 n294_s3 (
    .F(n294_6),
    .I0(n291_10),
    .I1(n294_10),
    .I2(pc[10]),
    .I3(n294_11) 
);
defparam n294_s3.INIT=16'h0110;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(n295_20),
    .I1(n295_8),
    .I2(n295_9),
    .I3(n295_10) 
);
defparam n295_s1.INIT=16'h00F4;
  LUT4 n295_s2 (
    .F(n295_5),
    .I0(pc[8]),
    .I1(n295_11),
    .I2(pc[9]),
    .I3(pc_0_10) 
);
defparam n295_s2.INIT=16'hB400;
  LUT4 n295_s3 (
    .F(n295_6),
    .I0(pc[8]),
    .I1(pc[7]),
    .I2(n295_12),
    .I3(pc[9]) 
);
defparam n295_s3.INIT=16'h7F80;
  LUT4 n296_s1 (
    .F(n296_4),
    .I0(n292_15),
    .I1(n296_7),
    .I2(n298_4),
    .I3(n1134_8) 
);
defparam n296_s1.INIT=16'h1F00;
  LUT4 n296_s2 (
    .F(n296_5),
    .I0(pc[7]),
    .I1(n295_12),
    .I2(n296_8),
    .I3(pc[8]) 
);
defparam n296_s2.INIT=16'h0708;
  LUT4 n296_s3 (
    .F(n296_6),
    .I0(pc[8]),
    .I1(n94_3),
    .I2(n296_9),
    .I3(n294_17) 
);
defparam n296_s3.INIT=16'h5474;
  LUT4 n297_s1 (
    .F(n297_4),
    .I0(n297_7),
    .I1(n297_8),
    .I2(n1121_13),
    .I3(n297_9) 
);
defparam n297_s1.INIT=16'h00F4;
  LUT4 n297_s2 (
    .F(n297_5),
    .I0(n295_20),
    .I1(n1134_8),
    .I2(pc[7]),
    .I3(n295_12) 
);
defparam n297_s2.INIT=16'hB00B;
  LUT4 n297_s3 (
    .F(n297_6),
    .I0(n224_4),
    .I1(n297_10),
    .I2(pc[7]),
    .I3(pc_0_10) 
);
defparam n297_s3.INIT=16'h1400;
  LUT3 n298_s1 (
    .F(n298_4),
    .I0(n292_15),
    .I1(n289_10),
    .I2(n224_5) 
);
defparam n298_s1.INIT=8'h70;
  LUT4 n298_s2 (
    .F(n298_5),
    .I0(n292_15),
    .I1(n298_13),
    .I2(n1134_8),
    .I3(n298_8) 
);
defparam n298_s2.INIT=16'h7303;
  LUT4 n298_s3 (
    .F(n298_6),
    .I0(n298_9),
    .I1(n2047_5),
    .I2(n293_7),
    .I3(n298_10) 
);
defparam n298_s3.INIT=16'hE000;
  LUT4 n299_s1 (
    .F(n299_4),
    .I0(regbusc[5]),
    .I1(n299_7),
    .I2(n2047_5),
    .I3(n94_3) 
);
defparam n299_s1.INIT=16'hCCA3;
  LUT4 n299_s3 (
    .F(n299_6),
    .I0(n292_15),
    .I1(n299_9),
    .I2(n298_4),
    .I3(n1134_8) 
);
defparam n299_s3.INIT=16'h1F00;
  LUT4 n300_s1 (
    .F(n300_4),
    .I0(n298_4),
    .I1(n300_6),
    .I2(n300_7),
    .I3(n300_8) 
);
defparam n300_s1.INIT=16'hEF00;
  LUT4 n300_s2 (
    .F(n300_5),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[0]) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s1 (
    .F(n301_4),
    .I0(regbusc[3]),
    .I1(n301_6),
    .I2(n94_3),
    .I3(n2047_5) 
);
defparam n301_s1.INIT=16'hC5CC;
  LUT4 n301_s2 (
    .F(n301_5),
    .I0(n292_15),
    .I1(n1134_8),
    .I2(n301_7),
    .I3(n301_8) 
);
defparam n301_s2.INIT=16'hC073;
  LUT4 n302_s1 (
    .F(n302_4),
    .I0(regbusc[2]),
    .I1(n302_6),
    .I2(n94_3),
    .I3(n2047_5) 
);
defparam n302_s1.INIT=16'hC5CC;
  LUT4 n302_s2 (
    .F(n302_5),
    .I0(n302_7),
    .I1(n298_4),
    .I2(n302_8),
    .I3(n1134_8) 
);
defparam n302_s2.INIT=16'hBBF0;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(n303_7),
    .I1(pc[1]),
    .I2(n303_8),
    .I3(n293_7) 
);
defparam n303_s1.INIT=16'hE800;
  LUT4 n303_s2 (
    .F(n303_5),
    .I0(pc[1]),
    .I1(n303_6),
    .I2(btr_r),
    .I3(n292_5) 
);
defparam n303_s2.INIT=16'h5300;
  LUT4 n303_s3 (
    .F(n303_6),
    .I0(n719_1),
    .I1(pc[1]),
    .I2(pc[0]),
    .I3(n289_9) 
);
defparam n303_s3.INIT=16'h55C3;
  LUT3 n1099_s1 (
    .F(n1099_4),
    .I0(r[5]),
    .I1(r[4]),
    .I2(n1101_4) 
);
defparam n1099_s1.INIT=8'h80;
  LUT3 n1099_s2 (
    .F(n1099_5),
    .I0(ir[4]),
    .I1(n164_5),
    .I2(special_ld_Z[0]) 
);
defparam n1099_s2.INIT=8'h40;
  LUT2 n1100_s1 (
    .F(n1100_4),
    .I0(r[4]),
    .I1(n1101_4) 
);
defparam n1100_s1.INIT=4'h8;
  LUT4 n1101_s1 (
    .F(n1101_4),
    .I0(r[0]),
    .I1(r[3]),
    .I2(r[2]),
    .I3(r[1]) 
);
defparam n1101_s1.INIT=16'h8000;
  LUT3 n1102_s1 (
    .F(n1102_4),
    .I0(r[0]),
    .I1(r[2]),
    .I2(r[1]) 
);
defparam n1102_s1.INIT=8'h80;
  LUT2 n1103_s1 (
    .F(n1103_4),
    .I0(r[0]),
    .I1(r[1]) 
);
defparam n1103_s1.INIT=4'h8;
  LUT3 n332_s1 (
    .F(n332_4),
    .I0(iset[1]),
    .I1(n154_6),
    .I2(\incdec_16_Z[3]_2_4 ) 
);
defparam n332_s1.INIT=8'h80;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(xy_ind),
    .I3(n354_6) 
);
defparam n354_s2.INIT=16'h000E;
  LUT4 n1083_s1 (
    .F(n1083_4),
    .I0(n1083_8),
    .I1(n1083_9),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1083_s1.INIT=16'h5300;
  LUT3 n1083_s2 (
    .F(n1083_5),
    .I0(n2047_5),
    .I1(n1083_10),
    .I2(n1083_11) 
);
defparam n1083_s2.INIT=8'h10;
  LUT2 n1083_s3 (
    .F(n1083_6),
    .I0(n1134_8),
    .I1(n1083_12) 
);
defparam n1083_s3.INIT=4'h8;
  LUT4 n1083_s4 (
    .F(n1083_7),
    .I0(n1134_8),
    .I1(i[7]),
    .I2(n293_18),
    .I3(ff_di_reg[7]) 
);
defparam n1083_s4.INIT=16'hB0BB;
  LUT4 n1084_s1 (
    .F(n1084_4),
    .I0(n1084_7),
    .I1(n1084_8),
    .I2(n1084_9),
    .I3(n1095_14) 
);
defparam n1084_s1.INIT=16'h1000;
  LUT4 n1084_s2 (
    .F(n1084_5),
    .I0(n1084_10),
    .I1(n1084_11),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1084_s2.INIT=16'h5C00;
  LUT4 n1084_s3 (
    .F(n1084_6),
    .I0(n1084_12),
    .I1(n1084_8),
    .I2(i[6]),
    .I3(n1134_8) 
);
defparam n1084_s3.INIT=16'hEEF0;
  LUT4 n1085_s1 (
    .F(n1085_4),
    .I0(n1085_8),
    .I1(n1085_9),
    .I2(n1085_10),
    .I3(n1085_11) 
);
defparam n1085_s1.INIT=16'h4300;
  LUT4 n1085_s2 (
    .F(n1085_5),
    .I0(n1085_12),
    .I1(n1085_11),
    .I2(n1085_39),
    .I3(n1085_14) 
);
defparam n1085_s2.INIT=16'h7F00;
  LUT4 n1085_s4 (
    .F(n1085_7),
    .I0(n1134_8),
    .I1(i[5]),
    .I2(n293_18),
    .I3(ff_di_reg[5]) 
);
defparam n1085_s4.INIT=16'hB0BB;
  LUT4 n1086_s1 (
    .F(n1086_4),
    .I0(n423_14),
    .I1(regbusc[12]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1086_s1.INIT=16'hAC00;
  LUT4 n1086_s2 (
    .F(n1086_5),
    .I0(n1086_9),
    .I1(n1086_10),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1086_s2.INIT=16'h3500;
  LUT3 n1086_s3 (
    .F(n1086_6),
    .I0(n293_18),
    .I1(n1086_11),
    .I2(n1095_14) 
);
defparam n1086_s3.INIT=8'h80;
  LUT4 n1086_s4 (
    .F(n1086_7),
    .I0(n1086_12),
    .I1(n1086_13),
    .I2(i[4]),
    .I3(n1134_8) 
);
defparam n1086_s4.INIT=16'hEEF0;
  LUT4 n1087_s1 (
    .F(n1087_4),
    .I0(sp[11]),
    .I1(acc[3]),
    .I2(n2038_6),
    .I3(n1087_14) 
);
defparam n1087_s1.INIT=16'h3500;
  LUT4 n1087_s2 (
    .F(n1087_5),
    .I0(n1087_9),
    .I1(n1085_39),
    .I2(n1087_10),
    .I3(n294_17) 
);
defparam n1087_s2.INIT=16'h0700;
  LUT4 n1087_s3 (
    .F(n1087_6),
    .I0(n293_18),
    .I1(ff_di_reg[3]),
    .I2(n293_9),
    .I3(n1134_8) 
);
defparam n1087_s3.INIT=16'h0B00;
  LUT2 n1087_s4 (
    .F(n1087_7),
    .I0(i[3]),
    .I1(n1134_8) 
);
defparam n1087_s4.INIT=4'h1;
  LUT4 n1088_s1 (
    .F(n1088_4),
    .I0(sp[10]),
    .I1(acc[2]),
    .I2(n2038_6),
    .I3(n1087_14) 
);
defparam n1088_s1.INIT=16'h3500;
  LUT4 n1088_s2 (
    .F(n1088_5),
    .I0(n1088_8),
    .I1(n1085_39),
    .I2(n1088_9),
    .I3(n294_17) 
);
defparam n1088_s2.INIT=16'h0700;
  LUT2 n1088_s3 (
    .F(n1088_6),
    .I0(n294_8),
    .I1(n1134_8) 
);
defparam n1088_s3.INIT=4'h4;
  LUT2 n1088_s4 (
    .F(n1088_7),
    .I0(i[2]),
    .I1(n1134_8) 
);
defparam n1088_s4.INIT=4'h1;
  LUT4 n1089_s1 (
    .F(n1089_4),
    .I0(sp[9]),
    .I1(acc[1]),
    .I2(n2038_6),
    .I3(n1087_14) 
);
defparam n1089_s1.INIT=16'h3500;
  LUT4 n1089_s2 (
    .F(n1089_5),
    .I0(n1089_8),
    .I1(n1085_39),
    .I2(n1089_9),
    .I3(n294_17) 
);
defparam n1089_s2.INIT=16'h4700;
  LUT4 n1089_s3 (
    .F(n1089_6),
    .I0(n1089_10),
    .I1(ff_di_reg[1]),
    .I2(n1089_11),
    .I3(n1134_8) 
);
defparam n1089_s3.INIT=16'h0B00;
  LUT2 n1089_s4 (
    .F(n1089_7),
    .I0(i[1]),
    .I1(n1134_8) 
);
defparam n1089_s4.INIT=4'h1;
  LUT4 n1090_s1 (
    .F(n1090_4),
    .I0(n427_14),
    .I1(regbusc[8]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1090_s1.INIT=16'hAC00;
  LUT4 n1090_s2 (
    .F(n1090_5),
    .I0(n1090_8),
    .I1(n1090_9),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1090_s2.INIT=16'h3500;
  LUT3 n1090_s3 (
    .F(n1090_6),
    .I0(n293_18),
    .I1(n1134_8),
    .I2(n1090_10) 
);
defparam n1090_s3.INIT=8'h80;
  LUT4 n1090_s4 (
    .F(n1090_7),
    .I0(n1090_11),
    .I1(n1090_12),
    .I2(i[0]),
    .I3(n1134_8) 
);
defparam n1090_s4.INIT=16'hEEF0;
  LUT4 n1091_s1 (
    .F(n1091_4),
    .I0(n1091_8),
    .I1(n1091_9),
    .I2(n1091_10),
    .I3(n1091_11) 
);
defparam n1091_s1.INIT=16'hBB0B;
  LUT3 n1091_s2 (
    .F(n1091_5),
    .I0(n1085_11),
    .I1(tmpaddr[7]),
    .I2(n2047_5) 
);
defparam n1091_s2.INIT=8'h0B;
  LUT4 n1091_s3 (
    .F(n1091_6),
    .I0(n2047_5),
    .I1(regbusc[7]),
    .I2(n1134_8),
    .I3(n293_18) 
);
defparam n1091_s3.INIT=16'hD000;
  LUT4 n1091_s4 (
    .F(n1091_7),
    .I0(n293_18),
    .I1(tmpaddr[7]),
    .I2(r[7]),
    .I3(n1134_8) 
);
defparam n1091_s4.INIT=16'hBB0F;
  LUT4 n1092_s1 (
    .F(n1092_4),
    .I0(n1092_8),
    .I1(n1092_9),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1092_s1.INIT=16'h5C00;
  LUT4 n1092_s2 (
    .F(n1092_5),
    .I0(tmpaddr[6]),
    .I1(n1092_10),
    .I2(n2047_5),
    .I3(n1085_11) 
);
defparam n1092_s2.INIT=16'h0305;
  LUT4 n1092_s3 (
    .F(n1092_6),
    .I0(n2047_5),
    .I1(regbusc[6]),
    .I2(n1134_8),
    .I3(n293_18) 
);
defparam n1092_s3.INIT=16'hD000;
  LUT4 n1092_s4 (
    .F(n1092_7),
    .I0(n293_18),
    .I1(tmpaddr[6]),
    .I2(r[6]),
    .I3(n1134_8) 
);
defparam n1092_s4.INIT=16'hBB0F;
  LUT4 n1093_s3 (
    .F(n1093_6),
    .I0(n1093_10),
    .I1(tmpaddr[5]),
    .I2(n1093_11),
    .I3(n1095_14) 
);
defparam n1093_s3.INIT=16'h0B00;
  LUT3 n1093_s4 (
    .F(n1093_7),
    .I0(r[5]),
    .I1(n1093_12),
    .I2(n1134_8) 
);
defparam n1093_s4.INIT=8'h35;
  LUT4 n1094_s1 (
    .F(n1094_4),
    .I0(sp[4]),
    .I1(ff_di_reg[4]),
    .I2(n2038_6),
    .I3(n1087_14) 
);
defparam n1094_s1.INIT=16'h3500;
  LUT4 n1094_s2 (
    .F(n1094_5),
    .I0(pc[4]),
    .I1(n1094_8),
    .I2(n2038_6),
    .I3(n1085_39) 
);
defparam n1094_s2.INIT=16'hC500;
  LUT4 n1094_s3 (
    .F(n1094_6),
    .I0(n1094_9),
    .I1(n1095_14),
    .I2(n1085_11),
    .I3(n293_18) 
);
defparam n1094_s3.INIT=16'h4000;
  LUT3 n1094_s4 (
    .F(n1094_7),
    .I0(n1094_10),
    .I1(r[4]),
    .I2(n1134_8) 
);
defparam n1094_s4.INIT=8'h5C;
  LUT4 n1095_s1 (
    .F(n1095_4),
    .I0(n1095_8),
    .I1(n1095_9),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1095_s1.INIT=16'h5300;
  LUT3 n1095_s3 (
    .F(n1095_6),
    .I0(n1093_10),
    .I1(tmpaddr[3]),
    .I2(n1095_10) 
);
defparam n1095_s3.INIT=8'h0B;
  LUT3 n1095_s4 (
    .F(n1095_7),
    .I0(r[3]),
    .I1(n1095_11),
    .I2(n1134_8) 
);
defparam n1095_s4.INIT=8'h35;
  LUT4 n1096_s2 (
    .F(n1096_5),
    .I0(n1093_10),
    .I1(tmpaddr[2]),
    .I2(n1096_9),
    .I3(n1095_14) 
);
defparam n1096_s2.INIT=16'h0B00;
  LUT3 n1096_s3 (
    .F(n1096_6),
    .I0(r[2]),
    .I1(n1096_10),
    .I2(n1134_8) 
);
defparam n1096_s3.INIT=8'h35;
  LUT4 n1097_s1 (
    .F(n1097_4),
    .I0(n1097_7),
    .I1(n1097_8),
    .I2(n2038_6),
    .I3(n1093_15) 
);
defparam n1097_s1.INIT=16'h5C00;
  LUT3 n1097_s2 (
    .F(n1097_5),
    .I0(n1093_10),
    .I1(tmpaddr[1]),
    .I2(n1097_9) 
);
defparam n1097_s2.INIT=8'h0B;
  LUT3 n1097_s3 (
    .F(n1097_6),
    .I0(r[1]),
    .I1(n1097_10),
    .I2(n1134_8) 
);
defparam n1097_s3.INIT=8'h35;
  LUT4 n1098_s1 (
    .F(n1098_4),
    .I0(n1091_8),
    .I1(n1098_8),
    .I2(n1098_9),
    .I3(n1098_10) 
);
defparam n1098_s1.INIT=16'h0BBB;
  LUT3 n1098_s2 (
    .F(n1098_5),
    .I0(n1085_11),
    .I1(tmpaddr[0]),
    .I2(n2047_5) 
);
defparam n1098_s2.INIT=8'h0B;
  LUT4 n1098_s3 (
    .F(n1098_6),
    .I0(n2047_5),
    .I1(regbusc[0]),
    .I2(n1134_8),
    .I3(n293_18) 
);
defparam n1098_s3.INIT=16'hD000;
  LUT4 n1098_s4 (
    .F(n1098_7),
    .I0(n293_18),
    .I1(tmpaddr[0]),
    .I2(r[0]),
    .I3(n1134_8) 
);
defparam n1098_s4.INIT=16'hBB0F;
  LUT4 n1121_s5 (
    .F(n1121_8),
    .I0(regbusc[0]),
    .I1(n1121_11),
    .I2(n2047_5),
    .I3(n94_3) 
);
defparam n1121_s5.INIT=16'h335C;
  LUT4 n1121_s6 (
    .F(n1121_9),
    .I0(n289_10),
    .I1(pc[0]),
    .I2(n1134_8),
    .I3(n720_1) 
);
defparam n1121_s6.INIT=16'h4CEC;
  LUT3 n1122_s1 (
    .F(n1122_4),
    .I0(halt_ff),
    .I1(n1122_6),
    .I2(n1134_8) 
);
defparam n1122_s1.INIT=8'h0E;
  LUT4 n1122_s2 (
    .F(n1122_5),
    .I0(istatus[1]),
    .I1(n1134_8),
    .I2(intcycle),
    .I3(istatus[0]) 
);
defparam n1122_s2.INIT=16'h1000;
  LUT4 n1297_s5 (
    .F(n1297_8),
    .I0(n1297_9),
    .I1(n1297_10),
    .I2(n1297_11),
    .I3(n164_5) 
);
defparam n1297_s5.INIT=16'hF400;
  LUT3 n1299_s3 (
    .F(n1299_6),
    .I0(n895_1),
    .I1(ir[5]),
    .I2(n1297_17) 
);
defparam n1299_s3.INIT=8'hAC;
  LUT3 n1300_s3 (
    .F(n1300_6),
    .I0(n896_1),
    .I1(ir[4]),
    .I2(n1297_17) 
);
defparam n1300_s3.INIT=8'hAC;
  LUT3 n1301_s3 (
    .F(n1301_6),
    .I0(n897_1),
    .I1(ir[3]),
    .I2(n1297_17) 
);
defparam n1301_s3.INIT=8'hAC;
  LUT3 n1289_s4 (
    .F(n1289_7),
    .I0(n1289_8),
    .I1(n164_5),
    .I2(n154_6) 
);
defparam n1289_s4.INIT=8'h40;
  LUT3 n1365_s2 (
    .F(n1365_5),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n1365_28) 
);
defparam n1365_s2.INIT=8'h0B;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(n1365_10),
    .I1(f[6]),
    .I2(f_7_8),
    .I3(n1365_11) 
);
defparam n1365_s3.INIT=16'hDC0C;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(n1365_13),
    .I1(n1516_6),
    .I2(n1547_8) 
);
defparam n1365_s5.INIT=8'h3A;
  LUT3 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_9),
    .I1(n1515_10),
    .I2(n1321_7) 
);
defparam n1515_s3.INIT=8'hA3;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(n1515_17),
    .I1(busb[7]),
    .I2(n1515_12) 
);
defparam n1515_s4.INIT=8'h07;
  LUT4 n1515_s5 (
    .F(n1515_8),
    .I0(read_to_reg_r[0]),
    .I1(read_to_reg_r[1]),
    .I2(read_to_reg_r[2]),
    .I3(n1515_13) 
);
defparam n1515_s5.INIT=16'h8000;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(save_alu_r),
    .I1(n1524_4),
    .I2(n1516_11),
    .I3(n1516_13) 
);
defparam n1516_s3.INIT=16'h008F;
  LUT3 n1517_s3 (
    .F(n1517_6),
    .I0(busb[5]),
    .I1(n1517_7),
    .I2(n1515_17) 
);
defparam n1517_s3.INIT=8'h53;
  LUT3 n1518_s3 (
    .F(n1518_6),
    .I0(busb[4]),
    .I1(n1518_7),
    .I2(n1515_17) 
);
defparam n1518_s3.INIT=8'h53;
  LUT3 n1519_s3 (
    .F(n1519_6),
    .I0(busb[3]),
    .I1(n1519_9),
    .I2(n1515_17) 
);
defparam n1519_s3.INIT=8'hA3;
  LUT3 n1520_s3 (
    .F(n1520_6),
    .I0(busb[2]),
    .I1(n1520_7),
    .I2(n1515_17) 
);
defparam n1520_s3.INIT=8'h53;
  LUT3 n1521_s3 (
    .F(n1521_6),
    .I0(busb[1]),
    .I1(n1521_7),
    .I2(n1515_17) 
);
defparam n1521_s3.INIT=8'hA3;
  LUT3 n1522_s3 (
    .F(n1522_6),
    .I0(busb[0]),
    .I1(n1522_7),
    .I2(n1515_17) 
);
defparam n1522_s3.INIT=8'hA3;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(n982_2),
    .I1(regbusc[15]),
    .I2(n2047_6) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT4 n1531_s5 (
    .F(n1531_8),
    .I0(read_to_reg_r[1]),
    .I1(n1531_9),
    .I2(read_to_reg_r[0]),
    .I3(n1531_10) 
);
defparam n1531_s5.INIT=16'h4000;
  LUT3 n1532_s3 (
    .F(n1532_6),
    .I0(n983_2),
    .I1(regbusc[14]),
    .I2(n2047_6) 
);
defparam n1532_s3.INIT=8'hCA;
  LUT3 n1533_s3 (
    .F(n1533_6),
    .I0(n984_2),
    .I1(regbusc[13]),
    .I2(n2047_6) 
);
defparam n1533_s3.INIT=8'hCA;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(n985_2),
    .I1(regbusc[12]),
    .I2(n2047_6) 
);
defparam n1534_s3.INIT=8'hCA;
  LUT3 n1535_s3 (
    .F(n1535_6),
    .I0(n986_2),
    .I1(regbusc[11]),
    .I2(n2047_6) 
);
defparam n1535_s3.INIT=8'hCA;
  LUT3 n1536_s3 (
    .F(n1536_6),
    .I0(n987_2),
    .I1(regbusc[10]),
    .I2(n2047_6) 
);
defparam n1536_s3.INIT=8'hCA;
  LUT3 n1537_s3 (
    .F(n1537_6),
    .I0(n988_2),
    .I1(regbusc[9]),
    .I2(n2047_6) 
);
defparam n1537_s3.INIT=8'hCA;
  LUT3 n1538_s3 (
    .F(n1538_6),
    .I0(n989_2),
    .I1(regbusc[8]),
    .I2(n2047_6) 
);
defparam n1538_s3.INIT=8'hCA;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(n990_2),
    .I1(regbusc[7]),
    .I2(n2047_6) 
);
defparam n1539_s4.INIT=8'hCA;
  LUT4 n1539_s5 (
    .F(n1539_8),
    .I0(read_to_reg_r[0]),
    .I1(read_to_reg_r[1]),
    .I2(n1531_9),
    .I3(n1531_10) 
);
defparam n1539_s5.INIT=16'h1000;
  LUT3 n1540_s3 (
    .F(n1540_6),
    .I0(n991_2),
    .I1(regbusc[6]),
    .I2(n2047_6) 
);
defparam n1540_s3.INIT=8'hCA;
  LUT3 n1541_s3 (
    .F(n1541_6),
    .I0(n992_2),
    .I1(regbusc[5]),
    .I2(n2047_6) 
);
defparam n1541_s3.INIT=8'hCA;
  LUT3 n1542_s3 (
    .F(n1542_6),
    .I0(n993_2),
    .I1(regbusc[4]),
    .I2(n2047_6) 
);
defparam n1542_s3.INIT=8'hCA;
  LUT3 n1543_s3 (
    .F(n1543_6),
    .I0(n994_2),
    .I1(regbusc[3]),
    .I2(n2047_6) 
);
defparam n1543_s3.INIT=8'hCA;
  LUT3 n1544_s3 (
    .F(n1544_6),
    .I0(n995_2),
    .I1(regbusc[2]),
    .I2(n2047_6) 
);
defparam n1544_s3.INIT=8'hCA;
  LUT3 n1545_s3 (
    .F(n1545_6),
    .I0(n996_2),
    .I1(regbusc[1]),
    .I2(n2047_6) 
);
defparam n1545_s3.INIT=8'hCA;
  LUT3 n1546_s3 (
    .F(n1546_6),
    .I0(n997_2),
    .I1(regbusc[0]),
    .I2(n2047_6) 
);
defparam n1546_s3.INIT=8'hCA;
  LUT2 n1547_s3 (
    .F(n1547_6),
    .I0(ff_di_reg[7]),
    .I1(n1547_9) 
);
defparam n1547_s3.INIT=4'h8;
  LUT4 n1547_s4 (
    .F(n1547_7),
    .I0(n1547_10),
    .I1(n1547_11),
    .I2(n1547_9),
    .I3(n1365_5) 
);
defparam n1547_s4.INIT=16'h0C0A;
  LUT4 n1547_s5 (
    .F(n1547_8),
    .I0(n1531_9),
    .I1(read_to_reg_r[1]),
    .I2(read_to_reg_r[0]),
    .I3(n1531_10) 
);
defparam n1547_s5.INIT=16'h8000;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(n1549_9),
    .I1(n1529_5),
    .I2(f_5_17) 
);
defparam n1549_s5.INIT=8'hC5;
  LUT4 n1550_s7 (
    .F(n1550_10),
    .I0(alu_op_r[1]),
    .I1(n1550_12),
    .I2(n1550_13),
    .I3(n1550_14) 
);
defparam n1550_s7.INIT=16'h001F;
  LUT4 n1551_s5 (
    .F(n1551_8),
    .I0(n1551_9),
    .I1(n1551_10),
    .I2(n1365_5),
    .I3(f_5_17) 
);
defparam n1551_s5.INIT=16'hCC53;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(n1365_11),
    .I1(n1552_11),
    .I2(n1552_12),
    .I3(alu_op_r[3]) 
);
defparam n1552_s4.INIT=16'h0A03;
  LUT4 n1552_s5 (
    .F(n1552_8),
    .I0(n1552_13),
    .I1(n1552_12),
    .I2(n1365_5),
    .I3(n1552_14) 
);
defparam n1552_s5.INIT=16'h0700;
  LUT4 n1552_s6 (
    .F(n1552_9),
    .I0(n1547_9),
    .I1(n1552_15),
    .I2(n1552_14),
    .I3(n1552_16) 
);
defparam n1552_s6.INIT=16'h1F00;
  LUT4 n1553_s5 (
    .F(n1553_8),
    .I0(n1553_9),
    .I1(n1553_10),
    .I2(n1553_11),
    .I3(n1365_5) 
);
defparam n1553_s5.INIT=16'h0FBB;
  LUT4 n1554_s5 (
    .F(n1554_8),
    .I0(n1554_9),
    .I1(n1554_10),
    .I2(preservec_r),
    .I3(n1365_5) 
);
defparam n1554_s5.INIT=16'hCCC5;
  LUT4 n1523_s1 (
    .F(n1523_4),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(imode_Z_1_4),
    .I3(set_addr_to_Z_1_7) 
);
defparam n1523_s1.INIT=16'h0E00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(read_to_reg_r[0]),
    .I1(read_to_reg_r[1]),
    .I2(read_to_reg_r[2]),
    .I3(n1515_13) 
);
defparam n1523_s2.INIT=16'h4000;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_5),
    .I1(n1523_7),
    .I2(n1547_10),
    .I3(n1524_19) 
);
defparam n1523_s3.INIT=16'hF0BB;
  LUT4 n1524_s1 (
    .F(n1524_4),
    .I0(alu_op_r[2]),
    .I1(n1524_7),
    .I2(n1524_8),
    .I3(n1524_9) 
);
defparam n1524_s1.INIT=16'h008F;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1516_6),
    .I1(n1523_4),
    .I2(n1524_10),
    .I3(n1523_5) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT3 n1525_s1 (
    .F(n1525_4),
    .I0(n1517_6),
    .I1(n1525_6),
    .I2(n1523_5) 
);
defparam n1525_s1.INIT=8'hAC;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(alu_op_r[0]),
    .I1(n1525_7),
    .I2(n1525_8),
    .I3(n1525_9) 
);
defparam n1525_s2.INIT=16'h1F00;
  LUT3 n1526_s1 (
    .F(n1526_4),
    .I0(n1518_6),
    .I1(n1526_6),
    .I2(n1523_5) 
);
defparam n1526_s1.INIT=8'hAC;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_7),
    .I1(n1526_8),
    .I2(n1526_9),
    .I3(alu_op_r[3]) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT3 n1527_s1 (
    .F(n1527_4),
    .I0(n1519_6),
    .I1(n1527_6),
    .I2(n1523_5) 
);
defparam n1527_s1.INIT=8'h5C;
  LUT2 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_21),
    .I1(n1527_8) 
);
defparam n1527_s2.INIT=4'h1;
  LUT3 n1528_s1 (
    .F(n1528_4),
    .I0(n1520_6),
    .I1(n1528_6),
    .I2(n1523_5) 
);
defparam n1528_s1.INIT=8'hAC;
  LUT3 n1528_s2 (
    .F(n1528_5),
    .I0(n1528_7),
    .I1(n1528_8),
    .I2(n1528_21) 
);
defparam n1528_s2.INIT=8'h01;
  LUT3 n1529_s1 (
    .F(n1529_4),
    .I0(n1521_6),
    .I1(n1529_6),
    .I2(n1523_5) 
);
defparam n1529_s1.INIT=8'h5C;
  LUT3 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_7),
    .I1(n1529_8),
    .I2(n1529_9) 
);
defparam n1529_s2.INIT=8'hD0;
  LUT3 n1530_s1 (
    .F(n1530_4),
    .I0(n1522_6),
    .I1(n1530_6),
    .I2(n1523_5) 
);
defparam n1530_s1.INIT=8'h5C;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_7),
    .I1(n1530_8),
    .I2(n1530_9),
    .I3(alu_op_r[3]) 
);
defparam n1530_s2.INIT=16'hEEF0;
  LUT4 n3360_s1 (
    .F(n3360_4),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(ir[3]),
    .I3(n3360_6) 
);
defparam n3360_s1.INIT=16'h4000;
  LUT4 n2024_s1 (
    .F(n2024_4),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(xy_ind),
    .I3(set_busa_to_Z[1]) 
);
defparam n2024_s1.INIT=16'h000E;
  LUT3 n2033_s1 (
    .F(n2033_4),
    .I0(xy_ind),
    .I1(set_busb_to_Z[1]),
    .I2(set_busb_to_Z[2]) 
);
defparam n2033_s1.INIT=8'h10;
  LUT4 n2046_s1 (
    .F(n2046_4),
    .I0(n2047_5),
    .I1(n2047_6),
    .I2(xy_state[0]),
    .I3(alternate) 
);
defparam n2046_s1.INIT=16'hE0EE;
  LUT3 n2046_s2 (
    .F(n2046_5),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n2046_s2.INIT=8'h40;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(n2064_6),
    .I1(n2064_7),
    .I2(n2064_8),
    .I3(n2064_9) 
);
defparam n2064_s1.INIT=16'h8000;
  LUT4 n2064_s2 (
    .F(n2064_5),
    .I0(n2064_10),
    .I1(regaddra_2_16),
    .I2(regaddra_0_11),
    .I3(regaddra_1_11) 
);
defparam n2064_s2.INIT=16'h1000;
  LUT3 n2153_s2 (
    .F(n2153_5),
    .I0(n164_5),
    .I1(xy_ind_7),
    .I2(n2626_10) 
);
defparam n2153_s2.INIT=8'h80;
  LUT4 n2153_s3 (
    .F(n2153_6),
    .I0(w_t_state[2]),
    .I1(xy_ind_7),
    .I2(n2626_10),
    .I3(ff_mreq_9) 
);
defparam n2153_s3.INIT=16'h8000;
  LUT2 regaddra_1_s7 (
    .F(regaddra_1_10),
    .I0(n2153_6),
    .I1(regaddra_r[1]) 
);
defparam regaddra_1_s7.INIT=4'h4;
  LUT4 regaddra_1_s8 (
    .F(regaddra_1_11),
    .I0(regaddra_1_12),
    .I1(regaddra_1_13),
    .I2(iset[1]),
    .I3(regaddra_1_14) 
);
defparam regaddra_1_s8.INIT=16'h001F;
  LUT3 regaddra_0_s7 (
    .F(regaddra_0_10),
    .I0(xy_state[1]),
    .I1(xy_state[0]),
    .I2(regaddra_2_16) 
);
defparam regaddra_0_s7.INIT=8'h01;
  LUT4 regaddra_0_s8 (
    .F(regaddra_0_11),
    .I0(regaddra_0_13),
    .I1(regaddra_0_14),
    .I2(mcycles_d_1_6),
    .I3(regaddra_0_15) 
);
defparam regaddra_0_s8.INIT=16'h8F00;
  LUT3 regaddra_0_s9 (
    .F(regaddra_0_12),
    .I0(n2153_6),
    .I1(regaddra_r[0]),
    .I2(n2153_5) 
);
defparam regaddra_0_s9.INIT=8'h0E;
  LUT3 regdih_7_s1 (
    .F(regdih_7_4),
    .I0(n2153_6),
    .I1(regdih_7_6),
    .I2(n1515_7) 
);
defparam regdih_7_s1.INIT=8'h10;
  LUT4 regdih_7_s2 (
    .F(regdih_7_5),
    .I0(id16[15]),
    .I1(regdih_7_6),
    .I2(regbusa_r[15]),
    .I3(n2153_6) 
);
defparam regdih_7_s2.INIT=16'hF0BB;
  LUT2 regdih_6_s1 (
    .F(regdih_6_4),
    .I0(regdih_7_6),
    .I1(n1516_6) 
);
defparam regdih_6_s1.INIT=4'h4;
  LUT3 regdih_6_s2 (
    .F(regdih_6_5),
    .I0(regdih_7_6),
    .I1(id16[14]),
    .I2(n2153_6) 
);
defparam regdih_6_s2.INIT=8'h0D;
  LUT3 regdih_6_s3 (
    .F(regdih_6_6),
    .I0(n2153_6),
    .I1(regbusa_r[14]),
    .I2(n2153_5) 
);
defparam regdih_6_s3.INIT=8'h07;
  LUT2 regdih_5_s1 (
    .F(regdih_5_4),
    .I0(regbusa_r[13]),
    .I1(n2153_6) 
);
defparam regdih_5_s1.INIT=4'h8;
  LUT4 regdih_5_s2 (
    .F(regdih_5_5),
    .I0(n1517_6),
    .I1(id16[13]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_5_s2.INIT=16'h0C05;
  LUT2 regdih_4_s1 (
    .F(regdih_4_4),
    .I0(regbusa_r[12]),
    .I1(n2153_6) 
);
defparam regdih_4_s1.INIT=4'h8;
  LUT4 regdih_4_s2 (
    .F(regdih_4_5),
    .I0(n1518_6),
    .I1(id16[12]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_4_s2.INIT=16'h0C05;
  LUT2 regdih_3_s1 (
    .F(regdih_3_4),
    .I0(regbusa_r[11]),
    .I1(n2153_6) 
);
defparam regdih_3_s1.INIT=4'h4;
  LUT4 regdih_3_s2 (
    .F(regdih_3_5),
    .I0(n1519_6),
    .I1(id16[11]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_3_s2.INIT=16'h0305;
  LUT2 regdih_2_s1 (
    .F(regdih_2_4),
    .I0(regbusa_r[10]),
    .I1(n2153_6) 
);
defparam regdih_2_s1.INIT=4'h8;
  LUT4 regdih_2_s2 (
    .F(regdih_2_5),
    .I0(n1520_6),
    .I1(id16[10]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_2_s2.INIT=16'h0C05;
  LUT2 regdih_1_s1 (
    .F(regdih_1_4),
    .I0(regbusa_r[9]),
    .I1(n2153_6) 
);
defparam regdih_1_s1.INIT=4'h4;
  LUT4 regdih_1_s2 (
    .F(regdih_1_5),
    .I0(n1521_6),
    .I1(id16[9]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_1_s2.INIT=16'h0305;
  LUT2 regdih_0_s1 (
    .F(regdih_0_4),
    .I0(regbusa_r[8]),
    .I1(n2153_6) 
);
defparam regdih_0_s1.INIT=4'h4;
  LUT4 regdih_0_s2 (
    .F(regdih_0_5),
    .I0(n1522_6),
    .I1(id16[8]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdih_0_s2.INIT=16'h0305;
  LUT4 regdil_7_s1 (
    .F(regdil_7_4),
    .I0(id16[7]),
    .I1(regdih_7_6),
    .I2(regbusa_r[7]),
    .I3(n2153_6) 
);
defparam regdil_7_s1.INIT=16'hF0BB;
  LUT3 regdil_6_s1 (
    .F(regdil_6_4),
    .I0(regdih_7_6),
    .I1(id16[6]),
    .I2(n2153_6) 
);
defparam regdil_6_s1.INIT=8'h0D;
  LUT3 regdil_6_s2 (
    .F(regdil_6_5),
    .I0(n2153_6),
    .I1(regbusa_r[6]),
    .I2(n2153_5) 
);
defparam regdil_6_s2.INIT=8'h07;
  LUT2 regdil_5_s1 (
    .F(regdil_5_4),
    .I0(regbusa_r[5]),
    .I1(n2153_6) 
);
defparam regdil_5_s1.INIT=4'h8;
  LUT4 regdil_5_s2 (
    .F(regdil_5_5),
    .I0(n1517_6),
    .I1(id16[5]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_5_s2.INIT=16'h0C05;
  LUT2 regdil_4_s1 (
    .F(regdil_4_4),
    .I0(regbusa_r[4]),
    .I1(n2153_6) 
);
defparam regdil_4_s1.INIT=4'h8;
  LUT4 regdil_4_s2 (
    .F(regdil_4_5),
    .I0(n1518_6),
    .I1(id16[4]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_4_s2.INIT=16'h0C05;
  LUT2 regdil_3_s1 (
    .F(regdil_3_4),
    .I0(regbusa_r[3]),
    .I1(n2153_6) 
);
defparam regdil_3_s1.INIT=4'h4;
  LUT4 regdil_3_s2 (
    .F(regdil_3_5),
    .I0(n1519_6),
    .I1(id16[3]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_3_s2.INIT=16'h0305;
  LUT2 regdil_2_s1 (
    .F(regdil_2_4),
    .I0(regbusa_r[2]),
    .I1(n2153_6) 
);
defparam regdil_2_s1.INIT=4'h8;
  LUT4 regdil_2_s2 (
    .F(regdil_2_5),
    .I0(n1520_6),
    .I1(id16[2]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_2_s2.INIT=16'h0C05;
  LUT2 regdil_1_s1 (
    .F(regdil_1_4),
    .I0(regbusa_r[1]),
    .I1(n2153_6) 
);
defparam regdil_1_s1.INIT=4'h4;
  LUT4 regdil_1_s2 (
    .F(regdil_1_5),
    .I0(n1521_6),
    .I1(id16[1]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_1_s2.INIT=16'h0305;
  LUT2 regdil_0_s1 (
    .F(regdil_0_4),
    .I0(regbusa_r[0]),
    .I1(n2153_6) 
);
defparam regdil_0_s1.INIT=4'h4;
  LUT4 regdil_0_s2 (
    .F(regdil_0_5),
    .I0(n1522_6),
    .I1(id16[0]),
    .I2(n2153_6),
    .I3(regdih_7_6) 
);
defparam regdil_0_s2.INIT=16'h0305;
  LUT4 n2497_s2 (
    .F(n2497_5),
    .I0(sp[7]),
    .I1(sp[15]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2497_s2.INIT=16'hCA00;
  LUT4 n2498_s2 (
    .F(n2498_5),
    .I0(sp[6]),
    .I1(sp[14]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2498_s2.INIT=16'hCA00;
  LUT4 n2499_s2 (
    .F(n2499_5),
    .I0(sp[5]),
    .I1(sp[13]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2499_s2.INIT=16'hCA00;
  LUT4 n2500_s2 (
    .F(n2500_5),
    .I0(sp[4]),
    .I1(sp[12]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2500_s2.INIT=16'hCA00;
  LUT4 n2501_s2 (
    .F(n2501_5),
    .I0(sp[3]),
    .I1(sp[11]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2501_s2.INIT=16'hCA00;
  LUT4 n2502_s2 (
    .F(n2502_5),
    .I0(sp[2]),
    .I1(sp[10]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2502_s2.INIT=16'hCA00;
  LUT4 n2503_s2 (
    .F(n2503_5),
    .I0(sp[1]),
    .I1(sp[9]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2503_s2.INIT=16'hCA00;
  LUT4 n2504_s2 (
    .F(n2504_5),
    .I0(sp[0]),
    .I1(sp[8]),
    .I2(set_busa_to_Z[0]),
    .I3(n2497_7) 
);
defparam n2504_s2.INIT=16'hCA00;
  LUT4 n2619_s1 (
    .F(n2619_4),
    .I0(ir[0]),
    .I1(f[6]),
    .I2(ir[1]),
    .I3(f[2]) 
);
defparam n2619_s1.INIT=16'h3730;
  LUT4 n2681_s2 (
    .F(n2681_5),
    .I0(ir[5]),
    .I1(n2681_7),
    .I2(ir[4]),
    .I3(n257_8) 
);
defparam n2681_s2.INIT=16'hFE00;
  LUT4 n3422_s1 (
    .F(n3422_4),
    .I0(mcycles_d_1_6),
    .I1(n3422_5),
    .I2(imode_Z_1_4),
    .I3(n3422_6) 
);
defparam n3422_s1.INIT=16'h8000;
  LUT3 n3502_s1 (
    .F(n3502_4),
    .I0(n94_3),
    .I1(set_busb_to_Z_3_6),
    .I2(n2709_6) 
);
defparam n3502_s1.INIT=8'h01;
  LUT3 n2473_s28 (
    .F(n2473_39),
    .I0(sp[15]),
    .I1(f[7]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2473_s28.INIT=8'h3A;
  LUT3 n2474_s27 (
    .F(n2474_37),
    .I0(sp[14]),
    .I1(f[6]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2474_s27.INIT=8'h3A;
  LUT3 n2475_s27 (
    .F(n2475_37),
    .I0(sp[13]),
    .I1(f[5]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2475_s27.INIT=8'h3A;
  LUT3 n2476_s27 (
    .F(n2476_37),
    .I0(sp[12]),
    .I1(f[4]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2476_s27.INIT=8'h3A;
  LUT3 n2477_s27 (
    .F(n2477_37),
    .I0(sp[11]),
    .I1(f[3]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2477_s27.INIT=8'h3A;
  LUT3 n2478_s27 (
    .F(n2478_37),
    .I0(sp[10]),
    .I1(f[2]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2478_s27.INIT=8'h3A;
  LUT3 n2479_s27 (
    .F(n2479_37),
    .I0(sp[9]),
    .I1(f[1]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2479_s27.INIT=8'h3A;
  LUT3 n2480_s27 (
    .F(n2480_37),
    .I0(sp[8]),
    .I1(f[0]),
    .I2(set_busb_to_Z[1]) 
);
defparam n2480_s27.INIT=8'hC5;
  LUT3 n1693_s2 (
    .F(n1693_5),
    .I0(ir[4]),
    .I1(iset[1]),
    .I2(n164_5) 
);
defparam n1693_s2.INIT=8'h40;
  LUT3 n2034_s2 (
    .F(n2034_5),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(w_cpu_enable) 
);
defparam n2034_s2.INIT=8'hE0;
  LUT3 n2047_s2 (
    .F(n2047_5),
    .I0(n3360_6),
    .I1(xy_ind_7),
    .I2(n3360_11) 
);
defparam n2047_s2.INIT=8'h80;
  LUT3 n2047_s3 (
    .F(n2047_6),
    .I0(n3360_6),
    .I1(n3360_11),
    .I2(n2681_6) 
);
defparam n2047_s3.INIT=8'h80;
  LUT4 pc_14_s3 (
    .F(pc_14_7),
    .I0(intcycle),
    .I1(halt_ff),
    .I2(n3422_4),
    .I3(n224_5) 
);
defparam pc_14_s3.INIT=16'h0100;
  LUT2 f_6_s3 (
    .F(f_6_7),
    .I0(n1547_8),
    .I1(n1547_9) 
);
defparam f_6_s3.INIT=4'h1;
  LUT3 xy_ind_s3 (
    .F(xy_ind_7),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(ir[5]) 
);
defparam xy_ind_s3.INIT=8'h40;
  LUT4 incdecz_s3 (
    .F(incdecz_7),
    .I0(exchangeaf_Z_4),
    .I1(incdecz_8),
    .I2(incdecz_9),
    .I3(arith16_Z_12) 
);
defparam incdecz_s3.INIT=16'h8000;
  LUT4 tstate_2_s4 (
    .F(tstate_2_7),
    .I0(auto_wait_t2),
    .I1(intcycle),
    .I2(n224_4),
    .I3(w_cpu_enable) 
);
defparam tstate_2_s4.INIT=16'hBF00;
  LUT4 inte_ff2_s4 (
    .F(inte_ff2_8),
    .I0(n2681_6),
    .I1(n224_5),
    .I2(n2626_12),
    .I3(n2626_10) 
);
defparam inte_ff2_s4.INIT=16'hF800;
  LUT4 tmpaddr_15_s4 (
    .F(tmpaddr_15_8),
    .I0(n191_16),
    .I1(tmpaddr_15_11),
    .I2(n224_5),
    .I3(n1297_17) 
);
defparam tmpaddr_15_s4.INIT=16'h007F;
  LUT4 acc_7_s4 (
    .F(acc_7_8),
    .I0(xy_ind_7),
    .I1(n1138_10),
    .I2(n1141_7),
    .I3(n1321_7) 
);
defparam acc_7_s4.INIT=16'h007F;
  LUT3 f_7_s4 (
    .F(f_7_8),
    .I0(arith16_r),
    .I1(f_7_9),
    .I2(alu_op_r[3]) 
);
defparam f_7_s4.INIT=8'h35;
  LUT4 sp_15_s4 (
    .F(sp_15_8),
    .I0(regaddra_1_11),
    .I1(sp_15_9),
    .I2(n2047_6),
    .I3(n1134_8) 
);
defparam sp_15_s4.INIT=16'hF400;
  LUT3 inte_ff1_s4 (
    .F(inte_ff1_8),
    .I0(n2626_12),
    .I1(n2626_10),
    .I2(inte_ff1_9) 
);
defparam inte_ff1_s4.INIT=8'h07;
  LUT4 f_5_s7 (
    .F(f_5_11),
    .I0(f_5_13),
    .I1(n1134_8),
    .I2(f_5_19),
    .I3(n1365_5) 
);
defparam f_5_s7.INIT=16'hBBF0;
  LUT4 f_1_s6 (
    .F(f_1_10),
    .I0(n1321_7),
    .I1(f_5_13),
    .I2(f_1_14),
    .I3(n1365_5) 
);
defparam f_1_s6.INIT=16'hBB0F;
  LUT3 f_1_s7 (
    .F(f_1_11),
    .I0(n1134_8),
    .I1(n1547_8),
    .I2(f_6_10) 
);
defparam f_1_s7.INIT=8'h10;
  LUT4 f_0_s6 (
    .F(f_0_10),
    .I0(f_0_11),
    .I1(alu_op_r[3]),
    .I2(f_0_12),
    .I3(f_0_15) 
);
defparam f_0_s6.INIT=16'hBBF0;
  LUT2 n257_s3 (
    .F(n257_7),
    .I0(ir[5]),
    .I1(ir[4]) 
);
defparam n257_s3.INIT=4'h4;
  LUT4 n257_s4 (
    .F(n257_8),
    .I0(n257_9),
    .I1(n3360_11),
    .I2(ir[3]),
    .I3(exchangeaf_Z_3) 
);
defparam n257_s4.INIT=16'hC080;
  LUT4 n2711_s3 (
    .F(n2711_7),
    .I0(pre_xy_f_m[0]),
    .I1(n2709_6),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n2711_s3.INIT=16'hACCC;
  LUT4 n2656_s3 (
    .F(n2656_7),
    .I0(ir[2]),
    .I1(arith16_Z_5),
    .I2(n2656_8),
    .I3(n3422_5) 
);
defparam n2656_s3.INIT=16'h8000;
  LUT4 n2794_s5 (
    .F(n2794_9),
    .I0(n2626_10),
    .I1(n2626_12),
    .I2(inte_ff2),
    .I3(n2794_10) 
);
defparam n2794_s5.INIT=16'h7077;
  LUT2 n2038_s2 (
    .F(n2038_6),
    .I0(n2038_7),
    .I1(n2038_8) 
);
defparam n2038_s2.INIT=4'h1;
  LUT4 n1410_s2 (
    .F(n1410_6),
    .I0(ir[3]),
    .I1(n1410_7),
    .I2(n1410_12),
    .I3(iset[1]) 
);
defparam n1410_s2.INIT=16'h0F77;
  LUT4 n1406_s2 (
    .F(n1406_6),
    .I0(n1406_15),
    .I1(set_busa_to_Z_2_8),
    .I2(set_busa_to_Z_2_10),
    .I3(n1406_9) 
);
defparam n1406_s2.INIT=16'h0001;
  LUT4 n1406_s3 (
    .F(n1406_7),
    .I0(iset[1]),
    .I1(n1406_10),
    .I2(n1136_17),
    .I3(n1410_6) 
);
defparam n1406_s3.INIT=16'hF800;
  LUT4 n1407_s2 (
    .F(n1407_6),
    .I0(n1407_7),
    .I1(n1407_8),
    .I2(n1407_9),
    .I3(n1407_10) 
);
defparam n1407_s2.INIT=16'hF800;
  LUT4 n1141_s2 (
    .F(n1141_6),
    .I0(n1141_12),
    .I1(n1141_9),
    .I2(iset[0]),
    .I3(ir[3]) 
);
defparam n1141_s2.INIT=16'hCA3F;
  LUT2 n1141_s3 (
    .F(n1141_7),
    .I0(n94_3),
    .I1(n1134_8) 
);
defparam n1141_s3.INIT=4'h4;
  LUT4 n1140_s2 (
    .F(n1140_6),
    .I0(iset[0]),
    .I1(n1140_9),
    .I2(arith16_Z_5),
    .I3(iset[1]) 
);
defparam n1140_s2.INIT=16'h00BF;
  LUT4 n1140_s3 (
    .F(n1140_7),
    .I0(ir[7]),
    .I1(ir[4]),
    .I2(n1140_10),
    .I3(n1140_17) 
);
defparam n1140_s3.INIT=16'h0A0C;
  LUT4 n1140_s4 (
    .F(n1140_8),
    .I0(n1140_21),
    .I1(ir[3]),
    .I2(n1140_13),
    .I3(n1140_14) 
);
defparam n1140_s4.INIT=16'h0E00;
  LUT4 n1139_s2 (
    .F(n1139_6),
    .I0(n1139_7),
    .I1(n1139_8),
    .I2(n1140_17),
    .I3(ir[5]) 
);
defparam n1139_s2.INIT=16'h0B00;
  LUT3 n1138_s2 (
    .F(n1138_6),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(ir[5]) 
);
defparam n1138_s2.INIT=8'hE0;
  LUT3 n1138_s4 (
    .F(n1138_8),
    .I0(n1140_17),
    .I1(set_busa_to_Z_0_21),
    .I2(iset[1]) 
);
defparam n1138_s4.INIT=8'hCA;
  LUT3 n1137_s2 (
    .F(n1137_6),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(\incdec_16_Z[3]_2_4 ) 
);
defparam n1137_s2.INIT=8'h40;
  LUT4 n1136_s2 (
    .F(n1136_6),
    .I0(n1136_9),
    .I1(set_busa_to_Z_2_10),
    .I2(n1136_10),
    .I3(n1136_11) 
);
defparam n1136_s2.INIT=16'h0001;
  LUT2 n2710_s2 (
    .F(n2710_6),
    .I0(pre_xy_f_m[0]),
    .I1(pre_xy_f_m[1]) 
);
defparam n2710_s2.INIT=4'h9;
  LUT3 n2710_s3 (
    .F(n2710_7),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(n2709_6) 
);
defparam n2710_s3.INIT=8'h60;
  LUT4 n2709_s2 (
    .F(n2709_6),
    .I0(incdecz),
    .I1(n191_6),
    .I2(incdecz_7),
    .I3(n2709_12) 
);
defparam n2709_s2.INIT=16'h7F00;
  LUT3 n2709_s3 (
    .F(n2709_7),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n2709_s3.INIT=8'h87;
  LUT4 n2709_s4 (
    .F(n2709_8),
    .I0(pre_xy_f_m[0]),
    .I1(pre_xy_f_m[1]),
    .I2(pre_xy_f_m[2]),
    .I3(set_busb_to_Z_3_6) 
);
defparam n2709_s4.INIT=16'h7800;
  LUT4 regaddra_2_s12 (
    .F(regaddra_2_16),
    .I0(n2064_10),
    .I1(n164_5),
    .I2(n224_4),
    .I3(n224_5) 
);
defparam regaddra_2_s12.INIT=16'h00BF;
  LUT4 n154_s4 (
    .F(n154_7),
    .I0(n154_17),
    .I1(n154_19),
    .I2(n154_12),
    .I3(n154_14) 
);
defparam n154_s4.INIT=16'h0100;
  LUT3 n154_s6 (
    .F(n154_9),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(n154_23) 
);
defparam n154_s6.INIT=8'h40;
  LUT4 n154_s7 (
    .F(n154_10),
    .I0(arith16_Z_6),
    .I1(n154_19),
    .I2(n154_14),
    .I3(ir[5]) 
);
defparam n154_s7.INIT=16'h4F00;
  LUT4 n154_s9 (
    .F(n154_12),
    .I0(n191_6),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n154_s9.INIT=16'h0D00;
  LUT4 n289_s5 (
    .F(n289_8),
    .I0(n289_15),
    .I1(n1083_12),
    .I2(n289_16),
    .I3(n289_17) 
);
defparam n289_s5.INIT=16'h004F;
  LUT2 n289_s6 (
    .F(n289_9),
    .I0(n191_16),
    .I1(n289_18) 
);
defparam n289_s6.INIT=4'h8;
  LUT4 n289_s7 (
    .F(n289_10),
    .I0(n289_19),
    .I1(n289_20),
    .I2(mcycles_d_1_6),
    .I3(n289_21) 
);
defparam n289_s7.INIT=16'h4F00;
  LUT4 n289_s8 (
    .F(n289_11),
    .I0(n289_10),
    .I1(pc[15]),
    .I2(n290_4),
    .I3(btr_r) 
);
defparam n289_s8.INIT=16'h00BE;
  LUT4 n289_s9 (
    .F(n289_12),
    .I0(pc[13]),
    .I1(pc[12]),
    .I2(pc[11]),
    .I3(n289_22) 
);
defparam n289_s9.INIT=16'h0100;
  LUT2 n289_s11 (
    .F(n289_14),
    .I0(pc[15]),
    .I1(n290_4) 
);
defparam n289_s11.INIT=4'h9;
  LUT3 n290_s4 (
    .F(n290_7),
    .I0(pc[11]),
    .I1(pc[10]),
    .I2(n294_11) 
);
defparam n290_s4.INIT=8'h80;
  LUT3 n290_s5 (
    .F(n290_8),
    .I0(pc[13]),
    .I1(pc[12]),
    .I2(n290_7) 
);
defparam n290_s5.INIT=8'h80;
  LUT2 n290_s6 (
    .F(n290_9),
    .I0(pc[14]),
    .I1(n94_3) 
);
defparam n290_s6.INIT=4'h4;
  LUT4 n290_s7 (
    .F(n290_10),
    .I0(n1084_12),
    .I1(n290_12),
    .I2(n94_3),
    .I3(n1084_8) 
);
defparam n290_s7.INIT=16'h000D;
  LUT4 n290_s8 (
    .F(n290_11),
    .I0(n290_13),
    .I1(pc[14]),
    .I2(n290_8),
    .I3(n292_15) 
);
defparam n290_s8.INIT=16'hC3AA;
  LUT4 n291_s4 (
    .F(n291_7),
    .I0(n1085_14),
    .I1(n1085_15),
    .I2(n291_12),
    .I3(n94_3) 
);
defparam n291_s4.INIT=16'h00F1;
  LUT4 n291_s5 (
    .F(n291_8),
    .I0(n1093_10),
    .I1(n94_3),
    .I2(pc[13]),
    .I3(n2047_5) 
);
defparam n291_s5.INIT=16'hC0E0;
  LUT4 n291_s6 (
    .F(n291_9),
    .I0(n707_1),
    .I1(n289_9),
    .I2(btr_r),
    .I3(n224_5) 
);
defparam n291_s6.INIT=16'hF400;
  LUT3 n291_s7 (
    .F(n291_10),
    .I0(n289_10),
    .I1(n224_5),
    .I2(n1134_8) 
);
defparam n291_s7.INIT=8'hB0;
  LUT3 n291_s8 (
    .F(n291_11),
    .I0(pc[12]),
    .I1(pc[11]),
    .I2(n289_22) 
);
defparam n291_s8.INIT=8'h10;
  LUT4 n292_s5 (
    .F(n292_8),
    .I0(n292_11),
    .I1(n290_7),
    .I2(btr_r),
    .I3(pc[12]) 
);
defparam n292_s5.INIT=16'hA35C;
  LUT4 n292_s7 (
    .F(n292_10),
    .I0(n292_12),
    .I1(n1086_13),
    .I2(n293_18),
    .I3(ff_di_reg[4]) 
);
defparam n292_s7.INIT=16'hB0BB;
  LUT4 n293_s6 (
    .F(n293_9),
    .I0(regbusc[11]),
    .I1(n293_14),
    .I2(n2047_5),
    .I3(n293_18) 
);
defparam n293_s6.INIT=16'hA300;
  LUT4 n293_s9 (
    .F(n293_12),
    .I0(pc[10]),
    .I1(n294_11),
    .I2(n296_8),
    .I3(pc[11]) 
);
defparam n293_s9.INIT=16'h0708;
  LUT4 n294_s5 (
    .F(n294_8),
    .I0(n294_19),
    .I1(n294_13),
    .I2(ff_di_reg[2]),
    .I3(n1089_10) 
);
defparam n294_s5.INIT=16'hEEF0;
  LUT4 n294_s6 (
    .F(n294_9),
    .I0(n710_1),
    .I1(n294_14),
    .I2(pc[10]),
    .I3(btr_r) 
);
defparam n294_s6.INIT=16'hC355;
  LUT2 n294_s7 (
    .F(n294_10),
    .I0(btr_r),
    .I1(n1134_8) 
);
defparam n294_s7.INIT=4'h8;
  LUT4 n294_s8 (
    .F(n294_11),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(pc[7]),
    .I3(n295_12) 
);
defparam n294_s8.INIT=16'h8000;
  LUT4 n295_s5 (
    .F(n295_8),
    .I0(n295_13),
    .I1(n295_14),
    .I2(n295_15),
    .I3(n295_16) 
);
defparam n295_s5.INIT=16'h004F;
  LUT4 n295_s6 (
    .F(n295_9),
    .I0(n289_10),
    .I1(n289_9),
    .I2(n224_5),
    .I3(n295_6) 
);
defparam n295_s6.INIT=16'hD0C0;
  LUT4 n295_s7 (
    .F(n295_10),
    .I0(n711_1),
    .I1(n289_9),
    .I2(btr_r),
    .I3(n224_5) 
);
defparam n295_s7.INIT=16'hF400;
  LUT4 n295_s8 (
    .F(n295_11),
    .I0(pc[7]),
    .I1(pc[6]),
    .I2(pc[5]),
    .I3(n295_17) 
);
defparam n295_s8.INIT=16'h0100;
  LUT4 n295_s9 (
    .F(n295_12),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(n300_5) 
);
defparam n295_s9.INIT=16'h8000;
  LUT4 n296_s4 (
    .F(n296_7),
    .I0(n712_1),
    .I1(pc[8]),
    .I2(n295_11),
    .I3(btr_r) 
);
defparam n296_s4.INIT=16'hC355;
  LUT2 n296_s5 (
    .F(n296_8),
    .I0(n292_15),
    .I1(n1134_8) 
);
defparam n296_s5.INIT=4'h4;
  LUT4 n296_s6 (
    .F(n296_9),
    .I0(n1090_10),
    .I1(n1090_12),
    .I2(n293_18),
    .I3(ff_di_reg[0]) 
);
defparam n296_s6.INIT=16'hB0BB;
  LUT4 n297_s4 (
    .F(n297_7),
    .I0(pc[7]),
    .I1(tmpaddr[7]),
    .I2(n1093_10),
    .I3(n297_13) 
);
defparam n297_s4.INIT=16'h5300;
  LUT4 n297_s5 (
    .F(n297_8),
    .I0(regbusc[7]),
    .I1(n2047_5),
    .I2(pc[7]),
    .I3(n94_3) 
);
defparam n297_s5.INIT=16'hF0BB;
  LUT4 n297_s6 (
    .F(n297_9),
    .I0(btr_r),
    .I1(n713_1),
    .I2(n292_15),
    .I3(n224_5) 
);
defparam n297_s6.INIT=16'h0B00;
  LUT3 n297_s7 (
    .F(n297_10),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(n295_17) 
);
defparam n297_s7.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_8),
    .I0(n714_1),
    .I1(n289_9),
    .I2(n298_11),
    .I3(btr_r) 
);
defparam n298_s5.INIT=16'h0FBB;
  LUT4 n298_s6 (
    .F(n298_9),
    .I0(n94_3),
    .I1(tmpaddr[6]),
    .I2(pc[6]),
    .I3(n1093_10) 
);
defparam n298_s6.INIT=16'h0FBB;
  LUT4 n298_s7 (
    .F(n298_10),
    .I0(n2047_5),
    .I1(regbusc[6]),
    .I2(pc[6]),
    .I3(n94_3) 
);
defparam n298_s7.INIT=16'h0F77;
  LUT4 n299_s4 (
    .F(n299_7),
    .I0(tmpaddr[5]),
    .I1(pc[5]),
    .I2(n1093_10),
    .I3(n94_3) 
);
defparam n299_s4.INIT=16'hCC35;
  LUT4 n299_s6 (
    .F(n299_9),
    .I0(n715_1),
    .I1(pc[5]),
    .I2(n295_17),
    .I3(btr_r) 
);
defparam n299_s6.INIT=16'hC355;
  LUT4 n300_s3 (
    .F(n300_6),
    .I0(pc[4]),
    .I1(tmpaddr[4]),
    .I2(n1093_10),
    .I3(n297_13) 
);
defparam n300_s3.INIT=16'h5300;
  LUT4 n300_s4 (
    .F(n300_7),
    .I0(regbusc[4]),
    .I1(n2047_5),
    .I2(pc[4]),
    .I3(n94_3) 
);
defparam n300_s4.INIT=16'hF0BB;
  LUT4 n300_s5 (
    .F(n300_8),
    .I0(n289_10),
    .I1(n300_9),
    .I2(n300_10),
    .I3(n292_15) 
);
defparam n300_s5.INIT=16'hBB0F;
  LUT4 n301_s3 (
    .F(n301_6),
    .I0(tmpaddr[3]),
    .I1(pc[3]),
    .I2(n94_3),
    .I3(n1093_10) 
);
defparam n301_s3.INIT=16'h3335;
  LUT4 n301_s4 (
    .F(n301_7),
    .I0(n717_1),
    .I1(n289_9),
    .I2(n301_9),
    .I3(btr_r) 
);
defparam n301_s4.INIT=16'h0F77;
  LUT4 n301_s5 (
    .F(n301_8),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[0]),
    .I3(pc[3]) 
);
defparam n301_s5.INIT=16'h807F;
  LUT4 n302_s3 (
    .F(n302_6),
    .I0(tmpaddr[2]),
    .I1(pc[2]),
    .I2(n94_3),
    .I3(n1093_10) 
);
defparam n302_s3.INIT=16'h3335;
  LUT3 n302_s4 (
    .F(n302_7),
    .I0(n302_9),
    .I1(n302_8),
    .I2(n292_15) 
);
defparam n302_s4.INIT=8'hC5;
  LUT3 n302_s5 (
    .F(n302_8),
    .I0(pc[1]),
    .I1(pc[0]),
    .I2(pc[2]) 
);
defparam n302_s5.INIT=8'h87;
  LUT4 n303_s4 (
    .F(n303_7),
    .I0(n1093_10),
    .I1(n2047_5),
    .I2(pc[1]),
    .I3(n94_3) 
);
defparam n303_s4.INIT=16'hF00D;
  LUT4 n303_s5 (
    .F(n303_8),
    .I0(tmpaddr[1]),
    .I1(n1093_10),
    .I2(regbusc[1]),
    .I3(n2047_5) 
);
defparam n303_s5.INIT=16'hF0EE;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n1085_10),
    .I1(set_addr_to_Z[1]),
    .I2(n354_7),
    .I3(n224_4) 
);
defparam n354_s3.INIT=16'hB0BB;
  LUT3 n1083_s5 (
    .F(n1083_8),
    .I0(n1083_13),
    .I1(acc[7]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1083_s5.INIT=8'hA3;
  LUT3 n1083_s6 (
    .F(n1083_9),
    .I0(sp[15]),
    .I1(pc[15]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1083_s6.INIT=8'h35;
  LUT4 n1083_s7 (
    .F(n1083_10),
    .I0(n420_14),
    .I1(regbusc[15]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1083_s7.INIT=16'hAC00;
  LUT4 n1083_s8 (
    .F(n1083_11),
    .I0(i[7]),
    .I1(n1083_14),
    .I2(tmpaddr[15]),
    .I3(n1083_18) 
);
defparam n1083_s8.INIT=16'h0F77;
  LUT4 n1083_s9 (
    .F(n1083_12),
    .I0(n2047_5),
    .I1(regbusc[15]),
    .I2(n293_13),
    .I3(n2794_10) 
);
defparam n1083_s9.INIT=16'h000D;
  LUT4 n1084_s4 (
    .F(n1084_7),
    .I0(n421_14),
    .I1(regbusc[14]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1084_s4.INIT=16'hAC00;
  LUT3 n1084_s5 (
    .F(n1084_8),
    .I0(n2794_10),
    .I1(n293_13),
    .I2(ff_di_reg[6]) 
);
defparam n1084_s5.INIT=8'hE0;
  LUT4 n1084_s6 (
    .F(n1084_9),
    .I0(i[6]),
    .I1(n1083_14),
    .I2(tmpaddr[14]),
    .I3(n1083_18) 
);
defparam n1084_s6.INIT=16'h0F77;
  LUT3 n1084_s7 (
    .F(n1084_10),
    .I0(n1084_13),
    .I1(acc[6]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1084_s7.INIT=8'hA3;
  LUT3 n1084_s8 (
    .F(n1084_11),
    .I0(sp[14]),
    .I1(pc[14]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1084_s8.INIT=8'hCA;
  LUT4 n1084_s9 (
    .F(n1084_12),
    .I0(n2047_5),
    .I1(regbusc[14]),
    .I2(n293_13),
    .I3(n2794_10) 
);
defparam n1084_s9.INIT=16'h000D;
  LUT4 n1085_s5 (
    .F(n1085_8),
    .I0(acc[5]),
    .I1(sp[13]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1085_s5.INIT=16'h3335;
  LUT4 n1085_s6 (
    .F(n1085_9),
    .I0(regbusc[13]),
    .I1(n422_14),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1085_s6.INIT=16'h03F5;
  LUT3 n1085_s7 (
    .F(n1085_10),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(n1085_18) 
);
defparam n1085_s7.INIT=8'h0D;
  LUT3 n1085_s8 (
    .F(n1085_11),
    .I0(n1085_43),
    .I1(n1085_20),
    .I2(n1083_14) 
);
defparam n1085_s8.INIT=8'h0D;
  LUT4 n1085_s9 (
    .F(n1085_12),
    .I0(n1085_21),
    .I1(pc[13]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1085_s9.INIT=16'hCCC5;
  LUT4 n1085_s11 (
    .F(n1085_14),
    .I0(tmpaddr[13]),
    .I1(n1085_22),
    .I2(n2047_5),
    .I3(n1083_18) 
);
defparam n1085_s11.INIT=16'h0503;
  LUT3 n1085_s12 (
    .F(n1085_15),
    .I0(n2047_5),
    .I1(regbusc[13]),
    .I2(n1089_10) 
);
defparam n1085_s12.INIT=8'h27;
  LUT4 n1086_s5 (
    .F(n1086_8),
    .I0(n1085_17),
    .I1(n1085_16),
    .I2(n1085_18),
    .I3(n1085_11) 
);
defparam n1086_s5.INIT=16'hF400;
  LUT3 n1086_s6 (
    .F(n1086_9),
    .I0(sp[12]),
    .I1(pc[12]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1086_s6.INIT=8'h35;
  LUT3 n1086_s7 (
    .F(n1086_10),
    .I0(acc[4]),
    .I1(n1086_14),
    .I2(set_addr_to_Z[1]) 
);
defparam n1086_s7.INIT=8'h35;
  LUT4 n1086_s8 (
    .F(n1086_11),
    .I0(i[4]),
    .I1(n1083_14),
    .I2(tmpaddr[12]),
    .I3(n1083_18) 
);
defparam n1086_s8.INIT=16'h0F77;
  LUT2 n1086_s9 (
    .F(n1086_12),
    .I0(n293_18),
    .I1(ff_di_reg[4]) 
);
defparam n1086_s9.INIT=4'h4;
  LUT4 n1086_s10 (
    .F(n1086_13),
    .I0(n1086_18),
    .I1(regbusc[12]),
    .I2(n293_13),
    .I3(n2794_10) 
);
defparam n1086_s10.INIT=16'h000D;
  LUT4 n1087_s6 (
    .F(n1087_9),
    .I0(n1087_11),
    .I1(pc[11]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1087_s6.INIT=16'h333A;
  LUT4 n1087_s7 (
    .F(n1087_10),
    .I0(n424_14),
    .I1(regbusc[11]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1087_s7.INIT=16'h0503;
  LUT4 n1088_s5 (
    .F(n1088_8),
    .I0(n1088_10),
    .I1(pc[10]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1088_s5.INIT=16'h333A;
  LUT4 n1088_s6 (
    .F(n1088_9),
    .I0(n425_14),
    .I1(regbusc[10]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1088_s6.INIT=16'h0503;
  LUT4 n1089_s5 (
    .F(n1089_8),
    .I0(n1089_12),
    .I1(pc[9]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1089_s5.INIT=16'h333A;
  LUT4 n1089_s6 (
    .F(n1089_9),
    .I0(n426_14),
    .I1(regbusc[9]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1089_s6.INIT=16'h0503;
  LUT4 n1089_s7 (
    .F(n1089_10),
    .I0(n1089_20),
    .I1(w_m_cycle[0]),
    .I2(n1089_18),
    .I3(n293_13) 
);
defparam n1089_s7.INIT=16'h007F;
  LUT3 n1089_s8 (
    .F(n1089_11),
    .I0(n2047_5),
    .I1(n1089_15),
    .I2(n295_14) 
);
defparam n1089_s8.INIT=8'hB0;
  LUT3 n1090_s5 (
    .F(n1090_8),
    .I0(sp[8]),
    .I1(pc[8]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1090_s5.INIT=8'h35;
  LUT3 n1090_s6 (
    .F(n1090_9),
    .I0(acc[0]),
    .I1(n1090_13),
    .I2(set_addr_to_Z[1]) 
);
defparam n1090_s6.INIT=8'hC5;
  LUT4 n1090_s7 (
    .F(n1090_10),
    .I0(tmpaddr[8]),
    .I1(n1090_14),
    .I2(n2047_5),
    .I3(n1083_18) 
);
defparam n1090_s7.INIT=16'h0503;
  LUT2 n1090_s8 (
    .F(n1090_11),
    .I0(n293_18),
    .I1(ff_di_reg[0]) 
);
defparam n1090_s8.INIT=4'h4;
  LUT4 n1090_s9 (
    .F(n1090_12),
    .I0(n2047_5),
    .I1(regbusc[8]),
    .I2(n293_13),
    .I3(n2794_10) 
);
defparam n1090_s9.INIT=16'h000D;
  LUT3 n1091_s5 (
    .F(n1091_8),
    .I0(set_addr_to_Z[1]),
    .I1(n1085_10),
    .I2(n1085_11) 
);
defparam n1091_s5.INIT=8'hB0;
  LUT4 n1091_s6 (
    .F(n1091_9),
    .I0(n1091_20),
    .I1(n1091_18),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1091_s6.INIT=16'h3335;
  LUT4 n1091_s7 (
    .F(n1091_10),
    .I0(n1091_14),
    .I1(n1091_15),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1091_s7.INIT=16'h3335;
  LUT4 n1091_s8 (
    .F(n1091_11),
    .I0(regbusc[7]),
    .I1(n428_14),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1091_s8.INIT=16'h0CFA;
  LUT4 n1092_s5 (
    .F(n1092_8),
    .I0(ff_di_reg[6]),
    .I1(tmpaddr[6]),
    .I2(n1092_11),
    .I3(set_addr_to_Z[1]) 
);
defparam n1092_s5.INIT=16'hC355;
  LUT3 n1092_s6 (
    .F(n1092_9),
    .I0(sp[6]),
    .I1(pc[6]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1092_s6.INIT=8'hCA;
  LUT4 n1092_s7 (
    .F(n1092_10),
    .I0(n429_14),
    .I1(regbusc[6]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1092_s7.INIT=16'h0A0C;
  LUT3 n1093_s5 (
    .F(n1093_8),
    .I0(sp[5]),
    .I1(pc[5]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1093_s5.INIT=8'h35;
  LUT4 n1093_s6 (
    .F(n1093_9),
    .I0(ff_di_reg[5]),
    .I1(n1093_13),
    .I2(tmpaddr[5]),
    .I3(set_addr_to_Z[1]) 
);
defparam n1093_s6.INIT=16'hC355;
  LUT3 n1093_s7 (
    .F(n1093_10),
    .I0(n293_13),
    .I1(n2794_10),
    .I2(n1085_11) 
);
defparam n1093_s7.INIT=8'h10;
  LUT4 n1093_s8 (
    .F(n1093_11),
    .I0(n430_14),
    .I1(regbusc[5]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1093_s8.INIT=16'hAC00;
  LUT4 n1093_s9 (
    .F(n1093_12),
    .I0(regbusc[5]),
    .I1(n2047_5),
    .I2(tmpaddr[5]),
    .I3(n1089_10) 
);
defparam n1093_s9.INIT=16'hBBB0;
  LUT3 n1094_s5 (
    .F(n1094_8),
    .I0(n281_14),
    .I1(n1094_11),
    .I2(tmpaddr[4]) 
);
defparam n1094_s5.INIT=8'h87;
  LUT4 n1094_s6 (
    .F(n1094_9),
    .I0(n431_14),
    .I1(regbusc[4]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1094_s6.INIT=16'h0503;
  LUT4 n1094_s7 (
    .F(n1094_10),
    .I0(n293_18),
    .I1(n2047_5),
    .I2(n1094_12),
    .I3(tmpaddr[4]) 
);
defparam n1094_s7.INIT=16'h82F7;
  LUT4 n1095_s5 (
    .F(n1095_8),
    .I0(ff_di_reg[3]),
    .I1(n1095_12),
    .I2(tmpaddr[3]),
    .I3(set_addr_to_Z[1]) 
);
defparam n1095_s5.INIT=16'hC355;
  LUT3 n1095_s6 (
    .F(n1095_9),
    .I0(sp[3]),
    .I1(pc[3]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1095_s6.INIT=8'h35;
  LUT4 n1095_s7 (
    .F(n1095_10),
    .I0(n432_14),
    .I1(regbusc[3]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1095_s7.INIT=16'hAC00;
  LUT4 n1095_s8 (
    .F(n1095_11),
    .I0(regbusc[3]),
    .I1(n2047_5),
    .I2(tmpaddr[3]),
    .I3(n1089_10) 
);
defparam n1095_s8.INIT=16'hBBB0;
  LUT3 n1096_s4 (
    .F(n1096_7),
    .I0(sp[2]),
    .I1(pc[2]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1096_s4.INIT=8'h35;
  LUT4 n1096_s5 (
    .F(n1096_8),
    .I0(ff_di_reg[2]),
    .I1(n1096_11),
    .I2(tmpaddr[2]),
    .I3(set_addr_to_Z[1]) 
);
defparam n1096_s5.INIT=16'hC355;
  LUT4 n1096_s6 (
    .F(n1096_9),
    .I0(n433_14),
    .I1(regbusc[2]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1096_s6.INIT=16'hAC00;
  LUT4 n1096_s7 (
    .F(n1096_10),
    .I0(regbusc[2]),
    .I1(n2047_5),
    .I2(tmpaddr[2]),
    .I3(n1089_10) 
);
defparam n1096_s7.INIT=16'hBBB0;
  LUT4 n1097_s4 (
    .F(n1097_7),
    .I0(ff_di_reg[1]),
    .I1(n1097_13),
    .I2(tmpaddr[1]),
    .I3(set_addr_to_Z[1]) 
);
defparam n1097_s4.INIT=16'hC355;
  LUT3 n1097_s5 (
    .F(n1097_8),
    .I0(sp[1]),
    .I1(pc[1]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1097_s5.INIT=8'hCA;
  LUT4 n1097_s6 (
    .F(n1097_9),
    .I0(n434_14),
    .I1(regbusc[1]),
    .I2(set_addr_to_Z[1]),
    .I3(n1086_8) 
);
defparam n1097_s6.INIT=16'hAC00;
  LUT4 n1097_s7 (
    .F(n1097_10),
    .I0(regbusc[1]),
    .I1(n2047_5),
    .I2(tmpaddr[1]),
    .I3(n293_18) 
);
defparam n1097_s7.INIT=16'hBBB0;
  LUT4 n1098_s5 (
    .F(n1098_8),
    .I0(n1098_21),
    .I1(n1098_19),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1098_s5.INIT=16'h3335;
  LUT4 n1098_s6 (
    .F(n1098_9),
    .I0(n435_14),
    .I1(regbusc[0]),
    .I2(n1085_10),
    .I3(set_addr_to_Z[1]) 
);
defparam n1098_s6.INIT=16'hF503;
  LUT4 n1098_s7 (
    .F(n1098_10),
    .I0(n1098_13),
    .I1(n1098_14),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1098_s7.INIT=16'h3335;
  LUT4 n1121_s8 (
    .F(n1121_11),
    .I0(tmpaddr[0]),
    .I1(pc[0]),
    .I2(n1093_10),
    .I3(n94_3) 
);
defparam n1121_s8.INIT=16'hCC35;
  LUT3 n1122_s3 (
    .F(n1122_6),
    .I0(istatus[0]),
    .I1(intcycle),
    .I2(istatus[1]) 
);
defparam n1122_s3.INIT=8'h40;
  LUT4 n1297_s6 (
    .F(n1297_9),
    .I0(mcycles_d_2_8),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam n1297_s6.INIT=16'hFDD3;
  LUT4 n1297_s7 (
    .F(n1297_10),
    .I0(n1297_12),
    .I1(n1297_13),
    .I2(w_m_cycle[1]),
    .I3(mcycles_d_1_6) 
);
defparam n1297_s7.INIT=16'hEF00;
  LUT3 n1297_s8 (
    .F(n1297_11),
    .I0(iset[1]),
    .I1(n191_6),
    .I2(n1297_19) 
);
defparam n1297_s8.INIT=8'h80;
  LUT4 n1289_s5 (
    .F(n1289_8),
    .I0(iset[0]),
    .I1(n1289_9),
    .I2(mcycles_d_2_15),
    .I3(iset[1]) 
);
defparam n1289_s5.INIT=16'h0FEE;
  LUT2 n1365_s7 (
    .F(n1365_10),
    .I0(alu_op_r[3]),
    .I1(z16_r) 
);
defparam n1365_s7.INIT=4'h4;
  LUT4 n1365_s8 (
    .F(n1365_11),
    .I0(n1547_10),
    .I1(n1524_4),
    .I2(n1365_15),
    .I3(n1365_16) 
);
defparam n1365_s8.INIT=16'h4000;
  LUT3 n1365_s9 (
    .F(n1365_12),
    .I0(n1365_17),
    .I1(fp[6]),
    .I2(n1321_7) 
);
defparam n1365_s9.INIT=8'h5C;
  LUT4 n1365_s10 (
    .F(n1365_13),
    .I0(ff_di_reg[7]),
    .I1(ff_di_reg[6]),
    .I2(n1365_18),
    .I3(n1547_9) 
);
defparam n1365_s10.INIT=16'h1000;
  LUT3 n1515_s6 (
    .F(n1515_9),
    .I0(r[7]),
    .I1(i[7]),
    .I2(special_ld_Z[0]) 
);
defparam n1515_s6.INIT=8'h53;
  LUT3 n1515_s7 (
    .F(n1515_10),
    .I0(ap[7]),
    .I1(acc[7]),
    .I2(exchangeaf_Z) 
);
defparam n1515_s7.INIT=8'hA3;
  LUT4 n1515_s9 (
    .F(n1515_12),
    .I0(n1547_10),
    .I1(ff_di_reg[7]),
    .I2(n1515_17),
    .I3(save_alu_r) 
);
defparam n1515_s9.INIT=16'h0A0C;
  LUT3 n1515_s10 (
    .F(n1515_13),
    .I0(read_to_reg_r[3]),
    .I1(n1531_9),
    .I2(read_to_reg_r[4]) 
);
defparam n1515_s10.INIT=8'h40;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(ff_di_reg[5]),
    .I1(n1525_5),
    .I2(save_alu_r) 
);
defparam n1517_s4.INIT=8'hCA;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_di_reg[4]),
    .I1(n1526_5),
    .I2(save_alu_r) 
);
defparam n1518_s4.INIT=8'h3A;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_di_reg[2]),
    .I1(n1528_5),
    .I2(save_alu_r) 
);
defparam n1520_s4.INIT=8'hCA;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_di_reg[1]),
    .I1(n1529_5),
    .I2(save_alu_r) 
);
defparam n1521_s4.INIT=8'hC5;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_di_reg[0]),
    .I1(n1530_5),
    .I2(save_alu_r) 
);
defparam n1522_s4.INIT=8'hC5;
  LUT3 n1531_s6 (
    .F(n1531_9),
    .I0(n1531_16),
    .I1(n1531_14),
    .I2(save_alu_r) 
);
defparam n1531_s6.INIT=8'h3A;
  LUT3 n1531_s7 (
    .F(n1531_10),
    .I0(read_to_reg_r[2]),
    .I1(read_to_reg_r[3]),
    .I2(read_to_reg_r[4]) 
);
defparam n1531_s7.INIT=8'h40;
  LUT4 n1547_s6 (
    .F(n1547_9),
    .I0(n94_3),
    .I1(n191_6),
    .I2(exchangeaf_Z_4),
    .I3(imode_Z_0_7) 
);
defparam n1547_s6.INIT=16'h4000;
  LUT4 n1547_s7 (
    .F(n1547_10),
    .I0(n1547_12),
    .I1(n1547_13),
    .I2(n1547_14),
    .I3(n1547_15) 
);
defparam n1547_s7.INIT=16'hEF00;
  LUT3 n1547_s8 (
    .F(n1547_11),
    .I0(n1515_9),
    .I1(fp[7]),
    .I2(n1321_7) 
);
defparam n1547_s8.INIT=8'h5C;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(n1549_10),
    .I1(n1549_11),
    .I2(n1365_5) 
);
defparam n1549_s6.INIT=8'h53;
  LUT4 n1550_s9 (
    .F(n1550_12),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[2]),
    .I2(w_addsub_l[5]),
    .I3(alu_op_r[0]) 
);
defparam n1550_s9.INIT=16'h72FC;
  LUT4 n1550_s10 (
    .F(n1550_13),
    .I0(alu_op_r[0]),
    .I1(n1550_15),
    .I2(n1365_5),
    .I3(n1550_16) 
);
defparam n1550_s10.INIT=16'h0E00;
  LUT4 n1550_s11 (
    .F(n1550_14),
    .I0(exchangeaf_Z),
    .I1(n1550_24),
    .I2(n1550_18),
    .I3(f_6_10) 
);
defparam n1550_s11.INIT=16'h3500;
  LUT4 n1551_s6 (
    .F(n1551_9),
    .I0(fp[3]),
    .I1(n1550_24),
    .I2(exchangeaf_Z),
    .I3(acc[3]) 
);
defparam n1551_s6.INIT=16'hAC23;
  LUT4 n1551_s7 (
    .F(n1551_10),
    .I0(n1551_11),
    .I1(n1527_5),
    .I2(n1551_12),
    .I3(f_5_17) 
);
defparam n1551_s7.INIT=16'hCC53;
  LUT4 n1552_s8 (
    .F(n1552_11),
    .I0(busb[7]),
    .I1(alu_op_r[1]),
    .I2(busa[7]),
    .I3(w_addsub_m[4]) 
);
defparam n1552_s8.INIT=16'hF69F;
  LUT4 n1552_s9 (
    .F(n1552_12),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[0]) 
);
defparam n1552_s9.INIT=16'hC4FC;
  LUT4 n1552_s10 (
    .F(n1552_13),
    .I0(n1552_23),
    .I1(n1524_4),
    .I2(n1547_10),
    .I3(n1552_18) 
);
defparam n1552_s10.INIT=16'h9669;
  LUT3 n1552_s11 (
    .F(n1552_14),
    .I0(n332_4),
    .I1(ir[1]),
    .I2(n1552_19) 
);
defparam n1552_s11.INIT=8'h0D;
  LUT4 n1552_s12 (
    .F(n1552_15),
    .I0(fp[2]),
    .I1(inte_ff2),
    .I2(n1321_7),
    .I3(n1365_5) 
);
defparam n1552_s12.INIT=16'h3500;
  LUT4 n1552_s13 (
    .F(n1552_16),
    .I0(incdecz),
    .I1(ir[1]),
    .I2(n332_4),
    .I3(n1547_8) 
);
defparam n1552_s13.INIT=16'h00EF;
  LUT2 n1553_s6 (
    .F(n1553_9),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]) 
);
defparam n1553_s6.INIT=4'h4;
  LUT2 n1553_s7 (
    .F(n1553_10),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]) 
);
defparam n1553_s7.INIT=4'h4;
  LUT4 n1553_s8 (
    .F(n1553_11),
    .I0(exchangeaf_Z),
    .I1(fp[1]),
    .I2(n1321_7),
    .I3(n1550_24) 
);
defparam n1553_s8.INIT=16'h000D;
  LUT4 n1554_s6 (
    .F(n1554_9),
    .I0(n1554_11),
    .I1(n1554_12),
    .I2(n1554_13),
    .I3(alu_op_r[3]) 
);
defparam n1554_s6.INIT=16'hF0EE;
  LUT4 n1554_s7 (
    .F(n1554_10),
    .I0(n1554_17),
    .I1(f[0]),
    .I2(fp[0]),
    .I3(exchangeaf_Z) 
);
defparam n1554_s7.INIT=16'hF0BB;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(n1523_8),
    .I1(w_do[7]),
    .I2(n1531_16) 
);
defparam n1523_s4.INIT=8'hA3;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(alu_op_r[1]),
    .I1(n1524_11),
    .I2(alu_op_r[0]),
    .I3(busa[6]) 
);
defparam n1524_s4.INIT=16'hACF3;
  LUT4 n1524_s5 (
    .F(n1524_8),
    .I0(alu_op_r[2]),
    .I1(n1524_12),
    .I2(n1524_13),
    .I3(alu_op_r[3]) 
);
defparam n1524_s5.INIT=16'hEF00;
  LUT4 n1524_s6 (
    .F(n1524_9),
    .I0(n1554_11),
    .I1(w_addsub_m[3]),
    .I2(alu_op_r[3]),
    .I3(n1524_14) 
);
defparam n1524_s6.INIT=16'h0E04;
  LUT3 n1524_s7 (
    .F(n1524_10),
    .I0(n1524_15),
    .I1(w_do[6]),
    .I2(n1531_16) 
);
defparam n1524_s7.INIT=8'hA3;
  LUT3 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_10),
    .I1(w_do[5]),
    .I2(n1531_16) 
);
defparam n1525_s3.INIT=8'hA3;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(alu_op_r[1]),
    .I1(busa[5]),
    .I2(n1525_11),
    .I3(n1525_12) 
);
defparam n1525_s4.INIT=16'hE33E;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(busa[5]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1525_13) 
);
defparam n1525_s5.INIT=16'hD700;
  LUT4 n1525_s6 (
    .F(n1525_9),
    .I0(n1525_14),
    .I1(n1365_14),
    .I2(n1525_15),
    .I3(n1525_16) 
);
defparam n1525_s6.INIT=16'h00BF;
  LUT3 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_10),
    .I1(w_do[4]),
    .I2(n1531_16) 
);
defparam n1526_s3.INIT=8'hA3;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(alu_op_r[1]),
    .I1(n1526_11),
    .I2(busa[4]),
    .I3(alu_op_r[2]) 
);
defparam n1526_s4.INIT=16'h3E00;
  LUT4 n1526_s5 (
    .F(n1526_8),
    .I0(n1526_12),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[0]),
    .I3(n1526_13) 
);
defparam n1526_s5.INIT=16'h0130;
  LUT3 n1526_s6 (
    .F(n1526_9),
    .I0(n1554_11),
    .I1(w_addsub_m[1]),
    .I2(n1526_14) 
);
defparam n1526_s6.INIT=8'h1B;
  LUT3 n1527_s3 (
    .F(n1527_6),
    .I0(n1527_9),
    .I1(w_do[3]),
    .I2(n1531_16) 
);
defparam n1527_s3.INIT=8'hA3;
  LUT4 n1527_s5 (
    .F(n1527_8),
    .I0(n1527_12),
    .I1(n1527_13),
    .I2(n1527_14),
    .I3(alu_op_r[3]) 
);
defparam n1527_s5.INIT=16'h0DF0;
  LUT3 n1528_s3 (
    .F(n1528_6),
    .I0(n1528_10),
    .I1(w_do[2]),
    .I2(n1531_16) 
);
defparam n1528_s3.INIT=8'hA3;
  LUT4 n1528_s4 (
    .F(n1528_7),
    .I0(n1528_11),
    .I1(f_0_11),
    .I2(n1528_12),
    .I3(n1525_13) 
);
defparam n1528_s4.INIT=16'hB000;
  LUT4 n1528_s5 (
    .F(n1528_8),
    .I0(w_addsub_l[3]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(n1528_13) 
);
defparam n1528_s5.INIT=16'h000D;
  LUT3 n1529_s3 (
    .F(n1529_6),
    .I0(n1529_10),
    .I1(w_do[1]),
    .I2(n1531_16) 
);
defparam n1529_s3.INIT=8'hA3;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(alu_op_r[3]),
    .I1(n1529_11),
    .I2(alu_op_r[2]) 
);
defparam n1529_s4.INIT=8'hE0;
  LUT4 n1529_s5 (
    .F(n1529_8),
    .I0(busb[1]),
    .I1(alu_op_r[1]),
    .I2(n1529_12),
    .I3(alu_op_r[3]) 
);
defparam n1529_s5.INIT=16'hF400;
  LUT4 n1529_s6 (
    .F(n1529_9),
    .I0(n1529_13),
    .I1(n1529_14),
    .I2(n1365_14),
    .I3(n1529_15) 
);
defparam n1529_s6.INIT=16'h004F;
  LUT3 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_10),
    .I1(w_do[0]),
    .I2(n1531_16) 
);
defparam n1530_s3.INIT=8'hA3;
  LUT4 n1530_s4 (
    .F(n1530_7),
    .I0(busb[0]),
    .I1(n1530_11),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[2]) 
);
defparam n1530_s4.INIT=16'hD300;
  LUT4 n1530_s5 (
    .F(n1530_8),
    .I0(busb[0]),
    .I1(n1530_12),
    .I2(alu_op_r[2]),
    .I3(n1530_13) 
);
defparam n1530_s5.INIT=16'h0305;
  LUT3 n1530_s6 (
    .F(n1530_9),
    .I0(n1554_11),
    .I1(w_addsub_l[1]),
    .I2(n1530_14) 
);
defparam n1530_s6.INIT=8'h1B;
  LUT3 n3360_s3 (
    .F(n3360_6),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(ir[0]) 
);
defparam n3360_s3.INIT=8'h10;
  LUT2 n3360_s4 (
    .F(n3360_7),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam n3360_s4.INIT=4'h8;
  LUT4 n2064_s3 (
    .F(n2064_6),
    .I0(id16[4]),
    .I1(id16[5]),
    .I2(id16[6]),
    .I3(id16[7]) 
);
defparam n2064_s3.INIT=16'h0001;
  LUT4 n2064_s4 (
    .F(n2064_7),
    .I0(id16[0]),
    .I1(id16[1]),
    .I2(id16[2]),
    .I3(id16[3]) 
);
defparam n2064_s4.INIT=16'h0001;
  LUT4 n2064_s5 (
    .F(n2064_8),
    .I0(id16[12]),
    .I1(id16[13]),
    .I2(id16[14]),
    .I3(id16[15]) 
);
defparam n2064_s5.INIT=16'h0001;
  LUT4 n2064_s6 (
    .F(n2064_9),
    .I0(id16[8]),
    .I1(id16[9]),
    .I2(id16[10]),
    .I3(id16[11]) 
);
defparam n2064_s6.INIT=16'h0001;
  LUT4 n2064_s7 (
    .F(n2064_10),
    .I0(regaddra_0_13),
    .I1(n2064_11),
    .I2(mcycles_d_1_6),
    .I3(n2064_12) 
);
defparam n2064_s7.INIT=16'h008F;
  LUT2 regaddra_1_s9 (
    .F(regaddra_1_12),
    .I0(ir[1]),
    .I1(n154_23) 
);
defparam regaddra_1_s9.INIT=4'h4;
  LUT4 regaddra_1_s10 (
    .F(regaddra_1_13),
    .I0(regaddra_1_15),
    .I1(w_m_cycle[0]),
    .I2(n1089_18),
    .I3(arith16_Z_6) 
);
defparam regaddra_1_s10.INIT=16'hF800;
  LUT4 regaddra_1_s11 (
    .F(regaddra_1_14),
    .I0(regaddra_1_16),
    .I1(n2064_11),
    .I2(regaddra_0_13),
    .I3(mcycles_d_1_6) 
);
defparam regaddra_1_s11.INIT=16'h1F00;
  LUT3 regaddra_0_s10 (
    .F(regaddra_0_13),
    .I0(regaddra_0_16),
    .I1(regaddra_0_17),
    .I2(regaddra_0_18) 
);
defparam regaddra_0_s10.INIT=8'h10;
  LUT3 regaddra_0_s11 (
    .F(regaddra_0_14),
    .I0(\incdec_16_Z[3]_2_14 ),
    .I1(ir[4]),
    .I2(regaddra_0_19) 
);
defparam regaddra_0_s11.INIT=8'h07;
  LUT3 regaddra_0_s12 (
    .F(regaddra_0_15),
    .I0(n1089_18),
    .I1(n1089_20),
    .I2(f_5_12) 
);
defparam regaddra_0_s12.INIT=8'h07;
  LUT4 regdih_7_s3 (
    .F(regdih_7_6),
    .I0(n224_5),
    .I1(n164_5),
    .I2(n2064_10),
    .I3(n224_4) 
);
defparam regdih_7_s3.INIT=16'h0C0A;
  LUT3 n2497_s3 (
    .F(n2497_6),
    .I0(n1410_12),
    .I1(iset[1]),
    .I2(n1407_6) 
);
defparam n2497_s3.INIT=8'h07;
  LUT3 n2497_s4 (
    .F(n2497_7),
    .I0(set_busa_to_Z_1_4),
    .I1(set_busa_to_Z_1_5),
    .I2(n2497_6) 
);
defparam n2497_s4.INIT=8'h01;
  LUT3 n2681_s3 (
    .F(n2681_6),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n2681_s3.INIT=8'h80;
  LUT3 n2681_s4 (
    .F(n2681_7),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]) 
);
defparam n2681_s4.INIT=8'h40;
  LUT3 n3422_s2 (
    .F(n3422_5),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n3422_s2.INIT=8'h40;
  LUT2 n3422_s3 (
    .F(n3422_6),
    .I0(ir[7]),
    .I1(ir[6]) 
);
defparam n3422_s3.INIT=4'h4;
  LUT3 n1321_s6 (
    .F(n1321_9),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam n1321_s6.INIT=8'h80;
  LUT3 incdecz_s4 (
    .F(incdecz_8),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(ir[4]) 
);
defparam incdecz_s4.INIT=8'h10;
  LUT3 incdecz_s5 (
    .F(incdecz_9),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam incdecz_s5.INIT=8'h14;
  LUT4 f_7_s5 (
    .F(f_7_9),
    .I0(mcycles_d_1_6),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam f_7_s5.INIT=16'hC0CE;
  LUT4 sp_15_s5 (
    .F(sp_15_9),
    .I0(n224_4),
    .I1(ff_mreq_9),
    .I2(n224_5),
    .I3(regaddra_0_11) 
);
defparam sp_15_s5.INIT=16'h00F8;
  LUT4 inte_ff1_s5 (
    .F(inte_ff1_9),
    .I0(n2681_6),
    .I1(n2626_10),
    .I2(n2794_10),
    .I3(n224_5) 
);
defparam inte_ff1_s5.INIT=16'hF800;
  LUT4 f_5_s8 (
    .F(f_5_12),
    .I0(iset[1]),
    .I1(n154_6),
    .I2(f_5_15),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam f_5_s8.INIT=16'h8000;
  LUT4 f_5_s9 (
    .F(f_5_13),
    .I0(n94_3),
    .I1(n1138_10),
    .I2(n1138_6),
    .I3(exchangeaf_Z) 
);
defparam f_5_s9.INIT=16'h00BF;
  LUT2 f_0_s7 (
    .F(f_0_11),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]) 
);
defparam f_0_s7.INIT=4'h1;
  LUT4 f_0_s8 (
    .F(f_0_12),
    .I0(n94_3),
    .I1(n1550_24),
    .I2(exchangeaf_Z),
    .I3(n1134_8) 
);
defparam f_0_s8.INIT=16'hF400;
  LUT4 f_4_s9 (
    .F(f_4_13),
    .I0(busa[2]),
    .I1(busa[1]),
    .I2(busa[3]),
    .I3(f[1]) 
);
defparam f_4_s9.INIT=16'h07E0;
  LUT3 n257_s5 (
    .F(n257_9),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]) 
);
defparam n257_s5.INIT=8'h40;
  LUT2 n2656_s4 (
    .F(n2656_8),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam n2656_s4.INIT=4'h4;
  LUT3 n2794_s6 (
    .F(n2794_10),
    .I0(iset[1]),
    .I1(n154_6),
    .I2(n1089_18) 
);
defparam n2794_s6.INIT=8'h80;
  LUT4 n2038_s3 (
    .F(n2038_7),
    .I0(n2038_9),
    .I1(iset[1]),
    .I2(n2038_10),
    .I3(n1085_18) 
);
defparam n2038_s3.INIT=16'h004F;
  LUT4 n2038_s4 (
    .F(n2038_8),
    .I0(set_addr_to_Z_1_4),
    .I1(n2038_11),
    .I2(n2038_12),
    .I3(n2038_23) 
);
defparam n2038_s4.INIT=16'hEF00;
  LUT4 n1410_s3 (
    .F(n1410_7),
    .I0(n154_6),
    .I1(n191_14),
    .I2(n1410_9),
    .I3(iset[0]) 
);
defparam n1410_s3.INIT=16'h00F8;
  LUT4 n1406_s5 (
    .F(n1406_9),
    .I0(n1406_11),
    .I1(arith16_Z_8),
    .I2(n1406_12),
    .I3(arith16_Z_5) 
);
defparam n1406_s5.INIT=16'h0E00;
  LUT4 n1406_s6 (
    .F(n1406_10),
    .I0(set_busa_to_Z_2_20),
    .I1(set_busa_to_Z_2_22),
    .I2(set_busb_to_Z_3_14),
    .I3(n1140_21) 
);
defparam n1406_s6.INIT=16'h0100;
  LUT2 n1407_s3 (
    .F(n1407_7),
    .I0(ir[3]),
    .I1(arith16_Z_8) 
);
defparam n1407_s3.INIT=4'h4;
  LUT4 n1407_s4 (
    .F(n1407_8),
    .I0(w_m_cycle[0]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(mcycles_d_1_6) 
);
defparam n1407_s4.INIT=16'h4300;
  LUT4 n1407_s5 (
    .F(n1407_9),
    .I0(ir[3]),
    .I1(\incdec_16_Z[3]_2_10 ),
    .I2(n2681_7),
    .I3(imode_Z_0_7) 
);
defparam n1407_s5.INIT=16'h8000;
  LUT2 n1407_s6 (
    .F(n1407_10),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam n1407_s6.INIT=4'h8;
  LUT4 n1141_s5 (
    .F(n1141_9),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n1141_10) 
);
defparam n1141_s5.INIT=16'h0096;
  LUT4 n1140_s5 (
    .F(n1140_9),
    .I0(n191_6),
    .I1(n3422_5),
    .I2(ir[0]),
    .I3(preservec_Z_5) 
);
defparam n1140_s5.INIT=16'hF400;
  LUT4 n1140_s6 (
    .F(n1140_10),
    .I0(set_busb_to_Z_0_25),
    .I1(arith16_Z_6),
    .I2(iset[0]),
    .I3(n1139_7) 
);
defparam n1140_s6.INIT=16'h000D;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_19),
    .I1(tstates_Z_1_17),
    .I2(arith16_Z_6),
    .I3(ir[4]) 
);
defparam n1140_s9.INIT=16'hEF00;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(n1410_12),
    .I1(set_busb_to_Z_3_14),
    .I2(iset[1]),
    .I3(n154_9) 
);
defparam n1140_s10.INIT=16'h0010;
  LUT2 n1139_s3 (
    .F(n1139_7),
    .I0(n1136_10),
    .I1(mcycles_d_1_35) 
);
defparam n1139_s3.INIT=4'h4;
  LUT4 n1139_s4 (
    .F(n1139_8),
    .I0(n191_6),
    .I1(mcycles_d_1_33),
    .I2(iset[0]),
    .I3(set_busa_to_Z_2_15) 
);
defparam n1139_s4.INIT=16'h0B00;
  LUT4 n1136_s5 (
    .F(n1136_9),
    .I0(arith16_Z_8),
    .I1(ir[3]),
    .I2(n1136_12),
    .I3(arith16_Z_5) 
);
defparam n1136_s5.INIT=16'hF800;
  LUT4 n1136_s6 (
    .F(n1136_10),
    .I0(n3422_5),
    .I1(preservec_Z_5),
    .I2(n1136_15),
    .I3(arith16_Z_5) 
);
defparam n1136_s6.INIT=16'hF400;
  LUT4 n1136_s7 (
    .F(n1136_11),
    .I0(imode_Z_1_4),
    .I1(ir[7]),
    .I2(mcycles_d_1_33),
    .I3(n191_6) 
);
defparam n1136_s7.INIT=16'hF800;
  LUT4 n154_s11 (
    .F(n154_14),
    .I0(n1410_12),
    .I1(tstates_Z_1_17),
    .I2(n224_4),
    .I3(regaddra_1_15) 
);
defparam n154_s11.INIT=16'hB0BB;
  LUT4 n289_s12 (
    .F(n289_15),
    .I0(tmpaddr[15]),
    .I1(n289_23),
    .I2(n1086_18),
    .I3(n1083_18) 
);
defparam n289_s12.INIT=16'h050C;
  LUT4 n289_s13 (
    .F(n289_16),
    .I0(n293_13),
    .I1(n2794_10),
    .I2(ff_di_reg[7]),
    .I3(n94_3) 
);
defparam n289_s13.INIT=16'h001F;
  LUT2 n289_s14 (
    .F(n289_17),
    .I0(pc[15]),
    .I1(n94_3) 
);
defparam n289_s14.INIT=4'h4;
  LUT4 n289_s15 (
    .F(n289_18),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(arith16_Z_5),
    .I3(exchangeaf_Z_4) 
);
defparam n289_s15.INIT=16'hE000;
  LUT4 n289_s16 (
    .F(n289_19),
    .I0(n289_26),
    .I1(n281_24),
    .I2(n1297_13),
    .I3(arith16_Z_6) 
);
defparam n289_s16.INIT=16'hFE00;
  LUT4 n289_s17 (
    .F(n289_20),
    .I0(n289_18),
    .I1(mcycles_d_1_8),
    .I2(n191_6),
    .I3(n1297_9) 
);
defparam n289_s17.INIT=16'h4F4B;
  LUT4 n289_s18 (
    .F(n289_21),
    .I0(n1089_20),
    .I1(mcycles_d_2_15),
    .I2(ff_iorq_n_i_15),
    .I3(n2046_5) 
);
defparam n289_s18.INIT=16'h0007;
  LUT4 n289_s19 (
    .F(n289_22),
    .I0(pc[10]),
    .I1(pc[9]),
    .I2(pc[8]),
    .I3(n295_11) 
);
defparam n289_s19.INIT=16'h0100;
  LUT4 n290_s9 (
    .F(n290_12),
    .I0(tmpaddr[14]),
    .I1(n290_14),
    .I2(n1086_18),
    .I3(n1083_18) 
);
defparam n290_s9.INIT=16'h050C;
  LUT4 n290_s10 (
    .F(n290_13),
    .I0(n706_1),
    .I1(pc[14]),
    .I2(n289_12),
    .I3(btr_r) 
);
defparam n290_s10.INIT=16'hC355;
  LUT3 n291_s9 (
    .F(n291_12),
    .I0(n2794_10),
    .I1(n293_13),
    .I2(ff_di_reg[5]) 
);
defparam n291_s9.INIT=8'hE0;
  LUT2 n292_s8 (
    .F(n292_11),
    .I0(pc[11]),
    .I1(n289_22) 
);
defparam n292_s8.INIT=4'h4;
  LUT4 n292_s9 (
    .F(n292_12),
    .I0(tmpaddr[12]),
    .I1(n292_13),
    .I2(n1086_18),
    .I3(n1083_18) 
);
defparam n292_s9.INIT=16'h050C;
  LUT4 n293_s10 (
    .F(n293_13),
    .I0(mcycles_d_2_8),
    .I1(\incdec_16_Z[3]_2_10 ),
    .I2(n293_20),
    .I3(n1085_43) 
);
defparam n293_s10.INIT=16'hF800;
  LUT4 n293_s11 (
    .F(n293_14),
    .I0(i[3]),
    .I1(n1083_14),
    .I2(tmpaddr[11]),
    .I3(n1083_18) 
);
defparam n293_s11.INIT=16'h0F77;
  LUT4 n294_s10 (
    .F(n294_13),
    .I0(tmpaddr[10]),
    .I1(n294_15),
    .I2(n2047_5),
    .I3(n1083_18) 
);
defparam n294_s10.INIT=16'h0A0C;
  LUT3 n294_s11 (
    .F(n294_14),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(n295_11) 
);
defparam n294_s11.INIT=8'h10;
  LUT4 n295_s10 (
    .F(n295_13),
    .I0(tmpaddr[9]),
    .I1(n295_18),
    .I2(n2047_5),
    .I3(n1083_18) 
);
defparam n295_s10.INIT=16'h0503;
  LUT4 n295_s11 (
    .F(n295_14),
    .I0(n2047_5),
    .I1(regbusc[9]),
    .I2(n293_13),
    .I3(n2794_10) 
);
defparam n295_s11.INIT=16'h000D;
  LUT4 n295_s12 (
    .F(n295_15),
    .I0(n293_13),
    .I1(n2794_10),
    .I2(ff_di_reg[1]),
    .I3(n94_3) 
);
defparam n295_s12.INIT=16'h001F;
  LUT2 n295_s13 (
    .F(n295_16),
    .I0(pc[9]),
    .I1(n94_3) 
);
defparam n295_s13.INIT=4'h4;
  LUT4 n295_s14 (
    .F(n295_17),
    .I0(pc[4]),
    .I1(pc[3]),
    .I2(pc[2]),
    .I3(pc[1]) 
);
defparam n295_s14.INIT=16'h0001;
  LUT3 n298_s8 (
    .F(n298_11),
    .I0(pc[5]),
    .I1(n295_17),
    .I2(pc[6]) 
);
defparam n298_s8.INIT=8'h4B;
  LUT3 n300_s6 (
    .F(n300_9),
    .I0(pc[4]),
    .I1(n300_5),
    .I2(n224_5) 
);
defparam n300_s6.INIT=8'h60;
  LUT4 n300_s7 (
    .F(n300_10),
    .I0(n716_1),
    .I1(n300_11),
    .I2(btr_r),
    .I3(n224_5) 
);
defparam n300_s7.INIT=16'hCA00;
  LUT3 n301_s6 (
    .F(n301_9),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[3]) 
);
defparam n301_s6.INIT=8'hE1;
  LUT4 n302_s6 (
    .F(n302_9),
    .I0(n718_1),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(btr_r) 
);
defparam n302_s6.INIT=16'hC3AA;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(exchangeaf_Z_3),
    .I1(n3360_7),
    .I2(n2681_7),
    .I3(n2656_7) 
);
defparam n354_s4.INIT=16'h007F;
  LUT4 n1083_s10 (
    .F(n1083_13),
    .I0(ff_di_reg[7]),
    .I1(n1083_16),
    .I2(tmpaddr[15]),
    .I3(n281_14) 
);
defparam n1083_s10.INIT=16'hC355;
  LUT4 n1083_s11 (
    .F(n1083_14),
    .I0(istatus[0]),
    .I1(intcycle),
    .I2(istatus[1]),
    .I3(n154_6) 
);
defparam n1083_s11.INIT=16'h4000;
  LUT4 n1084_s10 (
    .F(n1084_13),
    .I0(ff_di_reg[6]),
    .I1(n1084_16),
    .I2(tmpaddr[14]),
    .I3(n281_14) 
);
defparam n1084_s10.INIT=16'hC355;
  LUT4 n1085_s13 (
    .F(n1085_16),
    .I0(n1085_23),
    .I1(n1085_24),
    .I2(iset[1]),
    .I3(n2038_10) 
);
defparam n1085_s13.INIT=16'h2F00;
  LUT4 n1085_s14 (
    .F(n1085_17),
    .I0(mcycles_d_0_9),
    .I1(n1085_25),
    .I2(mcycles_d_1_6),
    .I3(set_addr_to_Z_1_4) 
);
defparam n1085_s14.INIT=16'hF070;
  LUT4 n1085_s15 (
    .F(n1085_18),
    .I0(imode_Z_1_4),
    .I1(n1085_41),
    .I2(set_addr_to_Z_1_7),
    .I3(set_busb_to_Z_3_6) 
);
defparam n1085_s15.INIT=16'hEF00;
  LUT4 n1085_s17 (
    .F(n1085_20),
    .I0(n281_24),
    .I1(\incdec_16_Z[3]_2_10 ),
    .I2(arith16_Z_6),
    .I3(tmpaddr_15_11) 
);
defparam n1085_s17.INIT=16'h0777;
  LUT4 n1085_s18 (
    .F(n1085_21),
    .I0(ff_di_reg[5]),
    .I1(n1085_37),
    .I2(tmpaddr[13]),
    .I3(n281_14) 
);
defparam n1085_s18.INIT=16'hC355;
  LUT2 n1085_s19 (
    .F(n1085_22),
    .I0(i[5]),
    .I1(n1083_14) 
);
defparam n1085_s19.INIT=4'h8;
  LUT4 n1086_s11 (
    .F(n1086_14),
    .I0(ff_di_reg[4]),
    .I1(tmpaddr[12]),
    .I2(n1086_16),
    .I3(n281_14) 
);
defparam n1086_s11.INIT=16'h3CAA;
  LUT4 n1087_s8 (
    .F(n1087_11),
    .I0(ff_di_reg[3]),
    .I1(n1087_12),
    .I2(tmpaddr[11]),
    .I3(n281_14) 
);
defparam n1087_s8.INIT=16'hC355;
  LUT4 n1088_s7 (
    .F(n1088_10),
    .I0(ff_di_reg[2]),
    .I1(n1088_11),
    .I2(tmpaddr[10]),
    .I3(n281_14) 
);
defparam n1088_s7.INIT=16'hC355;
  LUT4 n1089_s9 (
    .F(n1089_12),
    .I0(ff_di_reg[1]),
    .I1(n1089_16),
    .I2(tmpaddr[9]),
    .I3(n281_14) 
);
defparam n1089_s9.INIT=16'hC355;
  LUT4 n1089_s12 (
    .F(n1089_15),
    .I0(i[1]),
    .I1(n1083_14),
    .I2(tmpaddr[9]),
    .I3(n1083_18) 
);
defparam n1089_s12.INIT=16'h0F77;
  LUT4 n1090_s10 (
    .F(n1090_13),
    .I0(ff_di_reg[0]),
    .I1(tmpaddr[8]),
    .I2(n1090_15),
    .I3(n281_14) 
);
defparam n1090_s10.INIT=16'hC355;
  LUT2 n1090_s11 (
    .F(n1090_14),
    .I0(i[0]),
    .I1(n1083_14) 
);
defparam n1090_s11.INIT=4'h8;
  LUT4 n1091_s11 (
    .F(n1091_14),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(n1085_18),
    .I3(n1091_16) 
);
defparam n1091_s11.INIT=16'h000D;
  LUT3 n1091_s12 (
    .F(n1091_15),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(pc[7]) 
);
defparam n1091_s12.INIT=8'hD0;
  LUT4 n1092_s8 (
    .F(n1092_11),
    .I0(tmpaddr[5]),
    .I1(tmpaddr[4]),
    .I2(n281_14),
    .I3(n1094_11) 
);
defparam n1092_s8.INIT=16'h8000;
  LUT3 n1093_s10 (
    .F(n1093_13),
    .I0(tmpaddr[4]),
    .I1(n281_14),
    .I2(n1094_11) 
);
defparam n1093_s10.INIT=8'h80;
  LUT4 n1094_s8 (
    .F(n1094_11),
    .I0(tmpaddr[3]),
    .I1(tmpaddr[2]),
    .I2(tmpaddr[1]),
    .I3(tmpaddr[0]) 
);
defparam n1094_s8.INIT=16'h8000;
  LUT3 n1094_s9 (
    .F(n1094_12),
    .I0(n1085_11),
    .I1(regbusc[4]),
    .I2(n2047_5) 
);
defparam n1094_s9.INIT=8'h35;
  LUT4 n1095_s9 (
    .F(n1095_12),
    .I0(tmpaddr[2]),
    .I1(tmpaddr[1]),
    .I2(tmpaddr[0]),
    .I3(n281_14) 
);
defparam n1095_s9.INIT=16'h8000;
  LUT3 n1096_s8 (
    .F(n1096_11),
    .I0(tmpaddr[1]),
    .I1(tmpaddr[0]),
    .I2(n281_14) 
);
defparam n1096_s8.INIT=8'h80;
  LUT4 n1098_s10 (
    .F(n1098_13),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(n1098_17),
    .I3(n1085_18) 
);
defparam n1098_s10.INIT=16'h00D0;
  LUT3 n1098_s11 (
    .F(n1098_14),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(pc[0]) 
);
defparam n1098_s11.INIT=8'hD0;
  LUT4 n1297_s9 (
    .F(n1297_12),
    .I0(exchangeaf_Z_3),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n3360_7) 
);
defparam n1297_s9.INIT=16'h0B00;
  LUT3 n1297_s10 (
    .F(n1297_13),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(n1297_15) 
);
defparam n1297_s10.INIT=8'h04;
  LUT4 n1289_s6 (
    .F(n1289_9),
    .I0(ir[4]),
    .I1(mcycles_d_1_12),
    .I2(mcycles_d_2_7),
    .I3(n281_24) 
);
defparam n1289_s6.INIT=16'h00BF;
  LUT2 n1365_s11 (
    .F(n1365_14),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam n1365_s11.INIT=4'h4;
  LUT3 n1365_s12 (
    .F(n1365_15),
    .I0(n1528_5),
    .I1(n1526_5),
    .I2(n1529_5) 
);
defparam n1365_s12.INIT=8'h40;
  LUT4 n1365_s13 (
    .F(n1365_16),
    .I0(n1525_5),
    .I1(n1527_21),
    .I2(n1527_8),
    .I3(n1530_5) 
);
defparam n1365_s13.INIT=16'h0100;
  LUT4 n1365_s14 (
    .F(n1365_17),
    .I0(i[3]),
    .I1(n1365_19),
    .I2(n1365_20),
    .I3(special_ld_Z[0]) 
);
defparam n1365_s14.INIT=16'h0FBB;
  LUT3 n1365_s15 (
    .F(n1365_18),
    .I0(ff_di_reg[5]),
    .I1(ff_di_reg[4]),
    .I2(n1365_21) 
);
defparam n1365_s15.INIT=8'h10;
  LUT4 n1515_s11 (
    .F(n1515_14),
    .I0(ir[5]),
    .I1(n1515_15),
    .I2(imode_Z_1_4),
    .I3(mcycles_d_1_6) 
);
defparam n1515_s11.INIT=16'h0700;
  LUT3 n1547_s9 (
    .F(n1547_12),
    .I0(n1547_16),
    .I1(alu_op_r[0]),
    .I2(busa[7]) 
);
defparam n1547_s9.INIT=8'h20;
  LUT4 n1547_s10 (
    .F(n1547_13),
    .I0(n1547_17),
    .I1(busa[7]),
    .I2(n1547_16),
    .I3(f_0_11) 
);
defparam n1547_s10.INIT=16'h0100;
  LUT4 n1547_s11 (
    .F(n1547_14),
    .I0(busa[7]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1525_13) 
);
defparam n1547_s11.INIT=16'hD700;
  LUT4 n1547_s12 (
    .F(n1547_15),
    .I0(n1547_18),
    .I1(n1547_19),
    .I2(n1365_14),
    .I3(n1547_20) 
);
defparam n1547_s12.INIT=16'h00BF;
  LUT4 n1549_s7 (
    .F(n1549_10),
    .I0(fp[5]),
    .I1(acc[5]),
    .I2(n1550_24),
    .I3(exchangeaf_Z) 
);
defparam n1549_s7.INIT=16'h153C;
  LUT3 n1549_s8 (
    .F(n1549_11),
    .I0(n1549_12),
    .I1(n1525_5),
    .I2(n1551_12) 
);
defparam n1549_s8.INIT=8'hA3;
  LUT3 n1550_s12 (
    .F(n1550_15),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]) 
);
defparam n1550_s12.INIT=8'h35;
  LUT4 n1550_s13 (
    .F(n1550_16),
    .I0(w_addsub_l[5]),
    .I1(n1550_19),
    .I2(alu_op_r[3]),
    .I3(n1550_20) 
);
defparam n1550_s13.INIT=16'hCFF5;
  LUT4 n1550_s15 (
    .F(n1550_18),
    .I0(ir[3]),
    .I1(f[0]),
    .I2(fp[4]),
    .I3(n1550_24) 
);
defparam n1550_s15.INIT=16'h77F0;
  LUT4 n1551_s8 (
    .F(n1551_11),
    .I0(imode_Z_1_4),
    .I1(n1551_13),
    .I2(alu_op_r[3]),
    .I3(busb[3]) 
);
defparam n1551_s8.INIT=16'hACF3;
  LUT4 n1551_s9 (
    .F(n1551_12),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[3]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1551_s9.INIT=16'h2C00;
  LUT4 n1552_s15 (
    .F(n1552_18),
    .I0(n1526_5),
    .I1(n1525_5),
    .I2(n1528_5),
    .I3(n1529_5) 
);
defparam n1552_s15.INIT=16'h6996;
  LUT4 n1552_s16 (
    .F(n1552_19),
    .I0(n1552_20),
    .I1(ff_di_reg[7]),
    .I2(ff_di_reg[6]),
    .I3(n1547_9) 
);
defparam n1552_s16.INIT=16'h6900;
  LUT3 n1554_s8 (
    .F(n1554_11),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]) 
);
defparam n1554_s8.INIT=8'h70;
  LUT4 n1554_s9 (
    .F(n1554_12),
    .I0(busb[7]),
    .I1(alu_op_r[1]),
    .I2(w_addsub_m[4]),
    .I3(busa[7]) 
);
defparam n1554_s9.INIT=16'hC553;
  LUT3 n1554_s10 (
    .F(n1554_13),
    .I0(n1525_11),
    .I1(n1554_15),
    .I2(alu_op_r[2]) 
);
defparam n1554_s10.INIT=8'hAC;
  LUT3 n1523_s5 (
    .F(n1523_8),
    .I0(busb[3]),
    .I1(n1523_9),
    .I2(n1523_10) 
);
defparam n1523_s5.INIT=8'h5C;
  LUT4 n1524_s8 (
    .F(n1524_11),
    .I0(alu_op_r[1]),
    .I1(n1524_16),
    .I2(n1525_11),
    .I3(n1525_12) 
);
defparam n1524_s8.INIT=16'h4001;
  LUT4 n1524_s9 (
    .F(n1524_12),
    .I0(busa[5]),
    .I1(busa[7]),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1524_s9.INIT=16'hCA00;
  LUT4 n1524_s10 (
    .F(n1524_13),
    .I0(busb[6]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(n3422_5) 
);
defparam n1524_s10.INIT=16'hC75F;
  LUT4 n1524_s11 (
    .F(n1524_14),
    .I0(alu_op_r[1]),
    .I1(busb[6]),
    .I2(alu_op_r[0]),
    .I3(busa[6]) 
);
defparam n1524_s11.INIT=16'hBEE8;
  LUT3 n1524_s12 (
    .F(n1524_15),
    .I0(busb[2]),
    .I1(n1524_17),
    .I2(n1523_10) 
);
defparam n1524_s12.INIT=8'h5C;
  LUT3 n1525_s7 (
    .F(n1525_10),
    .I0(busb[1]),
    .I1(n1525_17),
    .I2(n1523_10) 
);
defparam n1525_s7.INIT=8'h5C;
  LUT4 n1525_s8 (
    .F(n1525_11),
    .I0(n1525_18),
    .I1(n1525_19),
    .I2(busa[7]),
    .I3(f[0]) 
);
defparam n1525_s8.INIT=16'h004F;
  LUT4 n1525_s9 (
    .F(n1525_12),
    .I0(f[4]),
    .I1(busa[3]),
    .I2(busa[4]),
    .I3(f_4_13) 
);
defparam n1525_s9.INIT=16'hC200;
  LUT2 n1525_s10 (
    .F(n1525_13),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam n1525_s10.INIT=4'h8;
  LUT4 n1525_s11 (
    .F(n1525_14),
    .I0(busa[4]),
    .I1(busa[6]),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1525_s11.INIT=16'hCA00;
  LUT4 n1525_s12 (
    .F(n1525_15),
    .I0(busb[5]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(xy_ind_7) 
);
defparam n1525_s12.INIT=16'hC75F;
  LUT4 n1525_s13 (
    .F(n1525_16),
    .I0(w_addsub_m[2]),
    .I1(n1525_20),
    .I2(alu_op_r[3]),
    .I3(n1554_11) 
);
defparam n1525_s13.INIT=16'h0305;
  LUT3 n1526_s7 (
    .F(n1526_10),
    .I0(busb[0]),
    .I1(n1526_15),
    .I2(n1523_10) 
);
defparam n1526_s7.INIT=8'h5C;
  LUT4 n1526_s8 (
    .F(n1526_11),
    .I0(n1526_16),
    .I1(f_4_13),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1526_s8.INIT=16'h0FFB;
  LUT4 n1526_s9 (
    .F(n1526_12),
    .I0(busa[3]),
    .I1(busa[5]),
    .I2(alu_op_r[1]),
    .I3(ir[3]) 
);
defparam n1526_s9.INIT=16'h0C0A;
  LUT4 n1526_s10 (
    .F(n1526_13),
    .I0(n1526_17),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busb[4]) 
);
defparam n1526_s10.INIT=16'h4B13;
  LUT4 n1526_s11 (
    .F(n1526_14),
    .I0(alu_op_r[1]),
    .I1(busb[4]),
    .I2(alu_op_r[0]),
    .I3(busa[4]) 
);
defparam n1526_s11.INIT=16'hBEE8;
  LUT3 n1527_s6 (
    .F(n1527_9),
    .I0(busa[3]),
    .I1(n1527_15),
    .I2(n1523_10) 
);
defparam n1527_s6.INIT=8'h5C;
  LUT4 n1527_s7 (
    .F(n1527_10),
    .I0(n1527_16),
    .I1(f[4]),
    .I2(busa[3]),
    .I3(f_0_11) 
);
defparam n1527_s7.INIT=16'h6800;
  LUT4 n1527_s8 (
    .F(n1527_11),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1527_s8.INIT=16'hF53F;
  LUT4 n1527_s9 (
    .F(n1527_12),
    .I0(alu_op_r[0]),
    .I1(busb[3]),
    .I2(alu_op_r[1]),
    .I3(n1527_17) 
);
defparam n1527_s9.INIT=16'hA73F;
  LUT4 n1527_s10 (
    .F(n1527_13),
    .I0(busa[2]),
    .I1(busa[4]),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1527_s10.INIT=16'hCA00;
  LUT4 n1527_s11 (
    .F(n1527_14),
    .I0(n1527_18),
    .I1(alu_op_r[3]),
    .I2(n1527_19),
    .I3(alu_op_r[2]) 
);
defparam n1527_s11.INIT=16'hCE03;
  LUT3 n1528_s7 (
    .F(n1528_10),
    .I0(busa[2]),
    .I1(n1528_16),
    .I2(n1523_10) 
);
defparam n1528_s7.INIT=8'h5C;
  LUT4 n1528_s8 (
    .F(n1528_11),
    .I0(f[4]),
    .I1(n1528_17),
    .I2(busa[1]),
    .I3(busa[2]) 
);
defparam n1528_s8.INIT=16'h3CC7;
  LUT4 n1528_s9 (
    .F(n1528_12),
    .I0(busb[2]),
    .I1(busb[6]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1528_s9.INIT=16'hF53F;
  LUT4 n1528_s10 (
    .F(n1528_13),
    .I0(n1528_18),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(n1528_19) 
);
defparam n1528_s10.INIT=16'h7000;
  LUT4 n1528_s11 (
    .F(n1528_14),
    .I0(busa[1]),
    .I1(busa[3]),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1528_s11.INIT=16'hCA00;
  LUT4 n1528_s12 (
    .F(n1528_15),
    .I0(busb[2]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(incdecz_8) 
);
defparam n1528_s12.INIT=16'hC75F;
  LUT3 n1529_s7 (
    .F(n1529_10),
    .I0(busa[1]),
    .I1(n1529_16),
    .I2(n1523_10) 
);
defparam n1529_s7.INIT=8'h5C;
  LUT4 n1529_s8 (
    .F(n1529_11),
    .I0(alu_op_r[1]),
    .I1(busb[1]),
    .I2(busa[1]),
    .I3(alu_op_r[0]) 
);
defparam n1529_s8.INIT=16'h14E8;
  LUT4 n1529_s9 (
    .F(n1529_12),
    .I0(busb[5]),
    .I1(n1529_17),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1529_s9.INIT=16'hF50C;
  LUT4 n1529_s10 (
    .F(n1529_13),
    .I0(busa[0]),
    .I1(busa[2]),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1529_s10.INIT=16'hCA00;
  LUT4 n1529_s11 (
    .F(n1529_14),
    .I0(busb[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(exchangeaf_Z_3) 
);
defparam n1529_s11.INIT=16'hC75F;
  LUT3 n1529_s12 (
    .F(n1529_15),
    .I0(alu_op_r[3]),
    .I1(n1554_11),
    .I2(w_addsub_l[2]) 
);
defparam n1529_s12.INIT=8'h10;
  LUT3 n1530_s7 (
    .F(n1530_10),
    .I0(busa[0]),
    .I1(n1530_15),
    .I2(n1523_10) 
);
defparam n1530_s7.INIT=8'h5C;
  LUT4 n1530_s8 (
    .F(n1530_11),
    .I0(busb[4]),
    .I1(busa[0]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1530_s8.INIT=16'hFA0C;
  LUT3 n1530_s9 (
    .F(n1530_12),
    .I0(n282_17),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]) 
);
defparam n1530_s9.INIT=8'h0E;
  LUT3 n1530_s10 (
    .F(n1530_13),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(mcycles_d_0_14) 
);
defparam n1530_s10.INIT=8'hD3;
  LUT4 n1530_s11 (
    .F(n1530_14),
    .I0(alu_op_r[1]),
    .I1(busb[0]),
    .I2(alu_op_r[0]),
    .I3(busa[0]) 
);
defparam n1530_s11.INIT=16'hBEE8;
  LUT2 n2064_s8 (
    .F(n2064_11),
    .I0(\incdec_16_Z[3]_2_14 ),
    .I1(regaddra_0_19) 
);
defparam n2064_s8.INIT=4'h1;
  LUT3 n2064_s9 (
    .F(n2064_12),
    .I0(n2064_13),
    .I1(regaddra_1_13),
    .I2(iset[1]) 
);
defparam n2064_s9.INIT=8'hE0;
  LUT2 regaddra_1_s12 (
    .F(regaddra_1_15),
    .I0(ir[1]),
    .I1(\incdec_16_Z[3]_2_4 ) 
);
defparam regaddra_1_s12.INIT=4'h8;
  LUT2 regaddra_1_s13 (
    .F(regaddra_1_16),
    .I0(ir[5]),
    .I1(regaddra_0_19) 
);
defparam regaddra_1_s13.INIT=4'h1;
  LUT4 regaddra_0_s13 (
    .F(regaddra_0_16),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(\incdec_16_Z[3]_2_16 ) 
);
defparam regaddra_0_s13.INIT=16'h6000;
  LUT4 regaddra_0_s14 (
    .F(regaddra_0_17),
    .I0(set_busb_to_Z_2_20),
    .I1(regaddra_0_23),
    .I2(n257_9),
    .I3(ir[3]) 
);
defparam regaddra_0_s14.INIT=16'h4000;
  LUT4 regaddra_0_s15 (
    .F(regaddra_0_18),
    .I0(set_addr_to_Z_1_17),
    .I1(set_busb_to_Z_0_13),
    .I2(ir[1]),
    .I3(regaddra_0_21) 
);
defparam regaddra_0_s15.INIT=16'hB0BB;
  LUT4 regaddra_0_s16 (
    .F(regaddra_0_19),
    .I0(mcycles_d_2_11),
    .I1(intcycle),
    .I2(n281_30),
    .I3(incdecz_9) 
);
defparam regaddra_0_s16.INIT=16'hF800;
  LUT2 f_5_s11 (
    .F(f_5_15),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam f_5_s11.INIT=4'h1;
  LUT4 n2038_s5 (
    .F(n2038_9),
    .I0(\incdec_16_Z[3]_2_4 ),
    .I1(n2038_14),
    .I2(n1085_24),
    .I3(n2038_15) 
);
defparam n2038_s5.INIT=16'h0D00;
  LUT4 n2038_s6 (
    .F(n2038_10),
    .I0(mcycles_d_0_10),
    .I1(set_addr_to_Z_1_7),
    .I2(n2038_16),
    .I3(w_m_cycle[2]) 
);
defparam n2038_s6.INIT=16'h3037;
  LUT3 n2038_s7 (
    .F(n2038_11),
    .I0(incdecz_9),
    .I1(mcycles_d_1_33),
    .I2(tstates_Z_1_14) 
);
defparam n2038_s7.INIT=8'h47;
  LUT4 n2038_s8 (
    .F(n2038_12),
    .I0(n2038_21),
    .I1(set_addr_to_Z_1_15),
    .I2(n2038_18),
    .I3(set_addr_to_Z_1_18) 
);
defparam n2038_s8.INIT=16'h0100;
  LUT4 n1410_s5 (
    .F(n1410_9),
    .I0(n191_6),
    .I1(n1410_14),
    .I2(ir[5]),
    .I3(n281_28) 
);
defparam n1410_s5.INIT=16'hCA00;
  LUT4 n1406_s7 (
    .F(n1406_11),
    .I0(set_busb_to_Z_2_31),
    .I1(n1138_6),
    .I2(n1136_12),
    .I3(n1406_13) 
);
defparam n1406_s7.INIT=16'h00FE;
  LUT4 n1406_s8 (
    .F(n1406_12),
    .I0(mcycles_d_1_12),
    .I1(\incdec_16_Z[3]_2_10 ),
    .I2(set_busa_to_Z_2_15),
    .I3(xy_ind_7) 
);
defparam n1406_s8.INIT=16'h0700;
  LUT3 n1141_s6 (
    .F(n1141_10),
    .I0(n224_4),
    .I1(n191_6),
    .I2(mcycles_d_0_10) 
);
defparam n1141_s6.INIT=8'h53;
  LUT3 n1136_s8 (
    .F(n1136_12),
    .I0(exchangeaf_Z_4),
    .I1(incdecz_8),
    .I2(n224_4) 
);
defparam n1136_s8.INIT=8'h80;
  LUT3 n289_s20 (
    .F(n289_23),
    .I0(i[7]),
    .I1(pc[15]),
    .I2(n1083_14) 
);
defparam n289_s20.INIT=8'h53;
  LUT3 n290_s11 (
    .F(n290_14),
    .I0(i[6]),
    .I1(pc[14]),
    .I2(n1083_14) 
);
defparam n290_s11.INIT=8'h53;
  LUT3 n292_s10 (
    .F(n292_13),
    .I0(i[4]),
    .I1(pc[12]),
    .I2(n1083_14) 
);
defparam n292_s10.INIT=8'h53;
  LUT2 n294_s12 (
    .F(n294_15),
    .I0(i[2]),
    .I1(n1083_14) 
);
defparam n294_s12.INIT=4'h8;
  LUT3 n295_s15 (
    .F(n295_18),
    .I0(i[1]),
    .I1(pc[9]),
    .I2(n1083_14) 
);
defparam n295_s15.INIT=8'hAC;
  LUT4 n300_s8 (
    .F(n300_11),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[4]) 
);
defparam n300_s8.INIT=16'hFE01;
  LUT4 n1083_s13 (
    .F(n1083_16),
    .I0(tmpaddr[14]),
    .I1(tmpaddr[13]),
    .I2(tmpaddr[12]),
    .I3(n1086_16) 
);
defparam n1083_s13.INIT=16'h8000;
  LUT3 n1085_s20 (
    .F(n1085_23),
    .I0(incdecz_9),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(n1297_19) 
);
defparam n1085_s20.INIT=8'h0B;
  LUT4 n1085_s21 (
    .F(n1085_24),
    .I0(set_addr_to_Z_1_27),
    .I1(n154_17),
    .I2(n1085_33),
    .I3(w_m_cycle[1]) 
);
defparam n1085_s21.INIT=16'h72FA;
  LUT4 n1085_s22 (
    .F(n1085_25),
    .I0(n2656_7),
    .I1(ir[2]),
    .I2(n191_6),
    .I3(n1085_29) 
);
defparam n1085_s22.INIT=16'hC500;
  LUT2 n1086_s13 (
    .F(n1086_16),
    .I0(tmpaddr[11]),
    .I1(n1087_12) 
);
defparam n1086_s13.INIT=4'h8;
  LUT4 n1087_s9 (
    .F(n1087_12),
    .I0(tmpaddr[10]),
    .I1(tmpaddr[9]),
    .I2(tmpaddr[8]),
    .I3(n1090_15) 
);
defparam n1087_s9.INIT=16'h8000;
  LUT3 n1088_s8 (
    .F(n1088_11),
    .I0(tmpaddr[9]),
    .I1(tmpaddr[8]),
    .I2(n1090_15) 
);
defparam n1088_s8.INIT=8'h80;
  LUT2 n1089_s13 (
    .F(n1089_16),
    .I0(tmpaddr[8]),
    .I1(n1090_15) 
);
defparam n1089_s13.INIT=4'h8;
  LUT4 n1090_s12 (
    .F(n1090_15),
    .I0(n1090_16),
    .I1(tmpaddr[7]),
    .I2(tmpaddr[6]),
    .I3(n1094_11) 
);
defparam n1090_s12.INIT=16'h8000;
  LUT3 n1091_s13 (
    .F(n1091_16),
    .I0(tmpaddr[6]),
    .I1(n1092_11),
    .I2(tmpaddr[7]) 
);
defparam n1091_s13.INIT=8'h87;
  LUT4 n1297_s12 (
    .F(n1297_15),
    .I0(mcycles_d_0_14),
    .I1(mcycles_d_2_7),
    .I2(ir[0]),
    .I3(n3360_7) 
);
defparam n1297_s12.INIT=16'h50F3;
  LUT4 n1365_s16 (
    .F(n1365_19),
    .I0(i[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(n1365_22) 
);
defparam n1365_s16.INIT=16'h0100;
  LUT4 n1365_s17 (
    .F(n1365_20),
    .I0(r[5]),
    .I1(r[4]),
    .I2(n1365_23),
    .I3(n1365_24) 
);
defparam n1365_s17.INIT=16'h1000;
  LUT4 n1365_s18 (
    .F(n1365_21),
    .I0(ff_di_reg[3]),
    .I1(ff_di_reg[2]),
    .I2(ff_di_reg[1]),
    .I3(ff_di_reg[0]) 
);
defparam n1365_s18.INIT=16'h0001;
  LUT4 n1515_s12 (
    .F(n1515_15),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n1515_s12.INIT=16'h004F;
  LUT3 n1547_s13 (
    .F(n1547_16),
    .I0(n1525_11),
    .I1(n1547_21),
    .I2(n1525_12) 
);
defparam n1547_s13.INIT=8'h0B;
  LUT4 n1547_s14 (
    .F(n1547_17),
    .I0(f[0]),
    .I1(f[1]),
    .I2(busa[6]),
    .I3(busa[5]) 
);
defparam n1547_s14.INIT=16'h4551;
  LUT4 n1547_s15 (
    .F(n1547_18),
    .I0(busa[6]),
    .I1(n1547_22),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1547_s15.INIT=16'h3A00;
  LUT4 n1547_s16 (
    .F(n1547_19),
    .I0(busb[7]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(n2681_6) 
);
defparam n1547_s16.INIT=16'hC75F;
  LUT4 n1547_s17 (
    .F(n1547_20),
    .I0(n1547_29),
    .I1(busb[7]),
    .I2(n1547_24),
    .I3(n1547_25) 
);
defparam n1547_s17.INIT=16'hCB00;
  LUT4 n1549_s9 (
    .F(n1549_12),
    .I0(imode_Z_1_4),
    .I1(busb[5]),
    .I2(n1549_13),
    .I3(alu_op_r[3]) 
);
defparam n1549_s9.INIT=16'hBB0F;
  LUT4 n1550_s16 (
    .F(n1550_19),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(f[1]),
    .I3(busa[3]) 
);
defparam n1550_s16.INIT=16'h0E00;
  LUT4 n1550_s17 (
    .F(n1550_20),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[3]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[2]) 
);
defparam n1550_s17.INIT=16'hCD03;
  LUT3 n1551_s10 (
    .F(n1551_13),
    .I0(busb[3]),
    .I1(w_addsub_s[4]),
    .I2(alu_cpi_r) 
);
defparam n1551_s10.INIT=8'h60;
  LUT3 n1552_s17 (
    .F(n1552_20),
    .I0(ff_di_reg[1]),
    .I1(ff_di_reg[0]),
    .I2(n1552_21) 
);
defparam n1552_s17.INIT=8'h69;
  LUT3 n1554_s12 (
    .F(n1554_15),
    .I0(busa[7]),
    .I1(busa[0]),
    .I2(ir[3]) 
);
defparam n1554_s12.INIT=8'h35;
  LUT3 n1523_s6 (
    .F(n1523_9),
    .I0(busa[3]),
    .I1(busb[7]),
    .I2(n1523_11) 
);
defparam n1523_s6.INIT=8'h53;
  LUT4 n1523_s7 (
    .F(n1523_10),
    .I0(ir[3]),
    .I1(iset[1]),
    .I2(n281_14),
    .I3(n154_17) 
);
defparam n1523_s7.INIT=16'h8000;
  LUT2 n1524_s13 (
    .F(n1524_16),
    .I0(f[1]),
    .I1(busa[5]) 
);
defparam n1524_s13.INIT=4'h6;
  LUT3 n1524_s14 (
    .F(n1524_17),
    .I0(busa[2]),
    .I1(busb[6]),
    .I2(n1523_11) 
);
defparam n1524_s14.INIT=8'h53;
  LUT3 n1525_s14 (
    .F(n1525_17),
    .I0(busa[1]),
    .I1(busb[5]),
    .I2(n1523_11) 
);
defparam n1525_s14.INIT=8'h53;
  LUT4 n1525_s15 (
    .F(n1525_18),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(busa[3]),
    .I3(busa[4]) 
);
defparam n1525_s15.INIT=16'hE000;
  LUT2 n1525_s16 (
    .F(n1525_19),
    .I0(busa[6]),
    .I1(busa[5]) 
);
defparam n1525_s16.INIT=4'h1;
  LUT4 n1525_s17 (
    .F(n1525_20),
    .I0(alu_op_r[1]),
    .I1(busb[5]),
    .I2(busa[5]),
    .I3(alu_op_r[0]) 
);
defparam n1525_s17.INIT=16'h14E8;
  LUT3 n1526_s12 (
    .F(n1526_15),
    .I0(busa[0]),
    .I1(busb[4]),
    .I2(n1523_11) 
);
defparam n1526_s12.INIT=8'h53;
  LUT2 n1526_s13 (
    .F(n1526_16),
    .I0(busa[3]),
    .I1(f[4]) 
);
defparam n1526_s13.INIT=4'h1;
  LUT3 n1526_s14 (
    .F(n1526_17),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1526_s14.INIT=8'h10;
  LUT3 n1527_s12 (
    .F(n1527_15),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(n1523_11) 
);
defparam n1527_s12.INIT=8'h35;
  LUT4 n1527_s13 (
    .F(n1527_16),
    .I0(f[1]),
    .I1(busa[2]),
    .I2(busa[1]),
    .I3(f[4]) 
);
defparam n1527_s13.INIT=16'h7E83;
  LUT3 n1527_s14 (
    .F(n1527_17),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(ir[3]) 
);
defparam n1527_s14.INIT=8'h40;
  LUT4 n1527_s15 (
    .F(n1527_18),
    .I0(alu_op_r[1]),
    .I1(busb[3]),
    .I2(alu_op_r[0]),
    .I3(busa[3]) 
);
defparam n1527_s15.INIT=16'hBEE8;
  LUT4 n1527_s16 (
    .F(n1527_19),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(w_addsub_l[4]) 
);
defparam n1527_s16.INIT=16'h008F;
  LUT3 n1528_s13 (
    .F(n1528_16),
    .I0(busb[2]),
    .I1(busb[6]),
    .I2(n1523_11) 
);
defparam n1528_s13.INIT=8'h35;
  LUT4 n1528_s14 (
    .F(n1528_17),
    .I0(busa[1]),
    .I1(f[1]),
    .I2(f[4]),
    .I3(busa[3]) 
);
defparam n1528_s14.INIT=16'h333A;
  LUT2 n1528_s15 (
    .F(n1528_18),
    .I0(w_addsub_l[3]),
    .I1(alu_op_r[1]) 
);
defparam n1528_s15.INIT=4'h4;
  LUT4 n1528_s16 (
    .F(n1528_19),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(busb[2]),
    .I3(busa[2]) 
);
defparam n1528_s16.INIT=16'hBEE8;
  LUT3 n1529_s13 (
    .F(n1529_16),
    .I0(busb[1]),
    .I1(busb[5]),
    .I2(n1523_11) 
);
defparam n1529_s13.INIT=8'h35;
  LUT4 n1529_s14 (
    .F(n1529_17),
    .I0(busa[2]),
    .I1(f[4]),
    .I2(busa[3]),
    .I3(busa[1]) 
);
defparam n1529_s14.INIT=16'hFC13;
  LUT3 n1530_s12 (
    .F(n1530_15),
    .I0(busb[0]),
    .I1(busb[4]),
    .I2(n1523_11) 
);
defparam n1530_s12.INIT=8'h35;
  LUT4 n2064_s10 (
    .F(n2064_13),
    .I0(w_m_cycle[2]),
    .I1(ir[1]),
    .I2(n2064_14),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n2064_s10.INIT=16'h1000;
  LUT4 regaddra_0_s18 (
    .F(regaddra_0_21),
    .I0(ir[2]),
    .I1(set_addr_to_Z_1_22),
    .I2(n3360_7),
    .I3(arith16_Z_6) 
);
defparam regaddra_0_s18.INIT=16'h1000;
  LUT3 n2038_s10 (
    .F(n2038_14),
    .I0(n191_6),
    .I1(n224_4),
    .I2(ir[1]) 
);
defparam n2038_s10.INIT=8'hE4;
  LUT3 n2038_s11 (
    .F(n2038_15),
    .I0(set_busb_to_Z_2_20),
    .I1(mcycles_d_2_15),
    .I2(n1089_18) 
);
defparam n2038_s11.INIT=8'h07;
  LUT4 n2038_s12 (
    .F(n2038_16),
    .I0(n3422_6),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n2038_s12.INIT=16'h32CF;
  LUT4 n2038_s14 (
    .F(n2038_18),
    .I0(ir[4]),
    .I1(n2038_19),
    .I2(ir[5]),
    .I3(arith16_Z_5) 
);
defparam n2038_s14.INIT=16'h4B00;
  LUT4 n1406_s9 (
    .F(n1406_13),
    .I0(n191_6),
    .I1(preservec_Z_5),
    .I2(set_busa_to_Z_1_11),
    .I3(n1407_10) 
);
defparam n1406_s9.INIT=16'h0700;
  LUT4 n293_s13 (
    .F(n293_16),
    .I0(n87_22),
    .I1(ir[1]),
    .I2(n3360_7),
    .I3(mcycles_d_0_16) 
);
defparam n293_s13.INIT=16'hB000;
  LUT4 n1085_s26 (
    .F(n1085_29),
    .I0(mcycles_d_2_7),
    .I1(mcycles_d_1_12),
    .I2(n1085_31),
    .I3(w_m_cycle[2]) 
);
defparam n1085_s26.INIT=16'h0007;
  LUT2 n1090_s13 (
    .F(n1090_16),
    .I0(tmpaddr[5]),
    .I1(tmpaddr[4]) 
);
defparam n1090_s13.INIT=4'h8;
  LUT4 n1365_s19 (
    .F(n1365_22),
    .I0(i[7]),
    .I1(i[6]),
    .I2(i[5]),
    .I3(i[4]) 
);
defparam n1365_s19.INIT=16'h0001;
  LUT2 n1365_s20 (
    .F(n1365_23),
    .I0(r[3]),
    .I1(r[2]) 
);
defparam n1365_s20.INIT=4'h1;
  LUT4 n1365_s21 (
    .F(n1365_24),
    .I0(r[0]),
    .I1(r[7]),
    .I2(r[6]),
    .I3(r[1]) 
);
defparam n1365_s21.INIT=16'h0001;
  LUT3 n1547_s18 (
    .F(n1547_21),
    .I0(f[1]),
    .I1(busa[6]),
    .I2(busa[5]) 
);
defparam n1547_s18.INIT=8'h7E;
  LUT4 n1547_s19 (
    .F(n1547_22),
    .I0(busa[7]),
    .I1(n1547_26),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam n1547_s19.INIT=16'hF5C3;
  LUT4 n1547_s21 (
    .F(n1547_24),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]),
    .I2(n1547_27),
    .I3(busa[7]) 
);
defparam n1547_s21.INIT=16'hB00B;
  LUT4 n1547_s22 (
    .F(n1547_25),
    .I0(alu_op_r[1]),
    .I1(busa[7]),
    .I2(n1553_9),
    .I3(alu_op_r[3]) 
);
defparam n1547_s22.INIT=16'h007F;
  LUT3 n1549_s10 (
    .F(n1549_13),
    .I0(w_addsub_s[2]),
    .I1(busb[5]),
    .I2(alu_cpi_r) 
);
defparam n1549_s10.INIT=8'hAC;
  LUT4 n1552_s18 (
    .F(n1552_21),
    .I0(ff_di_reg[5]),
    .I1(ff_di_reg[4]),
    .I2(ff_di_reg[3]),
    .I3(ff_di_reg[2]) 
);
defparam n1552_s18.INIT=16'h9669;
  LUT4 n1523_s8 (
    .F(n1523_11),
    .I0(n281_14),
    .I1(n1526_17),
    .I2(n1321_9),
    .I3(imode_Z_0_7) 
);
defparam n1523_s8.INIT=16'h8000;
  LUT3 n2064_s11 (
    .F(n2064_14),
    .I0(ir[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam n2064_s11.INIT=8'h7C;
  LUT4 n2038_s15 (
    .F(n2038_19),
    .I0(w_m_cycle[1]),
    .I1(ir[5]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam n2038_s15.INIT=16'hC85C;
  LUT4 n1085_s28 (
    .F(n1085_31),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n1085_s28.INIT=16'hFE8F;
  LUT3 n1547_s23 (
    .F(n1547_26),
    .I0(busa[0]),
    .I1(f[0]),
    .I2(ir[4]) 
);
defparam n1547_s23.INIT=8'h3A;
  LUT3 n1547_s24 (
    .F(n1547_27),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(w_addsub_m[4]) 
);
defparam n1547_s24.INIT=8'hE3;
  LUT4 n1085_s29 (
    .F(n1085_33),
    .I0(ir[0]),
    .I1(ir[7]),
    .I2(ir[1]),
    .I3(n224_4) 
);
defparam n1085_s29.INIT=16'h000B;
  LUT4 n1516_s7 (
    .F(n1516_11),
    .I0(n1515_14),
    .I1(n3422_6),
    .I2(save_alu_r),
    .I3(ff_di_reg[6]) 
);
defparam n1516_s7.INIT=16'h7770;
  LUT4 n1085_s30 (
    .F(n1085_35),
    .I0(n1134_8),
    .I1(n2047_5),
    .I2(regbusc[13]),
    .I3(n1089_10) 
);
defparam n1085_s30.INIT=16'hA280;
  LUT4 n1140_s12 (
    .F(n1140_17),
    .I0(iset[0]),
    .I1(n224_4),
    .I2(n191_6),
    .I3(mcycles_d_0_10) 
);
defparam n1140_s12.INIT=16'h88A0;
  LUT4 n1531_s10 (
    .F(n1531_14),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[1]) 
);
defparam n1531_s10.INIT=16'h0800;
  LUT4 n290_s12 (
    .F(n290_16),
    .I0(pc[14]),
    .I1(pc[13]),
    .I2(pc[12]),
    .I3(n290_7) 
);
defparam n290_s12.INIT=16'h1555;
  LUT4 n298_s9 (
    .F(n298_13),
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(n300_5),
    .I3(pc[6]) 
);
defparam n298_s9.INIT=16'h807F;
  LUT4 n299_s7 (
    .F(n299_11),
    .I0(n296_8),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(n300_5) 
);
defparam n299_s7.INIT=16'h1444;
  LUT4 halt_ff_s3 (
    .F(halt_ff_8),
    .I0(n94_3),
    .I1(n3422_4),
    .I2(intcycle),
    .I3(w_cpu_enable) 
);
defparam halt_ff_s3.INIT=16'hF400;
  LUT4 n1140_s13 (
    .F(n1140_19),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(w_m_cycle[0]),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n1140_s13.INIT=16'hFE00;
  LUT3 n1550_s18 (
    .F(n1550_22),
    .I0(f_5_17),
    .I1(n1547_8),
    .I2(n1547_9) 
);
defparam n1550_s18.INIT=8'h01;
  LUT4 n1365_s22 (
    .F(n1365_26),
    .I0(n1365_5),
    .I1(n1365_12),
    .I2(n1547_8),
    .I3(n1547_9) 
);
defparam n1365_s22.INIT=16'h000D;
  LUT3 n1085_s31 (
    .F(n1085_37),
    .I0(tmpaddr[12]),
    .I1(tmpaddr[11]),
    .I2(n1087_12) 
);
defparam n1085_s31.INIT=8'h80;
  LUT4 n1084_s12 (
    .F(n1084_16),
    .I0(tmpaddr[13]),
    .I1(tmpaddr[12]),
    .I2(tmpaddr[11]),
    .I3(n1087_12) 
);
defparam n1084_s12.INIT=16'h8000;
  LUT4 n1527_s17 (
    .F(n1527_21),
    .I0(n1527_10),
    .I1(n1527_11),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1527_s17.INIT=16'hB000;
  LUT3 n1552_s19 (
    .F(n1552_23),
    .I0(n1530_5),
    .I1(n1527_21),
    .I2(n1527_8) 
);
defparam n1552_s19.INIT=8'h56;
  LUT4 n1519_s5 (
    .F(n1519_9),
    .I0(ff_di_reg[3]),
    .I1(n1527_21),
    .I2(n1527_8),
    .I3(save_alu_r) 
);
defparam n1519_s5.INIT=16'h0355;
  LUT4 n1527_s18 (
    .F(n1527_23),
    .I0(n1527_4),
    .I1(n1527_21),
    .I2(n1527_8),
    .I3(n1524_19) 
);
defparam n1527_s18.INIT=16'hFC55;
  LUT4 inte_ff2_s5 (
    .F(inte_ff2_10),
    .I0(n2681_3),
    .I1(n94_3),
    .I2(set_busb_to_Z_3_6),
    .I3(n2709_6) 
);
defparam inte_ff2_s5.INIT=16'h0002;
  LUT4 n2489_s23 (
    .F(n2489_31),
    .I0(set_busa_to_Z[2]),
    .I1(set_busa_to_Z_1_4),
    .I2(set_busa_to_Z_1_5),
    .I3(set_busa_to_Z_1_6) 
);
defparam n2489_s23.INIT=16'hA8AA;
  LUT4 ff_m1_n_s4 (
    .F(ff_m1_n_8),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n224_7) 
);
defparam ff_m1_n_s4.INIT=16'h00FE;
  LUT4 n1531_s11 (
    .F(n1531_16),
    .I0(auto_wait_t1),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n1531_s11.INIT=16'h0100;
  LUT4 f_5_s12 (
    .F(f_5_17),
    .I0(w_t_state[1]),
    .I1(w_t_state[2]),
    .I2(w_t_state[0]),
    .I3(f_5_12) 
);
defparam f_5_s12.INIT=16'h1000;
  LUT4 n1136_s10 (
    .F(n1136_15),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(ir[5]),
    .I3(n1321_9) 
);
defparam n1136_s10.INIT=16'h1F00;
  LUT4 n1528_s17 (
    .F(n1528_21),
    .I0(n1528_14),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(n1528_15) 
);
defparam n1528_s17.INIT=16'h1000;
  LUT4 n1365_s23 (
    .F(n1365_28),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1365_s23.INIT=16'h0400;
  LUT4 n1524_s15 (
    .F(n1524_19),
    .I0(n1531_16),
    .I1(n1531_14),
    .I2(save_alu_r),
    .I3(n1523_4) 
);
defparam n1524_s15.INIT=16'h3A00;
  LUT4 n1410_s7 (
    .F(n1410_12),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(n3422_6) 
);
defparam n1410_s7.INIT=16'h1000;
  LUT4 n1086_s14 (
    .F(n1086_18),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(n3360_11),
    .I3(set_busb_to_Z_0_25) 
);
defparam n1086_s14.INIT=16'h4000;
  LUT4 n154_s13 (
    .F(n154_17),
    .I0(n3422_6),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n1321_9) 
);
defparam n154_s13.INIT=16'h2000;
  LUT4 n1547_s25 (
    .F(n1547_29),
    .I0(alu_op_r[1]),
    .I1(busa[7]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam n1547_s25.INIT=16'h0100;
  LUT4 f_1_s9 (
    .F(f_1_14),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam f_1_s9.INIT=16'h9A00;
  LUT4 f_5_s13 (
    .F(f_5_19),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[1]) 
);
defparam f_5_s13.INIT=16'hB000;
  LUT4 f_4_s10 (
    .F(f_4_15),
    .I0(f[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(f_4_13) 
);
defparam f_4_s10.INIT=16'h1030;
  LUT3 n257_s6 (
    .F(n257_11),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(n257_8) 
);
defparam n257_s6.INIT=8'h40;
  LUT4 n332_s2 (
    .F(n332_6),
    .I0(no_btr),
    .I1(iset[1]),
    .I2(n154_6),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n332_s2.INIT=16'h4000;
  LUT4 tmpaddr_15_s6 (
    .F(tmpaddr_15_11),
    .I0(n3360_7),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam tmpaddr_15_s6.INIT=16'h8000;
  LUT4 n1138_s5 (
    .F(n1138_10),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(arith16_Z_12) 
);
defparam n1138_s5.INIT=16'h8000;
  LUT4 n2038_s16 (
    .F(n2038_21),
    .I0(n154_6),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n281_28) 
);
defparam n2038_s16.INIT=16'h4000;
  LUT3 n1550_s19 (
    .F(n1550_24),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(n1138_10) 
);
defparam n1550_s19.INIT=8'h80;
  LUT4 xy_ind_s5 (
    .F(xy_ind_10),
    .I0(w_cpu_enable),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam xy_ind_s5.INIT=16'h2000;
  LUT4 n1297_s13 (
    .F(n1297_17),
    .I0(n164_5),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1297_s13.INIT=16'h2000;
  LUT4 n2681_s5 (
    .F(n2681_9),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n2626_10) 
);
defparam n2681_s5.INIT=16'h8000;
  LUT4 n1590_s2 (
    .F(n1590_6),
    .I0(w_cpu_enable),
    .I1(ir[4]),
    .I2(n164_5),
    .I3(special_ld_Z[0]) 
);
defparam n1590_s2.INIT=16'h2000;
  LUT4 n2504_s3 (
    .F(n2504_7),
    .I0(n2496_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2504_s3.INIT=16'h002A;
  LUT4 n2503_s3 (
    .F(n2503_7),
    .I0(n2495_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2503_s3.INIT=16'h002A;
  LUT4 n2502_s3 (
    .F(n2502_7),
    .I0(n2494_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2502_s3.INIT=16'h002A;
  LUT4 n2501_s3 (
    .F(n2501_7),
    .I0(n2493_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2501_s3.INIT=16'h002A;
  LUT4 n2500_s3 (
    .F(n2500_7),
    .I0(n2492_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2500_s3.INIT=16'h002A;
  LUT4 n2499_s3 (
    .F(n2499_7),
    .I0(n2491_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2499_s3.INIT=16'h002A;
  LUT4 n2498_s3 (
    .F(n2498_7),
    .I0(n2490_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2498_s3.INIT=16'h002A;
  LUT4 n2497_s5 (
    .F(n2497_9),
    .I0(n2489_27),
    .I1(n1410_12),
    .I2(iset[1]),
    .I3(n1407_6) 
);
defparam n2497_s5.INIT=16'h002A;
  LUT4 n1089_s14 (
    .F(n1089_18),
    .I0(n3422_6),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam n1089_s14.INIT=16'h2000;
  LUT4 iset_1_s4 (
    .F(iset_1_9),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[3]),
    .I3(n2681_5) 
);
defparam iset_1_s4.INIT=16'h1000;
  LUT4 n154_s14 (
    .F(n154_19),
    .I0(n3422_6),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam n154_s14.INIT=16'h0200;
  LUT3 ir_7_s4 (
    .F(ir_7_9),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(set_busb_to_Z_3_6) 
);
defparam ir_7_s4.INIT=8'h40;
  LUT4 n2626_s5 (
    .F(n2626_10),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(n3360_11) 
);
defparam n2626_s5.INIT=16'h4000;
  LUT4 n293_s14 (
    .F(n293_18),
    .I0(n293_13),
    .I1(iset[1]),
    .I2(n154_6),
    .I3(n1089_18) 
);
defparam n293_s14.INIT=16'h1555;
  LUT4 n1087_s10 (
    .F(n1087_14),
    .I0(set_addr_to_Z[1]),
    .I1(n1085_16),
    .I2(n1085_17),
    .I3(n1085_18) 
);
defparam n1087_s10.INIT=16'h0051;
  LUT4 n1085_s32 (
    .F(n1085_39),
    .I0(n1085_16),
    .I1(n1085_17),
    .I2(n1085_18),
    .I3(set_addr_to_Z[1]) 
);
defparam n1085_s32.INIT=16'h0D00;
  LUT4 n1093_s11 (
    .F(n1093_15),
    .I0(n1085_11),
    .I1(n1085_16),
    .I2(n1085_17),
    .I3(n1085_18) 
);
defparam n1093_s11.INIT=16'h00A2;
  LUT4 f_0_s10 (
    .F(f_0_15),
    .I0(preservec_r),
    .I1(incdecz_7),
    .I2(save_alu_r),
    .I3(n1365_28) 
);
defparam f_0_s10.INIT=16'h5510;
  LUT4 f_6_s5 (
    .F(f_6_10),
    .I0(n1321_7),
    .I1(incdecz_7),
    .I2(save_alu_r),
    .I3(n1365_28) 
);
defparam f_6_s5.INIT=16'h0045;
  LUT4 n293_s15 (
    .F(n293_20),
    .I0(mcycles_d_1_18),
    .I1(n293_16),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam n293_s15.INIT=16'h0E00;
  LUT3 n1089_s15 (
    .F(n1089_20),
    .I0(iset[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]) 
);
defparam n1089_s15.INIT=8'h20;
  LUT3 n154_s15 (
    .F(n154_21),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(n154_19) 
);
defparam n154_s15.INIT=8'h40;
  LUT4 n2038_s17 (
    .F(n2038_23),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_1_6) 
);
defparam n2038_s17.INIT=16'h7F00;
  LUT4 n2626_s6 (
    .F(n2626_12),
    .I0(n3422_5),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(w_t_state[0]) 
);
defparam n2626_s6.INIT=16'h2000;
  LUT4 n294_s13 (
    .F(n294_17),
    .I0(n2047_5),
    .I1(n293_13),
    .I2(n2794_10),
    .I3(n1085_11) 
);
defparam n294_s13.INIT=16'h0100;
  LUT4 n1410_s8 (
    .F(n1410_14),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1410_s8.INIT=16'h0200;
  LUT4 n1098_s13 (
    .F(n1098_17),
    .I0(tmpaddr[0]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1098_s13.INIT=16'hA9AA;
  LUT4 n1097_s9 (
    .F(n1097_13),
    .I0(tmpaddr[0]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1097_s9.INIT=16'h0200;
  LUT4 regaddrb_0_s4 (
    .F(regaddrb[0]),
    .I0(regaddrb_r[0]),
    .I1(n164_5),
    .I2(xy_ind_7),
    .I3(n2626_10) 
);
defparam regaddrb_0_s4.INIT=16'hEAAA;
  LUT4 regaddrb_1_s5 (
    .F(regaddrb[1]),
    .I0(n164_5),
    .I1(xy_ind_7),
    .I2(n2626_10),
    .I3(regaddrb_r[1]) 
);
defparam regaddrb_1_s5.INIT=16'h7F00;
  LUT4 regaddra_0_s19 (
    .F(regaddra_0_23),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam regaddra_0_s19.INIT=16'h1000;
  LUT4 n1406_s10 (
    .F(n1406_15),
    .I0(set_busb_to_Z_2_17),
    .I1(n1407_7),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n1406_s10.INIT=16'hD000;
  LUT4 n1085_s33 (
    .F(n1085_41),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n1085_s33.INIT=16'hEEE0;
  LUT4 n289_s22 (
    .F(n289_26),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n3360_6) 
);
defparam n289_s22.INIT=16'h0100;
  LUT4 n295_s16 (
    .F(n295_20),
    .I0(n289_10),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n295_s16.INIT=16'h0100;
  LUT4 pc_0_s5 (
    .F(pc_0_10),
    .I0(btr_r),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam pc_0_s5.INIT=16'h0200;
  LUT4 n1297_s14 (
    .F(n1297_19),
    .I0(n257_9),
    .I1(n2681_7),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n1297_s14.INIT=16'h0E00;
  LUT3 n1515_s13 (
    .F(n1515_17),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(n1515_14) 
);
defparam n1515_s13.INIT=8'h40;
  LUT4 n1136_s11 (
    .F(n1136_17),
    .I0(n1140_17),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(iset[1]) 
);
defparam n1136_s11.INIT=16'h0075;
  LUT4 n1321_s7 (
    .F(n1321_11),
    .I0(ir[5]),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(n1321_9) 
);
defparam n1321_s7.INIT=16'h1000;
  LUT4 n3360_s6 (
    .F(n3360_11),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n3360_s6.INIT=16'h1000;
  LUT3 n1085_s34 (
    .F(n1085_43),
    .I0(w_m_cycle[0]),
    .I1(iset[1]),
    .I2(iset[0]) 
);
defparam n1085_s34.INIT=8'h02;
  LUT4 n1096_s9 (
    .F(n1096_13),
    .I0(n1096_7),
    .I1(n1096_8),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1096_s9.INIT=16'hAAAC;
  LUT4 n1093_s12 (
    .F(n1093_17),
    .I0(n1093_8),
    .I1(n1093_9),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n1093_s12.INIT=16'h5553;
  LUT4 n435_s15 (
    .F(n435_19),
    .I0(regbusc[0]),
    .I1(pc[0]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n435_s15.INIT=16'hCCCA;
  LUT4 n434_s14 (
    .F(n434_19),
    .I0(regbusc[1]),
    .I1(pc[1]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n434_s14.INIT=16'hCCCA;
  LUT4 n433_s14 (
    .F(n433_19),
    .I0(regbusc[2]),
    .I1(pc[2]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n433_s14.INIT=16'hCCCA;
  LUT4 n432_s14 (
    .F(n432_19),
    .I0(regbusc[3]),
    .I1(pc[3]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n432_s14.INIT=16'hCCCA;
  LUT4 n431_s14 (
    .F(n431_19),
    .I0(regbusc[4]),
    .I1(pc[4]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n431_s14.INIT=16'hCCCA;
  LUT4 n430_s14 (
    .F(n430_19),
    .I0(regbusc[5]),
    .I1(pc[5]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n430_s14.INIT=16'hCCCA;
  LUT4 n429_s14 (
    .F(n429_19),
    .I0(regbusc[6]),
    .I1(pc[6]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n429_s14.INIT=16'hCCCA;
  LUT4 n428_s14 (
    .F(n428_19),
    .I0(regbusc[7]),
    .I1(pc[7]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n428_s14.INIT=16'hCCCA;
  LUT4 n427_s14 (
    .F(n427_19),
    .I0(regbusc[8]),
    .I1(pc[8]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n427_s14.INIT=16'hCCCA;
  LUT4 n426_s14 (
    .F(n426_19),
    .I0(regbusc[9]),
    .I1(pc[9]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n426_s14.INIT=16'hCCCA;
  LUT4 n425_s14 (
    .F(n425_19),
    .I0(regbusc[10]),
    .I1(pc[10]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n425_s14.INIT=16'hCCCA;
  LUT4 n424_s14 (
    .F(n424_19),
    .I0(regbusc[11]),
    .I1(pc[11]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n424_s14.INIT=16'hCCCA;
  LUT4 n423_s14 (
    .F(n423_19),
    .I0(regbusc[12]),
    .I1(pc[12]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n423_s14.INIT=16'hCCCA;
  LUT4 n422_s14 (
    .F(n422_19),
    .I0(regbusc[13]),
    .I1(pc[13]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n422_s14.INIT=16'hCCCA;
  LUT4 n421_s14 (
    .F(n421_19),
    .I0(regbusc[14]),
    .I1(pc[14]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n421_s14.INIT=16'hCCCA;
  LUT4 n435_s14 (
    .F(n435_21),
    .I0(xy_state[0]),
    .I1(xy_state[1]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n435_s14.INIT=16'h000E;
  LUT4 n420_s15 (
    .F(n420_20),
    .I0(regbusc[15]),
    .I1(pc[15]),
    .I2(n2038_7),
    .I3(n2038_8) 
);
defparam n420_s15.INIT=16'hCCCA;
  LUT4 n2038_s18 (
    .F(n2038_25),
    .I0(n2047_5),
    .I1(n2038_7),
    .I2(n2038_8),
    .I3(n2047_6) 
);
defparam n2038_s18.INIT=16'h0054;
  LUT4 n154_s16 (
    .F(n154_23),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n154_s16.INIT=16'h1000;
  LUT4 n1134_s3 (
    .F(n1134_8),
    .I0(w_t_state[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam n1134_s3.INIT=16'hFEFF;
  LUT4 n297_s9 (
    .F(n297_13),
    .I0(n94_3),
    .I1(n3360_6),
    .I2(xy_ind_7),
    .I3(n3360_11) 
);
defparam n297_s9.INIT=16'h1555;
  LUT4 n294_s14 (
    .F(n294_19),
    .I0(regbusc[10]),
    .I1(n3360_6),
    .I2(xy_ind_7),
    .I3(n3360_11) 
);
defparam n294_s14.INIT=16'h8000;
  LUT4 n1095_s10 (
    .F(n1095_14),
    .I0(n3360_6),
    .I1(xy_ind_7),
    .I2(n3360_11),
    .I3(n1134_8) 
);
defparam n1095_s10.INIT=16'h7F00;
  LUT4 ff_a_15_s4 (
    .F(ff_a_15_8),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n661_6),
    .I3(n224_7) 
);
defparam ff_a_15_s4.INIT=16'h4000;
  LUT4 mcycle_2_s3 (
    .F(mcycle_2_7),
    .I0(n94_3),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n661_6) 
);
defparam mcycle_2_s3.INIT=16'h1000;
  LUT4 n3344_s2 (
    .F(n3344_6),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n661_6),
    .I3(n3344_8) 
);
defparam n3344_s2.INIT=16'h4000;
  LUT4 n2709_s6 (
    .F(n2709_12),
    .I0(w_m_cycle[2]),
    .I1(mcycles[2]),
    .I2(n339_3),
    .I3(no_btr) 
);
defparam n2709_s6.INIT=16'h00F6;
  LUT4 n293_s17 (
    .F(n293_24),
    .I0(pc[11]),
    .I1(n289_22),
    .I2(btr_r),
    .I3(n1134_8) 
);
defparam n293_s17.INIT=16'h6000;
  LUT3 ff_a_15_s5 (
    .F(ff_a_15_10),
    .I0(n1134_8),
    .I1(mcycle_2_7),
    .I2(ff_a_15_8) 
);
defparam ff_a_15_s5.INIT=8'hF8;
  LUT4 n1083_s14 (
    .F(n1083_18),
    .I0(w_m_cycle[0]),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n1085_20) 
);
defparam n1083_s14.INIT=16'h0002;
  LUT4 n1141_s7 (
    .F(n1141_12),
    .I0(n3360_6),
    .I1(n191_6),
    .I2(n1136_10),
    .I3(mcycles_d_1_35) 
);
defparam n1141_s7.INIT=16'hD0DD;
  LUT4 n1140_s14 (
    .F(n1140_21),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(n154_19),
    .I3(set_busa_to_Z_0_21) 
);
defparam n1140_s14.INIT=16'h00BF;
  LUT4 n1136_s12 (
    .F(n1136_19),
    .I0(n1140_14),
    .I1(n1140_21),
    .I2(n94_3),
    .I3(n1134_8) 
);
defparam n1136_s12.INIT=16'h0700;
  LUT4 n1552_s20 (
    .F(n1552_25),
    .I0(n1547_8),
    .I1(busb[2]),
    .I2(n1520_7),
    .I3(n1515_17) 
);
defparam n1552_s20.INIT=16'h88A0;
  LUT4 n1554_s13 (
    .F(n1554_17),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n1138_10) 
);
defparam n1554_s13.INIT=16'h4000;
  LUT4 n1516_s8 (
    .F(n1516_13),
    .I0(busb[6]),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(n1515_14) 
);
defparam n1516_s8.INIT=16'h2000;
  LUT3 n292_s11 (
    .F(n292_15),
    .I0(btr_r),
    .I1(n191_16),
    .I2(n289_18) 
);
defparam n292_s11.INIT=8'h15;
  LUT3 n289_s23 (
    .F(n289_28),
    .I0(btr_r),
    .I1(n191_16),
    .I2(n289_18) 
);
defparam n289_s23.INIT=8'h40;
  LUT4 n1121_s9 (
    .F(n1121_13),
    .I0(n191_16),
    .I1(n289_18),
    .I2(n289_10),
    .I3(n224_5) 
);
defparam n1121_s9.INIT=16'h8F00;
  LUT4 n1098_s14 (
    .F(n1098_19),
    .I0(sp[0]),
    .I1(n1085_43),
    .I2(n1085_20),
    .I3(n1083_14) 
);
defparam n1098_s14.INIT=16'h00A2;
  LUT4 n1098_s15 (
    .F(n1098_21),
    .I0(ff_di_reg[0]),
    .I1(n1085_43),
    .I2(n1085_20),
    .I3(n1083_14) 
);
defparam n1098_s15.INIT=16'h00A2;
  LUT4 n1091_s14 (
    .F(n1091_18),
    .I0(sp[7]),
    .I1(n1085_43),
    .I2(n1085_20),
    .I3(n1083_14) 
);
defparam n1091_s14.INIT=16'h00A2;
  LUT4 n1091_s15 (
    .F(n1091_20),
    .I0(ff_di_reg[7]),
    .I1(n1085_43),
    .I2(n1085_20),
    .I3(n1083_14) 
);
defparam n1091_s15.INIT=16'h00A2;
  LUT4 n3344_s3 (
    .F(n3344_8),
    .I0(n1134_8),
    .I1(exchangeaf_Z_3),
    .I2(exchangeaf_Z_4),
    .I3(arith16_Z_12) 
);
defparam n3344_s3.INIT=16'h8000;
  DFFRE pc_14_s0 (
    .Q(pc[14]),
    .D(n290_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_13_s0 (
    .Q(pc[13]),
    .D(n291_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_12_s0 (
    .Q(pc[12]),
    .D(n292_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_11_s0 (
    .Q(pc[11]),
    .D(n293_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_10_s0 (
    .Q(pc[10]),
    .D(n294_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_9_s0 (
    .Q(pc[9]),
    .D(n295_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_8_s0 (
    .Q(pc[8]),
    .D(n296_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_7_s0 (
    .Q(pc[7]),
    .D(n297_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_6_s0 (
    .Q(pc[6]),
    .D(n298_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_5_s0 (
    .Q(pc[5]),
    .D(n299_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_4_s0 (
    .Q(pc[4]),
    .D(n300_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_3_s0 (
    .Q(pc[3]),
    .D(n301_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_2_s0 (
    .Q(pc[2]),
    .D(n302_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_1_s0 (
    .Q(pc[1]),
    .D(n303_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_0_s0 (
    .Q(pc[0]),
    .D(n1121_7),
    .CLK(lcd_clk_d),
    .CE(pc_0_7),
    .RESET(n1710_5) 
);
  DFFRE ff_a_15_s0 (
    .Q(w_a_i[15]),
    .D(n1083_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_14_s0 (
    .Q(w_a_i[14]),
    .D(n1084_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_13_s0 (
    .Q(w_a_i[13]),
    .D(n1085_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_12_s0 (
    .Q(w_a_i[12]),
    .D(n1086_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_11_s0 (
    .Q(w_a_i[11]),
    .D(n1087_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_10_s0 (
    .Q(w_a_i[10]),
    .D(n1088_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_9_s0 (
    .Q(w_a_i[9]),
    .D(n1089_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_8_s0 (
    .Q(w_a_i[8]),
    .D(n1090_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_7_s0 (
    .Q(w_a_i[7]),
    .D(n1091_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_6_s0 (
    .Q(w_a_i[6]),
    .D(n1092_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_5_s0 (
    .Q(w_a_i[5]),
    .D(n1093_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_4_s0 (
    .Q(w_a_i[4]),
    .D(n1094_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_3_s0 (
    .Q(w_a_i[3]),
    .D(n1095_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_2_s0 (
    .Q(w_a_i[2]),
    .D(n1096_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_1_s0 (
    .Q(w_a_i[1]),
    .D(n1097_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE ff_a_0_s0 (
    .Q(w_a_i[0]),
    .D(n1098_3),
    .CLK(lcd_clk_d),
    .CE(ff_a_15_10),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_15_s0 (
    .Q(tmpaddr[15]),
    .D(n1289_6),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_14_s0 (
    .Q(tmpaddr[14]),
    .D(n1290_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_13_s0 (
    .Q(tmpaddr[13]),
    .D(n1291_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_12_s0 (
    .Q(tmpaddr[12]),
    .D(n1292_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_11_s0 (
    .Q(tmpaddr[11]),
    .D(n1293_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_10_s0 (
    .Q(tmpaddr[10]),
    .D(n1294_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_9_s0 (
    .Q(tmpaddr[9]),
    .D(n1295_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_8_s0 (
    .Q(tmpaddr[8]),
    .D(n1296_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_7_s0 (
    .Q(tmpaddr[7]),
    .D(n1297_6),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_6_s0 (
    .Q(tmpaddr[6]),
    .D(n1298_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_5_s0 (
    .Q(tmpaddr[5]),
    .D(n1299_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_4_s0 (
    .Q(tmpaddr[4]),
    .D(n1300_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_3_s0 (
    .Q(tmpaddr[3]),
    .D(n1301_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_2_s0 (
    .Q(tmpaddr[2]),
    .D(n1302_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_1_s0 (
    .Q(tmpaddr[1]),
    .D(n1303_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_0_s0 (
    .Q(tmpaddr[0]),
    .D(n1304_5),
    .CLK(lcd_clk_d),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE ir_7_s0 (
    .Q(ir[7]),
    .D(n1122_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_6_s0 (
    .Q(ir[6]),
    .D(n1123_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_5_s0 (
    .Q(ir[5]),
    .D(n1124_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_4_s0 (
    .Q(ir[4]),
    .D(n1125_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_3_s0 (
    .Q(ir[3]),
    .D(n1126_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_2_s0 (
    .Q(ir[2]),
    .D(n1127_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_1_s0 (
    .Q(ir[1]),
    .D(n1128_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_0_s0 (
    .Q(ir[0]),
    .D(n1129_3),
    .CLK(lcd_clk_d),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE iset_1_s0 (
    .Q(iset[1]),
    .D(n1130_5),
    .CLK(lcd_clk_d),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE iset_0_s0 (
    .Q(iset[0]),
    .D(n1131_6),
    .CLK(lcd_clk_d),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE xy_state_1_s0 (
    .Q(xy_state[1]),
    .D(n256_6),
    .CLK(lcd_clk_d),
    .CE(xy_state_1_6),
    .RESET(n1710_5) 
);
  DFFRE xy_state_0_s0 (
    .Q(xy_state[0]),
    .D(n257_11),
    .CLK(lcd_clk_d),
    .CE(xy_state_1_6),
    .RESET(n1710_5) 
);
  DFFRE istatus_1_s0 (
    .Q(istatus[1]),
    .D(imode_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n3338_3),
    .RESET(n1710_5) 
);
  DFFRE istatus_0_s0 (
    .Q(istatus[0]),
    .D(imode_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n3338_3),
    .RESET(n1710_5) 
);
  DFFRE mcycles_2_s0 (
    .Q(mcycles[2]),
    .D(mcycles_d[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_1_s0 (
    .Q(mcycles[1]),
    .D(mcycles_d[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_0_s0 (
    .Q(mcycles[0]),
    .D(mcycles_d[0]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_7_s0 (
    .Q(w_do[7]),
    .D(n1523_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_6_s0 (
    .Q(w_do[6]),
    .D(n1524_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_5_s0 (
    .Q(w_do[5]),
    .D(n1525_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_4_s0 (
    .Q(w_do[4]),
    .D(n1526_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_3_s0 (
    .Q(w_do[3]),
    .D(n1527_23),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_2_s0 (
    .Q(w_do[2]),
    .D(n1528_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_1_s0 (
    .Q(w_do[1]),
    .D(n1529_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_0_s0 (
    .Q(w_do[0]),
    .D(n1530_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFSE acc_7_s0 (
    .Q(acc[7]),
    .D(n1515_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_6_s0 (
    .Q(acc[6]),
    .D(n1516_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_5_s0 (
    .Q(acc[5]),
    .D(n1517_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_4_s0 (
    .Q(acc[4]),
    .D(n1518_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_3_s0 (
    .Q(acc[3]),
    .D(n1519_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_2_s0 (
    .Q(acc[2]),
    .D(n1520_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_1_s0 (
    .Q(acc[1]),
    .D(n1521_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_0_s0 (
    .Q(acc[0]),
    .D(n1522_5),
    .CLK(lcd_clk_d),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE f_7_s0 (
    .Q(f[7]),
    .D(n1547_5),
    .CLK(lcd_clk_d),
    .CE(f_7_7),
    .SET(n1710_5) 
);
  DFFSE f_6_s0 (
    .Q(f[6]),
    .D(n1365_4),
    .CLK(lcd_clk_d),
    .CE(f_6_6),
    .SET(n1710_5) 
);
  DFFSE f_5_s0 (
    .Q(f[5]),
    .D(n1549_7),
    .CLK(lcd_clk_d),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_4_s0 (
    .Q(f[4]),
    .D(n1550_9),
    .CLK(lcd_clk_d),
    .CE(f_4_11),
    .SET(n1710_5) 
);
  DFFSE f_3_s0 (
    .Q(f[3]),
    .D(n1551_7),
    .CLK(lcd_clk_d),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_2_s0 (
    .Q(f[2]),
    .D(n1552_6),
    .CLK(lcd_clk_d),
    .CE(f_2_8),
    .SET(n1710_5) 
);
  DFFSE f_1_s0 (
    .Q(f[1]),
    .D(n1553_7),
    .CLK(lcd_clk_d),
    .CE(f_1_9),
    .SET(n1710_5) 
);
  DFFSE f_0_s0 (
    .Q(f[0]),
    .D(n1554_7),
    .CLK(lcd_clk_d),
    .CE(f_0_9),
    .SET(n1710_5) 
);
  DFFSE ap_7_s0 (
    .Q(ap[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_6_s0 (
    .Q(ap[6]),
    .D(acc[6]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_5_s0 (
    .Q(ap[5]),
    .D(acc[5]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_4_s0 (
    .Q(ap[4]),
    .D(acc[4]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_3_s0 (
    .Q(ap[3]),
    .D(acc[3]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_2_s0 (
    .Q(ap[2]),
    .D(acc[2]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_1_s0 (
    .Q(ap[1]),
    .D(acc[1]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE ap_0_s0 (
    .Q(ap[0]),
    .D(acc[0]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_7_s0 (
    .Q(fp[7]),
    .D(f[7]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_6_s0 (
    .Q(fp[6]),
    .D(f[6]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_5_s0 (
    .Q(fp[5]),
    .D(f[5]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_4_s0 (
    .Q(fp[4]),
    .D(f[4]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_3_s0 (
    .Q(fp[3]),
    .D(f[3]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_2_s0 (
    .Q(fp[2]),
    .D(f[2]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_1_s0 (
    .Q(fp[1]),
    .D(f[1]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFSE fp_0_s0 (
    .Q(fp[0]),
    .D(f[0]),
    .CLK(lcd_clk_d),
    .CE(n3344_6),
    .SET(n1710_5) 
);
  DFFRE i_7_s0 (
    .Q(i[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_6_s0 (
    .Q(i[6]),
    .D(acc[6]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_5_s0 (
    .Q(i[5]),
    .D(acc[5]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_4_s0 (
    .Q(i[4]),
    .D(acc[4]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_3_s0 (
    .Q(i[3]),
    .D(acc[3]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_2_s0 (
    .Q(i[2]),
    .D(acc[2]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_1_s0 (
    .Q(i[1]),
    .D(acc[1]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_0_s0 (
    .Q(i[0]),
    .D(acc[0]),
    .CLK(lcd_clk_d),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE r_7_s0 (
    .Q(r[7]),
    .D(acc[7]),
    .CLK(lcd_clk_d),
    .CE(n1590_6),
    .RESET(n1710_5) 
);
  DFFRE r_6_s0 (
    .Q(r[6]),
    .D(n1099_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_5_s0 (
    .Q(r[5]),
    .D(n1100_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_4_s0 (
    .Q(r[4]),
    .D(n1101_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_3_s0 (
    .Q(r[3]),
    .D(n1102_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_2_s0 (
    .Q(r[2]),
    .D(n1103_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_1_s0 (
    .Q(r[1]),
    .D(n1104_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFRE r_0_s0 (
    .Q(r[0]),
    .D(n1105_3),
    .CLK(lcd_clk_d),
    .CE(r_6_6),
    .RESET(n1710_5) 
);
  DFFSE sp_15_s0 (
    .Q(sp[15]),
    .D(n1531_6),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_14_s0 (
    .Q(sp[14]),
    .D(n1532_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_13_s0 (
    .Q(sp[13]),
    .D(n1533_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_12_s0 (
    .Q(sp[12]),
    .D(n1534_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_11_s0 (
    .Q(sp[11]),
    .D(n1535_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_10_s0 (
    .Q(sp[10]),
    .D(n1536_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_9_s0 (
    .Q(sp[9]),
    .D(n1537_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_8_s0 (
    .Q(sp[8]),
    .D(n1538_5),
    .CLK(lcd_clk_d),
    .CE(sp_15_7),
    .SET(n1710_5) 
);
  DFFSE sp_7_s0 (
    .Q(sp[7]),
    .D(n1539_6),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_6_s0 (
    .Q(sp[6]),
    .D(n1540_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_5_s0 (
    .Q(sp[5]),
    .D(n1541_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_4_s0 (
    .Q(sp[4]),
    .D(n1542_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_3_s0 (
    .Q(sp[3]),
    .D(n1543_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_2_s0 (
    .Q(sp[2]),
    .D(n1544_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_1_s0 (
    .Q(sp[1]),
    .D(n1545_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFSE sp_0_s0 (
    .Q(sp[0]),
    .D(n1546_5),
    .CLK(lcd_clk_d),
    .CE(sp_7_7),
    .SET(n1710_5) 
);
  DFFRE read_to_reg_r_4_s0 (
    .Q(read_to_reg_r[4]),
    .D(n1406_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_3_s0 (
    .Q(read_to_reg_r[3]),
    .D(n1407_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_2_s0 (
    .Q(read_to_reg_r[2]),
    .D(n1408_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_1_s0 (
    .Q(read_to_reg_r[1]),
    .D(n1409_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_0_s0 (
    .Q(read_to_reg_r[0]),
    .D(n1410_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE arith16_r_s0 (
    .Q(arith16_r),
    .D(arith16_Z),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE btr_r_s0 (
    .Q(btr_r),
    .D(n332_6),
    .CLK(lcd_clk_d),
    .CE(n3343_3),
    .RESET(n1710_5) 
);
  DFFRE z16_r_s0 (
    .Q(z16_r),
    .D(n154_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_3_s0 (
    .Q(alu_op_r[3]),
    .D(n1138_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_2_s0 (
    .Q(alu_op_r[2]),
    .D(n1139_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_1_s0 (
    .Q(alu_op_r[1]),
    .D(n1140_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_0_s0 (
    .Q(alu_op_r[0]),
    .D(n1141_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_cpi_r_s0 (
    .Q(alu_cpi_r),
    .D(n1137_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE save_alu_r_s0 (
    .Q(save_alu_r),
    .D(n1136_5),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE preservec_r_s0 (
    .Q(preservec_r),
    .D(preservec_Z),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE xy_ind_s0 (
    .Q(xy_ind),
    .D(n1134_8),
    .CLK(lcd_clk_d),
    .CE(xy_ind_6),
    .RESET(n1710_5) 
);
  DFFE regaddra_r_2_s0 (
    .Q(regaddra_r[2]),
    .D(n2024_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddra_r_1_s0 (
    .Q(regaddra_r[1]),
    .D(set_busa_to_Z[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2025_4) 
);
  DFFSE regaddra_r_0_s0 (
    .Q(regaddra_r[0]),
    .D(set_busa_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2025_4) 
);
  DFFE regaddrb_r_2_s0 (
    .Q(regaddrb_r[2]),
    .D(n2033_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrb_r_1_s0 (
    .Q(regaddrb_r[1]),
    .D(set_busb_to_Z[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2034_4) 
);
  DFFSE regaddrb_r_0_s0 (
    .Q(regaddrb_r[0]),
    .D(set_busb_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2034_4) 
);
  DFFE regaddrc_2_s0 (
    .Q(regaddrc[2]),
    .D(n2046_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrc_1_s0 (
    .Q(regaddrc[1]),
    .D(set_addr_to_Z[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2047_4) 
);
  DFFSE regaddrc_0_s0 (
    .Q(regaddrc[0]),
    .D(n2038_25),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .SET(n2048_4) 
);
  DFFE incdecz_s0 (
    .Q(incdecz),
    .D(n2064_3),
    .CLK(lcd_clk_d),
    .CE(incdecz_6) 
);
  DFFE regbusa_r_15_s0 (
    .Q(regbusa_r[15]),
    .D(regbusa[15]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_14_s0 (
    .Q(regbusa_r[14]),
    .D(regbusa[14]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_13_s0 (
    .Q(regbusa_r[13]),
    .D(regbusa[13]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_12_s0 (
    .Q(regbusa_r[12]),
    .D(regbusa[12]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_11_s0 (
    .Q(regbusa_r[11]),
    .D(regbusa[11]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_10_s0 (
    .Q(regbusa_r[10]),
    .D(regbusa[10]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_9_s0 (
    .Q(regbusa_r[9]),
    .D(regbusa[9]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_8_s0 (
    .Q(regbusa_r[8]),
    .D(regbusa[8]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_7_s0 (
    .Q(regbusa_r[7]),
    .D(regbusa[7]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_6_s0 (
    .Q(regbusa_r[6]),
    .D(regbusa[6]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_5_s0 (
    .Q(regbusa_r[5]),
    .D(regbusa[5]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_4_s0 (
    .Q(regbusa_r[4]),
    .D(regbusa[4]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_3_s0 (
    .Q(regbusa_r[3]),
    .D(regbusa[3]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_2_s0 (
    .Q(regbusa_r[2]),
    .D(regbusa[2]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_1_s0 (
    .Q(regbusa_r[1]),
    .D(regbusa[1]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_0_s0 (
    .Q(regbusa_r[0]),
    .D(regbusa[0]),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_7_s0 (
    .Q(busb[7]),
    .D(n2505_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_6_s0 (
    .Q(busb[6]),
    .D(n2506_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_5_s0 (
    .Q(busb[5]),
    .D(n2507_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_4_s0 (
    .Q(busb[4]),
    .D(n2508_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_3_s0 (
    .Q(busb[3]),
    .D(n2509_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_2_s0 (
    .Q(busb[2]),
    .D(n2510_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_1_s0 (
    .Q(busb[1]),
    .D(n2511_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busb_0_s0 (
    .Q(busb[0]),
    .D(n2512_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_7_s0 (
    .Q(busa[7]),
    .D(n2497_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_6_s0 (
    .Q(busa[6]),
    .D(n2498_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_5_s0 (
    .Q(busa[5]),
    .D(n2499_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_4_s0 (
    .Q(busa[4]),
    .D(n2500_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_3_s0 (
    .Q(busa[3]),
    .D(n2501_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_2_s0 (
    .Q(busa[2]),
    .D(n2502_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_1_s0 (
    .Q(busa[1]),
    .D(n2503_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFE busa_0_s0 (
    .Q(busa[0]),
    .D(n2504_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable) 
);
  DFFRE int_s_s0 (
    .Q(int_s),
    .D(n2591_4),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycle_2_s0 (
    .Q(w_m_cycle[2]),
    .D(n2709_5),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFRE mcycle_1_s0 (
    .Q(w_m_cycle[1]),
    .D(n2710_5),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFSE mcycle_0_s0 (
    .Q(w_m_cycle[0]),
    .D(n2711_6),
    .CLK(lcd_clk_d),
    .CE(mcycle_2_7),
    .SET(n1710_5) 
);
  DFFRE tstate_2_s0 (
    .Q(w_t_state[2]),
    .D(n2750_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_1_s0 (
    .Q(w_t_state[1]),
    .D(n2751_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_0_s0 (
    .Q(w_t_state[0]),
    .D(n2752_6),
    .CLK(lcd_clk_d),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_2_s0 (
    .Q(pre_xy_f_m[2]),
    .D(n2654_6),
    .CLK(lcd_clk_d),
    .CE(n3499_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_1_s0 (
    .Q(pre_xy_f_m[1]),
    .D(n2655_5),
    .CLK(lcd_clk_d),
    .CE(n3499_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_0_s0 (
    .Q(pre_xy_f_m[0]),
    .D(n2656_6),
    .CLK(lcd_clk_d),
    .CE(n3499_3),
    .RESET(n1710_5) 
);
  DFFRE halt_ff_s0 (
    .Q(halt_ff),
    .D(n3422_3),
    .CLK(lcd_clk_d),
    .CE(halt_ff_8),
    .RESET(n1710_5) 
);
  DFFRE intcycle_s0 (
    .Q(intcycle),
    .D(n2681_3),
    .CLK(lcd_clk_d),
    .CE(n3502_3),
    .RESET(n1710_5) 
);
  DFFRE inte_ff1_s0 (
    .Q(inte_ff1),
    .D(n2794_8),
    .CLK(lcd_clk_d),
    .CE(inte_ff1_7),
    .RESET(n1710_5) 
);
  DFFRE inte_ff2_s0 (
    .Q(inte_ff2),
    .D(n2626_6),
    .CLK(lcd_clk_d),
    .CE(inte_ff2_6),
    .RESET(n1710_5) 
);
  DFFRE no_btr_s0 (
    .Q(no_btr),
    .D(n2619_3),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t1_s0 (
    .Q(auto_wait_t1),
    .D(n2605_6),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t2_s0 (
    .Q(auto_wait_t2),
    .D(auto_wait_t1),
    .CLK(lcd_clk_d),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFSE ff_m1_n_s0 (
    .Q(w_m1_n),
    .D(n2642_6),
    .CLK(lcd_clk_d),
    .CE(ff_m1_n_5),
    .SET(n1710_5) 
);
  DFFRE pc_15_s0 (
    .Q(pc[15]),
    .D(n289_3),
    .CLK(lcd_clk_d),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE alternate_s1 (
    .Q(alternate),
    .D(n1692_5),
    .CLK(lcd_clk_d),
    .CE(n3360_3),
    .RESET(n1710_5) 
);
defparam alternate_s1.INIT=1'b0;
  ALU n997_1_s (
    .SUM(n997_2),
    .COUT(n997_1_1),
    .I0(sp[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam n997_1_s.ALU_MODE=2;
  ALU n996_1_s (
    .SUM(n996_2),
    .COUT(n996_1_1),
    .I0(sp[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n997_1_1) 
);
defparam n996_1_s.ALU_MODE=2;
  ALU n995_1_s (
    .SUM(n995_2),
    .COUT(n995_1_1),
    .I0(sp[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n996_1_1) 
);
defparam n995_1_s.ALU_MODE=2;
  ALU n994_1_s (
    .SUM(n994_2),
    .COUT(n994_1_1),
    .I0(sp[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n995_1_1) 
);
defparam n994_1_s.ALU_MODE=2;
  ALU n993_1_s (
    .SUM(n993_2),
    .COUT(n993_1_1),
    .I0(sp[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n994_1_1) 
);
defparam n993_1_s.ALU_MODE=2;
  ALU n992_1_s (
    .SUM(n992_2),
    .COUT(n992_1_1),
    .I0(sp[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n993_1_1) 
);
defparam n992_1_s.ALU_MODE=2;
  ALU n991_1_s (
    .SUM(n991_2),
    .COUT(n991_1_1),
    .I0(sp[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n992_1_1) 
);
defparam n991_1_s.ALU_MODE=2;
  ALU n990_1_s (
    .SUM(n990_2),
    .COUT(n990_1_1),
    .I0(sp[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n991_1_1) 
);
defparam n990_1_s.ALU_MODE=2;
  ALU n989_1_s (
    .SUM(n989_2),
    .COUT(n989_1_1),
    .I0(sp[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n990_1_1) 
);
defparam n989_1_s.ALU_MODE=2;
  ALU n988_1_s (
    .SUM(n988_2),
    .COUT(n988_1_1),
    .I0(sp[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n989_1_1) 
);
defparam n988_1_s.ALU_MODE=2;
  ALU n987_1_s (
    .SUM(n987_2),
    .COUT(n987_1_1),
    .I0(sp[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n988_1_1) 
);
defparam n987_1_s.ALU_MODE=2;
  ALU n986_1_s (
    .SUM(n986_2),
    .COUT(n986_1_1),
    .I0(sp[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n987_1_1) 
);
defparam n986_1_s.ALU_MODE=2;
  ALU n985_1_s (
    .SUM(n985_2),
    .COUT(n985_1_1),
    .I0(sp[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n986_1_1) 
);
defparam n985_1_s.ALU_MODE=2;
  ALU n984_1_s (
    .SUM(n984_2),
    .COUT(n984_1_1),
    .I0(sp[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n985_1_1) 
);
defparam n984_1_s.ALU_MODE=2;
  ALU n983_1_s (
    .SUM(n983_2),
    .COUT(n983_1_1),
    .I0(sp[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n984_1_1) 
);
defparam n983_1_s.ALU_MODE=2;
  ALU n982_1_s (
    .SUM(n982_2),
    .COUT(n982_1_0_COUT),
    .I0(sp[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n983_1_1) 
);
defparam n982_1_s.ALU_MODE=2;
  ALU \id16[0]_1_s  (
    .SUM(id16[0]),
    .COUT(\id16[0]_1_1 ),
    .I0(regbusa[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam \id16[0]_1_s .ALU_MODE=2;
  ALU \id16[1]_1_s  (
    .SUM(id16[1]),
    .COUT(\id16[1]_1_1 ),
    .I0(regbusa[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[0]_1_1 ) 
);
defparam \id16[1]_1_s .ALU_MODE=2;
  ALU \id16[2]_1_s  (
    .SUM(id16[2]),
    .COUT(\id16[2]_1_1 ),
    .I0(regbusa[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[1]_1_1 ) 
);
defparam \id16[2]_1_s .ALU_MODE=2;
  ALU \id16[3]_1_s  (
    .SUM(id16[3]),
    .COUT(\id16[3]_1_1 ),
    .I0(regbusa[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[2]_1_1 ) 
);
defparam \id16[3]_1_s .ALU_MODE=2;
  ALU \id16[4]_1_s  (
    .SUM(id16[4]),
    .COUT(\id16[4]_1_1 ),
    .I0(regbusa[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[3]_1_1 ) 
);
defparam \id16[4]_1_s .ALU_MODE=2;
  ALU \id16[5]_1_s  (
    .SUM(id16[5]),
    .COUT(\id16[5]_1_1 ),
    .I0(regbusa[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[4]_1_1 ) 
);
defparam \id16[5]_1_s .ALU_MODE=2;
  ALU \id16[6]_1_s  (
    .SUM(id16[6]),
    .COUT(\id16[6]_1_1 ),
    .I0(regbusa[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[5]_1_1 ) 
);
defparam \id16[6]_1_s .ALU_MODE=2;
  ALU \id16[7]_1_s  (
    .SUM(id16[7]),
    .COUT(\id16[7]_1_1 ),
    .I0(regbusa[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[6]_1_1 ) 
);
defparam \id16[7]_1_s .ALU_MODE=2;
  ALU \id16[8]_1_s  (
    .SUM(id16[8]),
    .COUT(\id16[8]_1_1 ),
    .I0(regbusa[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[7]_1_1 ) 
);
defparam \id16[8]_1_s .ALU_MODE=2;
  ALU \id16[9]_1_s  (
    .SUM(id16[9]),
    .COUT(\id16[9]_1_1 ),
    .I0(regbusa[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[8]_1_1 ) 
);
defparam \id16[9]_1_s .ALU_MODE=2;
  ALU \id16[10]_1_s  (
    .SUM(id16[10]),
    .COUT(\id16[10]_1_1 ),
    .I0(regbusa[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[9]_1_1 ) 
);
defparam \id16[10]_1_s .ALU_MODE=2;
  ALU \id16[11]_1_s  (
    .SUM(id16[11]),
    .COUT(\id16[11]_1_1 ),
    .I0(regbusa[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[10]_1_1 ) 
);
defparam \id16[11]_1_s .ALU_MODE=2;
  ALU \id16[12]_1_s  (
    .SUM(id16[12]),
    .COUT(\id16[12]_1_1 ),
    .I0(regbusa[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[11]_1_1 ) 
);
defparam \id16[12]_1_s .ALU_MODE=2;
  ALU \id16[13]_1_s  (
    .SUM(id16[13]),
    .COUT(\id16[13]_1_1 ),
    .I0(regbusa[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[12]_1_1 ) 
);
defparam \id16[13]_1_s .ALU_MODE=2;
  ALU \id16[14]_1_s  (
    .SUM(id16[14]),
    .COUT(\id16[14]_1_1 ),
    .I0(regbusa[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[13]_1_1 ) 
);
defparam \id16[14]_1_s .ALU_MODE=2;
  ALU \id16[15]_1_s  (
    .SUM(id16[15]),
    .COUT(\id16[15]_1_0_COUT ),
    .I0(regbusa[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[14]_1_1 ) 
);
defparam \id16[15]_1_s .ALU_MODE=2;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(pc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(pc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(pc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(pc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(pc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_2),
    .I0(pc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n714_s (
    .SUM(n714_1),
    .COUT(n714_2),
    .I0(pc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n715_2) 
);
defparam n714_s.ALU_MODE=0;
  ALU n713_s (
    .SUM(n713_1),
    .COUT(n713_2),
    .I0(pc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n714_2) 
);
defparam n713_s.ALU_MODE=0;
  ALU n712_s (
    .SUM(n712_1),
    .COUT(n712_2),
    .I0(pc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n713_2) 
);
defparam n712_s.ALU_MODE=0;
  ALU n711_s (
    .SUM(n711_1),
    .COUT(n711_2),
    .I0(pc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n712_2) 
);
defparam n711_s.ALU_MODE=0;
  ALU n710_s (
    .SUM(n710_1),
    .COUT(n710_2),
    .I0(pc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n711_2) 
);
defparam n710_s.ALU_MODE=0;
  ALU n709_s (
    .SUM(n709_1),
    .COUT(n709_2),
    .I0(pc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n710_2) 
);
defparam n709_s.ALU_MODE=0;
  ALU n708_s (
    .SUM(n708_1),
    .COUT(n708_2),
    .I0(pc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n709_2) 
);
defparam n708_s.ALU_MODE=0;
  ALU n707_s (
    .SUM(n707_1),
    .COUT(n707_2),
    .I0(pc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n708_2) 
);
defparam n707_s.ALU_MODE=0;
  ALU n706_s (
    .SUM(n706_1),
    .COUT(n706_2),
    .I0(pc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n707_2) 
);
defparam n706_s.ALU_MODE=0;
  ALU n705_s (
    .SUM(n705_1),
    .COUT(n705_0_COUT),
    .I0(pc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n706_2) 
);
defparam n705_s.ALU_MODE=0;
  ALU n900_s (
    .SUM(n900_1),
    .COUT(n900_2),
    .I0(regbusc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n900_s.ALU_MODE=0;
  ALU n899_s (
    .SUM(n899_1),
    .COUT(n899_2),
    .I0(regbusc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n900_2) 
);
defparam n899_s.ALU_MODE=0;
  ALU n898_s (
    .SUM(n898_1),
    .COUT(n898_2),
    .I0(regbusc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n899_2) 
);
defparam n898_s.ALU_MODE=0;
  ALU n897_s (
    .SUM(n897_1),
    .COUT(n897_2),
    .I0(regbusc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n898_2) 
);
defparam n897_s.ALU_MODE=0;
  ALU n896_s (
    .SUM(n896_1),
    .COUT(n896_2),
    .I0(regbusc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n897_2) 
);
defparam n896_s.ALU_MODE=0;
  ALU n895_s (
    .SUM(n895_1),
    .COUT(n895_2),
    .I0(regbusc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n896_2) 
);
defparam n895_s.ALU_MODE=0;
  ALU n894_s (
    .SUM(n894_1),
    .COUT(n894_2),
    .I0(regbusc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n895_2) 
);
defparam n894_s.ALU_MODE=0;
  ALU n893_s (
    .SUM(n893_1),
    .COUT(n893_2),
    .I0(regbusc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n894_2) 
);
defparam n893_s.ALU_MODE=0;
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(regbusc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n893_2) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(regbusc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(regbusc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_2),
    .I0(regbusc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n888_s (
    .SUM(n888_1),
    .COUT(n888_2),
    .I0(regbusc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n889_2) 
);
defparam n888_s.ALU_MODE=0;
  ALU n887_s (
    .SUM(n887_1),
    .COUT(n887_2),
    .I0(regbusc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n888_2) 
);
defparam n887_s.ALU_MODE=0;
  ALU n886_s (
    .SUM(n886_1),
    .COUT(n886_2),
    .I0(regbusc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n887_2) 
);
defparam n886_s.ALU_MODE=0;
  ALU n885_s (
    .SUM(n885_1),
    .COUT(n885_0_COUT),
    .I0(regbusc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n886_2) 
);
defparam n885_s.ALU_MODE=0;
  ALU n92_s0 (
    .SUM(n92_1_SUM),
    .COUT(n92_3),
    .I0(w_t_state[0]),
    .I1(tstates_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n92_s0.ALU_MODE=3;
  ALU n93_s0 (
    .SUM(n93_1_SUM),
    .COUT(n93_3),
    .I0(w_t_state[1]),
    .I1(tstates_Z[1]),
    .I3(GND),
    .CIN(n92_3) 
);
defparam n93_s0.ALU_MODE=3;
  ALU n94_s0 (
    .SUM(n94_1_SUM),
    .COUT(n94_3),
    .I0(w_t_state[2]),
    .I1(tstates_Z[2]),
    .I3(GND),
    .CIN(n93_3) 
);
defparam n94_s0.ALU_MODE=3;
  ALU n338_s0 (
    .SUM(n338_1_SUM),
    .COUT(n338_3),
    .I0(w_m_cycle[0]),
    .I1(mcycles[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n338_s0.ALU_MODE=3;
  ALU n339_s0 (
    .SUM(n339_1_SUM),
    .COUT(n339_3),
    .I0(w_m_cycle[1]),
    .I1(mcycles[1]),
    .I3(GND),
    .CIN(n338_3) 
);
defparam n339_s0.ALU_MODE=3;
  MUX2_LUT5 n1322_s3 (
    .O(n1322_6),
    .I0(n1057_3),
    .I1(n1248_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1323_s3 (
    .O(n1323_6),
    .I0(n1058_4),
    .I1(n1249_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1324_s3 (
    .O(n1324_6),
    .I0(n1059_3),
    .I1(n1250_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1325_s3 (
    .O(n1325_6),
    .I0(n1060_4),
    .I1(n1251_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1326_s3 (
    .O(n1326_6),
    .I0(n1061_3),
    .I1(n1252_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1327_s3 (
    .O(n1327_6),
    .I0(n1062_3),
    .I1(n1253_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1328_s3 (
    .O(n1328_6),
    .I0(n1063_3),
    .I1(n1254_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n2473_s29 (
    .O(n2473_28),
    .I0(n2473_24),
    .I1(n2473_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2474_s28 (
    .O(n2474_28),
    .I0(n2474_24),
    .I1(n2474_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2475_s28 (
    .O(n2475_28),
    .I0(n2475_24),
    .I1(n2475_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2476_s28 (
    .O(n2476_28),
    .I0(n2476_24),
    .I1(n2476_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2477_s28 (
    .O(n2477_28),
    .I0(n2477_24),
    .I1(n2477_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2478_s28 (
    .O(n2478_28),
    .I0(n2478_24),
    .I1(n2478_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2479_s28 (
    .O(n2479_28),
    .I0(n2479_24),
    .I1(n2479_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2480_s28 (
    .O(n2480_28),
    .I0(n2480_24),
    .I1(n2480_25),
    .S0(n2473_36) 
);
  MUX2_LUT5 n2489_s21 (
    .O(n2489_27),
    .I0(n2481_2),
    .I1(n2489_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2490_s21 (
    .O(n2490_27),
    .I0(n2482_2),
    .I1(n2490_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2491_s21 (
    .O(n2491_27),
    .I0(n2483_2),
    .I1(n2491_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2492_s21 (
    .O(n2492_27),
    .I0(n2484_2),
    .I1(n2492_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2493_s21 (
    .O(n2493_27),
    .I0(n2485_2),
    .I1(n2493_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2494_s21 (
    .O(n2494_27),
    .I0(n2486_2),
    .I1(n2494_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2495_s21 (
    .O(n2495_27),
    .I0(n2487_2),
    .I1(n2495_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2496_s21 (
    .O(n2496_27),
    .I0(n2488_2),
    .I1(n2496_25),
    .S0(n2489_31) 
);
  MUX2_LUT5 n2473_s30 (
    .O(n2473_30),
    .I0(n2473_34),
    .I1(n2473_38),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2474_s29 (
    .O(n2474_30),
    .I0(n2474_34),
    .I1(n2474_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2475_s29 (
    .O(n2475_30),
    .I0(n2475_34),
    .I1(n2475_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2476_s29 (
    .O(n2476_30),
    .I0(n2476_34),
    .I1(n2476_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2477_s29 (
    .O(n2477_30),
    .I0(n2477_34),
    .I1(n2477_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2478_s29 (
    .O(n2478_30),
    .I0(n2478_34),
    .I1(n2478_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2479_s29 (
    .O(n2479_30),
    .I0(n2479_34),
    .I1(n2479_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT5 n2480_s29 (
    .O(n2480_30),
    .I0(n2480_34),
    .I1(n2480_36),
    .S0(set_busb_to_Z[2]) 
);
  MUX2_LUT6 n2473_s24 (
    .O(n2473_32),
    .I0(n2473_28),
    .I1(n2473_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2474_s24 (
    .O(n2474_32),
    .I0(n2474_28),
    .I1(n2474_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2475_s24 (
    .O(n2475_32),
    .I0(n2475_28),
    .I1(n2475_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2476_s24 (
    .O(n2476_32),
    .I0(n2476_28),
    .I1(n2476_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2477_s24 (
    .O(n2477_32),
    .I0(n2477_28),
    .I1(n2477_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2478_s24 (
    .O(n2478_32),
    .I0(n2478_28),
    .I1(n2478_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2479_s24 (
    .O(n2479_32),
    .I0(n2479_28),
    .I1(n2479_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT6 n2480_s24 (
    .O(n2480_32),
    .I0(n2480_28),
    .I1(n2480_30),
    .S0(set_busb_to_Z[3]) 
);
  MUX2_LUT5 n420_s11 (
    .O(n420_14),
    .I0(n420_20),
    .I1(n354_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n421_s11 (
    .O(n421_14),
    .I0(n421_19),
    .I1(n355_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n422_s11 (
    .O(n422_14),
    .I0(n422_19),
    .I1(n356_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n423_s11 (
    .O(n423_14),
    .I0(n423_19),
    .I1(n357_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n424_s11 (
    .O(n424_14),
    .I0(n424_19),
    .I1(n358_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n425_s11 (
    .O(n425_14),
    .I0(n425_19),
    .I1(n359_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n426_s11 (
    .O(n426_14),
    .I0(n426_19),
    .I1(n360_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n427_s11 (
    .O(n427_14),
    .I0(n427_19),
    .I1(n361_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n428_s11 (
    .O(n428_14),
    .I0(n428_19),
    .I1(n362_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n429_s11 (
    .O(n429_14),
    .I0(n429_19),
    .I1(n363_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n430_s11 (
    .O(n430_14),
    .I0(n430_19),
    .I1(n364_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n431_s11 (
    .O(n431_14),
    .I0(n431_19),
    .I1(n365_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n432_s11 (
    .O(n432_14),
    .I0(n432_19),
    .I1(n366_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n433_s11 (
    .O(n433_14),
    .I0(n433_19),
    .I1(n367_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n434_s11 (
    .O(n434_14),
    .I0(n434_19),
    .I1(n368_4),
    .S0(n435_21) 
);
  MUX2_LUT5 n435_s11 (
    .O(n435_14),
    .I0(n435_19),
    .I1(n369_4),
    .S0(n435_21) 
);
  MUX2_LUT5 regaddra_2_s9 (
    .O(regaddra[2]),
    .I0(regaddra_2_13),
    .I1(n2153_4),
    .S0(regaddra_2_15) 
);
  INV n1710_s2 (
    .O(n1710_5),
    .I(w_msx_reset_n) 
);
  INV n1692_s2 (
    .O(n1692_5),
    .I(alternate) 
);
  cz80_mcode u_mcode (
    .n191_6(n191_6),
    .n1321_11(n1321_11),
    .n257_7(n257_7),
    .n154_21(n154_21),
    .n3360_7(n3360_7),
    .n191_12(n191_12),
    .n3422_6(n3422_6),
    .regaddra_1_12(regaddra_1_12),
    .n154_17(n154_17),
    .n1137_6(n1137_6),
    .n3422_5(n3422_5),
    .n2681_6(n2681_6),
    .n224_4(n224_4),
    .n2656_7(n2656_7),
    .n191_14(n191_14),
    .n191_7(n191_7),
    .xy_ind_7(xy_ind_7),
    .n2656_8(n2656_8),
    .n3360_6(n3360_6),
    .n1410_12(n1410_12),
    .n154_23(n154_23),
    .incdecz_9(incdecz_9),
    .regaddra_1_15(regaddra_1_15),
    .n154_6(n154_6),
    .n1321_9(n1321_9),
    .n1407_7(n1407_7),
    .n1407_10(n1407_10),
    .intcycle(intcycle),
    .n3360_11(n3360_11),
    .n154_19(n154_19),
    .n257_9(n257_9),
    .n1515_14(n1515_14),
    .n154_12(n154_12),
    .n289_18(n289_18),
    .n281_14(n281_14),
    .n2681_7(n2681_7),
    .n1526_17(n1526_17),
    .incdecz_8(incdecz_8),
    .n1136_15(n1136_15),
    .f_5_15(f_5_15),
    .regaddra_0_19(regaddra_0_19),
    .regaddra_0_17(regaddra_0_17),
    .n281_24(n281_24),
    .regaddra_0_23(regaddra_0_23),
    .n281_30(n281_30),
    .n1138_6(n1138_6),
    .n1297_12(n1297_12),
    .tmpaddr_15_11(tmpaddr_15_11),
    .ir(ir[7:0]),
    .iset(iset[1:0]),
    .w_m_cycle(w_m_cycle[2:0]),
    .xy_state(xy_state[1:0]),
    .f_0(f[0]),
    .f_2(f[2]),
    .f_6(f[6]),
    .f_7(f[7]),
    .n87_22(n87_22),
    .arith16_Z(arith16_Z),
    .exchangeaf_Z(exchangeaf_Z),
    .preservec_Z(preservec_Z),
    .\incdec_16_Z[3]_2_3 (\incdec_16_Z[3]_2_3 ),
    .exchangeaf_Z_3(exchangeaf_Z_3),
    .exchangeaf_Z_4(exchangeaf_Z_4),
    .mcycles_d_1_6(mcycles_d_1_6),
    .set_busa_to_Z_1_4(set_busa_to_Z_1_4),
    .set_busa_to_Z_1_5(set_busa_to_Z_1_5),
    .set_busa_to_Z_1_6(set_busa_to_Z_1_6),
    .preservec_Z_5(preservec_Z_5),
    .\incdec_16_Z[3]_2_4 (\incdec_16_Z[3]_2_4 ),
    .set_busb_to_Z_3_6(set_busb_to_Z_3_6),
    .imode_Z_1_4(imode_Z_1_4),
    .set_addr_to_Z_1_4(set_addr_to_Z_1_4),
    .set_addr_to_Z_1_7(set_addr_to_Z_1_7),
    .arith16_Z_5(arith16_Z_5),
    .arith16_Z_6(arith16_Z_6),
    .mcycles_d_1_8(mcycles_d_1_8),
    .mcycles_d_1_12(mcycles_d_1_12),
    .mcycles_d_0_9(mcycles_d_0_9),
    .mcycles_d_0_10(mcycles_d_0_10),
    .set_busa_to_Z_2_8(set_busa_to_Z_2_8),
    .set_busa_to_Z_2_10(set_busa_to_Z_2_10),
    .mcycles_d_2_7(mcycles_d_2_7),
    .mcycles_d_2_8(mcycles_d_2_8),
    .set_busb_to_Z_2_17(set_busb_to_Z_2_17),
    .set_busb_to_Z_2_20(set_busb_to_Z_2_20),
    .set_busb_to_Z_0_13(set_busb_to_Z_0_13),
    .mcycles_d_1_18(mcycles_d_1_18),
    .mcycles_d_0_14(mcycles_d_0_14),
    .set_busa_to_Z_2_15(set_busa_to_Z_2_15),
    .set_busa_to_Z_2_20(set_busa_to_Z_2_20),
    .set_busa_to_Z_1_11(set_busa_to_Z_1_11),
    .mcycles_d_2_11(mcycles_d_2_11),
    .\incdec_16_Z[3]_2_10 (\incdec_16_Z[3]_2_10 ),
    .tstates_Z_1_14(tstates_Z_1_14),
    .tstates_Z_1_17(tstates_Z_1_17),
    .set_addr_to_Z_1_15(set_addr_to_Z_1_15),
    .set_addr_to_Z_1_17(set_addr_to_Z_1_17),
    .set_addr_to_Z_1_18(set_addr_to_Z_1_18),
    .mcycles_d_0_16(mcycles_d_0_16),
    .set_addr_to_Z_1_22(set_addr_to_Z_1_22),
    .set_addr_to_Z_1_23(set_addr_to_Z_1_23),
    .set_busb_to_Z_2_31(set_busb_to_Z_2_31),
    .set_busb_to_Z_3_14(set_busb_to_Z_3_14),
    .set_busa_to_Z_2_22(set_busa_to_Z_2_22),
    .set_busb_to_Z_0_25(set_busb_to_Z_0_25),
    .arith16_Z_8(arith16_Z_8),
    .mcycles_d_1_33(mcycles_d_1_33),
    .\incdec_16_Z[3]_2_14 (\incdec_16_Z[3]_2_14 ),
    .mcycles_d_2_15(mcycles_d_2_15),
    .set_busa_to_Z_0_21(set_busa_to_Z_0_21),
    .\incdec_16_Z[3]_2_16 (\incdec_16_Z[3]_2_16 ),
    .mcycles_d_1_35(mcycles_d_1_35),
    .set_addr_to_Z_1_27(set_addr_to_Z_1_27),
    .imode_Z_0_7(imode_Z_0_7),
    .arith16_Z_12(arith16_Z_12),
    .set_busb_to_Z(set_busb_to_Z[3:0]),
    .mcycles_d(mcycles_d[2:0]),
    .set_busa_to_Z(set_busa_to_Z[2:0]),
    .special_ld_Z(special_ld_Z[0]),
    .tstates_Z(tstates_Z[2:0]),
    .imode_Z(imode_Z[1:0]),
    .set_addr_to_Z(set_addr_to_Z[1]),
    .incdec_16_Z(incdec_16_Z[3])
);
  cz80_alu u_alu (
    .busa(busa[7:0]),
    .busb(busb[6:0]),
    .alu_op_r(alu_op_r[2:0]),
    .f(f[0]),
    .ir(ir[5:3]),
    .n282_17(n282_17),
    .n282_23(n282_23),
    .w_addsub_l(w_addsub_l[5:1]),
    .w_addsub_m(w_addsub_m[4:1]),
    .w_addsub_s_2_6(w_addsub_s[2]),
    .w_addsub_s_4_6(w_addsub_s[4])
);
  cz80_registers u_regs (
    .lcd_clk_d(lcd_clk_d),
    .n1515_13(n1515_13),
    .n2153_5(n2153_5),
    .n2153_6(n2153_6),
    .regdih_7_6(regdih_7_6),
    .regaddra_0_11(regaddra_0_11),
    .regaddra_1_11(regaddra_1_11),
    .w_cpu_enable(w_cpu_enable),
    .regdih(regdih[7:0]),
    .regaddra(regaddra[2:0]),
    .regaddrb(regaddrb[2:0]),
    .regdil(regdil[7:0]),
    .regaddrc(regaddrc[2:0]),
    .read_to_reg_r(read_to_reg_r[2:0]),
    .regbusb(regbusb[15:0]),
    .regbusc(regbusc[15:0]),
    .regbusa(regbusa[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80 */
module cz80_inst (
  lcd_clk_d,
  w_msx_reset_n,
  w_cpu_enable,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  w_cpu_freeze,
  ff_sdr_ready,
  n661_6,
  ff_d,
  ff_ireq_inhibit,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_wr_n_i,
  ff_rd,
  ff_iorq_n_i,
  ff_mreq,
  n129_5,
  n281_7,
  n1710_5,
  d_Z,
  w_a_i,
  w_do
)
;
input lcd_clk_d;
input w_msx_reset_n;
input w_cpu_enable;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input w_cpu_freeze;
input ff_sdr_ready;
input n661_6;
input [7:0] ff_d;
output ff_ireq_inhibit;
output ff_req_inhibit;
output ff_mreq_inhibit;
output ff_wr_n_i;
output ff_rd;
output ff_iorq_n_i;
output ff_mreq;
output n129_5;
output n281_7;
output n1710_5;
output [7:0] d_Z;
output [15:0] w_a_i;
output [7:7] w_do;
wire n281_6;
wire n282_6;
wire n283_5;
wire n191_5;
wire ff_rd_8;
wire ff_iorq_n_i_8;
wire ff_mreq_8;
wire n203_7;
wire n164_5;
wire n224_4;
wire n224_5;
wire n281_8;
wire n191_6;
wire n191_7;
wire n191_8;
wire ff_wr_n_i_9;
wire ff_iorq_n_i_9;
wire ff_mreq_9;
wire n281_9;
wire n281_10;
wire n281_11;
wire n281_12;
wire n191_9;
wire n191_12;
wire ff_iorq_n_i_10;
wire ff_iorq_n_i_11;
wire n281_13;
wire n281_14;
wire n281_15;
wire n281_16;
wire n281_17;
wire n281_18;
wire ff_iorq_n_i_13;
wire n281_21;
wire n281_22;
wire n281_24;
wire n281_25;
wire n283_8;
wire n191_14;
wire n281_28;
wire ff_iorq_n_i_15;
wire ff_wr_n_i_11;
wire n164_7;
wire n129_7;
wire n191_16;
wire n281_30;
wire n224_7;
wire n281_32;
wire n281_34;
wire ff_reset_n;
wire n124_6;
wire n138_5;
wire intcycle;
wire w_m1_n;
wire n154_6;
wire n332_4;
wire n2656_7;
wire n1137_6;
wire n289_9;
wire n3360_6;
wire n3360_7;
wire n2681_7;
wire n3422_5;
wire n3422_6;
wire incdecz_8;
wire regaddra_0_16;
wire n1526_17;
wire n154_17;
wire n154_19;
wire n1089_20;
wire n282_23;
wire arith16_Z;
wire exchangeaf_Z_3;
wire mcycles_d_1_6;
wire preservec_Z_5;
wire \incdec_16_Z[3]_2_4 ;
wire set_busb_to_Z_3_6;
wire imode_Z_1_4;
wire set_addr_to_Z_1_7;
wire arith16_Z_5;
wire arith16_Z_6;
wire mcycles_d_0_10;
wire mcycles_d_2_8;
wire \incdec_16_Z[3]_2_10 ;
wire set_addr_to_Z_1_23;
wire mcycles_d_1_33;
wire mcycles_d_2_15;
wire [7:0] ff_dinst;
wire [7:0] ff_di_reg;
wire [7:0] ir;
wire [1:0] iset;
wire [6:0] w_do_0;
wire [2:0] w_m_cycle;
wire [2:0] w_t_state;
wire VCC;
wire GND;
  LUT4 n281_s3 (
    .F(n281_6),
    .I0(n164_5),
    .I1(n224_4),
    .I2(n281_7),
    .I3(n281_8) 
);
defparam n281_s3.INIT=16'hFF10;
  LUT4 n282_s3 (
    .F(n282_6),
    .I0(n191_5),
    .I1(n281_8),
    .I2(n164_5),
    .I3(n224_4) 
);
defparam n282_s3.INIT=16'hFCCE;
  LUT4 n283_s2 (
    .F(n283_5),
    .I0(n164_5),
    .I1(n191_5),
    .I2(n283_8),
    .I3(n224_4) 
);
defparam n283_s2.INIT=16'h0FEE;
  LUT4 d_Z_7_s (
    .F(d_Z[7]),
    .I0(n129_5),
    .I1(ff_d[7]),
    .I2(n281_7),
    .I3(w_do[7]) 
);
defparam d_Z_7_s.INIT=16'h8F88;
  LUT4 d_Z_6_s (
    .F(d_Z[6]),
    .I0(n129_5),
    .I1(ff_d[6]),
    .I2(n281_7),
    .I3(w_do_0[6]) 
);
defparam d_Z_6_s.INIT=16'h8F88;
  LUT4 d_Z_5_s (
    .F(d_Z[5]),
    .I0(n129_5),
    .I1(ff_d[5]),
    .I2(n281_7),
    .I3(w_do_0[5]) 
);
defparam d_Z_5_s.INIT=16'h8F88;
  LUT4 d_Z_4_s (
    .F(d_Z[4]),
    .I0(n129_5),
    .I1(ff_d[4]),
    .I2(n281_7),
    .I3(w_do_0[4]) 
);
defparam d_Z_4_s.INIT=16'h8F88;
  LUT4 d_Z_3_s (
    .F(d_Z[3]),
    .I0(n129_5),
    .I1(ff_d[3]),
    .I2(n281_7),
    .I3(w_do_0[3]) 
);
defparam d_Z_3_s.INIT=16'h8F88;
  LUT4 d_Z_2_s (
    .F(d_Z[2]),
    .I0(n129_5),
    .I1(ff_d[2]),
    .I2(n281_7),
    .I3(w_do_0[2]) 
);
defparam d_Z_2_s.INIT=16'h8F88;
  LUT4 d_Z_1_s (
    .F(d_Z[1]),
    .I0(n129_5),
    .I1(ff_d[1]),
    .I2(n281_7),
    .I3(w_do_0[1]) 
);
defparam d_Z_1_s.INIT=16'h8F88;
  LUT4 d_Z_0_s (
    .F(d_Z[0]),
    .I0(n129_5),
    .I1(ff_d[0]),
    .I2(n281_7),
    .I3(w_do_0[0]) 
);
defparam d_Z_0_s.INIT=16'h8F88;
  LUT4 n191_s1 (
    .F(n191_5),
    .I0(iset[1]),
    .I1(n191_6),
    .I2(n191_7),
    .I3(n191_8) 
);
defparam n191_s1.INIT=16'h7F00;
  LUT4 ff_rd_s3 (
    .F(ff_rd_8),
    .I0(n164_5),
    .I1(n191_5),
    .I2(ff_iorq_n_i),
    .I3(ff_iorq_n_i_8) 
);
defparam ff_rd_s3.INIT=16'hEF00;
  LUT4 ff_iorq_n_i_s3 (
    .F(ff_iorq_n_i_8),
    .I0(w_t_state[1]),
    .I1(ff_iorq_n_i_9),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam ff_iorq_n_i_s3.INIT=16'h0B00;
  LUT4 ff_mreq_s3 (
    .F(ff_mreq_8),
    .I0(n224_4),
    .I1(ff_mreq_9),
    .I2(w_t_state[2]),
    .I3(ff_iorq_n_i_8) 
);
defparam ff_mreq_s3.INIT=16'hFF80;
  LUT2 n203_s3 (
    .F(n203_7),
    .I0(n281_7),
    .I1(ff_wr_n_i_9) 
);
defparam n203_s3.INIT=4'hE;
  LUT2 n129_s2 (
    .F(n129_5),
    .I0(ff_req_inhibit),
    .I1(ff_rd) 
);
defparam n129_s2.INIT=4'h4;
  LUT3 n164_s2 (
    .F(n164_5),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]) 
);
defparam n164_s2.INIT=8'h40;
  LUT3 n224_s1 (
    .F(n224_4),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam n224_s1.INIT=8'h10;
  LUT3 n224_s2 (
    .F(n224_5),
    .I0(w_t_state[0]),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]) 
);
defparam n224_s2.INIT=8'h10;
  LUT4 n281_s4 (
    .F(n281_7),
    .I0(n281_9),
    .I1(n154_6),
    .I2(n281_10),
    .I3(n281_11) 
);
defparam n281_s4.INIT=16'h000B;
  LUT3 n281_s5 (
    .F(n281_8),
    .I0(intcycle),
    .I1(n224_4),
    .I2(n281_12) 
);
defparam n281_s5.INIT=8'h40;
  LUT3 n191_s2 (
    .F(n191_6),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]) 
);
defparam n191_s2.INIT=8'h10;
  LUT4 n191_s3 (
    .F(n191_7),
    .I0(ir[2]),
    .I1(ir[7]),
    .I2(n191_9),
    .I3(ir[6]) 
);
defparam n191_s3.INIT=16'h0140;
  LUT4 n191_s4 (
    .F(n191_8),
    .I0(n191_14),
    .I1(n191_16),
    .I2(n191_12),
    .I3(n332_4) 
);
defparam n191_s4.INIT=16'h0777;
  LUT4 ff_wr_n_i_s4 (
    .F(ff_wr_n_i_9),
    .I0(ff_iorq_n_i),
    .I1(n281_12),
    .I2(n224_5),
    .I3(n191_5) 
);
defparam ff_wr_n_i_s4.INIT=16'h0FBB;
  LUT4 ff_iorq_n_i_s4 (
    .F(ff_iorq_n_i_9),
    .I0(set_busb_to_Z_3_6),
    .I1(ff_iorq_n_i_10),
    .I2(ff_iorq_n_i_11),
    .I3(ff_iorq_n_i_15) 
);
defparam ff_iorq_n_i_s4.INIT=16'h00BF;
  LUT2 ff_mreq_s4 (
    .F(ff_mreq_9),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]) 
);
defparam ff_mreq_s4.INIT=4'h1;
  LUT4 n281_s6 (
    .F(n281_9),
    .I0(n3422_6),
    .I1(mcycles_d_0_10),
    .I2(set_addr_to_Z_1_7),
    .I3(n281_13) 
);
defparam n281_s6.INIT=16'h00EF;
  LUT4 n281_s7 (
    .F(n281_10),
    .I0(n281_14),
    .I1(n154_17),
    .I2(n281_15),
    .I3(iset[1]) 
);
defparam n281_s7.INIT=16'h8F00;
  LUT4 n281_s8 (
    .F(n281_11),
    .I0(n281_16),
    .I1(n281_17),
    .I2(n281_18),
    .I3(mcycles_d_1_6) 
);
defparam n281_s8.INIT=16'hEF00;
  LUT3 n281_s9 (
    .F(n281_12),
    .I0(w_t_state[1]),
    .I1(w_t_state[2]),
    .I2(w_t_state[0]) 
);
defparam n281_s9.INIT=8'h10;
  LUT4 n191_s5 (
    .F(n191_9),
    .I0(ir[0]),
    .I1(ir[5]),
    .I2(ir[7]),
    .I3(ir[1]) 
);
defparam n191_s5.INIT=16'h4F00;
  LUT2 n191_s8 (
    .F(n191_12),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam n191_s8.INIT=4'h8;
  LUT4 ff_iorq_n_i_s5 (
    .F(ff_iorq_n_i_10),
    .I0(n281_14),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(iset[1]),
    .I3(arith16_Z) 
);
defparam ff_iorq_n_i_s5.INIT=16'h007F;
  LUT4 ff_iorq_n_i_s6 (
    .F(ff_iorq_n_i_11),
    .I0(n154_19),
    .I1(ff_iorq_n_i_13),
    .I2(n1089_20),
    .I3(n289_9) 
);
defparam ff_iorq_n_i_s6.INIT=16'h004F;
  LUT4 n281_s10 (
    .F(n281_13),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(iset[1]),
    .I3(\incdec_16_Z[3]_2_4 ) 
);
defparam n281_s10.INIT=16'hB000;
  LUT3 n281_s11 (
    .F(n281_14),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n281_s11.INIT=8'h10;
  LUT4 n281_s12 (
    .F(n281_15),
    .I0(ir[3]),
    .I1(mcycles_d_2_15),
    .I2(\incdec_16_Z[3]_2_10 ),
    .I3(n281_34) 
);
defparam n281_s12.INIT=16'h00BF;
  LUT4 n281_s13 (
    .F(n281_16),
    .I0(mcycles_d_2_8),
    .I1(n281_30),
    .I2(n281_21),
    .I3(arith16_Z_6) 
);
defparam n281_s13.INIT=16'hFE00;
  LUT4 n281_s14 (
    .F(n281_17),
    .I0(n281_22),
    .I1(n281_28),
    .I2(n281_24),
    .I3(\incdec_16_Z[3]_2_10 ) 
);
defparam n281_s14.INIT=16'hF400;
  LUT4 n281_s15 (
    .F(n281_18),
    .I0(n2656_7),
    .I1(n281_25),
    .I2(n154_6),
    .I3(regaddra_0_16) 
);
defparam n281_s15.INIT=16'h004F;
  LUT4 ff_iorq_n_i_s8 (
    .F(ff_iorq_n_i_13),
    .I0(ir[3]),
    .I1(n154_17),
    .I2(n1137_6),
    .I3(w_m_cycle[0]) 
);
defparam ff_iorq_n_i_s8.INIT=16'h0F77;
  LUT4 n281_s18 (
    .F(n281_21),
    .I0(n282_23),
    .I1(n281_28),
    .I2(n281_32),
    .I3(w_m_cycle[0]) 
);
defparam n281_s18.INIT=16'h00F8;
  LUT3 n281_s19 (
    .F(n281_22),
    .I0(n3422_5),
    .I1(w_m_cycle[0]),
    .I2(n1526_17) 
);
defparam n281_s19.INIT=8'h0D;
  LUT4 n281_s21 (
    .F(n281_24),
    .I0(exchangeaf_Z_3),
    .I1(ir[0]),
    .I2(preservec_Z_5),
    .I3(n3360_7) 
);
defparam n281_s21.INIT=16'hB000;
  LUT4 n281_s22 (
    .F(n281_25),
    .I0(n3360_7),
    .I1(n2681_7),
    .I2(incdecz_8),
    .I3(mcycles_d_1_33) 
);
defparam n281_s22.INIT=16'h007F;
  LUT4 n283_s4 (
    .F(n283_8),
    .I0(intcycle),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n283_s4.INIT=16'h0200;
  LUT4 n191_s9 (
    .F(n191_14),
    .I0(n3360_7),
    .I1(n2681_7),
    .I2(ir[5]),
    .I3(ir[4]) 
);
defparam n191_s9.INIT=16'h0800;
  LUT4 n281_s24 (
    .F(n281_28),
    .I0(arith16_Z_5),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam n281_s24.INIT=16'h0200;
  LUT4 ff_iorq_n_i_s9 (
    .F(ff_iorq_n_i_15),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n2656_7),
    .I3(set_busb_to_Z_3_6) 
);
defparam ff_iorq_n_i_s9.INIT=16'hF400;
  LUT4 ff_wr_n_i_s5 (
    .F(ff_wr_n_i_11),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]),
    .I3(ff_wr_n_i_9) 
);
defparam ff_wr_n_i_s5.INIT=16'h40FF;
  LUT4 n164_s3 (
    .F(n164_7),
    .I0(n129_5),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(w_t_state[0]) 
);
defparam n164_s3.INIT=16'h2000;
  LUT3 n129_s3 (
    .F(n129_7),
    .I0(w_m1_n),
    .I1(ff_req_inhibit),
    .I2(ff_rd) 
);
defparam n129_s3.INIT=8'h10;
  LUT4 n191_s10 (
    .F(n191_16),
    .I0(mcycles_d_1_6),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam n191_s10.INIT=16'h2000;
  LUT4 n281_s25 (
    .F(n281_30),
    .I0(ir[2]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(set_addr_to_Z_1_23) 
);
defparam n281_s25.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_7),
    .I0(n224_4),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n224_s3.INIT=16'h0200;
  LUT4 n281_s26 (
    .F(n281_32),
    .I0(imode_Z_1_4),
    .I1(n3422_5),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n281_s26.INIT=16'h0400;
  LUT4 n281_s27 (
    .F(n281_34),
    .I0(n191_6),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(n3360_6) 
);
defparam n281_s27.INIT=16'h2000;
  DFFRE ff_dinst_7_s0 (
    .Q(ff_dinst[7]),
    .D(d_Z[7]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_6_s0 (
    .Q(ff_dinst[6]),
    .D(d_Z[6]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_5_s0 (
    .Q(ff_dinst[5]),
    .D(d_Z[5]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_4_s0 (
    .Q(ff_dinst[4]),
    .D(d_Z[4]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_3_s0 (
    .Q(ff_dinst[3]),
    .D(d_Z[3]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_2_s0 (
    .Q(ff_dinst[2]),
    .D(d_Z[2]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_1_s0 (
    .Q(ff_dinst[1]),
    .D(d_Z[1]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_dinst_0_s0 (
    .Q(ff_dinst[0]),
    .D(d_Z[0]),
    .CLK(n124_6),
    .CE(n129_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_7_s0 (
    .Q(ff_di_reg[7]),
    .D(d_Z[7]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_6_s0 (
    .Q(ff_di_reg[6]),
    .D(d_Z[6]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_5_s0 (
    .Q(ff_di_reg[5]),
    .D(d_Z[5]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_4_s0 (
    .Q(ff_di_reg[4]),
    .D(d_Z[4]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_3_s0 (
    .Q(ff_di_reg[3]),
    .D(d_Z[3]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_2_s0 (
    .Q(ff_di_reg[2]),
    .D(d_Z[2]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_1_s0 (
    .Q(ff_di_reg[1]),
    .D(d_Z[1]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFFRE ff_di_reg_0_s0 (
    .Q(ff_di_reg[0]),
    .D(d_Z[0]),
    .CLK(n124_6),
    .CE(n164_7),
    .RESET(n138_5) 
);
  DFF ff_ireq_inhibit_s0 (
    .Q(ff_ireq_inhibit),
    .D(n191_5),
    .CLK(lcd_clk_d) 
);
  DFFR ff_req_inhibit_s0 (
    .Q(ff_req_inhibit),
    .D(n224_7),
    .CLK(lcd_clk_d),
    .RESET(n138_5) 
);
  DFFR ff_mreq_inhibit_s0 (
    .Q(ff_mreq_inhibit),
    .D(n224_7),
    .CLK(n124_6),
    .RESET(n138_5) 
);
  DFF ff_reset_n_s0 (
    .Q(ff_reset_n),
    .D(w_msx_reset_n),
    .CLK(lcd_clk_d) 
);
  DFFSE ff_wr_n_i_s1 (
    .Q(ff_wr_n_i),
    .D(n203_7),
    .CLK(n124_6),
    .CE(ff_wr_n_i_11),
    .SET(n138_5) 
);
defparam ff_wr_n_i_s1.INIT=1'b1;
  DFFRE ff_rd_s1 (
    .Q(ff_rd),
    .D(n281_6),
    .CLK(n124_6),
    .CE(ff_rd_8),
    .RESET(n138_5) 
);
  DFFSE ff_iorq_n_i_s1 (
    .Q(ff_iorq_n_i),
    .D(n283_5),
    .CLK(n124_6),
    .CE(ff_iorq_n_i_8),
    .SET(n138_5) 
);
  DFFRE ff_mreq_s1 (
    .Q(ff_mreq),
    .D(n282_6),
    .CLK(n124_6),
    .CE(ff_mreq_8),
    .RESET(n138_5) 
);
  INV n124_s2 (
    .O(n124_6),
    .I(lcd_clk_d) 
);
  INV n138_s2 (
    .O(n138_5),
    .I(ff_reset_n) 
);
  cz80 u_cz80 (
    .lcd_clk_d(lcd_clk_d),
    .w_cpu_enable(w_cpu_enable),
    .n164_5(n164_5),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .n224_5(n224_5),
    .n191_5(n191_5),
    .n224_4(n224_4),
    .n191_6(n191_6),
    .ff_mreq_9(ff_mreq_9),
    .n191_16(n191_16),
    .n281_14(n281_14),
    .n191_14(n191_14),
    .n281_24(n281_24),
    .ff_iorq_n_i_15(ff_iorq_n_i_15),
    .n281_30(n281_30),
    .n281_28(n281_28),
    .n224_7(n224_7),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n661_6(n661_6),
    .w_msx_reset_n(w_msx_reset_n),
    .n191_12(n191_12),
    .n191_7(n191_7),
    .ff_di_reg(ff_di_reg[7:0]),
    .ff_dinst(ff_dinst[7:0]),
    .intcycle(intcycle),
    .w_m1_n(w_m1_n),
    .n154_6(n154_6),
    .n332_4(n332_4),
    .n2656_7(n2656_7),
    .n1137_6(n1137_6),
    .n289_9(n289_9),
    .n3360_6(n3360_6),
    .n3360_7(n3360_7),
    .n2681_7(n2681_7),
    .n3422_5(n3422_5),
    .n3422_6(n3422_6),
    .incdecz_8(incdecz_8),
    .regaddra_0_16(regaddra_0_16),
    .n1526_17(n1526_17),
    .n154_17(n154_17),
    .n154_19(n154_19),
    .n1089_20(n1089_20),
    .n1710_5(n1710_5),
    .n282_23(n282_23),
    .arith16_Z(arith16_Z),
    .exchangeaf_Z_3(exchangeaf_Z_3),
    .mcycles_d_1_6(mcycles_d_1_6),
    .preservec_Z_5(preservec_Z_5),
    .\incdec_16_Z[3]_2_4 (\incdec_16_Z[3]_2_4 ),
    .set_busb_to_Z_3_6(set_busb_to_Z_3_6),
    .imode_Z_1_4(imode_Z_1_4),
    .set_addr_to_Z_1_7(set_addr_to_Z_1_7),
    .arith16_Z_5(arith16_Z_5),
    .arith16_Z_6(arith16_Z_6),
    .mcycles_d_0_10(mcycles_d_0_10),
    .mcycles_d_2_8(mcycles_d_2_8),
    .\incdec_16_Z[3]_2_10 (\incdec_16_Z[3]_2_10 ),
    .set_addr_to_Z_1_23(set_addr_to_Z_1_23),
    .mcycles_d_1_33(mcycles_d_1_33),
    .mcycles_d_2_15(mcycles_d_2_15),
    .w_a_i(w_a_i[15:0]),
    .ir(ir[7:0]),
    .iset(iset[1:0]),
    .w_do({w_do[7],w_do_0[6:0]}),
    .w_m_cycle(w_m_cycle[2:0]),
    .w_t_state(w_t_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_inst */
module ip_uart (
  lcd_clk_d,
  n34_5,
  ff_reset_n,
  ff_req,
  ff_d,
  uart_tx_d,
  w_busy
)
;
input lcd_clk_d;
input n34_5;
input ff_reset_n;
input ff_req;
input [7:0] ff_d;
output uart_tx_d;
output w_busy;
wire n193_4;
wire n75_3;
wire n80_3;
wire n91_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n132_5;
wire n123_6;
wire n122_5;
wire n49_5;
wire n48_5;
wire n46_5;
wire n45_5;
wire n44_5;
wire n42_5;
wire n16_10;
wire n12_10;
wire n10_10;
wire n9_8;
wire n193_5;
wire n91_4;
wire n46_6;
wire n42_6;
wire n19_10;
wire [10:0] ff_uart_count;
wire [3:0] ff_state;
wire [9:1] ff_data;
wire VCC;
wire GND;
  LUT3 n193_s1 (
    .F(n193_4),
    .I0(ff_uart_count[10]),
    .I1(n193_5),
    .I2(ff_reset_n) 
);
defparam n193_s1.INIT=8'h4F;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n75_s0.INIT=16'h0001;
  LUT4 n80_s0 (
    .F(n80_3),
    .I0(ff_uart_count[10]),
    .I1(n193_5),
    .I2(ff_req),
    .I3(n75_3) 
);
defparam n80_s0.INIT=16'hF044;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(ff_req),
    .I1(n75_3),
    .I2(n91_4) 
);
defparam n91_s0.INIT=8'hF8;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_d[6]),
    .I1(ff_data[9]),
    .I2(n75_3) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_d[5]),
    .I1(ff_data[8]),
    .I2(n75_3) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_d[4]),
    .I1(ff_data[7]),
    .I2(n75_3) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_d[3]),
    .I1(ff_data[6]),
    .I2(n75_3) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_d[2]),
    .I1(ff_data[5]),
    .I2(n75_3) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n129_s0 (
    .F(n129_3),
    .I0(ff_d[1]),
    .I1(ff_data[4]),
    .I2(n75_3) 
);
defparam n129_s0.INIT=8'hAC;
  LUT3 n130_s0 (
    .F(n130_3),
    .I0(ff_d[0]),
    .I1(ff_data[3]),
    .I2(n75_3) 
);
defparam n130_s0.INIT=8'hAC;
  LUT2 n131_s2 (
    .F(n131_6),
    .I0(n75_3),
    .I1(ff_data[2]) 
);
defparam n131_s2.INIT=4'h4;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n121_s2.INIT=16'h0770;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n120_s2.INIT=16'h0788;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n119_s2.INIT=16'h08F0;
  LUT2 n132_s1 (
    .F(n132_5),
    .I0(ff_data[1]),
    .I1(n75_3) 
);
defparam n132_s1.INIT=4'hE;
  LUT2 n123_s2 (
    .F(n123_6),
    .I0(ff_d[7]),
    .I1(n75_3) 
);
defparam n123_s2.INIT=4'hB;
  LUT3 n122_s1 (
    .F(n122_5),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n122_s1.INIT=8'h07;
  LUT2 n49_s1 (
    .F(n49_5),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]) 
);
defparam n49_s1.INIT=4'h9;
  LUT3 n48_s1 (
    .F(n48_5),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]) 
);
defparam n48_s1.INIT=8'hE1;
  LUT2 n46_s1 (
    .F(n46_5),
    .I0(ff_uart_count[4]),
    .I1(n46_6) 
);
defparam n46_s1.INIT=4'h6;
  LUT3 n45_s1 (
    .F(n45_5),
    .I0(ff_uart_count[4]),
    .I1(n46_6),
    .I2(ff_uart_count[5]) 
);
defparam n45_s1.INIT=8'hB4;
  LUT4 n44_s1 (
    .F(n44_5),
    .I0(ff_uart_count[4]),
    .I1(ff_uart_count[5]),
    .I2(n46_6),
    .I3(ff_uart_count[6]) 
);
defparam n44_s1.INIT=16'hEF10;
  LUT3 n42_s1 (
    .F(n42_5),
    .I0(ff_uart_count[7]),
    .I1(n42_6),
    .I2(ff_uart_count[8]) 
);
defparam n42_s1.INIT=8'hB4;
  LUT4 n16_s4 (
    .F(n16_10),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]),
    .I3(ff_uart_count[3]) 
);
defparam n16_s4.INIT=16'hFE01;
  LUT2 n12_s4 (
    .F(n12_10),
    .I0(ff_uart_count[7]),
    .I1(n42_6) 
);
defparam n12_s4.INIT=4'h6;
  LUT4 n10_s4 (
    .F(n10_10),
    .I0(ff_uart_count[7]),
    .I1(ff_uart_count[8]),
    .I2(n42_6),
    .I3(ff_uart_count[9]) 
);
defparam n10_s4.INIT=16'hEF10;
  LUT2 n9_s3 (
    .F(n9_8),
    .I0(ff_uart_count[10]),
    .I1(n193_5) 
);
defparam n9_s3.INIT=4'h6;
  LUT4 n193_s2 (
    .F(n193_5),
    .I0(ff_uart_count[7]),
    .I1(ff_uart_count[8]),
    .I2(ff_uart_count[9]),
    .I3(n42_6) 
);
defparam n193_s2.INIT=16'h0100;
  LUT4 n91_s1 (
    .F(n91_4),
    .I0(ff_uart_count[10]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n193_5) 
);
defparam n91_s1.INIT=16'h4000;
  LUT4 n46_s2 (
    .F(n46_6),
    .I0(ff_uart_count[0]),
    .I1(ff_uart_count[1]),
    .I2(ff_uart_count[2]),
    .I3(ff_uart_count[3]) 
);
defparam n46_s2.INIT=16'h0001;
  LUT4 n42_s2 (
    .F(n42_6),
    .I0(ff_uart_count[4]),
    .I1(ff_uart_count[5]),
    .I2(ff_uart_count[6]),
    .I3(n46_6) 
);
defparam n42_s2.INIT=16'h0100;
  DFFR ff_uart_count_9_s0 (
    .Q(ff_uart_count[9]),
    .D(n10_10),
    .CLK(lcd_clk_d),
    .RESET(n193_4) 
);
  DFFR ff_uart_count_8_s0 (
    .Q(ff_uart_count[8]),
    .D(n42_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_7_s0 (
    .Q(ff_uart_count[7]),
    .D(n12_10),
    .CLK(lcd_clk_d),
    .RESET(n193_4) 
);
  DFFR ff_uart_count_6_s0 (
    .Q(ff_uart_count[6]),
    .D(n44_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_5_s0 (
    .Q(ff_uart_count[5]),
    .D(n45_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_4_s0 (
    .Q(ff_uart_count[4]),
    .D(n46_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_3_s0 (
    .Q(ff_uart_count[3]),
    .D(n16_10),
    .CLK(lcd_clk_d),
    .RESET(n193_4) 
);
  DFFR ff_uart_count_2_s0 (
    .Q(ff_uart_count[2]),
    .D(n48_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_1_s0 (
    .Q(ff_uart_count[1]),
    .D(n49_5),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_uart_count_0_s0 (
    .Q(ff_uart_count[0]),
    .D(n19_10),
    .CLK(lcd_clk_d),
    .RESET(n193_4) 
);
  DFFR ff_uart_count_10_s0 (
    .Q(ff_uart_count[10]),
    .D(n9_8),
    .CLK(lcd_clk_d),
    .RESET(n193_4) 
);
  DFFRE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n119_6),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .RESET(n34_5) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFRE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n120_6),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .RESET(n34_5) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFRE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n121_6),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .RESET(n34_5) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFRE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n122_5),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .RESET(n34_5) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFSE ff_data_9_s1 (
    .Q(ff_data[9]),
    .D(n123_6),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_9_s1.INIT=1'b1;
  DFFSE ff_data_8_s1 (
    .Q(ff_data[8]),
    .D(n124_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_8_s1.INIT=1'b1;
  DFFSE ff_data_7_s1 (
    .Q(ff_data[7]),
    .D(n125_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_7_s1.INIT=1'b1;
  DFFSE ff_data_6_s1 (
    .Q(ff_data[6]),
    .D(n126_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_6_s1.INIT=1'b1;
  DFFSE ff_data_5_s1 (
    .Q(ff_data[5]),
    .D(n127_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_5_s1.INIT=1'b1;
  DFFSE ff_data_4_s1 (
    .Q(ff_data[4]),
    .D(n128_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_4_s1.INIT=1'b1;
  DFFSE ff_data_3_s1 (
    .Q(ff_data[3]),
    .D(n129_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_3_s1.INIT=1'b1;
  DFFSE ff_data_2_s1 (
    .Q(ff_data[2]),
    .D(n130_3),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_2_s1.INIT=1'b1;
  DFFSE ff_data_1_s1 (
    .Q(ff_data[1]),
    .D(n131_6),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_1_s1.INIT=1'b1;
  DFFSE ff_data_0_s1 (
    .Q(uart_tx_d),
    .D(n132_5),
    .CLK(lcd_clk_d),
    .CE(n80_3),
    .SET(n34_5) 
);
defparam ff_data_0_s1.INIT=1'b1;
  DFFRE ff_busy_s1 (
    .Q(w_busy),
    .D(n75_3),
    .CLK(lcd_clk_d),
    .CE(n91_3),
    .RESET(n34_5) 
);
defparam ff_busy_s1.INIT=1'b0;
  INV n19_s5 (
    .O(n19_10),
    .I(ff_uart_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_uart */
module ip_uart_inst (
  lcd_clk_d,
  n34_5,
  ff_wr_n_i,
  ff_clock_div,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  ff_reset_n,
  d_Z,
  w_a_i,
  n96_4,
  n96_5,
  uart_tx_d,
  w_busy
)
;
input lcd_clk_d;
input n34_5;
input ff_wr_n_i;
input ff_clock_div;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input ff_reset_n;
input [7:0] d_Z;
input [7:0] w_a_i;
output n96_4;
output n96_5;
output uart_tx_d;
output w_busy;
wire n65_3;
wire ff_hold_8;
wire n96_6;
wire n67_6;
wire ff_wr_n;
wire ff_hold;
wire ff_req;
wire [7:0] ff_d;
wire VCC;
wire GND;
  LUT4 n96_s0 (
    .F(n65_3),
    .I0(ff_wr_n),
    .I1(ff_clock_div),
    .I2(n96_4),
    .I3(n96_5) 
);
defparam n96_s0.INIT=16'h4000;
  LUT4 ff_hold_s3 (
    .F(ff_hold_8),
    .I0(ff_clock_div),
    .I1(n96_4),
    .I2(n96_5),
    .I3(ff_wr_n) 
);
defparam ff_hold_s3.INIT=16'hFF80;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(w_a_i[2]),
    .I1(w_a_i[6]),
    .I2(ff_iorq_n_i),
    .I3(ff_ireq_inhibit) 
);
defparam n96_s1.INIT=16'h0001;
  LUT4 n96_s2 (
    .F(n96_5),
    .I0(w_a_i[3]),
    .I1(w_a_i[5]),
    .I2(w_a_i[4]),
    .I3(n96_6) 
);
defparam n96_s2.INIT=16'h1000;
  LUT3 n96_s3 (
    .F(n96_6),
    .I0(w_a_i[7]),
    .I1(w_a_i[1]),
    .I2(w_a_i[0]) 
);
defparam n96_s3.INIT=8'h01;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(ff_req),
    .I1(ff_hold),
    .I2(n65_3),
    .I3(w_busy) 
);
defparam n67_s2.INIT=16'hBA30;
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n65_3),
    .RESET(n34_5) 
);
  DFFSE ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(ff_wr_n_i),
    .CLK(lcd_clk_d),
    .CE(ff_clock_div),
    .SET(n34_5) 
);
  DFFRE ff_hold_s1 (
    .Q(ff_hold),
    .D(n65_3),
    .CLK(lcd_clk_d),
    .CE(ff_hold_8),
    .RESET(n34_5) 
);
defparam ff_hold_s1.INIT=1'b0;
  DFFR ff_req_s5 (
    .Q(ff_req),
    .D(n67_6),
    .CLK(lcd_clk_d),
    .RESET(n34_5) 
);
defparam ff_req_s5.INIT=1'b0;
  ip_uart u_uart_0 (
    .lcd_clk_d(lcd_clk_d),
    .n34_5(n34_5),
    .ff_reset_n(ff_reset_n),
    .ff_req(ff_req),
    .ff_d(ff_d[7:0]),
    .uart_tx_d(uart_tx_d),
    .w_busy(w_busy)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_uart_inst */
module ppi (
  O_sdram_clk_d,
  n1710_5,
  w_msx_reset_n,
  ff_wr_n_i,
  n96_4,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_matrix_x,
  w_keyboard_caps_led_off,
  w_ppi_q_en,
  n10_6,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input w_msx_reset_n;
input ff_wr_n_i;
input n96_4;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
input [7:0] w_matrix_x;
output w_keyboard_caps_led_off;
output w_ppi_q_en;
output n10_6;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire n10_4;
wire n42_3;
wire n72_11;
wire n73_11;
wire n74_11;
wire n75_11;
wire n76_11;
wire n77_11;
wire n78_11;
wire n79_11;
wire n88_4;
wire n10_5;
wire n72_12;
wire n73_12;
wire n74_12;
wire n75_12;
wire n76_12;
wire n77_12;
wire n78_12;
wire n79_12;
wire n71_7;
wire [7:4] ff_port_c;
wire VCC;
wire GND;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_5),
    .I3(n10_6) 
);
defparam n10_s1.INIT=16'h1000;
  LUT4 n42_s0 (
    .F(n42_3),
    .I0(w_a_i_0),
    .I1(w_a_i_1),
    .I2(n10_5),
    .I3(n10_6) 
);
defparam n42_s0.INIT=16'h4000;
  LUT4 n72_s6 (
    .F(n72_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[7]),
    .I2(n72_12),
    .I3(w_a_i_0) 
);
defparam n72_s6.INIT=16'h44F0;
  LUT4 n73_s6 (
    .F(n73_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[6]),
    .I2(n73_12),
    .I3(w_a_i_0) 
);
defparam n73_s6.INIT=16'h44F0;
  LUT4 n74_s6 (
    .F(n74_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[5]),
    .I2(n74_12),
    .I3(w_a_i_0) 
);
defparam n74_s6.INIT=16'h44F0;
  LUT4 n75_s6 (
    .F(n75_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[4]),
    .I2(n75_12),
    .I3(w_a_i_0) 
);
defparam n75_s6.INIT=16'h44F0;
  LUT4 n76_s6 (
    .F(n76_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[3]),
    .I2(n76_12),
    .I3(w_a_i_0) 
);
defparam n76_s6.INIT=16'h44F0;
  LUT4 n77_s6 (
    .F(n77_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[2]),
    .I2(n77_12),
    .I3(w_a_i_0) 
);
defparam n77_s6.INIT=16'h44F0;
  LUT4 n78_s6 (
    .F(n78_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[1]),
    .I2(n78_12),
    .I3(w_a_i_0) 
);
defparam n78_s6.INIT=16'h44F0;
  LUT4 n79_s6 (
    .F(n79_11),
    .I0(w_a_i_1),
    .I1(w_matrix_x[0]),
    .I2(n79_12),
    .I3(w_a_i_0) 
);
defparam n79_s6.INIT=16'h44F0;
  LUT2 n88_s1 (
    .F(n88_4),
    .I0(w_msx_reset_n),
    .I1(n71_7) 
);
defparam n88_s1.INIT=4'h7;
  LUT4 n10_s2 (
    .F(n10_5),
    .I0(w_a_i_4),
    .I1(w_a_i_3),
    .I2(w_a_i_5),
    .I3(w_a_i_7) 
);
defparam n10_s2.INIT=16'h4000;
  LUT2 n10_s3 (
    .F(n10_6),
    .I0(ff_wr_n_i),
    .I1(n96_4) 
);
defparam n10_s3.INIT=4'h4;
  LUT3 n72_s7 (
    .F(n72_12),
    .I0(w_primary_slot[7]),
    .I1(ff_port_c[7]),
    .I2(w_a_i_1) 
);
defparam n72_s7.INIT=8'hCA;
  LUT3 n73_s7 (
    .F(n73_12),
    .I0(w_primary_slot[6]),
    .I1(w_keyboard_caps_led_off),
    .I2(w_a_i_1) 
);
defparam n73_s7.INIT=8'hCA;
  LUT3 n74_s7 (
    .F(n74_12),
    .I0(w_primary_slot[5]),
    .I1(ff_port_c[5]),
    .I2(w_a_i_1) 
);
defparam n74_s7.INIT=8'hCA;
  LUT3 n75_s7 (
    .F(n75_12),
    .I0(w_primary_slot[4]),
    .I1(ff_port_c[4]),
    .I2(w_a_i_1) 
);
defparam n75_s7.INIT=8'hCA;
  LUT3 n76_s7 (
    .F(n76_12),
    .I0(w_primary_slot[3]),
    .I1(w_matrix_y[3]),
    .I2(w_a_i_1) 
);
defparam n76_s7.INIT=8'hCA;
  LUT3 n77_s7 (
    .F(n77_12),
    .I0(w_primary_slot[2]),
    .I1(w_matrix_y[2]),
    .I2(w_a_i_1) 
);
defparam n77_s7.INIT=8'hCA;
  LUT3 n78_s7 (
    .F(n78_12),
    .I0(w_primary_slot[1]),
    .I1(w_matrix_y[1]),
    .I2(w_a_i_1) 
);
defparam n78_s7.INIT=8'hCA;
  LUT3 n79_s7 (
    .F(n79_12),
    .I0(w_primary_slot[0]),
    .I1(w_matrix_y[0]),
    .I2(w_a_i_1) 
);
defparam n79_s7.INIT=8'hCA;
  LUT4 n71_s3 (
    .F(n71_7),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n96_4),
    .I3(n10_5) 
);
defparam n71_s3.INIT=16'h4000;
  DFFRE ff_port_a_6_s0 (
    .Q(w_primary_slot[6]),
    .D(d_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_5_s0 (
    .Q(w_primary_slot[5]),
    .D(d_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_4_s0 (
    .Q(w_primary_slot[4]),
    .D(d_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_3_s0 (
    .Q(w_primary_slot[3]),
    .D(d_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_2_s0 (
    .Q(w_primary_slot[2]),
    .D(d_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_1_s0 (
    .Q(w_primary_slot[1]),
    .D(d_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_0_s0 (
    .Q(w_primary_slot[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_7_s0 (
    .Q(ff_port_c[7]),
    .D(d_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .RESET(n1710_5) 
);
  DFFSE ff_port_c_6_s0 (
    .Q(w_keyboard_caps_led_off),
    .D(d_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .SET(n1710_5) 
);
  DFFSE ff_port_c_5_s0 (
    .Q(ff_port_c[5]),
    .D(d_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .SET(n1710_5) 
);
  DFFSE ff_port_c_4_s0 (
    .Q(ff_port_c[4]),
    .D(d_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .SET(n1710_5) 
);
  DFFRE ff_port_c_3_s0 (
    .Q(w_matrix_y[3]),
    .D(d_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_2_s0 (
    .Q(w_matrix_y[2]),
    .D(d_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_1_s0 (
    .Q(w_matrix_y[1]),
    .D(d_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_0_s0 (
    .Q(w_matrix_y[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n42_3),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_ppi_q[7]),
    .D(n72_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_ppi_q[6]),
    .D(n73_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_ppi_q[5]),
    .D(n74_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_ppi_q[4]),
    .D(n75_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_ppi_q[3]),
    .D(n76_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_ppi_q[2]),
    .D(n77_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_ppi_q[1]),
    .D(n78_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_ppi_q[0]),
    .D(n79_11),
    .CLK(O_sdram_clk_d),
    .RESET(n88_4) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_ppi_q_en),
    .D(n71_7),
    .CLK(O_sdram_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_7_s0 (
    .Q(w_primary_slot[7]),
    .D(d_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi */
module ppi_inst (
  O_sdram_clk_d,
  n1710_5,
  w_msx_reset_n,
  ff_wr_n_i,
  n96_4,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_matrix_x,
  w_keyboard_caps_led_off,
  w_ppi_q_en,
  n10_6,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input w_msx_reset_n;
input ff_wr_n_i;
input n96_4;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
input [7:0] w_matrix_x;
output w_keyboard_caps_led_off;
output w_ppi_q_en;
output n10_6;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire VCC;
wire GND;
  ppi u_ppi_0 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_wr_n_i(ff_wr_n_i),
    .n96_4(n96_4),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_3(w_a_i_3),
    .w_a_i_4(w_a_i_4),
    .w_a_i_5(w_a_i_5),
    .w_a_i_7(w_a_i_7),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .w_ppi_q_en(w_ppi_q_en),
    .n10_6(n10_6),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi_inst */
module secondary_slot_inst (
  lcd_clk_d,
  n1710_5,
  w_msx_reset_n,
  ff_mreq,
  w_sdram_address_21_5,
  w_sdram_address_21_4,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_wr_n_i,
  w_sdram_address_17_6,
  ff_rd,
  d_Z,
  w_expslt0_q_en,
  n28_6,
  ff_secondary_slot,
  w_expslt0_q
)
;
input lcd_clk_d;
input n1710_5;
input w_msx_reset_n;
input ff_mreq;
input w_sdram_address_21_5;
input w_sdram_address_21_4;
input ff_req_inhibit;
input ff_mreq_inhibit;
input ff_wr_n_i;
input w_sdram_address_17_6;
input ff_rd;
input [7:0] d_Z;
output w_expslt0_q_en;
output n28_6;
output [7:0] ff_secondary_slot;
output [7:0] w_expslt0_q;
wire n76_5;
wire n28_4;
wire n28_8;
wire n59_8;
wire n76_8;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire VCC;
wire GND;
  LUT2 n76_s2 (
    .F(n76_5),
    .I0(w_msx_reset_n),
    .I1(n59_8) 
);
defparam n76_s2.INIT=4'h7;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(ff_mreq),
    .I1(w_sdram_address_21_5),
    .I2(w_sdram_address_21_4),
    .I3(n28_6) 
);
defparam n28_s1.INIT=16'h0002;
  LUT2 n28_s3 (
    .F(n28_6),
    .I0(ff_req_inhibit),
    .I1(ff_mreq_inhibit) 
);
defparam n28_s3.INIT=4'h8;
  LUT3 n28_s4 (
    .F(n28_8),
    .I0(n28_4),
    .I1(ff_wr_n_i),
    .I2(w_sdram_address_17_6) 
);
defparam n28_s4.INIT=8'h20;
  LUT4 n59_s3 (
    .F(n59_8),
    .I0(n28_4),
    .I1(ff_req_inhibit),
    .I2(ff_rd),
    .I3(w_sdram_address_17_6) 
);
defparam n59_s3.INIT=16'h2000;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt0_q[7]),
    .D(n76_8),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt0_q[6]),
    .D(n77_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt0_q[5]),
    .D(n78_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt0_q[4]),
    .D(n79_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt0_q[3]),
    .D(n80_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt0_q[2]),
    .D(n81_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt0_q[1]),
    .D(n82_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt0_q[0]),
    .D(n83_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt0_q_en),
    .D(n59_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n28_8),
    .RESET(n1710_5) 
);
  INV n76_s4 (
    .O(n76_8),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst */
module secondary_slot_inst_0 (
  lcd_clk_d,
  n1710_5,
  w_msx_reset_n,
  n28_6,
  w_sdram_address_21_5,
  w_sdram_address_21_4,
  ff_mreq,
  w_sdram_address_17_6,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i,
  w_expslt3_q_en,
  w_sltsl30,
  w_sltsl30_4,
  w_sltsl30_5,
  w_sltsl30_6,
  w_expslt3_q
)
;
input lcd_clk_d;
input n1710_5;
input w_msx_reset_n;
input n28_6;
input w_sdram_address_21_5;
input w_sdram_address_21_4;
input ff_mreq;
input w_sdram_address_17_6;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input [15:14] w_a_i;
output w_expslt3_q_en;
output w_sltsl30;
output w_sltsl30_4;
output w_sltsl30_5;
output w_sltsl30_6;
output [7:0] w_expslt3_q;
wire n76_5;
wire n28_4;
wire w_sltsl30_7;
wire w_sltsl30_8;
wire n28_6_0;
wire n59_5;
wire n76_8;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire [7:0] ff_secondary_slot;
wire VCC;
wire GND;
  LUT2 n76_s2 (
    .F(n76_5),
    .I0(w_msx_reset_n),
    .I1(n59_5) 
);
defparam n76_s2.INIT=4'h7;
  LUT3 w_sltsl30_s (
    .F(w_sltsl30),
    .I0(w_sltsl30_4),
    .I1(w_sltsl30_5),
    .I2(w_sltsl30_6) 
);
defparam w_sltsl30_s.INIT=8'h04;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(n28_6),
    .I1(w_sdram_address_21_5),
    .I2(w_sdram_address_21_4),
    .I3(ff_mreq) 
);
defparam n28_s1.INIT=16'h4000;
  LUT4 w_sltsl30_s0 (
    .F(w_sltsl30_4),
    .I0(ff_secondary_slot[6]),
    .I1(ff_secondary_slot[2]),
    .I2(w_a_i[14]),
    .I3(w_sltsl30_7) 
);
defparam w_sltsl30_s0.INIT=16'hC0AF;
  LUT3 w_sltsl30_s1 (
    .F(w_sltsl30_5),
    .I0(w_sdram_address_21_5),
    .I1(w_sdram_address_21_4),
    .I2(w_sdram_address_17_6) 
);
defparam w_sltsl30_s1.INIT=8'h08;
  LUT4 w_sltsl30_s2 (
    .F(w_sltsl30_6),
    .I0(ff_secondary_slot[7]),
    .I1(ff_secondary_slot[3]),
    .I2(w_a_i[14]),
    .I3(w_sltsl30_8) 
);
defparam w_sltsl30_s2.INIT=16'hC0AF;
  LUT4 w_sltsl30_s3 (
    .F(w_sltsl30_7),
    .I0(ff_secondary_slot[0]),
    .I1(ff_secondary_slot[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sltsl30_s3.INIT=16'h03F5;
  LUT4 w_sltsl30_s4 (
    .F(w_sltsl30_8),
    .I0(ff_secondary_slot[1]),
    .I1(ff_secondary_slot[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sltsl30_s4.INIT=16'h03F5;
  LUT3 n28_s2 (
    .F(n28_6_0),
    .I0(ff_wr_n_i),
    .I1(w_sdram_address_17_6),
    .I2(n28_4) 
);
defparam n28_s2.INIT=8'h40;
  LUT4 n59_s1 (
    .F(n59_5),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(w_sdram_address_17_6),
    .I3(n28_4) 
);
defparam n59_s1.INIT=16'h4000;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt3_q[7]),
    .D(n76_8),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt3_q[6]),
    .D(n77_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt3_q[5]),
    .D(n78_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt3_q[4]),
    .D(n79_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt3_q[3]),
    .D(n80_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt3_q[2]),
    .D(n81_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt3_q[1]),
    .D(n82_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt3_q[0]),
    .D(n83_6),
    .CLK(lcd_clk_d),
    .RESET(n76_5) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt3_q_en),
    .D(n59_5),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n28_6_0),
    .RESET(n1710_5) 
);
  INV n76_s4 (
    .O(n76_8),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst_0 */
module ssg (
  lcd_clk_d,
  n1710_5,
  ff_wr_n_i,
  n10_6,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_keyboard_kana_led_off,
  ssg_iob_d
)
;
input lcd_clk_d;
input n1710_5;
input ff_wr_n_i;
input n10_6;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
output w_keyboard_kana_led_off;
output [2:0] ssg_iob_d;
wire n67_3;
wire n175_4;
wire n67_4;
wire n67_5;
wire n67_6;
wire ff_wr_n;
wire [3:0] ff_ssg_register_ptr;
wire VCC;
wire GND;
  LUT4 n67_s0 (
    .F(n67_3),
    .I0(n67_4),
    .I1(w_a_i_0),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n67_5) 
);
defparam n67_s0.INIT=16'h8000;
  LUT2 n175_s1 (
    .F(n175_4),
    .I0(w_a_i_0),
    .I1(n67_5) 
);
defparam n175_s1.INIT=4'h4;
  LUT3 n67_s1 (
    .F(n67_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[3]) 
);
defparam n67_s1.INIT=8'h80;
  LUT4 n67_s2 (
    .F(n67_5),
    .I0(w_a_i_3),
    .I1(w_a_i_4),
    .I2(n67_6),
    .I3(n10_6) 
);
defparam n67_s2.INIT=16'h1000;
  LUT4 n67_s3 (
    .F(n67_6),
    .I0(w_a_i_1),
    .I1(w_a_i_7),
    .I2(w_a_i_5),
    .I3(ff_wr_n) 
);
defparam n67_s3.INIT=16'h4000;
  DFFRE ff_port_b_7_s0 (
    .Q(w_keyboard_kana_led_off),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n67_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_6_s0 (
    .Q(ssg_iob_d[2]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n67_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_5_s0 (
    .Q(ssg_iob_d[1]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n67_3),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_4_s0 (
    .Q(ssg_iob_d[0]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n67_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_3_s0 (
    .Q(ff_ssg_register_ptr[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n175_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_2_s0 (
    .Q(ff_ssg_register_ptr[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n175_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_1_s0 (
    .Q(ff_ssg_register_ptr[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n175_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_0_s0 (
    .Q(ff_ssg_register_ptr[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n175_4),
    .RESET(n1710_5) 
);
  DFFS ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(ff_wr_n_i),
    .CLK(lcd_clk_d),
    .SET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg */
module vdp_color_bus (
  lcd_clk_d,
  n1710_5,
  ff_enable,
  n442_6,
  n526_4,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_vram_write_req,
  n228_23,
  w_vram_addr_set_req,
  n147_14,
  ff_tx_vram_read_en,
  w_prewindow_y,
  ff_prewindow_x,
  reg_r1_disp_on_Z,
  w_vram_rd_req,
  n415_12,
  w_vram_address_graphic123m,
  w_vram_address_text12,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_vram_address_cpu,
  w_dot_state,
  w_vram_wdata_cpu,
  w_eight_dot_state,
  ff_preread_address,
  ff_y_test_address,
  ff_main_state,
  w_vram_read_n,
  w_vram_write_n,
  w_vram_addr_set_ack,
  w_text_mode,
  n239_23,
  n479_7,
  w_vram_write_ack,
  n496_10,
  w_vram_address,
  w_vram_wdata
)
;
input lcd_clk_d;
input n1710_5;
input ff_enable;
input n442_6;
input n526_4;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_vram_write_req;
input n228_23;
input w_vram_addr_set_req;
input n147_14;
input ff_tx_vram_read_en;
input w_prewindow_y;
input ff_prewindow_x;
input reg_r1_disp_on_Z;
input w_vram_rd_req;
input n415_12;
input [13:0] w_vram_address_graphic123m;
input [13:0] w_vram_address_text12;
input [1:0] reg_r1_disp_mode;
input [3:2] reg_r0_disp_mode;
input [13:0] w_vram_address_cpu;
input [1:0] w_dot_state;
input [7:0] w_vram_wdata_cpu;
input [2:0] w_eight_dot_state;
input [13:0] ff_preread_address;
input [13:2] ff_y_test_address;
input [1:0] ff_main_state;
output w_vram_read_n;
output w_vram_write_n;
output w_vram_addr_set_ack;
output w_text_mode;
output n239_23;
output n479_7;
output w_vram_write_ack;
output n496_10;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
wire n257_3;
wire n258_3;
wire n259_3;
wire n260_3;
wire n261_3;
wire n262_3;
wire n263_3;
wire n264_3;
wire n265_3;
wire n266_3;
wire n267_3;
wire n268_3;
wire n237_3;
wire n366_5;
wire n367_4;
wire n368_4;
wire n369_4;
wire n370_4;
wire n371_4;
wire n372_4;
wire n373_4;
wire n374_4;
wire n375_4;
wire n376_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n383_5;
wire n387_5;
wire n388_5;
wire n389_5;
wire n390_5;
wire n391_5;
wire n392_5;
wire n393_5;
wire n394_5;
wire n395_5;
wire ff_vram_access_address_13_6;
wire ff_dram_address_13_6;
wire n418_5;
wire n417_5;
wire n416_5;
wire n415_5;
wire n414_5;
wire n413_5;
wire n412_5;
wire n411_5;
wire n237_4;
wire n237_5;
wire n366_7;
wire n366_8;
wire n366_9;
wire n367_5;
wire n367_6;
wire n367_7;
wire n368_5;
wire n368_6;
wire n369_5;
wire n369_6;
wire n369_7;
wire n370_5;
wire n370_6;
wire n370_7;
wire n371_5;
wire n371_6;
wire n372_5;
wire n372_6;
wire n373_5;
wire n373_6;
wire n374_5;
wire n374_6;
wire n375_5;
wire n376_5;
wire n377_5;
wire n377_6;
wire n378_5;
wire n383_6;
wire n385_6;
wire n387_6;
wire n388_6;
wire n389_6;
wire n390_6;
wire n391_6;
wire n392_6;
wire n393_6;
wire n394_6;
wire n395_6;
wire n396_6;
wire n479_5;
wire ff_vram_access_address_13_7;
wire ff_dram_address_13_7;
wire n237_6;
wire n237_7;
wire n237_8;
wire n366_10;
wire n366_11;
wire n367_8;
wire n367_9;
wire n368_7;
wire n368_8;
wire n369_11;
wire n369_12;
wire n370_8;
wire n373_8;
wire n373_9;
wire n376_7;
wire n377_7;
wire n395_7;
wire n396_7;
wire n366_12;
wire n369_13;
wire n395_9;
wire ff_vram_address_set_ack_9;
wire n376_10;
wire n375_10;
wire n419_7;
wire n396_9;
wire n386_7;
wire n385_8;
wire n384_7;
wire n395_11;
wire n377_10;
wire n376_12;
wire n375_12;
wire n373_11;
wire n369_15;
wire n369_17;
wire n369_19;
wire n378_8;
wire n366_14;
wire n496_7;
wire n375_14;
wire w_vram_address_sprite_2_3;
wire w_vram_address_sprite_3_3;
wire w_vram_address_sprite_4_3;
wire w_vram_address_sprite_5_3;
wire w_vram_address_sprite_6_3;
wire w_vram_address_sprite_7_3;
wire w_vram_address_sprite_8_3;
wire w_vram_address_sprite_9_3;
wire w_vram_address_sprite_10_3;
wire w_vram_address_sprite_11_3;
wire w_vram_address_sprite_12_3;
wire w_vram_address_sprite_13_3;
wire w_vram_rd_ack;
wire n307_6;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n316_5;
wire n317_5;
wire n318_5;
wire [13:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n307_s4 (
    .F(n257_3),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_text12[13]),
    .I2(w_text_mode) 
);
defparam n307_s4.INIT=8'hCA;
  LUT3 n308_s3 (
    .F(n258_3),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_text12[12]),
    .I2(w_text_mode) 
);
defparam n308_s3.INIT=8'hCA;
  LUT3 n309_s3 (
    .F(n259_3),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_text12[11]),
    .I2(w_text_mode) 
);
defparam n309_s3.INIT=8'hCA;
  LUT3 n310_s3 (
    .F(n260_3),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_text12[10]),
    .I2(w_text_mode) 
);
defparam n310_s3.INIT=8'hCA;
  LUT3 n311_s3 (
    .F(n261_3),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_text12[9]),
    .I2(w_text_mode) 
);
defparam n311_s3.INIT=8'hCA;
  LUT3 n312_s3 (
    .F(n262_3),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_text12[8]),
    .I2(w_text_mode) 
);
defparam n312_s3.INIT=8'hCA;
  LUT3 n313_s3 (
    .F(n263_3),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_text12[7]),
    .I2(w_text_mode) 
);
defparam n313_s3.INIT=8'hCA;
  LUT3 n314_s3 (
    .F(n264_3),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_text12[6]),
    .I2(w_text_mode) 
);
defparam n314_s3.INIT=8'hCA;
  LUT3 n315_s3 (
    .F(n265_3),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_text12[5]),
    .I2(w_text_mode) 
);
defparam n315_s3.INIT=8'hCA;
  LUT3 n316_s3 (
    .F(n266_3),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_text12[4]),
    .I2(w_text_mode) 
);
defparam n316_s3.INIT=8'hCA;
  LUT3 n317_s3 (
    .F(n267_3),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_text12[3]),
    .I2(w_text_mode) 
);
defparam n317_s3.INIT=8'hCA;
  LUT3 n318_s3 (
    .F(n268_3),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_text12[2]),
    .I2(w_text_mode) 
);
defparam n318_s3.INIT=8'hCA;
  LUT4 w_text_mode_s0 (
    .F(w_text_mode),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_text_mode_s0.INIT=16'h0100;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(n237_4),
    .I1(n237_5) 
);
defparam n237_s0.INIT=4'h8;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_14),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n366_9) 
);
defparam n366_s2.INIT=16'h9FF0;
  LUT4 n367_s1 (
    .F(n367_4),
    .I0(n367_5),
    .I1(n367_6),
    .I2(n367_7),
    .I3(n366_9) 
);
defparam n367_s1.INIT=16'hC355;
  LUT4 n368_s1 (
    .F(n368_4),
    .I0(n368_5),
    .I1(n368_6),
    .I2(ff_vram_access_address[11]),
    .I3(n479_7) 
);
defparam n368_s1.INIT=16'h553C;
  LUT4 n369_s1 (
    .F(n369_4),
    .I0(n366_9),
    .I1(n369_5),
    .I2(n369_6),
    .I3(n369_7) 
);
defparam n369_s1.INIT=16'hD700;
  LUT4 n370_s1 (
    .F(n370_4),
    .I0(n370_5),
    .I1(w_vram_address_cpu[9]),
    .I2(n370_6),
    .I3(n370_7) 
);
defparam n370_s1.INIT=16'hFFF8;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n371_5),
    .I1(ff_vram_access_address[8]),
    .I2(n371_6),
    .I3(n479_7) 
);
defparam n371_s1.INIT=16'hAA3C;
  LUT4 n372_s1 (
    .F(n372_4),
    .I0(n372_5),
    .I1(ff_vram_access_address[7]),
    .I2(n372_6),
    .I3(n479_7) 
);
defparam n372_s1.INIT=16'hAA3C;
  LUT4 n373_s1 (
    .F(n373_4),
    .I0(n370_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n373_5),
    .I3(n373_6) 
);
defparam n373_s1.INIT=16'hFFF8;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n374_5),
    .I1(n374_6),
    .I2(ff_vram_access_address[5]),
    .I3(n479_7) 
);
defparam n374_s1.INIT=16'h553C;
  LUT4 n375_s1 (
    .F(n375_4),
    .I0(n375_5),
    .I1(ff_vram_access_address[4]),
    .I2(n375_10),
    .I3(n479_7) 
);
defparam n375_s1.INIT=16'hAA3C;
  LUT4 n376_s1 (
    .F(n376_4),
    .I0(n376_5),
    .I1(n376_10),
    .I2(ff_vram_access_address[3]),
    .I3(n479_7) 
);
defparam n376_s1.INIT=16'h553C;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(n377_5),
    .I1(ff_vram_access_address[2]),
    .I2(n377_6),
    .I3(n479_7) 
);
defparam n377_s1.INIT=16'hAA3C;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(n378_5),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]),
    .I3(n378_8) 
);
defparam n378_s1.INIT=16'hAA3C;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(n366_9),
    .I3(n378_8) 
);
defparam n379_s1.INIT=16'h3C55;
  LUT3 n383_s2 (
    .F(n383_5),
    .I0(ff_vram_access_address[13]),
    .I1(n383_6),
    .I2(n479_7) 
);
defparam n383_s2.INIT=8'h3A;
  LUT4 n387_s2 (
    .F(n387_5),
    .I0(n311_5),
    .I1(n387_6),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n387_s2.INIT=16'h3AF3;
  LUT3 n388_s2 (
    .F(n388_5),
    .I0(ff_vram_access_address[8]),
    .I1(n388_6),
    .I2(n479_7) 
);
defparam n388_s2.INIT=8'h3A;
  LUT3 n389_s2 (
    .F(n389_5),
    .I0(ff_vram_access_address[7]),
    .I1(n389_6),
    .I2(n479_7) 
);
defparam n389_s2.INIT=8'h3A;
  LUT4 n390_s2 (
    .F(n390_5),
    .I0(n314_5),
    .I1(n390_6),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n390_s2.INIT=16'h3A33;
  LUT3 n391_s2 (
    .F(n391_5),
    .I0(ff_vram_access_address[5]),
    .I1(n391_6),
    .I2(n479_7) 
);
defparam n391_s2.INIT=8'h3A;
  LUT3 n392_s2 (
    .F(n392_5),
    .I0(ff_vram_access_address[4]),
    .I1(n392_6),
    .I2(n479_7) 
);
defparam n392_s2.INIT=8'h3A;
  LUT3 n393_s2 (
    .F(n393_5),
    .I0(ff_vram_access_address[3]),
    .I1(n393_6),
    .I2(n479_7) 
);
defparam n393_s2.INIT=8'h3A;
  LUT3 n394_s2 (
    .F(n394_5),
    .I0(ff_vram_access_address[2]),
    .I1(n394_6),
    .I2(n479_7) 
);
defparam n394_s2.INIT=8'h3A;
  LUT3 n395_s2 (
    .F(n395_5),
    .I0(n395_6),
    .I1(n479_7),
    .I2(ff_vram_access_address[1]) 
);
defparam n395_s2.INIT=8'hB8;
  LUT2 n239_s19 (
    .F(n239_23),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n239_s19.INIT=4'hB;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(ff_vram_access_address_13_7),
    .I1(n526_4),
    .I2(n370_5),
    .I3(ff_enable) 
);
defparam ff_vram_access_address_13_s2.INIT=16'h4F44;
  LUT4 ff_dram_address_13_s3 (
    .F(ff_dram_address_13_6),
    .I0(ff_dram_address_13_7),
    .I1(n237_3),
    .I2(n370_5),
    .I3(ff_enable) 
);
defparam ff_dram_address_13_s3.INIT=16'hEF00;
  LUT2 n418_s1 (
    .F(n418_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[0]) 
);
defparam n418_s1.INIT=4'h4;
  LUT2 n417_s1 (
    .F(n417_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[1]) 
);
defparam n417_s1.INIT=4'h4;
  LUT2 n416_s1 (
    .F(n416_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[2]) 
);
defparam n416_s1.INIT=4'h4;
  LUT2 n415_s1 (
    .F(n415_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[3]) 
);
defparam n415_s1.INIT=4'h4;
  LUT2 n414_s1 (
    .F(n414_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[4]) 
);
defparam n414_s1.INIT=4'h4;
  LUT2 n413_s1 (
    .F(n413_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[5]) 
);
defparam n413_s1.INIT=4'h4;
  LUT2 n412_s1 (
    .F(n412_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[6]) 
);
defparam n412_s1.INIT=4'h4;
  LUT2 n411_s1 (
    .F(n411_5),
    .I0(n479_7),
    .I1(w_vram_wdata_cpu[7]) 
);
defparam n411_s1.INIT=4'h4;
  LUT4 n237_s1 (
    .F(n237_4),
    .I0(w_eight_dot_state[2]),
    .I1(n237_6),
    .I2(n237_7),
    .I3(n239_23) 
);
defparam n237_s1.INIT=16'h008F;
  LUT4 n237_s2 (
    .F(n237_5),
    .I0(w_text_mode),
    .I1(w_prewindow_y_sp),
    .I2(w_sp_vram_accessing),
    .I3(n237_8) 
);
defparam n237_s2.INIT=16'h4000;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address_13_7),
    .I3(n367_6) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT4 n366_s5 (
    .F(n366_8),
    .I0(w_vram_address_cpu[13]),
    .I1(n366_10),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n366_s5.INIT=16'hFAC3;
  LUT4 n366_s6 (
    .F(n366_9),
    .I0(n366_11),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n479_5) 
);
defparam n366_s6.INIT=16'h8200;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(w_vram_address_cpu[12]),
    .I1(n367_8),
    .I2(ff_vram_access_address[12]),
    .I3(n479_7) 
);
defparam n367_s2.INIT=16'h55C3;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(n367_9),
    .I1(ff_vram_access_address_13_7),
    .I2(n369_5),
    .I3(n367_8) 
);
defparam n367_s3.INIT=16'hE020;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address_13_7),
    .I3(n479_7) 
);
defparam n367_s4.INIT=16'h3533;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(w_vram_address_cpu[11]),
    .I1(n368_7),
    .I2(n385_6),
    .I3(n366_9) 
);
defparam n368_s2.INIT=16'h3C55;
  LUT2 n368_s3 (
    .F(n368_6),
    .I0(ff_vram_access_address[10]),
    .I1(n368_8) 
);
defparam n368_s3.INIT=4'h8;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_19),
    .I1(n369_17),
    .I2(n369_15),
    .I3(n369_11) 
);
defparam n369_s2.INIT=16'h0200;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address_13_7),
    .I3(n479_7) 
);
defparam n369_s3.INIT=16'h3533;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(w_vram_address_cpu[10]),
    .I1(n366_9),
    .I2(n369_12),
    .I3(n479_7) 
);
defparam n369_s4.INIT=16'hEE0F;
  LUT2 n370_s2 (
    .F(n370_5),
    .I0(n366_9),
    .I1(n479_7) 
);
defparam n370_s2.INIT=4'h4;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_access_address[8]),
    .I1(n371_6),
    .I2(n479_7),
    .I3(ff_vram_access_address[9]) 
);
defparam n370_s3.INIT=16'h0708;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(n369_17),
    .I1(n370_8),
    .I2(n366_9),
    .I3(n369_19) 
);
defparam n370_s4.INIT=16'hB040;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(w_vram_address_cpu[8]),
    .I1(n369_17),
    .I2(n370_8),
    .I3(n366_9) 
);
defparam n371_s2.INIT=16'hC3AA;
  LUT2 n371_s3 (
    .F(n371_6),
    .I0(ff_vram_access_address[7]),
    .I1(n372_6) 
);
defparam n371_s3.INIT=4'h8;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n369_15),
    .I2(n369_11),
    .I3(n366_9) 
);
defparam n372_s2.INIT=16'hC3AA;
  LUT4 n372_s3 (
    .F(n372_6),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n375_10) 
);
defparam n372_s3.INIT=16'h8000;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_11),
    .I1(n373_8),
    .I2(n366_9),
    .I3(n390_6) 
);
defparam n373_s2.INIT=16'h40B0;
  LUT3 n373_s3 (
    .F(n373_6),
    .I0(n479_7),
    .I1(n373_9),
    .I2(ff_vram_access_address[6]) 
);
defparam n373_s3.INIT=8'h14;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n373_11),
    .I2(n373_8),
    .I3(n366_9) 
);
defparam n374_s2.INIT=16'h3C55;
  LUT2 n374_s3 (
    .F(n374_6),
    .I0(ff_vram_access_address[4]),
    .I1(n375_10) 
);
defparam n374_s3.INIT=4'h8;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n375_14),
    .I2(n375_12),
    .I3(n366_9) 
);
defparam n375_s2.INIT=16'hC3AA;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(w_vram_address_cpu[3]),
    .I1(n376_7),
    .I2(n376_12),
    .I3(n366_9) 
);
defparam n376_s2.INIT=16'h3C55;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n377_7),
    .I2(n377_10),
    .I3(n366_9) 
);
defparam n377_s2.INIT=16'h3CAA;
  LUT2 n377_s3 (
    .F(n377_6),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]) 
);
defparam n377_s3.INIT=4'h8;
  LUT3 n378_s2 (
    .F(n378_5),
    .I0(w_vram_address_cpu[0]),
    .I1(n366_9),
    .I2(w_vram_address_cpu[1]) 
);
defparam n378_s2.INIT=8'h78;
  LUT3 n383_s3 (
    .F(n383_6),
    .I0(n366_14),
    .I1(n307_6),
    .I2(n366_9) 
);
defparam n383_s3.INIT=8'hA3;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address_13_7),
    .I3(n479_7) 
);
defparam n385_s3.INIT=16'h3533;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(n366_9),
    .I3(ff_vram_access_address_13_7) 
);
defparam n387_s3.INIT=16'h3353;
  LUT3 n388_s3 (
    .F(n388_6),
    .I0(n369_17),
    .I1(n312_5),
    .I2(n366_9) 
);
defparam n388_s3.INIT=8'hA3;
  LUT3 n389_s3 (
    .F(n389_6),
    .I0(n369_15),
    .I1(n313_5),
    .I2(n366_9) 
);
defparam n389_s3.INIT=8'hA3;
  LUT4 n390_s3 (
    .F(n390_6),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(n479_7),
    .I3(ff_vram_access_address_13_7) 
);
defparam n390_s3.INIT=16'h3353;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(n373_11),
    .I1(n315_5),
    .I2(n366_9) 
);
defparam n391_s3.INIT=8'hA3;
  LUT3 n392_s3 (
    .F(n392_6),
    .I0(n375_12),
    .I1(n316_5),
    .I2(n366_9) 
);
defparam n392_s3.INIT=8'hA3;
  LUT3 n393_s3 (
    .F(n393_6),
    .I0(n376_12),
    .I1(n317_5),
    .I2(n366_9) 
);
defparam n393_s3.INIT=8'hA3;
  LUT3 n394_s3 (
    .F(n394_6),
    .I0(n377_10),
    .I1(n318_5),
    .I2(n366_9) 
);
defparam n394_s3.INIT=8'hA3;
  LUT3 n395_s3 (
    .F(n395_6),
    .I0(n395_7),
    .I1(n395_11),
    .I2(n366_9) 
);
defparam n395_s3.INIT=8'h35;
  LUT4 n396_s3 (
    .F(n396_6),
    .I0(n228_23),
    .I1(ff_preread_address[0]),
    .I2(n396_7),
    .I3(n237_3) 
);
defparam n396_s3.INIT=16'hBBF0;
  LUT2 n479_s2 (
    .F(n479_5),
    .I0(n237_5),
    .I1(n237_4) 
);
defparam n479_s2.INIT=4'h4;
  LUT2 ff_vram_access_address_13_s3 (
    .F(ff_vram_access_address_13_7),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam ff_vram_access_address_13_s3.INIT=4'h9;
  LUT4 ff_dram_address_13_s4 (
    .F(ff_dram_address_13_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n239_23),
    .I3(n147_14) 
);
defparam ff_dram_address_13_s4.INIT=16'h0700;
  LUT4 n237_s3 (
    .F(n237_6),
    .I0(ff_tx_vram_read_en),
    .I1(w_text_mode),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n237_s3.INIT=16'h7770;
  LUT3 n237_s4 (
    .F(n237_7),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n237_s4.INIT=8'h80;
  LUT4 n237_s5 (
    .F(n237_8),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n237_s5.INIT=16'h0B33;
  LUT2 n366_s7 (
    .F(n366_10),
    .I0(n366_12),
    .I1(ff_vram_access_address[13]) 
);
defparam n366_s7.INIT=4'h9;
  LUT2 n366_s8 (
    .F(n366_11),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack) 
);
defparam n366_s8.INIT=4'h6;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n368_8) 
);
defparam n367_s5.INIT=8'h80;
  LUT2 n367_s6 (
    .F(n367_9),
    .I0(w_vram_address_cpu[11]),
    .I1(w_vram_address_cpu[10]) 
);
defparam n367_s6.INIT=4'h8;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address_13_7),
    .I3(n369_5) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n372_6) 
);
defparam n368_s5.INIT=16'h8000;
  LUT4 n369_s8 (
    .F(n369_11),
    .I0(n369_13),
    .I1(n373_11),
    .I2(n376_7),
    .I3(n376_12) 
);
defparam n369_s8.INIT=16'h0020;
  LUT2 n369_s9 (
    .F(n369_12),
    .I0(ff_vram_access_address[10]),
    .I1(n368_8) 
);
defparam n369_s9.INIT=4'h9;
  LUT2 n370_s5 (
    .F(n370_8),
    .I0(n369_15),
    .I1(n369_11) 
);
defparam n370_s5.INIT=4'h4;
  LUT2 n373_s5 (
    .F(n373_8),
    .I0(n375_14),
    .I1(n375_12) 
);
defparam n373_s5.INIT=4'h2;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n375_10) 
);
defparam n373_s6.INIT=8'h80;
  LUT2 n376_s4 (
    .F(n376_7),
    .I0(n377_7),
    .I1(n377_10) 
);
defparam n376_s4.INIT=4'h1;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_vram_address_cpu[0]),
    .I1(w_vram_address_cpu[1]),
    .I2(n377_6),
    .I3(ff_vram_access_address_13_7) 
);
defparam n377_s4.INIT=16'h0F77;
  LUT4 n395_s4 (
    .F(n395_7),
    .I0(n228_23),
    .I1(ff_preread_address[1]),
    .I2(n395_9),
    .I3(n237_3) 
);
defparam n395_s4.INIT=16'hBBF0;
  LUT3 n396_s4 (
    .F(n396_7),
    .I0(w_vram_address_text12[0]),
    .I1(w_vram_address_graphic123m[0]),
    .I2(w_text_mode) 
);
defparam n396_s4.INIT=8'h53;
  LUT4 n366_s9 (
    .F(n366_12),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address[10]),
    .I3(n368_8) 
);
defparam n366_s9.INIT=16'h8000;
  LUT4 n369_s10 (
    .F(n369_13),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(ff_vram_access_address_13_7),
    .I3(n375_12) 
);
defparam n369_s10.INIT=16'h00CA;
  LUT3 n395_s6 (
    .F(n395_9),
    .I0(w_vram_address_text12[1]),
    .I1(w_vram_address_graphic123m[1]),
    .I2(w_text_mode) 
);
defparam n395_s6.INIT=8'h53;
  LUT4 n479_s3 (
    .F(n479_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n237_5),
    .I3(n237_4) 
);
defparam n479_s3.INIT=16'hF9FF;
  LUT4 ff_vram_address_set_ack_s5 (
    .F(ff_vram_address_set_ack_9),
    .I0(n526_4),
    .I1(ff_enable),
    .I2(n366_9),
    .I3(ff_vram_access_address_13_7) 
);
defparam ff_vram_address_set_ack_s5.INIT=16'h00EA;
  LUT3 n376_s6 (
    .F(n376_10),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]) 
);
defparam n376_s6.INIT=8'h80;
  LUT4 n375_s6 (
    .F(n375_10),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[0]) 
);
defparam n375_s6.INIT=16'h8000;
  LUT3 n419_s2 (
    .F(n419_7),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n479_7) 
);
defparam n419_s2.INIT=8'hBF;
  LUT4 n396_s5 (
    .F(n396_9),
    .I0(n379_4),
    .I1(n396_6),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n396_s5.INIT=16'h5355;
  LUT4 n386_s3 (
    .F(n386_7),
    .I0(n369_6),
    .I1(n310_5),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n386_s3.INIT=16'h5C55;
  LUT4 n385_s4 (
    .F(n385_8),
    .I0(n385_6),
    .I1(n309_5),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n385_s4.INIT=16'h5C55;
  LUT4 n384_s3 (
    .F(n384_7),
    .I0(n367_7),
    .I1(n308_5),
    .I2(n366_9),
    .I3(n479_7) 
);
defparam n384_s3.INIT=16'h5C55;
  LUT4 n395_s7 (
    .F(n395_11),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n395_s7.INIT=16'h3553;
  LUT4 n377_s6 (
    .F(n377_10),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n377_s6.INIT=16'h3553;
  LUT4 n376_s7 (
    .F(n376_12),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n376_s7.INIT=16'h3553;
  LUT4 n375_s7 (
    .F(n375_12),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n375_s7.INIT=16'h3553;
  LUT4 n373_s7 (
    .F(n373_11),
    .I0(w_vram_address_cpu[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n373_s7.INIT=16'h3553;
  LUT4 n369_s11 (
    .F(n369_15),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n369_s11.INIT=16'h3553;
  LUT4 n369_s12 (
    .F(n369_17),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n369_s12.INIT=16'h3553;
  LUT4 n369_s13 (
    .F(n369_19),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n369_s13.INIT=16'hCAAC;
  LUT4 n378_s4 (
    .F(n378_8),
    .I0(n366_9),
    .I1(w_vram_addr_set_req),
    .I2(w_vram_addr_set_ack),
    .I3(n479_7) 
);
defparam n378_s4.INIT=16'h7D00;
  LUT4 n366_s10 (
    .F(n366_14),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n366_s10.INIT=16'h3553;
  LUT3 n496_s3 (
    .F(n496_7),
    .I0(ff_enable),
    .I1(w_vram_rd_ack),
    .I2(n366_9) 
);
defparam n496_s3.INIT=8'h6C;
  LUT3 n375_s8 (
    .F(n375_14),
    .I0(n377_7),
    .I1(n377_10),
    .I2(n376_12) 
);
defparam n375_s8.INIT=8'h01;
  LUT4 n318_s4 (
    .F(w_vram_address_sprite_2_3),
    .I0(ff_y_test_address[2]),
    .I1(ff_preread_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n318_s4.INIT=16'hCACC;
  LUT4 n317_s4 (
    .F(w_vram_address_sprite_3_3),
    .I0(ff_y_test_address[3]),
    .I1(ff_preread_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n317_s4.INIT=16'hCACC;
  LUT4 n316_s4 (
    .F(w_vram_address_sprite_4_3),
    .I0(ff_y_test_address[4]),
    .I1(ff_preread_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n316_s4.INIT=16'hCACC;
  LUT4 n315_s4 (
    .F(w_vram_address_sprite_5_3),
    .I0(ff_y_test_address[5]),
    .I1(ff_preread_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n315_s4.INIT=16'hCACC;
  LUT4 n314_s4 (
    .F(w_vram_address_sprite_6_3),
    .I0(ff_y_test_address[6]),
    .I1(ff_preread_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n314_s4.INIT=16'hCACC;
  LUT4 n313_s4 (
    .F(w_vram_address_sprite_7_3),
    .I0(ff_y_test_address[7]),
    .I1(ff_preread_address[7]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n313_s4.INIT=16'hCACC;
  LUT4 n312_s4 (
    .F(w_vram_address_sprite_8_3),
    .I0(ff_y_test_address[8]),
    .I1(ff_preread_address[8]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n312_s4.INIT=16'hCACC;
  LUT4 n311_s4 (
    .F(w_vram_address_sprite_9_3),
    .I0(ff_y_test_address[9]),
    .I1(ff_preread_address[9]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n311_s4.INIT=16'hCACC;
  LUT4 n310_s4 (
    .F(w_vram_address_sprite_10_3),
    .I0(ff_y_test_address[10]),
    .I1(ff_preread_address[10]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n310_s4.INIT=16'hCACC;
  LUT4 n309_s4 (
    .F(w_vram_address_sprite_11_3),
    .I0(ff_y_test_address[11]),
    .I1(ff_preread_address[11]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n309_s4.INIT=16'hCACC;
  LUT4 n308_s4 (
    .F(w_vram_address_sprite_12_3),
    .I0(ff_y_test_address[12]),
    .I1(ff_preread_address[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n308_s4.INIT=16'hCACC;
  LUT4 n307_s5 (
    .F(w_vram_address_sprite_13_3),
    .I0(ff_y_test_address[13]),
    .I1(ff_preread_address[13]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n307_s5.INIT=16'hCACC;
  DFFSE ff_dram_address_13_s0 (
    .Q(w_vram_address[13]),
    .D(n383_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_vram_address[12]),
    .D(n384_7),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_vram_address[11]),
    .D(n385_8),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_vram_address[10]),
    .D(n386_7),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_vram_address[9]),
    .D(n387_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_vram_address[8]),
    .D(n388_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_vram_address[7]),
    .D(n389_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_vram_address[6]),
    .D(n390_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_vram_address[5]),
    .D(n391_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_vram_address[4]),
    .D(n392_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_vram_address[3]),
    .D(n393_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_vram_address[2]),
    .D(n394_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_vram_address[1]),
    .D(n395_5),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_vram_address[0]),
    .D(n396_9),
    .CLK(lcd_clk_d),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_vram_wdata[7]),
    .D(n411_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_vram_wdata[6]),
    .D(n412_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_vram_wdata[5]),
    .D(n413_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_vram_wdata[4]),
    .D(n414_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_vram_wdata[3]),
    .D(n415_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_vram_wdata[2]),
    .D(n416_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_vram_wdata[1]),
    .D(n417_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_vram_wdata[0]),
    .D(n418_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_vram_read_n),
    .D(n419_7),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_vram_write_n),
    .D(n479_7),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFRE ff_vram_address_set_ack_s0 (
    .Q(w_vram_addr_set_ack),
    .D(n442_6),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_set_ack_9),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n366_5),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n367_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n368_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n369_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n370_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n371_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n372_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n373_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n374_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n375_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n376_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n377_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n378_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n379_4),
    .CLK(lcd_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n496_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n415_12),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  MUX2_LUT5 n307_s3 (
    .O(n307_6),
    .I0(n257_3),
    .I1(w_vram_address_sprite_13_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n308_s2 (
    .O(n308_5),
    .I0(n258_3),
    .I1(w_vram_address_sprite_12_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n309_s2 (
    .O(n309_5),
    .I0(n259_3),
    .I1(w_vram_address_sprite_11_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n310_s2 (
    .O(n310_5),
    .I0(n260_3),
    .I1(w_vram_address_sprite_10_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n311_s2 (
    .O(n311_5),
    .I0(n261_3),
    .I1(w_vram_address_sprite_9_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n312_s2 (
    .O(n312_5),
    .I0(n262_3),
    .I1(w_vram_address_sprite_8_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n313_s2 (
    .O(n313_5),
    .I0(n263_3),
    .I1(w_vram_address_sprite_7_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n314_s2 (
    .O(n314_5),
    .I0(n264_3),
    .I1(w_vram_address_sprite_6_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n315_s2 (
    .O(n315_5),
    .I0(n265_3),
    .I1(w_vram_address_sprite_5_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n316_s2 (
    .O(n316_5),
    .I0(n266_3),
    .I1(w_vram_address_sprite_4_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n317_s2 (
    .O(n317_5),
    .I0(n267_3),
    .I1(w_vram_address_sprite_3_3),
    .S0(n237_3) 
);
  MUX2_LUT5 n318_s2 (
    .O(n318_5),
    .I0(n268_3),
    .I1(w_vram_address_sprite_2_3),
    .S0(n237_3) 
);
  INV n496_s5 (
    .O(n496_10),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_interrupt (
  w_clr_vsync_int,
  lcd_clk_d,
  n1710_5,
  ff_enable,
  n69_12,
  n1006_6,
  ff_v_cnt_in_field,
  w_h_count,
  req_vsync_int_n
)
;
input w_clr_vsync_int;
input lcd_clk_d;
input n1710_5;
input ff_enable;
input n69_12;
input n1006_6;
input [9:0] ff_v_cnt_in_field;
input [6:6] w_h_count;
output req_vsync_int_n;
wire ff_vsync_int_n_5;
wire ff_vsync_int_n_6;
wire ff_vsync_int_n_7;
wire ff_vsync_int_n_8;
wire ff_vsync_int_n_9;
wire VCC;
wire GND;
  LUT3 ff_vsync_int_n_s2 (
    .F(ff_vsync_int_n_5),
    .I0(ff_vsync_int_n_6),
    .I1(w_clr_vsync_int),
    .I2(ff_enable) 
);
defparam ff_vsync_int_n_s2.INIT=8'hE0;
  LUT4 ff_vsync_int_n_s3 (
    .F(ff_vsync_int_n_6),
    .I0(ff_vsync_int_n_7),
    .I1(n69_12),
    .I2(n1006_6),
    .I3(ff_vsync_int_n_8) 
);
defparam ff_vsync_int_n_s3.INIT=16'h8000;
  LUT4 ff_vsync_int_n_s4 (
    .F(ff_vsync_int_n_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[7]),
    .I3(ff_v_cnt_in_field[8]) 
);
defparam ff_vsync_int_n_s4.INIT=16'h4000;
  LUT4 ff_vsync_int_n_s5 (
    .F(ff_vsync_int_n_8),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_vsync_int_n_9),
    .I3(w_h_count[6]) 
);
defparam ff_vsync_int_n_s5.INIT=16'h1000;
  LUT4 ff_vsync_int_n_s6 (
    .F(ff_vsync_int_n_9),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[9]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam ff_vsync_int_n_s6.INIT=16'h1000;
  DFFSE ff_vsync_int_n_s0 (
    .Q(req_vsync_int_n),
    .D(w_clr_vsync_int),
    .CLK(lcd_clk_d),
    .CE(ff_vsync_int_n_5),
    .SET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_interrupt */
module vdp_ssg (
  lcd_clk_d,
  ff_enable,
  n1710_5,
  w_msx_reset_n,
  n131_20,
  n2312_6,
  n69_10,
  n69_12,
  n131_15,
  w_line_buf_wdata_odd_7_7,
  n1599_9,
  n139_11,
  w_prewindow_y,
  w_prewindow_y_sp,
  n654_7,
  n653_7,
  n651_7,
  n650_7,
  n649_7,
  n648_7,
  n647_5,
  n661_4,
  n42_7,
  n426_6,
  n424_6,
  n1006_6,
  n665_5,
  n652_9,
  n1075_8,
  n1162_5,
  w_window_x,
  n655_9,
  w_h_count,
  ff_v_cnt_in_field,
  w_v_count,
  w_dot_state,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input lcd_clk_d;
input ff_enable;
input n1710_5;
input w_msx_reset_n;
input n131_20;
input n2312_6;
input n69_10;
input n69_12;
input n131_15;
input w_line_buf_wdata_odd_7_7;
input n1599_9;
input n139_11;
output w_prewindow_y;
output w_prewindow_y_sp;
output n654_7;
output n653_7;
output n651_7;
output n650_7;
output n649_7;
output n648_7;
output n647_5;
output n661_4;
output n42_7;
output n426_6;
output n424_6;
output n1006_6;
output n665_5;
output n652_9;
output n1075_8;
output n1162_5;
output w_window_x;
output n655_9;
output [10:0] w_h_count;
output [9:0] ff_v_cnt_in_field;
output [10:0] w_v_count;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1053_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_4;
wire n665_3;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_pre_x_cnt_8_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n696_6;
wire n504_6;
wire n389_6;
wire n388_6;
wire n189_6;
wire n186_6;
wire n183_6;
wire n181_6;
wire n123_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n38_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n428_5;
wire n425_5;
wire n424_5;
wire n698_5;
wire n695_5;
wire n694_5;
wire n692_5;
wire n502_5;
wire n499_5;
wire n1006_4;
wire n1006_5;
wire n1220_4;
wire n570_5;
wire n656_4;
wire n656_5;
wire n658_4;
wire n665_4;
wire w_v_blanking_end_6;
wire w_v_blanking_end_7;
wire n1075_4;
wire ff_pre_window_y_sp_6;
wire n429_7;
wire n191_7;
wire n188_7;
wire n187_7;
wire n185_7;
wire n184_7;
wire n182_7;
wire n122_7;
wire n117_7;
wire n115_7;
wire n42_8;
wire n39_7;
wire n37_7;
wire n36_7;
wire n503_6;
wire n501_6;
wire n500_6;
wire n498_6;
wire n570_6;
wire n570_7;
wire n656_6;
wire n656_7;
wire n665_6;
wire w_v_blanking_end_8;
wire n1075_5;
wire n42_9;
wire n1006_7;
wire n665_7;
wire n1075_6;
wire n697_8;
wire n699_7;
wire n700_8;
wire n120_9;
wire n122_9;
wire ff_pre_window_y_9;
wire n693_7;
wire n651_10;
wire n427_8;
wire n429_9;
wire n362_8;
wire n363_9;
wire n423_7;
wire n426_8;
wire n427_10;
wire n430_8;
wire n431_9;
wire n498_8;
wire n500_8;
wire n501_8;
wire n503_8;
wire n505_8;
wire n506_8;
wire n182_9;
wire n184_9;
wire n185_9;
wire n187_9;
wire n188_9;
wire n190_8;
wire n191_9;
wire n1220_6;
wire n124_10;
wire n1006_9;
wire n570_10;
wire n774_8;
wire n775_8;
wire n776_8;
wire n777_8;
wire n778_8;
wire n779_8;
wire n780_8;
wire n660_5;
wire n659_5;
wire n390_9;
wire ff_field;
wire n321_5;
wire n45_8;
wire [8:0] ff_x_cnt;
wire [5:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT3 n1053_s0 (
    .F(n1053_3),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam n1053_s0.INIT=8'h80;
  LUT4 n656_s0 (
    .F(n656_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp_7),
    .I2(n656_5),
    .I3(w_pre_dot_counter_yp_8) 
);
defparam n656_s0.INIT=16'hBF40;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(n656_4),
    .I1(n656_5),
    .I2(w_pre_dot_counter_yp_7) 
);
defparam n657_s0.INIT=8'hB4;
  LUT4 n658_s0 (
    .F(n658_3),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(n658_4),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n658_s0.INIT=16'h7F80;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(n656_4),
    .I1(n661_4),
    .I2(w_pre_dot_counter_yp_1[3]) 
);
defparam n661_s0.INIT=8'hB4;
  LUT4 n662_s0 (
    .F(n662_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n662_s0.INIT=16'hBF40;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n663_s0.INIT=8'hB4;
  LUT2 n664_s1 (
    .F(n664_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n656_4) 
);
defparam n664_s1.INIT=4'h9;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(n657_3),
    .I1(n658_3),
    .I2(n665_4) 
);
defparam n665_s0.INIT=8'h10;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s2.INIT=16'h1000;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(w_msx_reset_n),
    .I2(n1162_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(w_v_blanking_end),
    .I1(n665_4),
    .I2(ff_pre_window_y_9),
    .I3(n1162_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0400;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(w_v_blanking_end),
    .I1(ff_pre_window_y_sp_6),
    .I2(n1162_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n654_s3 (
    .F(n654_7),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(w_pre_dot_counter_yp_0) 
);
defparam n654_s3.INIT=4'h6;
  LUT3 n653_s3 (
    .F(n653_7),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[2]) 
);
defparam n653_s3.INIT=8'h78;
  LUT2 n651_s3 (
    .F(n651_7),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n651_10) 
);
defparam n651_s3.INIT=4'h6;
  LUT3 n650_s3 (
    .F(n650_7),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n651_10),
    .I2(w_pre_dot_counter_yp_1[5]) 
);
defparam n650_s3.INIT=8'h78;
  LUT4 n649_s3 (
    .F(n649_7),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(n651_10),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n649_s3.INIT=16'h7F80;
  LUT2 n648_s3 (
    .F(n648_7),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n656_5) 
);
defparam n648_s3.INIT=4'h6;
  LUT3 n647_s2 (
    .F(n647_5),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n656_5),
    .I2(w_pre_dot_counter_yp_8) 
);
defparam n647_s2.INIT=8'h78;
  LUT2 n696_s2 (
    .F(n696_6),
    .I0(w_v_blanking_end),
    .I1(n660_5) 
);
defparam n696_s2.INIT=4'h4;
  LUT4 n504_s2 (
    .F(n504_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(n131_20),
    .I3(ff_x_cnt[2]) 
);
defparam n504_s2.INIT=16'h0708;
  LUT3 n389_s2 (
    .F(n389_6),
    .I0(n2312_6),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n389_s2.INIT=8'h14;
  LUT4 n388_s2 (
    .F(n388_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n2312_6),
    .I3(w_eight_dot_state[2]) 
);
defparam n388_s2.INIT=16'h0708;
  LUT4 n189_s2 (
    .F(n189_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n191_7),
    .I3(w_v_count[2]) 
);
defparam n189_s2.INIT=16'h0708;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(w_v_count[4]),
    .I1(n187_7),
    .I2(n191_7),
    .I3(w_v_count[5]) 
);
defparam n186_s2.INIT=16'h0708;
  LUT4 n183_s2 (
    .F(n183_6),
    .I0(w_v_count[7]),
    .I1(n184_7),
    .I2(n191_7),
    .I3(w_v_count[8]) 
);
defparam n183_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_6),
    .I0(w_v_count[9]),
    .I1(n182_7),
    .I2(n191_7),
    .I3(w_v_count[10]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT2 n123_s2 (
    .F(n123_6),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n123_s2.INIT=4'h6;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(ff_v_cnt_in_field[2]),
    .I1(n122_7),
    .I2(n1220_4),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT2 n120_s2 (
    .F(n120_6),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n120_9) 
);
defparam n120_s2.INIT=4'h6;
  LUT3 n119_s2 (
    .F(n119_6),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n120_9),
    .I2(ff_v_cnt_in_field[5]) 
);
defparam n119_s2.INIT=8'h78;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n120_9),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n118_s2.INIT=16'h7F80;
  LUT2 n117_s2 (
    .F(n117_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n117_7) 
);
defparam n117_s2.INIT=4'h6;
  LUT3 n116_s2 (
    .F(n116_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n117_7),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n116_s2.INIT=8'h78;
  LUT3 n115_s2 (
    .F(n115_6),
    .I0(n1220_4),
    .I1(n115_7),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n115_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(n42_7),
    .I1(w_h_count[3]),
    .I2(n42_8) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(n42_7),
    .I1(n42_8),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n41_s2.INIT=16'h37C0;
  LUT4 n40_s2 (
    .F(n40_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n42_8),
    .I3(w_h_count[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_6),
    .I0(n1006_4),
    .I1(w_h_count[6]),
    .I2(n39_7) 
);
defparam n39_s2.INIT=8'h14;
  LUT3 n38_s2 (
    .F(n38_6),
    .I0(w_h_count[6]),
    .I1(n39_7),
    .I2(w_h_count[7]) 
);
defparam n38_s2.INIT=8'h78;
  LUT3 n37_s2 (
    .F(n37_6),
    .I0(n1006_4),
    .I1(n37_7),
    .I2(w_h_count[8]) 
);
defparam n37_s2.INIT=8'h14;
  LUT2 n36_s2 (
    .F(n36_6),
    .I0(w_h_count[9]),
    .I1(n36_7) 
);
defparam n36_s2.INIT=4'h6;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(w_h_count[9]),
    .I1(n36_7),
    .I2(n1006_4),
    .I3(w_h_count[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT4 n428_s1 (
    .F(n428_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(n429_7),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n428_s1.INIT=16'hF7F8;
  LUT4 n425_s1 (
    .F(n425_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n426_6),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n425_s1.INIT=16'hF7F8;
  LUT4 n424_s1 (
    .F(n424_5),
    .I0(n426_6),
    .I1(n424_6),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n424_s1.INIT=16'hF7F8;
  LUT2 n698_s1 (
    .F(n698_5),
    .I0(n662_3),
    .I1(w_v_blanking_end) 
);
defparam n698_s1.INIT=4'hE;
  LUT2 n695_s1 (
    .F(n695_5),
    .I0(n659_5),
    .I1(w_v_blanking_end) 
);
defparam n695_s1.INIT=4'hE;
  LUT2 n694_s1 (
    .F(n694_5),
    .I0(n658_3),
    .I1(w_v_blanking_end) 
);
defparam n694_s1.INIT=4'hE;
  LUT2 n692_s1 (
    .F(n692_5),
    .I0(n656_3),
    .I1(w_v_blanking_end) 
);
defparam n692_s1.INIT=4'hE;
  LUT4 n502_s1 (
    .F(n502_5),
    .I0(ff_x_cnt[3]),
    .I1(n503_6),
    .I2(n131_20),
    .I3(ff_x_cnt[4]) 
);
defparam n502_s1.INIT=16'hF7F8;
  LUT4 n499_s1 (
    .F(n499_5),
    .I0(ff_x_cnt[6]),
    .I1(n500_6),
    .I2(n131_20),
    .I3(ff_x_cnt[7]) 
);
defparam n499_s1.INIT=16'hF7F8;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(w_h_count[3]),
    .I1(n42_7),
    .I2(n42_8) 
);
defparam n1006_s1.INIT=8'h40;
  LUT4 n1006_s2 (
    .F(n1006_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[9]),
    .I2(n69_10),
    .I3(n1006_6) 
);
defparam n1006_s2.INIT=16'h4000;
  LUT4 n1220_s1 (
    .F(n1220_4),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[9]),
    .I2(w_v_blanking_end_7),
    .I3(n122_7) 
);
defparam n1220_s1.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]),
    .I2(n570_6),
    .I3(n570_7) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n656_s1 (
    .F(n656_4),
    .I0(n656_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n656_7) 
);
defparam n656_s1.INIT=16'h8000;
  LUT4 n656_s2 (
    .F(n656_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[4]),
    .I3(n651_10) 
);
defparam n656_s2.INIT=16'h8000;
  LUT2 n658_s1 (
    .F(n658_4),
    .I0(n656_4),
    .I1(n651_10) 
);
defparam n658_s1.INIT=4'h4;
  LUT3 n661_s1 (
    .F(n661_4),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n661_s1.INIT=8'h80;
  LUT4 n665_s1 (
    .F(n665_4),
    .I0(n665_5),
    .I1(n656_3),
    .I2(n665_6),
    .I3(n656_4) 
);
defparam n665_s1.INIT=16'h0230;
  LUT2 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[9]),
    .I1(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s3.INIT=4'h4;
  LUT4 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(ff_v_cnt_in_field[3]),
    .I3(w_v_blanking_end_8) 
);
defparam w_v_blanking_end_s4.INIT=16'h1000;
  LUT2 n1075_s1 (
    .F(n1075_4),
    .I0(n69_12),
    .I1(n1075_5) 
);
defparam n1075_s1.INIT=4'h8;
  LUT3 ff_pre_window_y_sp_s3 (
    .F(ff_pre_window_y_sp_6),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n658_3),
    .I2(n665_4) 
);
defparam ff_pre_window_y_sp_s3.INIT=8'h80;
  LUT2 n429_s3 (
    .F(n429_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n429_s3.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_7),
    .I0(ff_field),
    .I1(n1220_4) 
);
defparam n191_s3.INIT=4'h8;
  LUT3 n188_s3 (
    .F(n188_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n188_s3.INIT=8'h80;
  LUT4 n187_s3 (
    .F(n187_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n187_s3.INIT=16'h8000;
  LUT3 n185_s3 (
    .F(n185_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n187_7) 
);
defparam n185_s3.INIT=8'h80;
  LUT4 n184_s3 (
    .F(n184_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n187_7) 
);
defparam n184_s3.INIT=16'h8000;
  LUT3 n182_s3 (
    .F(n182_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n184_7) 
);
defparam n182_s3.INIT=8'h80;
  LUT2 n122_s3 (
    .F(n122_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n122_s3.INIT=4'h8;
  LUT4 n117_s3 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n120_9) 
);
defparam n117_s3.INIT=16'h8000;
  LUT3 n115_s3 (
    .F(n115_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n117_7) 
);
defparam n115_s3.INIT=8'h80;
  LUT4 n42_s3 (
    .F(n42_7),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(n42_9),
    .I3(w_h_count[6]) 
);
defparam n42_s3.INIT=16'h4000;
  LUT3 n42_s4 (
    .F(n42_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n42_s4.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n42_8) 
);
defparam n39_s3.INIT=16'h8000;
  LUT3 n37_s3 (
    .F(n37_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n39_7) 
);
defparam n37_s3.INIT=8'h80;
  LUT4 n36_s3 (
    .F(n36_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]),
    .I3(n39_7) 
);
defparam n36_s3.INIT=16'h8000;
  LUT4 n426_s2 (
    .F(n426_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n429_7) 
);
defparam n426_s2.INIT=16'h8000;
  LUT2 n424_s2 (
    .F(n424_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]) 
);
defparam n424_s2.INIT=4'h8;
  LUT3 n503_s2 (
    .F(n503_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]) 
);
defparam n503_s2.INIT=8'h80;
  LUT3 n501_s2 (
    .F(n501_6),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[4]),
    .I2(n503_6) 
);
defparam n501_s2.INIT=8'h80;
  LUT4 n500_s2 (
    .F(n500_6),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[4]),
    .I2(ff_x_cnt[5]),
    .I3(n503_6) 
);
defparam n500_s2.INIT=16'h8000;
  LUT3 n498_s2 (
    .F(n498_6),
    .I0(ff_x_cnt[6]),
    .I1(ff_x_cnt[7]),
    .I2(n500_6) 
);
defparam n498_s2.INIT=8'h80;
  LUT4 n1006_s3 (
    .F(n1006_6),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(n1006_7) 
);
defparam n1006_s3.INIT=16'h4000;
  LUT4 n570_s3 (
    .F(n570_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]),
    .I3(ff_x_cnt[3]) 
);
defparam n570_s3.INIT=16'h0001;
  LUT4 n570_s4 (
    .F(n570_7),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(ff_x_cnt[6]),
    .I3(ff_x_cnt[7]) 
);
defparam n570_s4.INIT=16'h0001;
  LUT3 n656_s3 (
    .F(n656_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n656_s3.INIT=8'h40;
  LUT4 n656_s4 (
    .F(n656_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n656_s4.INIT=16'h8000;
  LUT4 n665_s2 (
    .F(n665_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n665_7) 
);
defparam n665_s2.INIT=16'h0100;
  LUT3 n665_s3 (
    .F(n665_6),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(n651_10),
    .I2(w_pre_dot_counter_yp_1[4]) 
);
defparam n665_s3.INIT=8'h80;
  LUT3 w_v_blanking_end_s5 (
    .F(w_v_blanking_end_8),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam w_v_blanking_end_s5.INIT=8'h01;
  LUT4 n1075_s2 (
    .F(n1075_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[2]),
    .I2(w_h_count[1]),
    .I3(n1075_6) 
);
defparam n1075_s2.INIT=16'h1000;
  LUT4 n42_s5 (
    .F(n42_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[10]) 
);
defparam n42_s5.INIT=16'h1000;
  LUT3 n1006_s4 (
    .F(n1006_7),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam n1006_s4.INIT=8'h40;
  LUT3 n665_s4 (
    .F(n665_7),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n665_s4.INIT=8'h01;
  LUT4 n1075_s3 (
    .F(n1075_6),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count[3]) 
);
defparam n1075_s3.INIT=16'h4000;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(w_v_blanking_end),
    .I1(n656_4),
    .I2(n661_4),
    .I3(w_pre_dot_counter_yp_1[3]) 
);
defparam n697_s3.INIT=16'h4510;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]),
    .I3(w_v_blanking_end) 
);
defparam n699_s2.INIT=16'hFFB4;
  LUT3 n700_s3 (
    .F(n700_8),
    .I0(w_v_blanking_end),
    .I1(w_pre_dot_counter_yp_0),
    .I2(n656_4) 
);
defparam n700_s3.INIT=8'h41;
  LUT4 n120_s4 (
    .F(n120_9),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n120_s4.INIT=16'h8000;
  LUT4 n122_s4 (
    .F(n122_9),
    .I0(n1220_4),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n122_s4.INIT=16'h1444;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_9),
    .I0(n656_4),
    .I1(n656_5),
    .I2(w_pre_dot_counter_yp_7),
    .I3(n658_3) 
);
defparam ff_pre_window_y_s5.INIT=16'h4BB4;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n656_4),
    .I1(n656_5),
    .I2(w_pre_dot_counter_yp_7),
    .I3(w_v_blanking_end) 
);
defparam n693_s2.INIT=16'hFFB4;
  LUT4 n651_s5 (
    .F(n651_10),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(w_pre_dot_counter_yp_1[2]),
    .I2(w_pre_dot_counter_yp_1[1]),
    .I3(w_pre_dot_counter_yp_0) 
);
defparam n651_s5.INIT=16'h8000;
  LUT4 n652_s4 (
    .F(n652_9),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(w_pre_dot_counter_yp_1[2]),
    .I2(w_pre_dot_counter_yp_1[1]),
    .I3(w_pre_dot_counter_yp_0) 
);
defparam n652_s4.INIT=16'h6AAA;
  LUT4 n427_s3 (
    .F(n427_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n427_s3.INIT=16'h8000;
  LUT4 n429_s4 (
    .F(n429_9),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n429_s4.INIT=16'h1444;
  LUT4 n362_s3 (
    .F(n362_8),
    .I0(w_h_count[3]),
    .I1(n42_7),
    .I2(n42_8),
    .I3(w_dot_state[0]) 
);
defparam n362_s3.INIT=16'hBF00;
  LUT4 n363_s4 (
    .F(n363_9),
    .I0(w_dot_state[1]),
    .I1(w_h_count[3]),
    .I2(n42_7),
    .I3(n42_8) 
);
defparam n363_s4.INIT=16'h4555;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n69_12),
    .I1(n1075_5),
    .I2(n131_15),
    .I3(w_pre_dot_counter_x[8]) 
);
defparam n423_s2.INIT=16'h8FF8;
  LUT4 n426_s3 (
    .F(n426_8),
    .I0(n69_12),
    .I1(n1075_5),
    .I2(n426_6),
    .I3(w_pre_dot_counter_x[5]) 
);
defparam n426_s3.INIT=16'h8FF8;
  LUT4 n427_s4 (
    .F(n427_10),
    .I0(n69_12),
    .I1(n1075_5),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n427_8) 
);
defparam n427_s4.INIT=16'h8FF8;
  LUT4 n430_s3 (
    .F(n430_8),
    .I0(n69_12),
    .I1(n1075_5),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n430_s3.INIT=16'h0770;
  LUT3 n431_s4 (
    .F(n431_9),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n69_12),
    .I2(n1075_5) 
);
defparam n431_s4.INIT=8'h15;
  LUT3 n1075_s4 (
    .F(n1075_8),
    .I0(n69_12),
    .I1(n1075_5),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1075_s4.INIT=8'h70;
  LUT4 n498_s3 (
    .F(n498_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_x_cnt[8]),
    .I3(n498_6) 
);
defparam n498_s3.INIT=16'h8FF8;
  LUT4 n500_s3 (
    .F(n500_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_x_cnt[6]),
    .I3(n500_6) 
);
defparam n500_s3.INIT=16'h8FF8;
  LUT4 n501_s3 (
    .F(n501_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_x_cnt[5]),
    .I3(n501_6) 
);
defparam n501_s3.INIT=16'h8FF8;
  LUT4 n503_s3 (
    .F(n503_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_x_cnt[3]),
    .I3(n503_6) 
);
defparam n503_s3.INIT=16'h8FF8;
  LUT4 n505_s3 (
    .F(n505_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n505_s3.INIT=16'h0770;
  LUT3 n506_s3 (
    .F(n506_8),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n131_15) 
);
defparam n506_s3.INIT=8'h15;
  LUT3 n1162_s1 (
    .F(n1162_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1162_s1.INIT=8'h80;
  LUT4 n182_s4 (
    .F(n182_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[9]),
    .I3(n182_7) 
);
defparam n182_s4.INIT=16'h0770;
  LUT4 n184_s4 (
    .F(n184_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[7]),
    .I3(n184_7) 
);
defparam n184_s4.INIT=16'h0770;
  LUT4 n185_s4 (
    .F(n185_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(n185_7),
    .I3(w_v_count[6]) 
);
defparam n185_s4.INIT=16'h0770;
  LUT4 n187_s4 (
    .F(n187_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[4]),
    .I3(n187_7) 
);
defparam n187_s4.INIT=16'h0770;
  LUT4 n188_s4 (
    .F(n188_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(n188_7),
    .I3(w_v_count[3]) 
);
defparam n188_s4.INIT=16'h0770;
  LUT4 n190_s3 (
    .F(n190_8),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n190_s3.INIT=16'h0770;
  LUT3 n191_s4 (
    .F(n191_9),
    .I0(w_v_count[0]),
    .I1(ff_field),
    .I2(n1220_4) 
);
defparam n191_s4.INIT=8'h15;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(n1006_4),
    .I1(n1006_5),
    .I2(ff_enable),
    .I3(n1220_4) 
);
defparam n1220_s2.INIT=16'hE000;
  LUT4 n124_s5 (
    .F(n124_10),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1006_4),
    .I2(n1006_5),
    .I3(ff_enable) 
);
defparam n124_s5.INIT=16'h56AA;
  LUT3 n1006_s5 (
    .F(n1006_9),
    .I0(n1006_4),
    .I1(n1006_5),
    .I2(ff_enable) 
);
defparam n1006_s5.INIT=8'hE0;
  LUT4 n570_s6 (
    .F(n570_10),
    .I0(ff_enable),
    .I1(w_window_x),
    .I2(ff_x_cnt[8]),
    .I3(n570_5) 
);
defparam n570_s6.INIT=16'h4ECC;
  LUT4 n774_s3 (
    .F(n774_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[7]),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n774_s3.INIT=16'hEA40;
  LUT4 n775_s3 (
    .F(n775_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[6]),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n775_s3.INIT=16'hEA40;
  LUT4 n776_s3 (
    .F(n776_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[5]),
    .I3(w_pre_dot_counter_yp_1[5]) 
);
defparam n776_s3.INIT=16'hEA40;
  LUT4 n777_s3 (
    .F(n777_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[4]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam n777_s3.INIT=16'hEA40;
  LUT4 n778_s3 (
    .F(n778_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[3]),
    .I3(w_pre_dot_counter_yp_1[3]) 
);
defparam n778_s3.INIT=16'hEA40;
  LUT4 n779_s3 (
    .F(n779_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[2]),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n779_s3.INIT=16'hEA40;
  LUT4 n780_s3 (
    .F(n780_8),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[1]),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam n780_s3.INIT=16'hEA40;
  LUT3 n660_s1 (
    .F(n660_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n656_4),
    .I2(n651_10) 
);
defparam n660_s1.INIT=8'h9A;
  LUT4 n659_s1 (
    .F(n659_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n656_4),
    .I2(n651_10),
    .I3(w_pre_dot_counter_yp_1[5]) 
);
defparam n659_s1.INIT=16'hDF20;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1599_9),
    .I3(n139_11) 
);
defparam n390_s4.INIT=16'h4555;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_h_count[9]),
    .D(n36_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_h_count[8]),
    .D(n37_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_h_count[7]),
    .D(n38_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_h_count[6]),
    .D(n39_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_h_count[5]),
    .D(n40_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_h_count[4]),
    .D(n41_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_h_count[3]),
    .D(n42_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_h_count[2]),
    .D(n43_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_h_count[1]),
    .D(n44_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_h_count[0]),
    .D(n45_8),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n115_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n116_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n117_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n118_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n119_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n120_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n121_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n122_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n123_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_v_count[10]),
    .D(n181_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_v_count[9]),
    .D(n182_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_v_count[8]),
    .D(n183_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_v_count[7]),
    .D(n184_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_v_count[6]),
    .D(n185_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_v_count[5]),
    .D(n186_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_v_count[4]),
    .D(n187_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_v_count[3]),
    .D(n188_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_v_count[2]),
    .D(n189_6),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_v_count[1]),
    .D(n190_8),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_v_count[0]),
    .D(n191_9),
    .CLK(lcd_clk_d),
    .CE(n1006_9),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n362_8),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n363_9),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n388_6),
    .CLK(lcd_clk_d),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n389_6),
    .CLK(lcd_clk_d),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n390_9),
    .CLK(lcd_clk_d),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n423_7),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n424_5),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n425_5),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n426_8),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n427_10),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n428_5),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n429_9),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n430_8),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n431_9),
    .CLK(lcd_clk_d),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n498_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n499_5),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n500_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n501_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n502_5),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n503_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n504_6),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n505_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n506_8),
    .CLK(lcd_clk_d),
    .CE(n1075_8),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n692_5),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n693_7),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n694_5),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_1[5]),
    .D(n695_5),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_1[4]),
    .D(n696_6),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n697_8),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n698_5),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n699_7),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n700_8),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n665_3),
    .CLK(lcd_clk_d),
    .CE(ff_pre_window_y_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(lcd_clk_d),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n1710_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n656_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n657_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n658_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n659_5),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n660_5),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n661_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n662_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n663_3),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n664_4),
    .CLK(lcd_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_h_count[10]),
    .D(n35_6),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n321_5),
    .CLK(lcd_clk_d),
    .CE(n1220_6),
    .RESET(n1710_5) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFR ff_v_cnt_in_field_0_s1 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n124_10),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_v_cnt_in_field_0_s1.INIT=1'b0;
  DFFR ff_window_x_s3 (
    .Q(w_window_x),
    .D(n570_10),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_window_x_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n774_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n775_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n776_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n777_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n778_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n779_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n780_8),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(w_line_buf_wdata_odd_7_7),
    .CLK(lcd_clk_d) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  INV n321_s2 (
    .O(n321_5),
    .I(ff_field) 
);
  INV n45_s4 (
    .O(n45_8),
    .I(w_h_count[0]) 
);
  INV n655_s5 (
    .O(n655_9),
    .I(w_pre_dot_counter_yp_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  lcd_clk_d,
  n1710_5,
  w_sp_color_code_en,
  w_text_mode,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_tx_window_x,
  ff_is_foreground,
  n526_4,
  ff_enable,
  w_color_code_graphic123m,
  w_sp_color_code,
  reg_r7_frame_col_Z,
  w_dot_state,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input lcd_clk_d;
input n1710_5;
input w_sp_color_code_en;
input w_text_mode;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_tx_window_x;
input ff_is_foreground;
input n526_4;
input ff_enable;
input [3:0] w_color_code_graphic123m;
input [3:0] w_sp_color_code;
input [7:0] reg_r7_frame_col_Z;
input [1:0] w_dot_state;
output [4:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
wire n30_21;
wire n31_21;
wire n32_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n38_21;
wire n39_21;
wire n40_21;
wire n41_21;
wire n42_21;
wire n43_21;
wire n44_21;
wire n106_2;
wire n107_2;
wire n108_2;
wire n109_2;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n123_4;
wire w_color_code_text12_3_3;
wire w_color_code_text12_2_3;
wire w_color_code_text12_1_3;
wire w_color_code_text12_0_3;
wire n169_5;
wire [3:0] ff_palette_address;
wire [3:0] w_fore_color;
wire VCC;
wire GND;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n30_s16.INIT=16'hEF40;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n31_s16.INIT=16'hAFA8;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n32_s16.INIT=16'hD35C;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n34_s16.INIT=16'h8308;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n35_s16.INIT=16'hDC8C;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n36_s16.INIT=16'hAEAC;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n37_s16.INIT=16'hC378;
  LUT4 n38_s16 (
    .F(n38_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n38_s16.INIT=16'hCC8C;
  LUT4 n39_s16 (
    .F(n39_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n39_s16.INIT=16'h9228;
  LUT4 n40_s16 (
    .F(n40_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n40_s16.INIT=16'hE8B0;
  LUT4 n41_s16 (
    .F(n41_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n41_s16.INIT=16'h82B8;
  LUT4 n42_s16 (
    .F(n42_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n42_s16.INIT=16'hF7FC;
  LUT4 n43_s16 (
    .F(n43_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n43_s16.INIT=16'hE0B0;
  LUT4 n44_s16 (
    .F(n44_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n44_s16.INIT=16'h8AB8;
  LUT3 w_fore_color_3_s1 (
    .F(n106_2),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_3_s1.INIT=8'hCA;
  LUT3 w_fore_color_2_s1 (
    .F(n107_2),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_2_s1.INIT=8'hCA;
  LUT3 w_fore_color_1_s1 (
    .F(n108_2),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_1_s1.INIT=8'hCA;
  LUT3 w_fore_color_0_s1 (
    .F(n109_2),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_0_s1.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(w_fore_color[3]),
    .I2(n123_4) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(w_fore_color[2]),
    .I2(n123_4) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(w_fore_color[1]),
    .I2(n123_4) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(w_fore_color[0]),
    .I2(n123_4) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n123_s1.INIT=8'h80;
  LUT4 w_fore_color_3_s2 (
    .F(w_color_code_text12_3_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_3_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_2_s2 (
    .F(w_color_code_text12_2_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_2_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_1_s2 (
    .F(w_color_code_text12_1_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_1_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_0_s2 (
    .F(w_color_code_text12_0_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_0_s2.INIT=16'hCAAA;
  LUT4 n169_s1 (
    .F(n169_5),
    .I0(n526_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(ff_enable) 
);
defparam n169_s1.INIT=16'hABAA;
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n31_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n32_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n30_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n34_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n35_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n36_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n37_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n38_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n39_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n40_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n41_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n42_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n43_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n44_21),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(ff_palette_address[3]),
    .D(n123_3),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(ff_palette_address[2]),
    .D(n124_3),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(ff_palette_address[1]),
    .D(n125_3),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(ff_palette_address[0]),
    .D(n126_3),
    .CLK(lcd_clk_d),
    .CE(n169_5),
    .RESET(n1710_5) 
);
  MUX2_LUT5 w_fore_color_3_s0 (
    .O(w_fore_color[3]),
    .I0(n106_2),
    .I1(w_color_code_text12_3_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_2_s0 (
    .O(w_fore_color[2]),
    .I0(n107_2),
    .I1(w_color_code_text12_2_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_1_s0 (
    .O(w_fore_color[1]),
    .I0(n108_2),
    .I1(w_color_code_text12_1_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_0_s0 (
    .O(w_fore_color[0]),
    .I0(n109_2),
    .I1(w_color_code_text12_0_3),
    .S0(w_text_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  lcd_clk_d,
  n1710_5,
  w_text_mode,
  ff_enable,
  w_msx_reset_n,
  ff_pattern_generator_7_6,
  n526_4,
  n1599_9,
  n424_6,
  n665_5,
  n661_4,
  ff_vram_rdata,
  w_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z,
  w_pre_dot_counter_y,
  reg_r3_color_Z,
  w_pre_dot_counter_yp,
  ff_tx_window_x,
  ff_tx_vram_read_en,
  ff_is_foreground,
  n689_4,
  n139_6,
  n139_11,
  n690_6,
  w_vram_address_text12
)
;
input lcd_clk_d;
input n1710_5;
input w_text_mode;
input ff_enable;
input w_msx_reset_n;
input ff_pattern_generator_7_6;
input n526_4;
input n1599_9;
input n424_6;
input n665_5;
input n661_4;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [3:0] reg_r2_pattern_name_Z;
input [8:0] w_pre_dot_counter_x;
input [2:0] reg_r4_pattern_generator_Z;
input [2:0] w_pre_dot_counter_y;
input [7:3] reg_r3_color_Z;
input [8:6] w_pre_dot_counter_yp;
output ff_tx_window_x;
output ff_tx_vram_read_en;
output ff_is_foreground;
output n689_4;
output n139_6;
output n139_11;
output n690_6;
output [13:0] w_vram_address_text12;
wire n73_5;
wire n139_4;
wire n557_3;
wire n558_3;
wire n559_3;
wire n560_3;
wire n561_3;
wire n562_3;
wire n563_3;
wire n188_23;
wire n189_19;
wire n192_19;
wire n193_19;
wire n194_19;
wire n195_19;
wire n196_19;
wire n197_19;
wire n198_19;
wire n199_19;
wire n200_19;
wire n201_19;
wire n423_4;
wire ff_prepattern_7_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_tx_char_counter_x_6_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_pattern_7_6;
wire ff_tx_vram_read_en_6;
wire ff_ramadr_13_7;
wire n84_6;
wire n564_6;
wire n371_12;
wire n370_12;
wire n369_12;
wire n368_12;
wire n367_12;
wire n366_12;
wire n365_13;
wire n93_7;
wire n92_6;
wire n91_6;
wire n190_22;
wire n191_22;
wire n73_6;
wire n73_7;
wire n188_25;
wire ff_prepattern_7_7;
wire ff_dot_counter24_3_7;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_x_6_8;
wire ff_tx_char_counter_start_of_line_11_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_pattern_7_7;
wire ff_tx_vram_read_en_7;
wire ff_ramadr_13_8;
wire n368_13;
wire n367_13;
wire n365_14;
wire n190_25;
wire n139_9;
wire ff_tx_prewindow_x_10;
wire ff_tx_char_counter_x_6_11;
wire ff_tx_char_counter_x_6_13;
wire n201_22;
wire n200_22;
wire n199_22;
wire n198_22;
wire n197_22;
wire n196_22;
wire n195_22;
wire n194_22;
wire n193_22;
wire n192_22;
wire n189_22;
wire n188_27;
wire n191_25;
wire n85_9;
wire ff_dot_counter24_3_11;
wire n307_8;
wire n306_8;
wire n305_8;
wire n304_8;
wire n303_8;
wire n302_8;
wire n301_8;
wire n300_8;
wire n299_8;
wire n298_8;
wire n297_8;
wire n296_8;
wire ff_tx_prewindow_x;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n190_20;
wire n191_20;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 n190_s22 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_text_mode) 
);
defparam n190_s22.INIT=8'hAC;
  LUT3 n191_s21 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_text_mode) 
);
defparam n191_s21.INIT=8'hAC;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n73_6),
    .I3(n73_7) 
);
defparam n73_s2.INIT=16'h8000;
  LUT3 n139_s1 (
    .F(n139_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n139_9) 
);
defparam n139_s1.INIT=8'h40;
  LUT3 n689_s1 (
    .F(n689_4),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable) 
);
defparam n689_s1.INIT=8'h40;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_pattern[6]),
    .I1(ff_prepattern[7]),
    .I2(w_dot_state[0]) 
);
defparam n557_s0.INIT=8'hAC;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(w_dot_state[0]) 
);
defparam n558_s0.INIT=8'hCA;
  LUT3 n559_s0 (
    .F(n559_3),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(w_dot_state[0]) 
);
defparam n559_s0.INIT=8'hCA;
  LUT3 n560_s0 (
    .F(n560_3),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(w_dot_state[0]) 
);
defparam n560_s0.INIT=8'hCA;
  LUT3 n561_s0 (
    .F(n561_3),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(w_dot_state[0]) 
);
defparam n561_s0.INIT=8'hCA;
  LUT3 n562_s0 (
    .F(n562_3),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(w_dot_state[0]) 
);
defparam n562_s0.INIT=8'hCA;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(w_dot_state[0]) 
);
defparam n563_s0.INIT=8'hCA;
  LUT3 n188_s19 (
    .F(n188_23),
    .I0(reg_r4_pattern_generator_Z[2]),
    .I1(n188_27),
    .I2(n188_25) 
);
defparam n188_s19.INIT=8'hCA;
  LUT3 n189_s15 (
    .F(n189_19),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n189_22),
    .I2(n188_25) 
);
defparam n189_s15.INIT=8'hCA;
  LUT3 n192_s15 (
    .F(n192_19),
    .I0(ff_pattern_num[6]),
    .I1(n192_22),
    .I2(n188_25) 
);
defparam n192_s15.INIT=8'hCA;
  LUT3 n193_s15 (
    .F(n193_19),
    .I0(ff_pattern_num[5]),
    .I1(n193_22),
    .I2(n188_25) 
);
defparam n193_s15.INIT=8'hCA;
  LUT3 n194_s15 (
    .F(n194_19),
    .I0(ff_pattern_num[4]),
    .I1(n194_22),
    .I2(n188_25) 
);
defparam n194_s15.INIT=8'hCA;
  LUT3 n195_s15 (
    .F(n195_19),
    .I0(ff_pattern_num[3]),
    .I1(n195_22),
    .I2(n188_25) 
);
defparam n195_s15.INIT=8'hCA;
  LUT3 n196_s15 (
    .F(n196_19),
    .I0(ff_pattern_num[2]),
    .I1(n196_22),
    .I2(n188_25) 
);
defparam n196_s15.INIT=8'hCA;
  LUT3 n197_s15 (
    .F(n197_19),
    .I0(ff_pattern_num[1]),
    .I1(n197_22),
    .I2(n188_25) 
);
defparam n197_s15.INIT=8'hCA;
  LUT3 n198_s15 (
    .F(n198_19),
    .I0(ff_pattern_num[0]),
    .I1(n198_22),
    .I2(n188_25) 
);
defparam n198_s15.INIT=8'hCA;
  LUT3 n199_s15 (
    .F(n199_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n199_22),
    .I2(n188_25) 
);
defparam n199_s15.INIT=8'hCA;
  LUT3 n200_s15 (
    .F(n200_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n200_22),
    .I2(n188_25) 
);
defparam n200_s15.INIT=8'hCA;
  LUT3 n201_s15 (
    .F(n201_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n201_22),
    .I2(n188_25) 
);
defparam n201_s15.INIT=8'hCA;
  LUT4 n423_s1 (
    .F(n423_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n689_4) 
);
defparam n423_s1.INIT=16'h1800;
  LUT4 ff_prepattern_7_s2 (
    .F(ff_prepattern_7_6),
    .I0(ff_prepattern_7_7),
    .I1(w_msx_reset_n),
    .I2(ff_dot_counter24[0]),
    .I3(n689_4) 
);
defparam ff_prepattern_7_s2.INIT=16'h8000;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n73_6),
    .I2(ff_tx_prewindow_x_10),
    .I3(w_pre_dot_counter_x[2]) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n139_9),
    .I3(n689_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_tx_char_counter_x_6_s2 (
    .F(ff_tx_char_counter_x_6_6),
    .I0(ff_pattern_generator_7_6),
    .I1(ff_tx_char_counter_x_6_13),
    .I2(ff_tx_char_counter_x_6_8),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_tx_char_counter_x_6_s2.INIT=16'hF888;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(ff_tx_char_counter_x_6_13),
    .I1(ff_tx_char_counter_start_of_line_11_7),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_6) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[0]),
    .I1(ff_pattern_7_7),
    .I2(w_dot_state[1]),
    .I3(ff_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h0E00;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT3 ff_ramadr_13_s4 (
    .F(ff_ramadr_13_7),
    .I0(ff_ramadr_13_8),
    .I1(ff_tx_prewindow_x),
    .I2(n526_4) 
);
defparam ff_ramadr_13_s4.INIT=8'h40;
  LUT3 n84_s2 (
    .F(n84_6),
    .I0(n73_5),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n84_s2.INIT=8'h14;
  LUT2 n564_s2 (
    .F(n564_6),
    .I0(w_dot_state[0]),
    .I1(ff_prepattern[0]) 
);
defparam n564_s2.INIT=4'h4;
  LUT2 n371_s7 (
    .F(n371_12),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n371_s7.INIT=4'h4;
  LUT3 n370_s7 (
    .F(n370_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n370_s7.INIT=8'h60;
  LUT4 n369_s7 (
    .F(n369_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n369_s7.INIT=16'h7800;
  LUT3 n368_s7 (
    .F(n368_12),
    .I0(n368_13),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n368_s7.INIT=8'h60;
  LUT3 n367_s7 (
    .F(n367_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_13),
    .I2(w_dot_state[1]) 
);
defparam n367_s7.INIT=8'h60;
  LUT4 n366_s7 (
    .F(n366_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_13),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n366_s7.INIT=16'h7800;
  LUT3 n365_s8 (
    .F(n365_13),
    .I0(n365_14),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n365_s8.INIT=8'h60;
  LUT2 n93_s3 (
    .F(n93_7),
    .I0(ff_dot_counter24[0]),
    .I1(n73_5) 
);
defparam n93_s3.INIT=4'h1;
  LUT4 n92_s2 (
    .F(n92_6),
    .I0(ff_dot_counter24[2]),
    .I1(n73_5),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n92_s2.INIT=16'h0130;
  LUT4 n91_s2 (
    .F(n91_6),
    .I0(ff_dot_counter24[1]),
    .I1(n73_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n91_s2.INIT=16'h0230;
  LUT3 n190_s21 (
    .F(n190_22),
    .I0(reg_r3_color_Z[5]),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n188_25) 
);
defparam n190_s21.INIT=8'hAC;
  LUT3 n191_s20 (
    .F(n191_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r3_color_Z[4]),
    .I2(n188_25) 
);
defparam n191_s20.INIT=8'hCA;
  LUT2 n73_s3 (
    .F(n73_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9) 
);
defparam n73_s3.INIT=4'h4;
  LUT2 n73_s4 (
    .F(n73_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n73_s4.INIT=4'h1;
  LUT3 n188_s21 (
    .F(n188_25),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n188_s21.INIT=8'h35;
  LUT2 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[1]) 
);
defparam ff_prepattern_7_s3.INIT=4'h4;
  LUT3 ff_dot_counter24_3_s3 (
    .F(ff_dot_counter24_3_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_dot_counter24_3_s3.INIT=8'h40;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n424_6) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h4000;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_tx_prewindow_x),
    .I3(n526_4) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h1000;
  LUT4 ff_tx_char_counter_start_of_line_11_s3 (
    .F(ff_tx_char_counter_start_of_line_11_7),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n665_5) 
);
defparam ff_tx_char_counter_start_of_line_11_s3.INIT=16'h0100;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n661_4),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_x_6_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT3 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_pattern_7_s3.INIT=8'h10;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_ramadr_13_s5 (
    .F(ff_ramadr_13_8),
    .I0(ff_dot_counter24[4]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[1]),
    .I3(n190_25) 
);
defparam ff_ramadr_13_s5.INIT=16'h0EF0;
  LUT3 n368_s8 (
    .F(n368_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n368_s8.INIT=8'h80;
  LUT4 n367_s8 (
    .F(n367_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n367_s8.INIT=16'h8000;
  LUT3 n365_s9 (
    .F(n365_14),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n367_13) 
);
defparam n365_s9.INIT=8'h80;
  LUT2 n190_s20 (
    .F(n190_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n190_s20.INIT=4'h1;
  LUT3 n139_s3 (
    .F(n139_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n139_s3.INIT=8'h01;
  LUT4 n139_s5 (
    .F(n139_9),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n139_11) 
);
defparam n139_s5.INIT=16'h0100;
  LUT4 n139_s6 (
    .F(n139_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n139_s6.INIT=16'h0001;
  LUT4 ff_tx_prewindow_x_s5 (
    .F(ff_tx_prewindow_x_10),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n690_6) 
);
defparam ff_tx_prewindow_x_s5.INIT=16'h0200;
  LUT3 n690_s2 (
    .F(n690_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam n690_s2.INIT=8'h40;
  LUT4 ff_tx_char_counter_x_6_s6 (
    .F(ff_tx_char_counter_x_6_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_x_6_s6.INIT=16'h4000;
  LUT3 ff_tx_char_counter_x_6_s7 (
    .F(ff_tx_char_counter_x_6_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11) 
);
defparam ff_tx_char_counter_x_6_s7.INIT=8'h40;
  LUT4 n201_s17 (
    .F(n201_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n201_s17.INIT=16'hAAAC;
  LUT4 n200_s17 (
    .F(n200_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n200_s17.INIT=16'hAAAC;
  LUT4 n199_s17 (
    .F(n199_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n199_s17.INIT=16'hAAAC;
  LUT4 n198_s17 (
    .F(n198_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n198_s17.INIT=16'hAAAC;
  LUT4 n197_s17 (
    .F(n197_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n197_s17.INIT=16'hAAAC;
  LUT4 n196_s17 (
    .F(n196_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n196_s17.INIT=16'hAAAC;
  LUT4 n195_s17 (
    .F(n195_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n195_s17.INIT=16'hAAAC;
  LUT4 n194_s17 (
    .F(n194_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n194_s17.INIT=16'hAAAC;
  LUT4 n193_s17 (
    .F(n193_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n193_s17.INIT=16'hAAAC;
  LUT4 n192_s17 (
    .F(n192_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r3_color_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n192_s17.INIT=16'hAAAC;
  LUT4 n189_s17 (
    .F(n189_22),
    .I0(reg_r2_pattern_name_Z[2]),
    .I1(reg_r3_color_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n189_s17.INIT=16'hAAAC;
  LUT4 n188_s22 (
    .F(n188_27),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(reg_r3_color_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n188_s22.INIT=16'hAAAC;
  LUT3 n191_s19 (
    .F(n191_25),
    .I0(n188_25),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n191_s19.INIT=8'hA8;
  LUT4 n85_s4 (
    .F(n85_9),
    .I0(ff_dot_counter24[3]),
    .I1(n73_5),
    .I2(ff_dot_counter24_3_7),
    .I3(n690_6) 
);
defparam n85_s4.INIT=16'h12AA;
  LUT3 ff_dot_counter24_3_s5 (
    .F(ff_dot_counter24_3_11),
    .I0(n73_5),
    .I1(ff_dot_counter24_3_7),
    .I2(n690_6) 
);
defparam ff_dot_counter24_3_s5.INIT=8'hE0;
  LUT4 n307_s3 (
    .F(n307_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n305_s3 (
    .F(n305_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n305_s3.INIT=16'hBF00;
  LUT4 n304_s3 (
    .F(n304_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n304_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n301_s3 (
    .F(n301_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n301_s3.INIT=16'hBF00;
  LUT4 n300_s3 (
    .F(n300_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n300_s3.INIT=16'hBF00;
  LUT4 n299_s3 (
    .F(n299_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n299_s3.INIT=16'hBF00;
  LUT4 n298_s3 (
    .F(n298_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n298_s3.INIT=16'hBF00;
  LUT4 n297_s3 (
    .F(n297_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n297_s3.INIT=16'hBF00;
  LUT4 n296_s3 (
    .F(n296_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(ff_tx_char_counter_x_6_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n296_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n91_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n92_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n93_7),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n73_5),
    .CLK(lcd_clk_d),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n139_4),
    .CLK(lcd_clk_d),
    .CE(ff_tx_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n188_23),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n189_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n190_20),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n191_20),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n192_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n193_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n194_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n195_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n196_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n197_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n198_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n199_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n200_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n201_19),
    .CLK(lcd_clk_d),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(lcd_clk_d),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n365_13),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n366_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n367_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n368_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n369_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n370_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n371_12),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n296_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n297_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n298_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n299_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n300_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n301_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n302_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n303_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n304_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n305_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n306_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n307_8),
    .CLK(lcd_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(ff_prepattern_7_6) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n557_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n558_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n559_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n560_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n561_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n562_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n563_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n564_6),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n84_6),
    .CLK(lcd_clk_d),
    .CE(ff_dot_counter24_3_11),
    .RESET(n1710_5) 
);
  DFFR ff_dot_counter24_3_s4 (
    .Q(ff_dot_counter24[3]),
    .D(n85_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_dot_counter24_3_s4.INIT=1'b0;
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 n190_s17 (
    .O(n190_20),
    .I0(n190_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n191_25) 
);
  MUX2_LUT5 n191_s17 (
    .O(n191_20),
    .I0(n191_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n191_25) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  lcd_clk_d,
  n689_4,
  n1710_5,
  ff_enable,
  n690_6,
  ff_vram_rdata,
  w_dot_state,
  w_eight_dot_state,
  reg_r4_pattern_generator_Z,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_y,
  reg_r3_color_Z,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_pre_dot_counter_x,
  n526_4,
  ff_pattern_generator_7_6,
  n147_14,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input lcd_clk_d;
input n689_4;
input n1710_5;
input ff_enable;
input n690_6;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [2:0] reg_r4_pattern_generator_Z;
input [3:0] reg_r2_pattern_name_Z;
input [7:0] w_pre_dot_counter_y;
input [7:0] reg_r3_color_Z;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:3] w_pre_dot_counter_x;
output n526_4;
output ff_pattern_generator_7_6;
output n147_14;
output [13:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n584_3;
wire ff_vram_address_13_5;
wire n138_11;
wire n139_11;
wire n140_11;
wire n141_11;
wire n142_11;
wire n143_11;
wire n144_11;
wire n145_11;
wire n146_11;
wire n147_11;
wire n148_11;
wire n149_11;
wire n150_11;
wire n151_11;
wire n212_4;
wire n393_4;
wire n552_4;
wire n600_4;
wire n138_12;
wire n139_12;
wire n139_13;
wire n140_12;
wire n140_13;
wire n141_12;
wire n142_12;
wire n143_12;
wire n144_12;
wire n145_12;
wire n146_12;
wire n147_12;
wire n147_13;
wire n148_12;
wire n149_12;
wire n149_13;
wire n150_12;
wire n150_13;
wire n151_12;
wire n151_13;
wire n139_14;
wire n140_14;
wire n141_13;
wire n142_13;
wire n143_13;
wire n144_13;
wire n145_13;
wire n149_14;
wire n150_14;
wire n151_14;
wire n212_7;
wire n568_6;
wire n400_7;
wire n552_6;
wire n600_6;
wire n138_15;
wire n568_8;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire VCC;
wire GND;
  LUT3 n526_s1 (
    .F(n526_4),
    .I0(ff_enable),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n526_s1.INIT=8'h80;
  LUT3 n212_s0 (
    .F(n212_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n212_4) 
);
defparam n212_s0.INIT=8'hCA;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n212_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n212_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n212_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n393_s0 (
    .F(n393_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n393_4) 
);
defparam n393_s0.INIT=8'hAC;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n393_4) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n393_4) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n393_4) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n393_4) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n393_4) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n393_4) 
);
defparam n399_s0.INIT=8'hAC;
  LUT4 n584_s0 (
    .F(n584_3),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n690_6) 
);
defparam n584_s0.INIT=16'h4000;
  LUT3 ff_pattern_generator_7_s2 (
    .F(ff_pattern_generator_7_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam ff_pattern_generator_7_s2.INIT=8'h10;
  LUT4 ff_vram_address_13_s2 (
    .F(ff_vram_address_13_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n526_4) 
);
defparam ff_vram_address_13_s2.INIT=16'h0700;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n552_4),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n138_12),
    .I3(n138_15) 
);
defparam n138_s7.INIT=16'hFFF8;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n600_4),
    .I1(reg_r2_pattern_name_Z[2]),
    .I2(n139_12),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'hFFF8;
  LUT4 n140_s7 (
    .F(n140_11),
    .I0(n600_4),
    .I1(reg_r2_pattern_name_Z[1]),
    .I2(n140_12),
    .I3(n140_13) 
);
defparam n140_s7.INIT=16'hFFF8;
  LUT3 n141_s7 (
    .F(n141_11),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(n600_4),
    .I2(n141_12) 
);
defparam n141_s7.INIT=8'hF8;
  LUT3 n142_s7 (
    .F(n142_11),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n600_4),
    .I2(n142_12) 
);
defparam n142_s7.INIT=8'hF8;
  LUT3 n143_s7 (
    .F(n143_11),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n600_4),
    .I2(n143_12) 
);
defparam n143_s7.INIT=8'hF8;
  LUT3 n144_s7 (
    .F(n144_11),
    .I0(w_pre_dot_counter_y[5]),
    .I1(n600_4),
    .I2(n144_12) 
);
defparam n144_s7.INIT=8'hF8;
  LUT3 n145_s7 (
    .F(n145_11),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n600_4),
    .I2(n145_12) 
);
defparam n145_s7.INIT=8'hF8;
  LUT4 n146_s7 (
    .F(n146_11),
    .I0(n146_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n600_4) 
);
defparam n146_s7.INIT=16'hF444;
  LUT4 n147_s7 (
    .F(n147_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n568_6),
    .I2(n147_12),
    .I3(n147_13) 
);
defparam n147_s7.INIT=16'h80FF;
  LUT4 n148_s7 (
    .F(n148_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n568_6),
    .I2(n147_12),
    .I3(n148_12) 
);
defparam n148_s7.INIT=16'h80FF;
  LUT4 n149_s7 (
    .F(n149_11),
    .I0(n149_12),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n149_13) 
);
defparam n149_s7.INIT=16'h0007;
  LUT4 n150_s7 (
    .F(n150_11),
    .I0(n150_12),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n150_13) 
);
defparam n150_s7.INIT=16'h0007;
  LUT4 n151_s7 (
    .F(n151_11),
    .I0(n151_12),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n151_13) 
);
defparam n151_s7.INIT=16'h0007;
  LUT3 n212_s1 (
    .F(n212_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n212_7) 
);
defparam n212_s1.INIT=8'hC5;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n600_4) 
);
defparam n393_s1.INIT=8'h10;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n552_s1.INIT=8'h10;
  LUT3 n600_s1 (
    .F(n600_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n600_s1.INIT=8'h01;
  LUT4 n138_s8 (
    .F(n138_12),
    .I0(reg_r3_color_Z[7]),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n212_7),
    .I3(n568_6) 
);
defparam n138_s8.INIT=16'hCA00;
  LUT4 n139_s8 (
    .F(n139_12),
    .I0(n147_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n552_4),
    .I3(reg_r4_pattern_generator_Z[1]) 
);
defparam n139_s8.INIT=16'hE000;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n139_14),
    .I2(n212_7),
    .I3(n568_6) 
);
defparam n139_s9.INIT=16'hAC00;
  LUT4 n140_s8 (
    .F(n140_12),
    .I0(n147_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n552_4),
    .I3(reg_r4_pattern_generator_Z[0]) 
);
defparam n140_s8.INIT=16'hE000;
  LUT4 n140_s9 (
    .F(n140_13),
    .I0(reg_r4_pattern_generator_Z[0]),
    .I1(n140_14),
    .I2(n212_7),
    .I3(n568_6) 
);
defparam n140_s9.INIT=16'hAC00;
  LUT4 n141_s8 (
    .F(n141_12),
    .I0(n552_4),
    .I1(n147_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n141_13) 
);
defparam n141_s8.INIT=16'hFCA0;
  LUT4 n142_s8 (
    .F(n142_12),
    .I0(n552_4),
    .I1(n147_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n142_13) 
);
defparam n142_s8.INIT=16'hFCA0;
  LUT4 n143_s8 (
    .F(n143_12),
    .I0(n552_4),
    .I1(n147_12),
    .I2(ff_pre_pattern_num[5]),
    .I3(n143_13) 
);
defparam n143_s8.INIT=16'hFCA0;
  LUT4 n144_s8 (
    .F(n144_12),
    .I0(n552_4),
    .I1(n147_12),
    .I2(ff_pre_pattern_num[4]),
    .I3(n144_13) 
);
defparam n144_s8.INIT=16'hFCA0;
  LUT4 n145_s8 (
    .F(n145_12),
    .I0(n552_4),
    .I1(n147_12),
    .I2(ff_pre_pattern_num[3]),
    .I3(n145_13) 
);
defparam n145_s8.INIT=16'hFCA0;
  LUT3 n146_s8 (
    .F(n146_12),
    .I0(n147_12),
    .I1(n568_6),
    .I2(n552_4) 
);
defparam n146_s8.INIT=8'h0B;
  LUT4 n147_s8 (
    .F(n147_12),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n147_14) 
);
defparam n147_s8.INIT=16'h0100;
  LUT4 n147_s9 (
    .F(n147_13),
    .I0(n146_12),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n600_4) 
);
defparam n147_s9.INIT=16'h0BBB;
  LUT4 n148_s8 (
    .F(n148_12),
    .I0(n146_12),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n600_4) 
);
defparam n148_s8.INIT=16'h0BBB;
  LUT3 n149_s8 (
    .F(n149_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n149_14),
    .I2(n212_7) 
);
defparam n149_s8.INIT=8'h53;
  LUT4 n149_s9 (
    .F(n149_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n149_s9.INIT=16'hF503;
  LUT3 n150_s8 (
    .F(n150_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n150_14),
    .I2(n212_7) 
);
defparam n150_s8.INIT=8'h53;
  LUT4 n150_s9 (
    .F(n150_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n150_s9.INIT=16'hF503;
  LUT3 n151_s8 (
    .F(n151_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n151_14),
    .I2(n212_7) 
);
defparam n151_s8.INIT=8'h53;
  LUT4 n151_s9 (
    .F(n151_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n151_s9.INIT=16'hF503;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(n147_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r3_color_Z[6]) 
);
defparam n139_s10.INIT=8'hE0;
  LUT3 n140_s10 (
    .F(n140_14),
    .I0(n147_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r3_color_Z[5]) 
);
defparam n140_s10.INIT=8'hE0;
  LUT3 n141_s9 (
    .F(n141_13),
    .I0(n212_7),
    .I1(reg_r3_color_Z[4]),
    .I2(n568_6) 
);
defparam n141_s9.INIT=8'hE0;
  LUT3 n142_s9 (
    .F(n142_13),
    .I0(n212_7),
    .I1(reg_r3_color_Z[3]),
    .I2(n568_6) 
);
defparam n142_s9.INIT=8'hE0;
  LUT3 n143_s9 (
    .F(n143_13),
    .I0(n212_7),
    .I1(reg_r3_color_Z[2]),
    .I2(n568_6) 
);
defparam n143_s9.INIT=8'hE0;
  LUT3 n144_s9 (
    .F(n144_13),
    .I0(n212_7),
    .I1(reg_r3_color_Z[1]),
    .I2(n568_6) 
);
defparam n144_s9.INIT=8'hE0;
  LUT3 n145_s9 (
    .F(n145_13),
    .I0(n212_7),
    .I1(reg_r3_color_Z[0]),
    .I2(n568_6) 
);
defparam n145_s9.INIT=8'hE0;
  LUT2 n147_s10 (
    .F(n147_14),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n147_s10.INIT=4'h1;
  LUT3 n149_s10 (
    .F(n149_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n147_12) 
);
defparam n149_s10.INIT=8'hCA;
  LUT3 n150_s10 (
    .F(n150_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n147_12) 
);
defparam n150_s10.INIT=8'hCA;
  LUT3 n151_s10 (
    .F(n151_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n147_12) 
);
defparam n151_s10.INIT=8'hCA;
  LUT4 n212_s3 (
    .F(n212_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n212_s3.INIT=16'h0004;
  LUT3 n568_s2 (
    .F(n568_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n568_s2.INIT=8'h10;
  LUT4 n400_s2 (
    .F(n400_7),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n600_4) 
);
defparam n400_s2.INIT=16'h0200;
  LUT4 n552_s2 (
    .F(n552_6),
    .I0(n690_6),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n552_s2.INIT=16'h0200;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable),
    .I3(n600_4) 
);
defparam n600_s2.INIT=16'h1000;
  LUT4 n138_s10 (
    .F(n138_15),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n138_s10.INIT=16'h0002;
  LUT4 n568_s3 (
    .F(n568_8),
    .I0(n690_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n568_s3.INIT=16'h0200;
  DFFE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n138_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n139_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n140_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n141_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n142_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n143_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n144_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n145_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n146_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n147_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n148_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n149_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n150_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n151_11),
    .CLK(lcd_clk_d),
    .CE(ff_vram_address_13_5),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n212_3),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n213_3),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n214_3),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n215_3),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n552_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n568_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_ram_dat[7]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_ram_dat[6]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_ram_dat[5]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_ram_dat[4]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_ram_dat[3]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_ram_dat[2]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_ram_dat[1]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_ram_dat[0]),
    .CLK(lcd_clk_d),
    .CE(n584_3),
    .RESET(n1710_5) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(lcd_clk_d),
    .CE(n600_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n393_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n394_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n395_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n396_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n397_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n398_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n399_3),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n400_7),
    .CLK(lcd_clk_d),
    .CE(ff_pattern_generator_7_6),
    .RESET(n1710_5) 
);
  DFFE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n689_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_spinforam (
  lcd_clk_d,
  ff_enable,
  ff_info_ram_we,
  w_info_address,
  ff_info_pattern,
  ff_info_color,
  ff_info_x,
  \ff_memory_RAMOUT_1_G[1]_1 ,
  \ff_memory_RAMOUT_2_G[1]_1 ,
  \ff_memory_RAMOUT_3_G[0]_2 ,
  \ff_memory_RAMOUT_6_G[0]_2 ,
  \ff_memory_RAMOUT_9_G[0]_2 ,
  \ff_memory_RAMOUT_12_G[0]_2 ,
  \ff_memory_RAMOUT_15_G[0]_2 ,
  \ff_memory_RAMOUT_18_G[0]_2 ,
  \ff_memory_RAMOUT_21_G[0]_2 ,
  \ff_memory_RAMOUT_24_G[0]_2 ,
  \ff_memory_RAMOUT_27_G[0]_2 ,
  \ff_memory_RAMOUT_30_G[0]_2 ,
  \ff_memory_RAMOUT_33_G[0]_2 ,
  \ff_memory_RAMOUT_36_G[0]_2 ,
  \ff_memory_RAMOUT_39_G[0]_2 ,
  \ff_memory_RAMOUT_42_G[0]_2 ,
  \ff_memory_RAMOUT_45_G[0]_2 ,
  \ff_memory_RAMOUT_48_G[0]_2 ,
  \ff_memory_RAMOUT_51_G[0]_2 ,
  \ff_memory_RAMOUT_54_G[0]_2 ,
  \ff_memory_RAMOUT_57_G[0]_2 ,
  \ff_memory_RAMOUT_60_G[0]_2 ,
  \ff_memory_RAMOUT_63_G[0]_2 ,
  \ff_memory_RAMOUT_66_G[0]_2 ,
  \ff_memory_RAMOUT_69_G[0]_2 ,
  \ff_memory_RAMOUT_72_G[0]_2 ,
  \ff_memory_RAMOUT_75_G[0]_2 ,
  \ff_memory_RAMOUT_78_G[0]_2 ,
  \ff_memory_RAMOUT_81_G[0]_2 ,
  \ff_memory_RAMOUT_84_G[0]_2 ,
  ff_address
)
;
input lcd_clk_d;
input ff_enable;
input ff_info_ram_we;
input [1:0] w_info_address;
input [15:0] ff_info_pattern;
input [3:0] ff_info_color;
input [8:0] ff_info_x;
output \ff_memory_RAMOUT_1_G[1]_1 ;
output \ff_memory_RAMOUT_2_G[1]_1 ;
output \ff_memory_RAMOUT_3_G[0]_2 ;
output \ff_memory_RAMOUT_6_G[0]_2 ;
output \ff_memory_RAMOUT_9_G[0]_2 ;
output \ff_memory_RAMOUT_12_G[0]_2 ;
output \ff_memory_RAMOUT_15_G[0]_2 ;
output \ff_memory_RAMOUT_18_G[0]_2 ;
output \ff_memory_RAMOUT_21_G[0]_2 ;
output \ff_memory_RAMOUT_24_G[0]_2 ;
output \ff_memory_RAMOUT_27_G[0]_2 ;
output \ff_memory_RAMOUT_30_G[0]_2 ;
output \ff_memory_RAMOUT_33_G[0]_2 ;
output \ff_memory_RAMOUT_36_G[0]_2 ;
output \ff_memory_RAMOUT_39_G[0]_2 ;
output \ff_memory_RAMOUT_42_G[0]_2 ;
output \ff_memory_RAMOUT_45_G[0]_2 ;
output \ff_memory_RAMOUT_48_G[0]_2 ;
output \ff_memory_RAMOUT_51_G[0]_2 ;
output \ff_memory_RAMOUT_54_G[0]_2 ;
output \ff_memory_RAMOUT_57_G[0]_2 ;
output \ff_memory_RAMOUT_60_G[0]_2 ;
output \ff_memory_RAMOUT_63_G[0]_2 ;
output \ff_memory_RAMOUT_66_G[0]_2 ;
output \ff_memory_RAMOUT_69_G[0]_2 ;
output \ff_memory_RAMOUT_72_G[0]_2 ;
output \ff_memory_RAMOUT_75_G[0]_2 ;
output \ff_memory_RAMOUT_78_G[0]_2 ;
output \ff_memory_RAMOUT_81_G[0]_2 ;
output \ff_memory_RAMOUT_84_G[0]_2 ;
output [0:0] ff_address;
wire \ff_memory_RAMOUT_4_G[1]_1 ;
wire \ff_memory_RAMOUT_5_G[1]_1 ;
wire \ff_memory_RAMOUT_7_G[1]_1 ;
wire \ff_memory_RAMOUT_8_G[1]_1 ;
wire \ff_memory_RAMOUT_10_G[1]_1 ;
wire \ff_memory_RAMOUT_11_G[1]_1 ;
wire \ff_memory_RAMOUT_13_G[1]_1 ;
wire \ff_memory_RAMOUT_14_G[1]_1 ;
wire \ff_memory_RAMOUT_16_G[1]_1 ;
wire \ff_memory_RAMOUT_17_G[1]_1 ;
wire \ff_memory_RAMOUT_19_G[1]_1 ;
wire \ff_memory_RAMOUT_20_G[1]_1 ;
wire \ff_memory_RAMOUT_22_G[1]_1 ;
wire \ff_memory_RAMOUT_23_G[1]_1 ;
wire \ff_memory_RAMOUT_25_G[1]_1 ;
wire \ff_memory_RAMOUT_26_G[1]_1 ;
wire \ff_memory_RAMOUT_28_G[1]_1 ;
wire \ff_memory_RAMOUT_29_G[1]_1 ;
wire \ff_memory_RAMOUT_31_G[1]_1 ;
wire \ff_memory_RAMOUT_32_G[1]_1 ;
wire \ff_memory_RAMOUT_34_G[1]_1 ;
wire \ff_memory_RAMOUT_35_G[1]_1 ;
wire \ff_memory_RAMOUT_37_G[1]_1 ;
wire \ff_memory_RAMOUT_38_G[1]_1 ;
wire \ff_memory_RAMOUT_40_G[1]_1 ;
wire \ff_memory_RAMOUT_41_G[1]_1 ;
wire \ff_memory_RAMOUT_43_G[1]_1 ;
wire \ff_memory_RAMOUT_44_G[1]_1 ;
wire \ff_memory_RAMOUT_46_G[1]_1 ;
wire \ff_memory_RAMOUT_47_G[1]_1 ;
wire \ff_memory_RAMOUT_49_G[1]_1 ;
wire \ff_memory_RAMOUT_50_G[1]_1 ;
wire \ff_memory_RAMOUT_52_G[1]_1 ;
wire \ff_memory_RAMOUT_53_G[1]_1 ;
wire \ff_memory_RAMOUT_55_G[1]_1 ;
wire \ff_memory_RAMOUT_56_G[1]_1 ;
wire \ff_memory_RAMOUT_58_G[1]_1 ;
wire \ff_memory_RAMOUT_59_G[1]_1 ;
wire \ff_memory_RAMOUT_61_G[1]_1 ;
wire \ff_memory_RAMOUT_62_G[1]_1 ;
wire \ff_memory_RAMOUT_64_G[1]_1 ;
wire \ff_memory_RAMOUT_65_G[1]_1 ;
wire \ff_memory_RAMOUT_67_G[1]_1 ;
wire \ff_memory_RAMOUT_68_G[1]_1 ;
wire \ff_memory_RAMOUT_70_G[1]_1 ;
wire \ff_memory_RAMOUT_71_G[1]_1 ;
wire \ff_memory_RAMOUT_73_G[1]_1 ;
wire \ff_memory_RAMOUT_74_G[1]_1 ;
wire \ff_memory_RAMOUT_76_G[1]_1 ;
wire \ff_memory_RAMOUT_77_G[1]_1 ;
wire \ff_memory_RAMOUT_79_G[1]_1 ;
wire \ff_memory_RAMOUT_80_G[1]_1 ;
wire \ff_memory_RAMOUT_82_G[1]_1 ;
wire \ff_memory_RAMOUT_83_G[1]_1 ;
wire \ff_memory_RAMOUT_85_G[1]_1 ;
wire \ff_memory_RAMOUT_86_G[1]_1 ;
wire ff_memory_147;
wire ff_memory_149;
wire ff_memory_151;
wire ff_memory_153;
wire \ff_memory_ff_memory_RAMREG_0_G[0]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[1]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[2]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[3]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[4]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[5]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[6]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[7]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[8]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[9]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[10]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[11]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[12]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[13]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[14]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[15]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[16]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[17]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[18]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[19]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[20]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[21]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[22]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[23]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[24]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[25]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[26]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[27]_1 ;
wire \ff_memory_ff_memory_RAMREG_0_G[28]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[0]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[1]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[2]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[3]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[4]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[5]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[6]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[7]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[8]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[9]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[10]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[11]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[12]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[13]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[14]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[15]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[16]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[17]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[18]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[19]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[20]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[21]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[22]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[23]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[24]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[25]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[26]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[27]_1 ;
wire \ff_memory_ff_memory_RAMREG_1_G[28]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[0]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[1]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[2]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[3]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[4]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[5]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[6]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[7]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[8]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[9]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[10]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[11]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[12]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[13]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[14]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[15]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[16]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[17]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[18]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[19]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[20]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[21]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[22]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[23]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[24]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[25]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[26]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[27]_1 ;
wire \ff_memory_ff_memory_RAMREG_2_G[28]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[0]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[1]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[2]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[3]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[4]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[5]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[6]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[7]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[8]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[9]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[10]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[11]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[12]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[13]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[14]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[15]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[16]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[17]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[18]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[19]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[20]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[21]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[22]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[23]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[24]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[25]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[26]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[27]_1 ;
wire \ff_memory_ff_memory_RAMREG_3_G[28]_1 ;
wire [1:1] ff_address_0;
wire VCC;
wire GND;
  LUT3 \ff_memory_RAMOUT_1_G[1]_s0  (
    .F(\ff_memory_RAMOUT_1_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[0]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[0]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_1_G[1]_s0 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_2_G[1]_s0  (
    .F(\ff_memory_RAMOUT_2_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[0]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[0]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_2_G[1]_s0 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_3_G[0]_s1  (
    .F(\ff_memory_RAMOUT_4_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[1]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[1]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_3_G[0]_s2  (
    .F(\ff_memory_RAMOUT_5_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[1]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[1]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_6_G[0]_s1  (
    .F(\ff_memory_RAMOUT_7_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[2]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[2]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_6_G[0]_s2  (
    .F(\ff_memory_RAMOUT_8_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[2]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[2]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_9_G[0]_s1  (
    .F(\ff_memory_RAMOUT_10_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[3]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[3]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_9_G[0]_s2  (
    .F(\ff_memory_RAMOUT_11_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[3]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[3]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_9_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_12_G[0]_s1  (
    .F(\ff_memory_RAMOUT_13_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[4]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[4]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_12_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_12_G[0]_s2  (
    .F(\ff_memory_RAMOUT_14_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[4]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[4]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_12_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_15_G[0]_s1  (
    .F(\ff_memory_RAMOUT_16_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[5]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[5]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_15_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_15_G[0]_s2  (
    .F(\ff_memory_RAMOUT_17_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[5]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[5]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_15_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_18_G[0]_s1  (
    .F(\ff_memory_RAMOUT_19_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[6]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[6]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_18_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_18_G[0]_s2  (
    .F(\ff_memory_RAMOUT_20_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[6]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[6]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_18_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_21_G[0]_s1  (
    .F(\ff_memory_RAMOUT_22_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[7]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[7]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_21_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_21_G[0]_s2  (
    .F(\ff_memory_RAMOUT_23_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[7]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[7]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_21_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_24_G[0]_s1  (
    .F(\ff_memory_RAMOUT_25_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[8]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[8]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_24_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_24_G[0]_s2  (
    .F(\ff_memory_RAMOUT_26_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[8]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[8]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_24_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_27_G[0]_s1  (
    .F(\ff_memory_RAMOUT_28_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[9]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[9]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_27_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_27_G[0]_s2  (
    .F(\ff_memory_RAMOUT_29_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[9]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[9]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_27_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_30_G[0]_s1  (
    .F(\ff_memory_RAMOUT_31_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[10]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[10]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_30_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_30_G[0]_s2  (
    .F(\ff_memory_RAMOUT_32_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[10]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[10]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_30_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_33_G[0]_s1  (
    .F(\ff_memory_RAMOUT_34_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[11]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[11]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_33_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_33_G[0]_s2  (
    .F(\ff_memory_RAMOUT_35_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[11]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[11]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_33_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_36_G[0]_s1  (
    .F(\ff_memory_RAMOUT_37_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[12]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[12]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_36_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_36_G[0]_s2  (
    .F(\ff_memory_RAMOUT_38_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[12]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[12]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_36_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_39_G[0]_s1  (
    .F(\ff_memory_RAMOUT_40_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[13]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[13]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_39_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_39_G[0]_s2  (
    .F(\ff_memory_RAMOUT_41_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[13]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[13]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_39_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_42_G[0]_s1  (
    .F(\ff_memory_RAMOUT_43_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[14]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[14]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_42_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_42_G[0]_s2  (
    .F(\ff_memory_RAMOUT_44_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[14]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[14]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_42_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_45_G[0]_s1  (
    .F(\ff_memory_RAMOUT_46_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[15]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[15]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_45_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_45_G[0]_s2  (
    .F(\ff_memory_RAMOUT_47_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[15]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[15]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_45_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_48_G[0]_s1  (
    .F(\ff_memory_RAMOUT_49_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[16]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[16]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_48_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_48_G[0]_s2  (
    .F(\ff_memory_RAMOUT_50_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[16]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[16]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_48_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_51_G[0]_s1  (
    .F(\ff_memory_RAMOUT_52_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[17]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[17]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_51_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_51_G[0]_s2  (
    .F(\ff_memory_RAMOUT_53_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[17]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[17]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_51_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_54_G[0]_s1  (
    .F(\ff_memory_RAMOUT_55_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[18]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[18]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_54_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_54_G[0]_s2  (
    .F(\ff_memory_RAMOUT_56_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[18]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[18]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_54_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_57_G[0]_s1  (
    .F(\ff_memory_RAMOUT_58_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[19]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[19]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_57_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_57_G[0]_s2  (
    .F(\ff_memory_RAMOUT_59_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[19]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[19]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_57_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_60_G[0]_s1  (
    .F(\ff_memory_RAMOUT_61_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[20]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[20]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_60_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_60_G[0]_s2  (
    .F(\ff_memory_RAMOUT_62_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[20]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[20]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_60_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_63_G[0]_s1  (
    .F(\ff_memory_RAMOUT_64_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[21]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[21]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_63_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_63_G[0]_s2  (
    .F(\ff_memory_RAMOUT_65_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[21]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[21]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_63_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_66_G[0]_s1  (
    .F(\ff_memory_RAMOUT_67_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[22]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[22]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_66_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_66_G[0]_s2  (
    .F(\ff_memory_RAMOUT_68_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[22]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[22]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_66_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_69_G[0]_s1  (
    .F(\ff_memory_RAMOUT_70_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[23]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[23]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_69_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_69_G[0]_s2  (
    .F(\ff_memory_RAMOUT_71_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[23]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[23]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_69_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_72_G[0]_s1  (
    .F(\ff_memory_RAMOUT_73_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[24]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[24]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_72_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_72_G[0]_s2  (
    .F(\ff_memory_RAMOUT_74_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[24]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[24]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_72_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_75_G[0]_s1  (
    .F(\ff_memory_RAMOUT_76_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[25]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[25]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_75_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_75_G[0]_s2  (
    .F(\ff_memory_RAMOUT_77_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[25]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[25]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_75_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_78_G[0]_s1  (
    .F(\ff_memory_RAMOUT_79_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[26]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[26]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_78_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_78_G[0]_s2  (
    .F(\ff_memory_RAMOUT_80_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[26]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[26]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_78_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_81_G[0]_s1  (
    .F(\ff_memory_RAMOUT_82_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[27]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[27]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_81_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_81_G[0]_s2  (
    .F(\ff_memory_RAMOUT_83_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[27]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[27]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_81_G[0]_s2 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_84_G[0]_s1  (
    .F(\ff_memory_RAMOUT_85_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_0_G[28]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_2_G[28]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_84_G[0]_s1 .INIT=8'hCA;
  LUT3 \ff_memory_RAMOUT_84_G[0]_s2  (
    .F(\ff_memory_RAMOUT_86_G[1]_1 ),
    .I0(\ff_memory_ff_memory_RAMREG_1_G[28]_1 ),
    .I1(\ff_memory_ff_memory_RAMREG_3_G[28]_1 ),
    .I2(ff_address_0[1]) 
);
defparam \ff_memory_RAMOUT_84_G[0]_s2 .INIT=8'hCA;
  LUT4 ff_memory_s145 (
    .F(ff_memory_147),
    .I0(w_info_address[1]),
    .I1(w_info_address[0]),
    .I2(ff_enable),
    .I3(ff_info_ram_we) 
);
defparam ff_memory_s145.INIT=16'h1000;
  LUT4 ff_memory_s146 (
    .F(ff_memory_149),
    .I0(w_info_address[1]),
    .I1(ff_info_ram_we),
    .I2(ff_enable),
    .I3(w_info_address[0]) 
);
defparam ff_memory_s146.INIT=16'h4000;
  LUT4 ff_memory_s147 (
    .F(ff_memory_151),
    .I0(w_info_address[0]),
    .I1(ff_info_ram_we),
    .I2(w_info_address[1]),
    .I3(ff_enable) 
);
defparam ff_memory_s147.INIT=16'h4000;
  LUT4 ff_memory_s148 (
    .F(ff_memory_153),
    .I0(ff_enable),
    .I1(ff_info_ram_we),
    .I2(w_info_address[1]),
    .I3(w_info_address[0]) 
);
defparam ff_memory_s148.INIT=16'h8000;
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address_0[1]),
    .D(w_info_address[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[0]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[0]_1 ),
    .D(ff_info_pattern[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[1]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[1]_1 ),
    .D(ff_info_pattern[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[2]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[2]_1 ),
    .D(ff_info_pattern[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[3]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[3]_1 ),
    .D(ff_info_pattern[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[4]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[4]_1 ),
    .D(ff_info_pattern[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[5]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[5]_1 ),
    .D(ff_info_pattern[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[6]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[6]_1 ),
    .D(ff_info_pattern[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[7]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[7]_1 ),
    .D(ff_info_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[8]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[8]_1 ),
    .D(ff_info_pattern[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[9]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[9]_1 ),
    .D(ff_info_pattern[9]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[10]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[10]_1 ),
    .D(ff_info_pattern[10]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[11]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[11]_1 ),
    .D(ff_info_pattern[11]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[12]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[12]_1 ),
    .D(ff_info_pattern[12]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[13]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[13]_1 ),
    .D(ff_info_pattern[13]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[14]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[14]_1 ),
    .D(ff_info_pattern[14]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[15]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[15]_1 ),
    .D(ff_info_pattern[15]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[16]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[16]_1 ),
    .D(ff_info_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[17]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[17]_1 ),
    .D(ff_info_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[18]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[18]_1 ),
    .D(ff_info_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[19]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[19]_1 ),
    .D(ff_info_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[20]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[20]_1 ),
    .D(ff_info_x[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[21]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[21]_1 ),
    .D(ff_info_x[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[22]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[22]_1 ),
    .D(ff_info_x[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[23]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[23]_1 ),
    .D(ff_info_x[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[24]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[24]_1 ),
    .D(ff_info_x[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[25]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[25]_1 ),
    .D(ff_info_x[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[26]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[26]_1 ),
    .D(ff_info_x[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[27]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[27]_1 ),
    .D(ff_info_x[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_0_G[28]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_0_G[28]_1 ),
    .D(ff_info_x[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_147) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[0]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[0]_1 ),
    .D(ff_info_pattern[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[1]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[1]_1 ),
    .D(ff_info_pattern[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[2]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[2]_1 ),
    .D(ff_info_pattern[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[3]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[3]_1 ),
    .D(ff_info_pattern[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[4]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[4]_1 ),
    .D(ff_info_pattern[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[5]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[5]_1 ),
    .D(ff_info_pattern[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[6]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[6]_1 ),
    .D(ff_info_pattern[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[7]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[7]_1 ),
    .D(ff_info_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[8]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[8]_1 ),
    .D(ff_info_pattern[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[9]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[9]_1 ),
    .D(ff_info_pattern[9]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[10]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[10]_1 ),
    .D(ff_info_pattern[10]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[11]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[11]_1 ),
    .D(ff_info_pattern[11]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[12]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[12]_1 ),
    .D(ff_info_pattern[12]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[13]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[13]_1 ),
    .D(ff_info_pattern[13]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[14]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[14]_1 ),
    .D(ff_info_pattern[14]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[15]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[15]_1 ),
    .D(ff_info_pattern[15]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[16]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[16]_1 ),
    .D(ff_info_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[17]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[17]_1 ),
    .D(ff_info_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[18]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[18]_1 ),
    .D(ff_info_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[19]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[19]_1 ),
    .D(ff_info_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[20]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[20]_1 ),
    .D(ff_info_x[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[21]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[21]_1 ),
    .D(ff_info_x[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[22]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[22]_1 ),
    .D(ff_info_x[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[23]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[23]_1 ),
    .D(ff_info_x[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[24]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[24]_1 ),
    .D(ff_info_x[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[25]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[25]_1 ),
    .D(ff_info_x[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[26]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[26]_1 ),
    .D(ff_info_x[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[27]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[27]_1 ),
    .D(ff_info_x[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_1_G[28]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_1_G[28]_1 ),
    .D(ff_info_x[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_149) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[0]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[0]_1 ),
    .D(ff_info_pattern[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[1]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[1]_1 ),
    .D(ff_info_pattern[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[2]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[2]_1 ),
    .D(ff_info_pattern[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[3]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[3]_1 ),
    .D(ff_info_pattern[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[4]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[4]_1 ),
    .D(ff_info_pattern[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[5]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[5]_1 ),
    .D(ff_info_pattern[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[6]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[6]_1 ),
    .D(ff_info_pattern[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[7]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[7]_1 ),
    .D(ff_info_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[8]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[8]_1 ),
    .D(ff_info_pattern[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[9]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[9]_1 ),
    .D(ff_info_pattern[9]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[10]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[10]_1 ),
    .D(ff_info_pattern[10]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[11]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[11]_1 ),
    .D(ff_info_pattern[11]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[12]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[12]_1 ),
    .D(ff_info_pattern[12]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[13]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[13]_1 ),
    .D(ff_info_pattern[13]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[14]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[14]_1 ),
    .D(ff_info_pattern[14]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[15]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[15]_1 ),
    .D(ff_info_pattern[15]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[16]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[16]_1 ),
    .D(ff_info_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[17]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[17]_1 ),
    .D(ff_info_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[18]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[18]_1 ),
    .D(ff_info_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[19]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[19]_1 ),
    .D(ff_info_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[20]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[20]_1 ),
    .D(ff_info_x[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[21]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[21]_1 ),
    .D(ff_info_x[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[22]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[22]_1 ),
    .D(ff_info_x[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[23]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[23]_1 ),
    .D(ff_info_x[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[24]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[24]_1 ),
    .D(ff_info_x[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[25]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[25]_1 ),
    .D(ff_info_x[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[26]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[26]_1 ),
    .D(ff_info_x[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[27]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[27]_1 ),
    .D(ff_info_x[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_2_G[28]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_2_G[28]_1 ),
    .D(ff_info_x[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_151) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[0]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[0]_1 ),
    .D(ff_info_pattern[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[1]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[1]_1 ),
    .D(ff_info_pattern[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[2]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[2]_1 ),
    .D(ff_info_pattern[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[3]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[3]_1 ),
    .D(ff_info_pattern[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[4]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[4]_1 ),
    .D(ff_info_pattern[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[5]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[5]_1 ),
    .D(ff_info_pattern[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[6]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[6]_1 ),
    .D(ff_info_pattern[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[7]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[7]_1 ),
    .D(ff_info_pattern[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[8]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[8]_1 ),
    .D(ff_info_pattern[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[9]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[9]_1 ),
    .D(ff_info_pattern[9]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[10]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[10]_1 ),
    .D(ff_info_pattern[10]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[11]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[11]_1 ),
    .D(ff_info_pattern[11]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[12]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[12]_1 ),
    .D(ff_info_pattern[12]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[13]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[13]_1 ),
    .D(ff_info_pattern[13]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[14]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[14]_1 ),
    .D(ff_info_pattern[14]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[15]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[15]_1 ),
    .D(ff_info_pattern[15]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[16]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[16]_1 ),
    .D(ff_info_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[17]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[17]_1 ),
    .D(ff_info_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[18]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[18]_1 ),
    .D(ff_info_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[19]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[19]_1 ),
    .D(ff_info_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[20]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[20]_1 ),
    .D(ff_info_x[0]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[21]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[21]_1 ),
    .D(ff_info_x[1]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[22]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[22]_1 ),
    .D(ff_info_x[2]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[23]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[23]_1 ),
    .D(ff_info_x[3]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[24]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[24]_1 ),
    .D(ff_info_x[4]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[25]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[25]_1 ),
    .D(ff_info_x[5]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[26]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[26]_1 ),
    .D(ff_info_x[6]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[27]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[27]_1 ),
    .D(ff_info_x[7]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  DFFE \ff_memory_ff_memory_RAMREG_3_G[28]_s0  (
    .Q(\ff_memory_ff_memory_RAMREG_3_G[28]_1 ),
    .D(ff_info_x[8]),
    .CLK(lcd_clk_d),
    .CE(ff_memory_153) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_3_G[0]_s0  (
    .O(\ff_memory_RAMOUT_3_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_4_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_5_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_6_G[0]_s0  (
    .O(\ff_memory_RAMOUT_6_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_7_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_8_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_9_G[0]_s0  (
    .O(\ff_memory_RAMOUT_9_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_10_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_11_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_12_G[0]_s0  (
    .O(\ff_memory_RAMOUT_12_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_13_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_14_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_15_G[0]_s0  (
    .O(\ff_memory_RAMOUT_15_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_16_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_17_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_18_G[0]_s0  (
    .O(\ff_memory_RAMOUT_18_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_19_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_20_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_21_G[0]_s0  (
    .O(\ff_memory_RAMOUT_21_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_22_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_23_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_24_G[0]_s0  (
    .O(\ff_memory_RAMOUT_24_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_25_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_26_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_27_G[0]_s0  (
    .O(\ff_memory_RAMOUT_27_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_28_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_29_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_30_G[0]_s0  (
    .O(\ff_memory_RAMOUT_30_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_31_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_32_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_33_G[0]_s0  (
    .O(\ff_memory_RAMOUT_33_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_34_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_35_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_36_G[0]_s0  (
    .O(\ff_memory_RAMOUT_36_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_37_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_38_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_39_G[0]_s0  (
    .O(\ff_memory_RAMOUT_39_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_40_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_41_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_42_G[0]_s0  (
    .O(\ff_memory_RAMOUT_42_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_43_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_44_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_45_G[0]_s0  (
    .O(\ff_memory_RAMOUT_45_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_46_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_47_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_48_G[0]_s0  (
    .O(\ff_memory_RAMOUT_48_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_49_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_50_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_51_G[0]_s0  (
    .O(\ff_memory_RAMOUT_51_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_52_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_53_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_54_G[0]_s0  (
    .O(\ff_memory_RAMOUT_54_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_55_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_56_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_57_G[0]_s0  (
    .O(\ff_memory_RAMOUT_57_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_58_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_59_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_60_G[0]_s0  (
    .O(\ff_memory_RAMOUT_60_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_61_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_62_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_63_G[0]_s0  (
    .O(\ff_memory_RAMOUT_63_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_64_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_65_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_66_G[0]_s0  (
    .O(\ff_memory_RAMOUT_66_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_67_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_68_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_69_G[0]_s0  (
    .O(\ff_memory_RAMOUT_69_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_70_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_71_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_72_G[0]_s0  (
    .O(\ff_memory_RAMOUT_72_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_73_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_74_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_75_G[0]_s0  (
    .O(\ff_memory_RAMOUT_75_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_76_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_77_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_78_G[0]_s0  (
    .O(\ff_memory_RAMOUT_78_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_79_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_80_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_81_G[0]_s0  (
    .O(\ff_memory_RAMOUT_81_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_82_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_83_G[1]_1 ),
    .S0(ff_address[0]) 
);
  MUX2_LUT5 \ff_memory_RAMOUT_84_G[0]_s0  (
    .O(\ff_memory_RAMOUT_84_G[0]_2 ),
    .I0(\ff_memory_RAMOUT_85_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_86_G[1]_1 ),
    .S0(ff_address[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte (
  lcd_clk_d,
  ff_enable,
  w_ram_even_we,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  n13_5,
  w_line_buf_rdata_even
)
;
input lcd_clk_d;
input ff_enable;
input w_ram_even_we;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output n13_5;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(lcd_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(ff_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_ram_256byte_0 (
  lcd_clk_d,
  ff_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_9,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input lcd_clk_d;
input ff_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_9;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(lcd_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_sprite (
  n647_5,
  lcd_clk_d,
  n648_7,
  n649_7,
  n650_7,
  n651_7,
  n652_9,
  n653_7,
  n654_7,
  n655_9,
  n1710_5,
  n526_4,
  n690_6,
  n239_23,
  n689_4,
  ff_bwindow_y,
  ff_enable,
  reg_r1_sp_zoom_Z,
  reg_r1_sp_size_Z,
  n139_11,
  n139_6,
  w_msx_reset_n,
  ff_pattern_generator_7_6,
  reg_r6_sp_gen_addr_Z,
  reg_r5_sp_atr_addr_Z,
  ff_vram_rdata,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_pre_dot_counter_y,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n1599_9,
  n2312_6,
  n228_23,
  w_line_buf_wdata_odd_7_7,
  n13_5,
  ff_y_test_address,
  ff_preread_address,
  w_sp_color_code,
  ff_main_state
)
;
input n647_5;
input lcd_clk_d;
input n648_7;
input n649_7;
input n650_7;
input n651_7;
input n652_9;
input n653_7;
input n654_7;
input n655_9;
input n1710_5;
input n526_4;
input n690_6;
input n239_23;
input n689_4;
input ff_bwindow_y;
input ff_enable;
input reg_r1_sp_zoom_Z;
input reg_r1_sp_size_Z;
input n139_11;
input n139_6;
input w_msx_reset_n;
input ff_pattern_generator_7_6;
input [2:0] reg_r6_sp_gen_addr_Z;
input [6:0] reg_r5_sp_atr_addr_Z;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input [2:0] w_eight_dot_state;
input [8:0] w_pre_dot_counter_x;
input [0:0] w_pre_dot_counter_y;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n1599_9;
output n2312_6;
output n228_23;
output w_line_buf_wdata_odd_7_7;
output n13_5;
output [13:2] ff_y_test_address;
output [13:0] ff_preread_address;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire n1471_6;
wire n1471_7;
wire n1472_6;
wire n1472_7;
wire n1473_6;
wire n1473_7;
wire n1474_6;
wire n1474_7;
wire n1475_6;
wire n1475_7;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1509_3;
wire n1510_3;
wire n1511_3;
wire n1512_3;
wire n1513_3;
wire n1514_3;
wire n1515_3;
wire n1516_3;
wire n1517_3;
wire n1518_3;
wire n1519_3;
wire n1520_3;
wire n1521_3;
wire n1522_3;
wire n1523_3;
wire n1551_3;
wire n1552_3;
wire n1553_3;
wire n1554_3;
wire n1555_3;
wire n1556_3;
wire n1557_3;
wire n1558_3;
wire n1559_3;
wire n1569_3;
wire n1570_3;
wire n1571_3;
wire n1572_3;
wire n1573_3;
wire n1574_3;
wire n2564_3;
wire n2574_3;
wire n2584_3;
wire n2594_3;
wire n1053_13;
wire n1054_13;
wire n1055_13;
wire n1056_13;
wire n1057_13;
wire n1058_13;
wire n1059_13;
wire n1060_13;
wire n1061_13;
wire n1062_13;
wire n1063_13;
wire n1064_13;
wire n1065_19;
wire n1066_19;
wire n1202_14;
wire n1203_14;
wire n1204_14;
wire n1402_4;
wire w_line_buf_wdata_even_7_5;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_13_6;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1469_5;
wire n538_6;
wire n537_6;
wire n536_6;
wire n489_6;
wire n488_6;
wire n487_6;
wire n486_6;
wire n1217_15;
wire n1216_15;
wire n1215_15;
wire n1214_15;
wire n1213_15;
wire n1212_15;
wire n1211_15;
wire n1210_15;
wire n1201_17;
wire n383_11;
wire n2008_5;
wire n2007_5;
wire n2006_5;
wire n2005_5;
wire n2004_5;
wire n1931_6;
wire n1930_6;
wire n1929_6;
wire n1928_6;
wire n1927_6;
wire n1926_6;
wire n1925_6;
wire n1196_10;
wire n1568_6;
wire ff_info_ram_we_7;
wire n1509_4;
wire n1551_4;
wire n1552_4;
wire n1553_4;
wire n1554_4;
wire n1555_4;
wire n1556_4;
wire n1557_4;
wire n1569_4;
wire n1570_4;
wire n1571_4;
wire n1572_4;
wire n1573_4;
wire n1574_4;
wire n2564_4;
wire n1053_14;
wire n1062_14;
wire n1063_14;
wire n1202_15;
wire n1720_5;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_sp_num_4_8;
wire ff_y_test_listup_addr_3_7;
wire ff_prepare_local_plane_num_1_7;
wire ff_info_x_8_7;
wire ff_info_pattern_15_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n536_7;
wire n487_7;
wire n1929_7;
wire n1928_7;
wire n1926_7;
wire n1598_7;
wire n1598_8;
wire n1598_9;
wire ff_info_ram_we_8;
wire n1509_5;
wire n1720_6;
wire ff_y_test_en_8;
wire ff_info_pattern_15_8;
wire n1598_10;
wire n1598_11;
wire n1598_12;
wire n1598_13;
wire n1598_14;
wire sp_vram_accessing_7;
wire ff_y_test_en_9;
wire ff_info_pattern_15_9;
wire n1598_15;
wire n1598_16;
wire n1598_17;
wire n1598_18;
wire n1598_19;
wire n1598_20;
wire n1598_21;
wire n1598_22;
wire n1598_23;
wire ff_y_test_listup_addr_3_9;
wire n1218_18;
wire n1219_17;
wire n1220_17;
wire n1221_17;
wire n1222_17;
wire n1223_17;
wire n1224_17;
wire n1225_17;
wire n1373_8;
wire n1599_7;
wire n1598_25;
wire n1915_7;
wire n1915_9;
wire sp_vram_accessing_9;
wire ff_line_buf_draw_we_9;
wire n1737_7;
wire n1733_7;
wire n1720_8;
wire n1410_6;
wire n1194_13;
wire n1373_10;
wire n1195_12;
wire ff_prepare_plane_num_4_7;
wire n1480_5;
wire n1479_5;
wire n1478_5;
wire n1477_5;
wire n1476_5;
wire n2725_7;
wire n2312_8;
wire n1524_7;
wire n228_21;
wire n229_21;
wire n229_23;
wire n1590_12;
wire n1591_8;
wire w_line_buf_wdata_odd_7_9;
wire n1373_12;
wire n1831_7;
wire n1932_9;
wire n1381_6;
wire n539_9;
wire n490_9;
wire n454_7;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1471_9;
wire n1472_9;
wire n1473_9;
wire n1474_9;
wire n1475_9;
wire \ff_memory_RAMOUT_1_G[1]_1 ;
wire \ff_memory_RAMOUT_2_G[1]_1 ;
wire \ff_memory_RAMOUT_3_G[0]_2 ;
wire \ff_memory_RAMOUT_6_G[0]_2 ;
wire \ff_memory_RAMOUT_9_G[0]_2 ;
wire \ff_memory_RAMOUT_12_G[0]_2 ;
wire \ff_memory_RAMOUT_15_G[0]_2 ;
wire \ff_memory_RAMOUT_18_G[0]_2 ;
wire \ff_memory_RAMOUT_21_G[0]_2 ;
wire \ff_memory_RAMOUT_24_G[0]_2 ;
wire \ff_memory_RAMOUT_27_G[0]_2 ;
wire \ff_memory_RAMOUT_30_G[0]_2 ;
wire \ff_memory_RAMOUT_33_G[0]_2 ;
wire \ff_memory_RAMOUT_36_G[0]_2 ;
wire \ff_memory_RAMOUT_39_G[0]_2 ;
wire \ff_memory_RAMOUT_42_G[0]_2 ;
wire \ff_memory_RAMOUT_45_G[0]_2 ;
wire \ff_memory_RAMOUT_48_G[0]_2 ;
wire \ff_memory_RAMOUT_51_G[0]_2 ;
wire \ff_memory_RAMOUT_54_G[0]_2 ;
wire \ff_memory_RAMOUT_57_G[0]_2 ;
wire \ff_memory_RAMOUT_60_G[0]_2 ;
wire \ff_memory_RAMOUT_63_G[0]_2 ;
wire \ff_memory_RAMOUT_66_G[0]_2 ;
wire \ff_memory_RAMOUT_69_G[0]_2 ;
wire \ff_memory_RAMOUT_72_G[0]_2 ;
wire \ff_memory_RAMOUT_75_G[0]_2 ;
wire \ff_memory_RAMOUT_78_G[0]_2 ;
wire \ff_memory_RAMOUT_81_G[0]_2 ;
wire \ff_memory_RAMOUT_84_G[0]_2 ;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [7:7] w_line_buf_draw_data;
wire [1:0] w_info_address;
wire [8:0] ff_cur_y;
wire [8:0] ff_prev_cur_y;
wire [2:0] ff_pattern_gen_base_address;
wire [6:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [1:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [1:0] ff_predraw_local_plane_num;
wire [7:0] w_listup_y;
wire [0:0] ff_address;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1471_s6 (
    .F(n1471_6),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1471_s6.INIT=8'hCA;
  LUT3 n1471_s7 (
    .F(n1471_7),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1471_s7.INIT=8'hCA;
  LUT3 n1472_s6 (
    .F(n1472_6),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1472_s6.INIT=8'hCA;
  LUT3 n1472_s7 (
    .F(n1472_7),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1472_s7.INIT=8'hCA;
  LUT3 n1473_s6 (
    .F(n1473_6),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1473_s6.INIT=8'hCA;
  LUT3 n1473_s7 (
    .F(n1473_7),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1473_s7.INIT=8'hCA;
  LUT3 n1474_s6 (
    .F(n1474_6),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1474_s6.INIT=8'hCA;
  LUT3 n1474_s7 (
    .F(n1474_7),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1474_s7.INIT=8'hCA;
  LUT3 n1475_s6 (
    .F(n1475_6),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1475_s6.INIT=8'hCA;
  LUT3 n1475_s7 (
    .F(n1475_7),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1475_s7.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_7_s0 (
    .F(w_line_buf_draw_data[7]),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_7_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1148_s0.INIT=8'hAC;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1149_s0.INIT=8'hCA;
  LUT3 n1150_s0 (
    .F(n1150_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1150_s0.INIT=8'hCA;
  LUT3 n1151_s0 (
    .F(n1151_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1151_s0.INIT=8'hCA;
  LUT3 n1509_s0 (
    .F(n1509_3),
    .I0(\ff_memory_RAMOUT_45_G[0]_2 ),
    .I1(ff_draw_pattern[14]),
    .I2(n1509_4) 
);
defparam n1509_s0.INIT=8'hAC;
  LUT3 n1510_s0 (
    .F(n1510_3),
    .I0(\ff_memory_RAMOUT_42_G[0]_2 ),
    .I1(ff_draw_pattern[13]),
    .I2(n1509_4) 
);
defparam n1510_s0.INIT=8'hAC;
  LUT3 n1511_s0 (
    .F(n1511_3),
    .I0(\ff_memory_RAMOUT_39_G[0]_2 ),
    .I1(ff_draw_pattern[12]),
    .I2(n1509_4) 
);
defparam n1511_s0.INIT=8'hAC;
  LUT3 n1512_s0 (
    .F(n1512_3),
    .I0(\ff_memory_RAMOUT_36_G[0]_2 ),
    .I1(ff_draw_pattern[11]),
    .I2(n1509_4) 
);
defparam n1512_s0.INIT=8'hAC;
  LUT3 n1513_s0 (
    .F(n1513_3),
    .I0(\ff_memory_RAMOUT_33_G[0]_2 ),
    .I1(ff_draw_pattern[10]),
    .I2(n1509_4) 
);
defparam n1513_s0.INIT=8'hAC;
  LUT3 n1514_s0 (
    .F(n1514_3),
    .I0(\ff_memory_RAMOUT_30_G[0]_2 ),
    .I1(ff_draw_pattern[9]),
    .I2(n1509_4) 
);
defparam n1514_s0.INIT=8'hAC;
  LUT3 n1515_s0 (
    .F(n1515_3),
    .I0(\ff_memory_RAMOUT_27_G[0]_2 ),
    .I1(ff_draw_pattern[8]),
    .I2(n1509_4) 
);
defparam n1515_s0.INIT=8'hAC;
  LUT3 n1516_s0 (
    .F(n1516_3),
    .I0(\ff_memory_RAMOUT_24_G[0]_2 ),
    .I1(ff_draw_pattern[7]),
    .I2(n1509_4) 
);
defparam n1516_s0.INIT=8'hAC;
  LUT3 n1517_s0 (
    .F(n1517_3),
    .I0(\ff_memory_RAMOUT_21_G[0]_2 ),
    .I1(ff_draw_pattern[6]),
    .I2(n1509_4) 
);
defparam n1517_s0.INIT=8'hAC;
  LUT3 n1518_s0 (
    .F(n1518_3),
    .I0(\ff_memory_RAMOUT_18_G[0]_2 ),
    .I1(ff_draw_pattern[5]),
    .I2(n1509_4) 
);
defparam n1518_s0.INIT=8'hAC;
  LUT3 n1519_s0 (
    .F(n1519_3),
    .I0(\ff_memory_RAMOUT_15_G[0]_2 ),
    .I1(ff_draw_pattern[4]),
    .I2(n1509_4) 
);
defparam n1519_s0.INIT=8'hAC;
  LUT3 n1520_s0 (
    .F(n1520_3),
    .I0(\ff_memory_RAMOUT_12_G[0]_2 ),
    .I1(ff_draw_pattern[3]),
    .I2(n1509_4) 
);
defparam n1520_s0.INIT=8'hAC;
  LUT3 n1521_s0 (
    .F(n1521_3),
    .I0(\ff_memory_RAMOUT_9_G[0]_2 ),
    .I1(ff_draw_pattern[2]),
    .I2(n1509_4) 
);
defparam n1521_s0.INIT=8'hAC;
  LUT3 n1522_s0 (
    .F(n1522_3),
    .I0(\ff_memory_RAMOUT_6_G[0]_2 ),
    .I1(ff_draw_pattern[1]),
    .I2(n1509_4) 
);
defparam n1522_s0.INIT=8'hAC;
  LUT3 n1523_s0 (
    .F(n1523_3),
    .I0(\ff_memory_RAMOUT_3_G[0]_2 ),
    .I1(ff_draw_pattern[0]),
    .I2(n1509_4) 
);
defparam n1523_s0.INIT=8'hAC;
  LUT4 n1551_s0 (
    .F(n1551_3),
    .I0(\ff_memory_RAMOUT_84_G[0]_2 ),
    .I1(n1551_4),
    .I2(ff_draw_x[8]),
    .I3(n1509_4) 
);
defparam n1551_s0.INIT=16'hAA3C;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(\ff_memory_RAMOUT_81_G[0]_2 ),
    .I1(ff_draw_x[7]),
    .I2(n1552_4),
    .I3(n1509_4) 
);
defparam n1552_s0.INIT=16'hAA3C;
  LUT4 n1553_s0 (
    .F(n1553_3),
    .I0(\ff_memory_RAMOUT_78_G[0]_2 ),
    .I1(n1553_4),
    .I2(ff_draw_x[6]),
    .I3(n1509_4) 
);
defparam n1553_s0.INIT=16'hAA3C;
  LUT4 n1554_s0 (
    .F(n1554_3),
    .I0(\ff_memory_RAMOUT_75_G[0]_2 ),
    .I1(n1554_4),
    .I2(ff_draw_x[5]),
    .I3(n1509_4) 
);
defparam n1554_s0.INIT=16'hAA3C;
  LUT4 n1555_s0 (
    .F(n1555_3),
    .I0(\ff_memory_RAMOUT_72_G[0]_2 ),
    .I1(ff_draw_x[4]),
    .I2(n1555_4),
    .I3(n1509_4) 
);
defparam n1555_s0.INIT=16'hAA3C;
  LUT4 n1556_s0 (
    .F(n1556_3),
    .I0(\ff_memory_RAMOUT_69_G[0]_2 ),
    .I1(n1556_4),
    .I2(ff_draw_x[3]),
    .I3(n1509_4) 
);
defparam n1556_s0.INIT=16'hAA3C;
  LUT4 n1557_s0 (
    .F(n1557_3),
    .I0(\ff_memory_RAMOUT_66_G[0]_2 ),
    .I1(n1557_4),
    .I2(ff_draw_x[2]),
    .I3(n1509_4) 
);
defparam n1557_s0.INIT=16'hAA3C;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(\ff_memory_RAMOUT_63_G[0]_2 ),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1509_4) 
);
defparam n1558_s0.INIT=16'hAA3C;
  LUT3 n1559_s0 (
    .F(n1559_3),
    .I0(\ff_memory_RAMOUT_60_G[0]_2 ),
    .I1(ff_draw_x[0]),
    .I2(n1509_4) 
);
defparam n1559_s0.INIT=8'hA3;
  LUT3 n1569_s0 (
    .F(n1569_3),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(n1569_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1569_s0.INIT=8'hCA;
  LUT3 n1570_s0 (
    .F(n1570_3),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(n1570_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1570_s0.INIT=8'hCA;
  LUT3 n1571_s0 (
    .F(n1571_3),
    .I0(ff_draw_color[3]),
    .I1(n1571_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1571_s0.INIT=8'hCA;
  LUT3 n1572_s0 (
    .F(n1572_3),
    .I0(ff_draw_color[2]),
    .I1(n1572_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1572_s0.INIT=8'hCA;
  LUT3 n1573_s0 (
    .F(n1573_3),
    .I0(ff_draw_color[1]),
    .I1(n1573_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1573_s0.INIT=8'hCA;
  LUT3 n1574_s0 (
    .F(n1574_3),
    .I0(ff_draw_color[0]),
    .I1(n1574_4),
    .I2(w_line_buf_draw_data[7]) 
);
defparam n1574_s0.INIT=8'hCA;
  LUT3 n2564_s0 (
    .F(n2564_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n2564_4) 
);
defparam n2564_s0.INIT=8'h10;
  LUT3 n2574_s0 (
    .F(n2574_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n2564_4) 
);
defparam n2574_s0.INIT=8'h40;
  LUT3 n2584_s0 (
    .F(n2584_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n2564_4) 
);
defparam n2584_s0.INIT=8'h40;
  LUT3 n2594_s0 (
    .F(n2594_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n2564_4) 
);
defparam n2594_s0.INIT=8'h80;
  LUT3 n1053_s9 (
    .F(n1053_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1053_14) 
);
defparam n1053_s9.INIT=8'hAC;
  LUT3 n1054_s9 (
    .F(n1054_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1053_14) 
);
defparam n1054_s9.INIT=8'hAC;
  LUT3 n1055_s9 (
    .F(n1055_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1053_14) 
);
defparam n1055_s9.INIT=8'hAC;
  LUT3 n1056_s9 (
    .F(n1056_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1053_14) 
);
defparam n1056_s9.INIT=8'hAC;
  LUT3 n1057_s9 (
    .F(n1057_13),
    .I0(ff_attribute_base_address[2]),
    .I1(ff_prepare_pattern_num[6]),
    .I2(n1053_14) 
);
defparam n1057_s9.INIT=8'hAC;
  LUT3 n1058_s9 (
    .F(n1058_13),
    .I0(ff_attribute_base_address[1]),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n1053_14) 
);
defparam n1058_s9.INIT=8'hAC;
  LUT3 n1059_s9 (
    .F(n1059_13),
    .I0(ff_attribute_base_address[0]),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n1053_14) 
);
defparam n1059_s9.INIT=8'hAC;
  LUT3 n1060_s9 (
    .F(n1060_13),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n1053_14) 
);
defparam n1060_s9.INIT=8'hAC;
  LUT3 n1061_s9 (
    .F(n1061_13),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n1053_14) 
);
defparam n1061_s9.INIT=8'hAC;
  LUT3 n1062_s9 (
    .F(n1062_13),
    .I0(ff_prepare_plane_num[2]),
    .I1(n1062_14),
    .I2(n1053_14) 
);
defparam n1062_s9.INIT=8'hA3;
  LUT3 n1063_s9 (
    .F(n1063_13),
    .I0(ff_prepare_plane_num[1]),
    .I1(n1063_14),
    .I2(n1053_14) 
);
defparam n1063_s9.INIT=8'hA3;
  LUT3 n1064_s9 (
    .F(n1064_13),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1053_14) 
);
defparam n1064_s9.INIT=8'hAC;
  LUT4 n1065_s12 (
    .F(n1065_19),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1065_s12.INIT=16'hFC8A;
  LUT4 n1066_s12 (
    .F(n1066_19),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_prepare_line_num[0]) 
);
defparam n1066_s12.INIT=16'hFCC4;
  LUT4 n1202_s10 (
    .F(n1202_14),
    .I0(ff_vram_rdata[7]),
    .I1(ff_info_x[7]),
    .I2(n1202_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1202_s10.INIT=16'h3CAA;
  LUT4 n1203_s10 (
    .F(n1203_14),
    .I0(ff_vram_rdata[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1203_s10.INIT=16'hC3AA;
  LUT3 n1204_s10 (
    .F(n1204_14),
    .I0(ff_vram_rdata[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1204_s10.INIT=8'h3A;
  LUT4 n1402_s1 (
    .F(n1402_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1373_10) 
);
defparam n1402_s1.INIT=16'h4000;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1373_8),
    .I2(n2312_6),
    .I3(n689_4) 
);
defparam ff_y_test_en_s2.INIT=16'hF400;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num[4]),
    .I1(ff_y_test_sp_num_4_7),
    .I2(ff_y_test_sp_num_4_8),
    .I3(n2312_8) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF70;
  LUT3 ff_preread_address_13_s2 (
    .F(ff_preread_address_13_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n526_4) 
);
defparam ff_preread_address_13_s2.INIT=8'h70;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(n1196_10),
    .I3(ff_prepare_plane_num_4_7) 
);
defparam ff_prepare_end_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(ff_vram_rdata[7]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_info_x_8_7),
    .I3(n1373_10) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'hE0;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(w_line_buf_draw_data[7]),
    .I1(n1720_5),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_9) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(n1599_9),
    .I3(ff_sp_predraw_end_7) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hF800;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n1737_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n1915_9),
    .I1(ff_window_x_7),
    .I2(n690_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(ff_window_x),
    .I1(w_dot_state[0]),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hB000;
  LUT2 n1469_s2 (
    .F(n1469_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1469_s2.INIT=4'h6;
  LUT3 n538_s2 (
    .F(n538_6),
    .I0(n2312_6),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_listup_addr[1]) 
);
defparam n538_s2.INIT=8'h14;
  LUT4 n537_s2 (
    .F(n537_6),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n2312_6),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n537_s2.INIT=16'h0708;
  LUT3 n536_s2 (
    .F(n536_6),
    .I0(n2312_6),
    .I1(n536_7),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n536_s2.INIT=8'h14;
  LUT3 n489_s2 (
    .F(n489_6),
    .I0(n2312_6),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n489_s2.INIT=8'h14;
  LUT4 n488_s2 (
    .F(n488_6),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n2312_6),
    .I3(ff_y_test_sp_num[2]) 
);
defparam n488_s2.INIT=16'h0708;
  LUT3 n487_s2 (
    .F(n487_6),
    .I0(n2312_6),
    .I1(n487_7),
    .I2(ff_y_test_sp_num[3]) 
);
defparam n487_s2.INIT=8'h14;
  LUT3 n486_s2 (
    .F(n486_6),
    .I0(n2312_6),
    .I1(ff_y_test_sp_num[4]),
    .I2(ff_y_test_sp_num_4_7) 
);
defparam n486_s2.INIT=8'h14;
  LUT2 n1217_s10 (
    .F(n1217_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[0]) 
);
defparam n1217_s10.INIT=4'h4;
  LUT2 n1216_s10 (
    .F(n1216_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[1]) 
);
defparam n1216_s10.INIT=4'h4;
  LUT2 n1215_s10 (
    .F(n1215_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[2]) 
);
defparam n1215_s10.INIT=4'h4;
  LUT2 n1214_s10 (
    .F(n1214_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[3]) 
);
defparam n1214_s10.INIT=4'h4;
  LUT2 n1213_s10 (
    .F(n1213_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[4]) 
);
defparam n1213_s10.INIT=4'h4;
  LUT2 n1212_s10 (
    .F(n1212_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[5]) 
);
defparam n1212_s10.INIT=4'h4;
  LUT2 n1211_s10 (
    .F(n1211_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[6]) 
);
defparam n1211_s10.INIT=4'h4;
  LUT2 n1210_s10 (
    .F(n1210_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[7]) 
);
defparam n1210_s10.INIT=4'h4;
  LUT4 n1201_s12 (
    .F(n1201_17),
    .I0(ff_info_x[7]),
    .I1(n1202_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1201_s12.INIT=16'hB400;
  LUT4 n383_s6 (
    .F(n383_11),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n383_s6.INIT=16'h0A0C;
  LUT4 n2008_s1 (
    .F(n2008_5),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2008_s1.INIT=16'hCA00;
  LUT4 n2007_s1 (
    .F(n2007_5),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2007_s1.INIT=16'hCA00;
  LUT4 n2006_s1 (
    .F(n2006_5),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2006_s1.INIT=16'hCA00;
  LUT4 n2005_s1 (
    .F(n2005_5),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2005_s1.INIT=16'hCA00;
  LUT4 n2004_s1 (
    .F(n2004_5),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2004_s1.INIT=16'hCA00;
  LUT3 n1931_s2 (
    .F(n1931_6),
    .I0(n1915_9),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]) 
);
defparam n1931_s2.INIT=8'h14;
  LUT4 n1930_s2 (
    .F(n1930_6),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n1915_9),
    .I3(ff_line_buf_disp_x[2]) 
);
defparam n1930_s2.INIT=16'h0708;
  LUT3 n1929_s2 (
    .F(n1929_6),
    .I0(n1915_9),
    .I1(n1929_7),
    .I2(ff_line_buf_disp_x[3]) 
);
defparam n1929_s2.INIT=8'h14;
  LUT3 n1928_s2 (
    .F(n1928_6),
    .I0(n1915_9),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1928_7) 
);
defparam n1928_s2.INIT=8'h14;
  LUT4 n1927_s2 (
    .F(n1927_6),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n1928_7),
    .I2(n1915_9),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n1927_s2.INIT=16'h0708;
  LUT3 n1926_s2 (
    .F(n1926_6),
    .I0(n1915_9),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n1926_7) 
);
defparam n1926_s2.INIT=8'h14;
  LUT4 n1925_s2 (
    .F(n1925_6),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n1926_7),
    .I2(n1915_9),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n1925_s2.INIT=16'h0708;
  LUT2 n1196_s5 (
    .F(n1196_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1196_s5.INIT=4'h4;
  LUT4 n1568_s2 (
    .F(n1568_6),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_line_buf_draw_data[7]) 
);
defparam n1568_s2.INIT=16'hCAFF;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(w_dot_state[1]),
    .I1(n1373_8),
    .I2(n1196_10),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT4 n1509_s1 (
    .F(n1509_4),
    .I0(w_pre_dot_counter_x[1]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n1509_5),
    .I3(w_pre_dot_counter_x[0]) 
);
defparam n1509_s1.INIT=16'h1000;
  LUT2 n1551_s1 (
    .F(n1551_4),
    .I0(ff_draw_x[7]),
    .I1(n1552_4) 
);
defparam n1551_s1.INIT=4'h8;
  LUT4 n1552_s1 (
    .F(n1552_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1555_4) 
);
defparam n1552_s1.INIT=16'h8000;
  LUT3 n1553_s1 (
    .F(n1553_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1555_4) 
);
defparam n1553_s1.INIT=8'h80;
  LUT2 n1554_s1 (
    .F(n1554_4),
    .I0(ff_draw_x[4]),
    .I1(n1555_4) 
);
defparam n1554_s1.INIT=4'h8;
  LUT4 n1555_s1 (
    .F(n1555_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1555_s1.INIT=16'h8000;
  LUT3 n1556_s1 (
    .F(n1556_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1556_s1.INIT=8'h80;
  LUT2 n1557_s1 (
    .F(n1557_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1557_s1.INIT=4'h8;
  LUT3 n1569_s1 (
    .F(n1569_4),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1569_s1.INIT=8'hCA;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1570_s1.INIT=8'hCA;
  LUT3 n1571_s1 (
    .F(n1571_4),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1571_s1.INIT=8'hCA;
  LUT3 n1572_s1 (
    .F(n1572_4),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1572_s1.INIT=8'hCA;
  LUT3 n1573_s1 (
    .F(n1573_4),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1573_s1.INIT=8'hCA;
  LUT3 n1574_s1 (
    .F(n1574_4),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1574_s1.INIT=8'hCA;
  LUT3 n2564_s1 (
    .F(n2564_4),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n2312_6),
    .I2(ff_y_test_listup_addr_3_7) 
);
defparam n2564_s1.INIT=8'h10;
  LUT3 n1053_s10 (
    .F(n1053_14),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1053_s10.INIT=8'hD3;
  LUT3 n1062_s10 (
    .F(n1062_14),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1062_s10.INIT=8'hC5;
  LUT3 n1063_s10 (
    .F(n1063_14),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1063_s10.INIT=8'h35;
  LUT2 n1202_s11 (
    .F(n1202_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1202_s11.INIT=4'h1;
  LUT4 n1720_s2 (
    .F(n1720_5),
    .I0(n1720_6),
    .I1(ff_draw_x[8]),
    .I2(ff_sp_predraw_end),
    .I3(ff_draw_pattern[15]) 
);
defparam n1720_s2.INIT=16'h0100;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(n229_23),
    .I1(n2312_6),
    .I2(sp_vram_accessing_9),
    .I3(n690_6) 
);
defparam sp_vram_accessing_s3.INIT=16'h0D00;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(ff_y_test_sp_num_4_7),
    .I2(ff_y_test_listup_addr[2]),
    .I3(ff_y_test_en_8) 
);
defparam ff_y_test_en_s3.INIT=16'h0777;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h8000;
  LUT3 ff_y_test_sp_num_4_s4 (
    .F(ff_y_test_sp_num_4_8),
    .I0(ff_y_test_en),
    .I1(n689_4),
    .I2(n1373_8) 
);
defparam ff_y_test_sp_num_4_s4.INIT=8'h80;
  LUT3 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_en_8),
    .I2(ff_y_test_sp_num_4_8) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=8'h40;
  LUT3 ff_prepare_local_plane_num_1_s3 (
    .F(ff_prepare_local_plane_num_1_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_1_s3.INIT=8'h80;
  LUT2 ff_info_x_8_s3 (
    .F(ff_info_x_8_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam ff_info_x_8_s3.INIT=4'h4;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(ff_info_pattern_15_8),
    .I1(w_eight_dot_state[1]),
    .I2(n1373_10),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_15_s3.INIT=16'hB000;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n228_23),
    .I2(n526_4),
    .I3(n139_11) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h4000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n1926_7) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT3 n536_s3 (
    .F(n536_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_listup_addr[1]) 
);
defparam n536_s3.INIT=8'h80;
  LUT3 n487_s3 (
    .F(n487_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]) 
);
defparam n487_s3.INIT=8'h80;
  LUT3 n1929_s3 (
    .F(n1929_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]) 
);
defparam n1929_s3.INIT=8'h80;
  LUT4 n1928_s3 (
    .F(n1928_7),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n1928_s3.INIT=16'h8000;
  LUT3 n1926_s3 (
    .F(n1926_7),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1928_7) 
);
defparam n1926_s3.INIT=8'h80;
  LUT2 n1598_s3 (
    .F(n1598_7),
    .I0(ff_cur_y[6]),
    .I1(ff_prev_cur_y[6]) 
);
defparam n1598_s3.INIT=4'h9;
  LUT4 n1598_s4 (
    .F(n1598_8),
    .I0(n1598_10),
    .I1(ff_cur_y[4]),
    .I2(ff_prev_cur_y[4]),
    .I3(n1598_11) 
);
defparam n1598_s4.INIT=16'hDBBD;
  LUT4 n1598_s5 (
    .F(n1598_9),
    .I0(n1598_12),
    .I1(n2312_6),
    .I2(n1598_13),
    .I3(n1598_14) 
);
defparam n1598_s5.INIT=16'h0400;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(ff_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT2 n1509_s2 (
    .F(n1509_5),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[4]) 
);
defparam n1509_s2.INIT=4'h1;
  LUT4 n1720_s3 (
    .F(n1720_6),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam n1720_s3.INIT=16'h0001;
  LUT4 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_en_9) 
);
defparam ff_y_test_en_s4.INIT=16'h0100;
  LUT4 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(w_eight_dot_state[0]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(ff_info_pattern_15_9) 
);
defparam ff_info_pattern_15_s4.INIT=16'h0100;
  LUT4 n1598_s6 (
    .F(n1598_10),
    .I0(ff_prev_cur_y[4]),
    .I1(ff_cur_y[4]),
    .I2(ff_prev_cur_y[5]),
    .I3(ff_cur_y[5]) 
);
defparam n1598_s6.INIT=16'h1EC3;
  LUT4 n1598_s7 (
    .F(n1598_11),
    .I0(ff_prev_cur_y[1]),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_prev_cur_y[2]),
    .I3(ff_prev_cur_y[3]) 
);
defparam n1598_s7.INIT=16'h8000;
  LUT4 n1598_s8 (
    .F(n1598_12),
    .I0(n1598_15),
    .I1(n1598_7),
    .I2(ff_cur_y[5]),
    .I3(ff_prev_cur_y[5]) 
);
defparam n1598_s8.INIT=16'hB23B;
  LUT4 n1598_s9 (
    .F(n1598_13),
    .I0(n1598_16),
    .I1(ff_prev_cur_y[7]),
    .I2(ff_cur_y[7]),
    .I3(n1598_17) 
);
defparam n1598_s9.INIT=16'hC53C;
  LUT4 n1598_s10 (
    .F(n1598_14),
    .I0(n1598_18),
    .I1(n1598_19),
    .I2(n1598_20),
    .I3(n1598_21) 
);
defparam n1598_s10.INIT=16'h0004;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n139_6),
    .I3(n1915_7) 
);
defparam sp_vram_accessing_s5.INIT=16'h4000;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_en_s5.INIT=16'hF331;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_9),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8EAF;
  LUT4 n1598_s11 (
    .F(n1598_15),
    .I0(ff_cur_y[4]),
    .I1(ff_prev_cur_y[4]),
    .I2(n1598_11),
    .I3(n1598_7) 
);
defparam n1598_s11.INIT=16'hC0BF;
  LUT2 n1598_s12 (
    .F(n1598_16),
    .I0(ff_prev_cur_y[8]),
    .I1(ff_cur_y[8]) 
);
defparam n1598_s12.INIT=4'h4;
  LUT4 n1598_s13 (
    .F(n1598_17),
    .I0(ff_prev_cur_y[4]),
    .I1(ff_prev_cur_y[5]),
    .I2(ff_prev_cur_y[6]),
    .I3(n1598_11) 
);
defparam n1598_s13.INIT=16'h8000;
  LUT4 n1598_s14 (
    .F(n1598_18),
    .I0(ff_cur_y[1]),
    .I1(n1598_22),
    .I2(ff_prev_cur_y[1]),
    .I3(ff_prev_cur_y[0]) 
);
defparam n1598_s14.INIT=16'hE77B;
  LUT3 n1598_s15 (
    .F(n1598_19),
    .I0(n1598_23),
    .I1(ff_cur_y[3]),
    .I2(ff_prev_cur_y[3]) 
);
defparam n1598_s15.INIT=8'h69;
  LUT4 n1598_s16 (
    .F(n1598_20),
    .I0(ff_cur_y[7]),
    .I1(ff_prev_cur_y[7]),
    .I2(ff_cur_y[8]),
    .I3(ff_prev_cur_y[8]) 
);
defparam n1598_s16.INIT=16'h0BB0;
  LUT2 n1598_s17 (
    .F(n1598_21),
    .I0(ff_prev_cur_y[0]),
    .I1(ff_cur_y[0]) 
);
defparam n1598_s17.INIT=4'h9;
  LUT2 n1598_s18 (
    .F(n1598_22),
    .I0(ff_cur_y[2]),
    .I1(ff_prev_cur_y[2]) 
);
defparam n1598_s18.INIT=4'h9;
  LUT3 n1598_s19 (
    .F(n1598_23),
    .I0(ff_prev_cur_y[1]),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_prev_cur_y[2]) 
);
defparam n1598_s19.INIT=8'h80;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n2312_8),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_en_8),
    .I3(ff_y_test_sp_num_4_8) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'hBAAA;
  LUT3 n1218_s12 (
    .F(n1218_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[7]) 
);
defparam n1218_s12.INIT=8'h20;
  LUT3 n1219_s11 (
    .F(n1219_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[6]) 
);
defparam n1219_s11.INIT=8'h20;
  LUT3 n1220_s11 (
    .F(n1220_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[5]) 
);
defparam n1220_s11.INIT=8'h20;
  LUT3 n1221_s11 (
    .F(n1221_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[4]) 
);
defparam n1221_s11.INIT=8'h20;
  LUT3 n1222_s11 (
    .F(n1222_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[3]) 
);
defparam n1222_s11.INIT=8'h20;
  LUT3 n1223_s11 (
    .F(n1223_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[2]) 
);
defparam n1223_s11.INIT=8'h20;
  LUT3 n1224_s11 (
    .F(n1224_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[1]) 
);
defparam n1224_s11.INIT=8'h20;
  LUT3 n1225_s11 (
    .F(n1225_17),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[0]) 
);
defparam n1225_s11.INIT=8'h20;
  LUT3 n1373_s4 (
    .F(n1373_8),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1373_s4.INIT=8'h20;
  LUT3 n1599_s3 (
    .F(n1599_7),
    .I0(n1599_9),
    .I1(w_msx_reset_n),
    .I2(ff_sp_predraw_end_7) 
);
defparam n1599_s3.INIT=8'h80;
  LUT4 n1598_s20 (
    .F(n1598_25),
    .I0(ff_cur_y[6]),
    .I1(ff_prev_cur_y[6]),
    .I2(n1598_8),
    .I3(n1598_9) 
);
defparam n1598_s20.INIT=16'h90FF;
  LUT4 n1599_s4 (
    .F(n1599_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n1599_s4.INIT=16'h0001;
  LUT4 n1915_s3 (
    .F(n1915_7),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n1915_s3.INIT=16'h0004;
  LUT3 n2312_s2 (
    .F(n2312_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(n139_11) 
);
defparam n2312_s2.INIT=8'h40;
  LUT3 n1915_s4 (
    .F(n1915_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1599_9),
    .I2(n1915_7) 
);
defparam n1915_s4.INIT=8'h40;
  LUT3 sp_vram_accessing_s6 (
    .F(sp_vram_accessing_9),
    .I0(sp_vram_accessing_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s6.INIT=8'h10;
  LUT4 ff_line_buf_draw_we_s4 (
    .F(ff_line_buf_draw_we_9),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s4.INIT=16'h0800;
  LUT3 n1737_s3 (
    .F(n1737_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_6) 
);
defparam n1737_s3.INIT=8'h40;
  LUT3 n1733_s3 (
    .F(n1733_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n689_4) 
);
defparam n1733_s3.INIT=8'h40;
  LUT4 n1720_s4 (
    .F(n1720_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n526_4),
    .I3(n1720_5) 
);
defparam n1720_s4.INIT=16'h4000;
  LUT4 n1410_s2 (
    .F(n1410_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1373_10) 
);
defparam n1410_s2.INIT=16'h1000;
  LUT4 n1194_s6 (
    .F(n1194_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1194_s6.INIT=16'h0440;
  LUT4 n1373_s5 (
    .F(n1373_10),
    .I0(w_msx_reset_n),
    .I1(n689_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1373_s5.INIT=16'h0800;
  LUT3 n1195_s6 (
    .F(n1195_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1195_s6.INIT=8'h10;
  LUT4 ff_prepare_plane_num_4_s2 (
    .F(ff_prepare_plane_num_4_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num_1_7),
    .I3(n689_4) 
);
defparam ff_prepare_plane_num_4_s2.INIT=16'hFB00;
  LUT4 n1480_s1 (
    .F(n1480_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1475_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1480_s1.INIT=16'hACAA;
  LUT4 n1479_s1 (
    .F(n1479_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1474_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1479_s1.INIT=16'hACAA;
  LUT4 n1478_s1 (
    .F(n1478_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1473_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1478_s1.INIT=16'hACAA;
  LUT4 n1477_s1 (
    .F(n1477_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1472_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1477_s1.INIT=16'hACAA;
  LUT4 n1476_s1 (
    .F(n1476_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1471_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1476_s1.INIT=16'hACAA;
  LUT4 n2725_s3 (
    .F(n2725_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n2725_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s1 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s1.INIT=16'hACAA;
  LUT4 w_info_address_1_s1 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s1.INIT=16'hACAA;
  LUT4 n2312_s3 (
    .F(n2312_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable),
    .I3(n2312_6) 
);
defparam n2312_s3.INIT=16'h4000;
  LUT4 n1524_s2 (
    .F(n1524_7),
    .I0(\ff_memory_RAMOUT_1_G[1]_1 ),
    .I1(\ff_memory_RAMOUT_2_G[1]_1 ),
    .I2(ff_address[0]),
    .I3(n1509_4) 
);
defparam n1524_s2.INIT=16'hCA00;
  LUT4 n228_s13 (
    .F(n228_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_prepare_end),
    .I3(sp_vram_accessing_5) 
);
defparam n228_s13.INIT=16'h46AA;
  LUT2 n228_s14 (
    .F(n228_23),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n228_s14.INIT=4'h4;
  LUT3 n229_s13 (
    .F(n229_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n229_s13.INIT=8'h1C;
  LUT2 n229_s14 (
    .F(n229_23),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n229_s14.INIT=4'h1;
  LUT4 n1590_s5 (
    .F(n1590_12),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_msx_reset_n),
    .I3(ff_sp_predraw_end_7) 
);
defparam n1590_s5.INIT=16'h6AAA;
  LUT3 n1591_s3 (
    .F(n1591_8),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(w_msx_reset_n),
    .I2(ff_sp_predraw_end_7) 
);
defparam n1591_s3.INIT=8'h6A;
  LUT4 w_line_buf_wdata_odd_7_s3 (
    .F(w_line_buf_wdata_odd_7_7),
    .I0(ff_enable),
    .I1(w_msx_reset_n),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s3.INIT=16'hEA40;
  LUT2 w_line_buf_wdata_odd_7_s4 (
    .F(w_line_buf_wdata_odd_7_9),
    .I0(ff_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s4.INIT=4'h8;
  LUT4 n1373_s6 (
    .F(n1373_12),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1373_10) 
);
defparam n1373_s6.INIT=16'h2000;
  LUT4 n1831_s3 (
    .F(n1831_7),
    .I0(w_msx_reset_n),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_6) 
);
defparam n1831_s3.INIT=16'h2000;
  LUT4 n1932_s4 (
    .F(n1932_9),
    .I0(ff_line_buf_disp_x[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1599_9),
    .I3(n1915_7) 
);
defparam n1932_s4.INIT=16'h4555;
  LUT4 n1381_s2 (
    .F(n1381_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1373_10) 
);
defparam n1381_s2.INIT=16'h1000;
  LUT4 n539_s4 (
    .F(n539_9),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1599_9),
    .I3(n139_11) 
);
defparam n539_s4.INIT=16'h4555;
  LUT4 n490_s4 (
    .F(n490_9),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1599_9),
    .I3(n139_11) 
);
defparam n490_s4.INIT=16'h4555;
  LUT4 n454_s2 (
    .F(n454_7),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1599_9),
    .I3(n139_11) 
);
defparam n454_s2.INIT=16'h2000;
  DFFE ff_cur_y_8_s0 (
    .Q(ff_cur_y[8]),
    .D(n647_5),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n648_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n649_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n650_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n651_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n652_9),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n653_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n654_7),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n655_9),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_8_s0 (
    .Q(ff_prev_cur_y[8]),
    .D(ff_cur_y[8]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_7_s0 (
    .Q(ff_prev_cur_y[7]),
    .D(ff_cur_y[7]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_6_s0 (
    .Q(ff_prev_cur_y[6]),
    .D(ff_cur_y[6]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_5_s0 (
    .Q(ff_prev_cur_y[5]),
    .D(ff_cur_y[5]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_4_s0 (
    .Q(ff_prev_cur_y[4]),
    .D(ff_cur_y[4]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_3_s0 (
    .Q(ff_prev_cur_y[3]),
    .D(ff_cur_y[3]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_2_s0 (
    .Q(ff_prev_cur_y[2]),
    .D(ff_cur_y[2]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_1_s0 (
    .Q(ff_prev_cur_y[1]),
    .D(ff_cur_y[1]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_prev_cur_y_0_s0 (
    .Q(ff_prev_cur_y[0]),
    .D(ff_cur_y[0]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r5_sp_atr_addr_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r5_sp_atr_addr_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r5_sp_atr_addr_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r5_sp_atr_addr_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r5_sp_atr_addr_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r5_sp_atr_addr_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r5_sp_atr_addr_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n2312_8) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n383_11),
    .CLK(lcd_clk_d),
    .CE(sp_vram_accessing_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n454_7),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n486_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n487_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n488_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n489_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n490_9),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n536_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n537_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n538_6),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n539_9),
    .CLK(lcd_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n1710_5) 
);
  DFFE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n2564_3) 
);
  DFFE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n2564_3) 
);
  DFFE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n2564_3) 
);
  DFFE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n2564_3) 
);
  DFFE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n2564_3) 
);
  DFFE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n2574_3) 
);
  DFFE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n2574_3) 
);
  DFFE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n2574_3) 
);
  DFFE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n2574_3) 
);
  DFFE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n2574_3) 
);
  DFFE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n2584_3) 
);
  DFFE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n2584_3) 
);
  DFFE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n2584_3) 
);
  DFFE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n2584_3) 
);
  DFFE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n2584_3) 
);
  DFFE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n2594_3) 
);
  DFFE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n2594_3) 
);
  DFFE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n2594_3) 
);
  DFFE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n2594_3) 
);
  DFFE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n2594_3) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address[13]),
    .D(ff_attribute_base_address[6]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address[11]),
    .D(ff_attribute_base_address[4]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address[10]),
    .D(ff_attribute_base_address[3]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address[9]),
    .D(ff_attribute_base_address[2]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address[8]),
    .D(ff_attribute_base_address[1]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address[7]),
    .D(ff_attribute_base_address[0]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(lcd_clk_d),
    .CE(n526_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address[13]),
    .D(n1053_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address[12]),
    .D(n1054_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address[11]),
    .D(n1055_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n1056_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n1057_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n1058_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n1059_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n1060_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n1061_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n1062_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n1063_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n1064_13),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n1065_19),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n1066_19),
    .CLK(lcd_clk_d),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n2725_7),
    .CLK(lcd_clk_d),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1194_13),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1195_12),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1196_10),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_end_6),
    .RESET(n1710_5) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1373_12) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1373_12) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1373_12) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1373_12) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1201_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1202_14),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1203_14),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1204_14),
    .CLK(lcd_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n1381_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1381_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1381_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1381_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1381_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1210_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1211_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1212_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1213_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1214_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1215_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1216_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1217_15),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1218_18),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1219_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1220_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1221_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1222_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1223_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1224_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1225_17),
    .CLK(lcd_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(n1402_4) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1148_3),
    .CLK(lcd_clk_d),
    .CE(n1410_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1149_3),
    .CLK(lcd_clk_d),
    .CE(n1410_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1150_3),
    .CLK(lcd_clk_d),
    .CE(n1410_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1151_3),
    .CLK(lcd_clk_d),
    .CE(n1410_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1476_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1477_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1478_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1479_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1480_5),
    .CLK(lcd_clk_d),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1598_25),
    .CLK(lcd_clk_d),
    .CE(ff_sp_predraw_end_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1509_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1510_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1511_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1512_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1513_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1514_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1515_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1516_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1517_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1518_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1519_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1520_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1521_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1522_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1523_3),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1524_7),
    .CLK(lcd_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(w_line_buf_draw_data[7]),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1568_6),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1569_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1570_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1571_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1572_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1573_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1574_3),
    .CLK(lcd_clk_d),
    .CE(n1720_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1552_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1553_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1554_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1555_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1556_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1557_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1558_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1559_3),
    .CLK(lcd_clk_d),
    .CE(n1737_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(\ff_memory_RAMOUT_57_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(n1733_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(\ff_memory_RAMOUT_54_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(n1733_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(\ff_memory_RAMOUT_51_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(n1733_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(\ff_memory_RAMOUT_48_G[0]_2 ),
    .CLK(lcd_clk_d),
    .CE(n1733_7),
    .RESET(n1710_5) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1551_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1552_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1553_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1554_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1555_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1556_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1557_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1558_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1559_3),
    .CLK(lcd_clk_d),
    .CE(n1831_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n1925_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n1926_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n1927_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n1928_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n1929_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n1930_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n1931_6),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n1932_9),
    .CLK(lcd_clk_d),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n1915_9),
    .CLK(lcd_clk_d),
    .CE(ff_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n239_23),
    .CLK(lcd_clk_d),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2004_5),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2005_5),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2006_5),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2007_5),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2008_5),
    .CLK(lcd_clk_d),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(lcd_clk_d),
    .CE(n2312_8),
    .RESET(n1710_5) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n228_21),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n229_21),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_1_s3 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1590_12),
    .CLK(lcd_clk_d),
    .RESET(n1599_7) 
);
defparam ff_predraw_local_plane_num_1_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1591_8),
    .CLK(lcd_clk_d),
    .RESET(n1599_7) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(ff_vram_rdata[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(ff_vram_rdata[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(ff_vram_rdata[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(ff_vram_rdata[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(ff_vram_rdata[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(ff_vram_rdata[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(ff_vram_rdata[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(ff_vram_rdata[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  MUX2_LUT5 n1471_s5 (
    .O(n1471_9),
    .I0(n1471_6),
    .I1(n1471_7),
    .S0(n1469_5) 
);
  MUX2_LUT5 n1472_s5 (
    .O(n1472_9),
    .I0(n1472_6),
    .I1(n1472_7),
    .S0(n1469_5) 
);
  MUX2_LUT5 n1473_s5 (
    .O(n1473_9),
    .I0(n1473_6),
    .I1(n1473_7),
    .S0(n1469_5) 
);
  MUX2_LUT5 n1474_s5 (
    .O(n1474_9),
    .I0(n1474_6),
    .I1(n1474_7),
    .S0(n1469_5) 
);
  MUX2_LUT5 n1475_s5 (
    .O(n1475_9),
    .I0(n1475_6),
    .I1(n1475_7),
    .S0(n1469_5) 
);
  vdp_spinforam u_sprite_info_ram (
    .lcd_clk_d(lcd_clk_d),
    .ff_enable(ff_enable),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[1:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_x(ff_info_x[8:0]),
    .\ff_memory_RAMOUT_1_G[1]_1 (\ff_memory_RAMOUT_1_G[1]_1 ),
    .\ff_memory_RAMOUT_2_G[1]_1 (\ff_memory_RAMOUT_2_G[1]_1 ),
    .\ff_memory_RAMOUT_3_G[0]_2 (\ff_memory_RAMOUT_3_G[0]_2 ),
    .\ff_memory_RAMOUT_6_G[0]_2 (\ff_memory_RAMOUT_6_G[0]_2 ),
    .\ff_memory_RAMOUT_9_G[0]_2 (\ff_memory_RAMOUT_9_G[0]_2 ),
    .\ff_memory_RAMOUT_12_G[0]_2 (\ff_memory_RAMOUT_12_G[0]_2 ),
    .\ff_memory_RAMOUT_15_G[0]_2 (\ff_memory_RAMOUT_15_G[0]_2 ),
    .\ff_memory_RAMOUT_18_G[0]_2 (\ff_memory_RAMOUT_18_G[0]_2 ),
    .\ff_memory_RAMOUT_21_G[0]_2 (\ff_memory_RAMOUT_21_G[0]_2 ),
    .\ff_memory_RAMOUT_24_G[0]_2 (\ff_memory_RAMOUT_24_G[0]_2 ),
    .\ff_memory_RAMOUT_27_G[0]_2 (\ff_memory_RAMOUT_27_G[0]_2 ),
    .\ff_memory_RAMOUT_30_G[0]_2 (\ff_memory_RAMOUT_30_G[0]_2 ),
    .\ff_memory_RAMOUT_33_G[0]_2 (\ff_memory_RAMOUT_33_G[0]_2 ),
    .\ff_memory_RAMOUT_36_G[0]_2 (\ff_memory_RAMOUT_36_G[0]_2 ),
    .\ff_memory_RAMOUT_39_G[0]_2 (\ff_memory_RAMOUT_39_G[0]_2 ),
    .\ff_memory_RAMOUT_42_G[0]_2 (\ff_memory_RAMOUT_42_G[0]_2 ),
    .\ff_memory_RAMOUT_45_G[0]_2 (\ff_memory_RAMOUT_45_G[0]_2 ),
    .\ff_memory_RAMOUT_48_G[0]_2 (\ff_memory_RAMOUT_48_G[0]_2 ),
    .\ff_memory_RAMOUT_51_G[0]_2 (\ff_memory_RAMOUT_51_G[0]_2 ),
    .\ff_memory_RAMOUT_54_G[0]_2 (\ff_memory_RAMOUT_54_G[0]_2 ),
    .\ff_memory_RAMOUT_57_G[0]_2 (\ff_memory_RAMOUT_57_G[0]_2 ),
    .\ff_memory_RAMOUT_60_G[0]_2 (\ff_memory_RAMOUT_60_G[0]_2 ),
    .\ff_memory_RAMOUT_63_G[0]_2 (\ff_memory_RAMOUT_63_G[0]_2 ),
    .\ff_memory_RAMOUT_66_G[0]_2 (\ff_memory_RAMOUT_66_G[0]_2 ),
    .\ff_memory_RAMOUT_69_G[0]_2 (\ff_memory_RAMOUT_69_G[0]_2 ),
    .\ff_memory_RAMOUT_72_G[0]_2 (\ff_memory_RAMOUT_72_G[0]_2 ),
    .\ff_memory_RAMOUT_75_G[0]_2 (\ff_memory_RAMOUT_75_G[0]_2 ),
    .\ff_memory_RAMOUT_78_G[0]_2 (\ff_memory_RAMOUT_78_G[0]_2 ),
    .\ff_memory_RAMOUT_81_G[0]_2 (\ff_memory_RAMOUT_81_G[0]_2 ),
    .\ff_memory_RAMOUT_84_G[0]_2 (\ff_memory_RAMOUT_84_G[0]_2 ),
    .ff_address(ff_address[0])
);
  vdp_ram_256byte u_even_line_buf (
    .lcd_clk_d(lcd_clk_d),
    .ff_enable(ff_enable),
    .w_ram_even_we(w_ram_even_we),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .n13_5(n13_5),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_0 u_odd_line_buf (
    .lcd_clk_d(lcd_clk_d),
    .ff_enable(ff_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_9(w_line_buf_wdata_odd_7_9),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_register (
  lcd_clk_d,
  n1710_5,
  n1162_5,
  ff_enable,
  n496_10,
  w_msx_reset_n,
  n281_7,
  n129_5,
  n96_4,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  w_vram_write_ack,
  n479_7,
  w_vram_addr_set_ack,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_do,
  ff_d,
  reg_r1_disp_on_Z,
  w_vram_addr_set_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_vsync_int_en_Z,
  w_vram_rd_req,
  w_vram_write_req,
  w_clr_vsync_int,
  n415_12,
  n442_6,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r2_pattern_name_Z,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r3_color_Z,
  reg_r5_sp_atr_addr_Z
)
;
input lcd_clk_d;
input n1710_5;
input n1162_5;
input ff_enable;
input n496_10;
input w_msx_reset_n;
input n281_7;
input n129_5;
input n96_4;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input w_vram_write_ack;
input n479_7;
input w_vram_addr_set_ack;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
input [7:7] w_do;
input [7:7] ff_d;
output reg_r1_disp_on_Z;
output w_vram_addr_set_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_vsync_int_en_Z;
output w_vram_rd_req;
output w_vram_write_req;
output w_clr_vsync_int;
output n415_12;
output n442_6;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [3:0] reg_r2_pattern_name_Z;
output [13:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output [2:0] reg_r4_pattern_generator_Z;
output [2:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [7:0] reg_r3_color_Z;
output [6:0] reg_r5_sp_atr_addr_Z;
wire n331_4;
wire n1122_4;
wire n443_4;
wire n451_4;
wire n454_4;
wire n461_4;
wire n464_4;
wire n472_4;
wire n476_4;
wire n483_4;
wire vdp_vram_address_cpu_13_3;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire n1123_4;
wire n980_5;
wire n1014_5;
wire n34_6;
wire n34_7;
wire vdp_vram_addr_set_req_7;
wire n1014_7;
wire n34_9;
wire n35_7;
wire n415_8;
wire n1123_7;
wire n140_5;
wire n451_7;
wire n443_8;
wire n980_9;
wire n998_6;
wire ff_wr_req;
wire ff_rd_req;
wire vdp_p1_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire [7:0] vdp_p1_data;
wire [2:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [3:0] ff_r2_pt_nam_addr;
wire VCC;
wire GND;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(w_a_i_0),
    .I1(n140_5),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n331_s1.INIT=8'h78;
  LUT2 n1122_s1 (
    .F(n1122_4),
    .I0(n1123_4),
    .I1(w_msx_reset_n) 
);
defparam n1122_s1.INIT=4'hB;
  LUT3 n443_s1 (
    .F(n443_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n443_8) 
);
defparam n443_s1.INIT=8'h80;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n451_7) 
);
defparam n451_s1.INIT=8'h80;
  LUT3 n454_s1 (
    .F(n454_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n443_8) 
);
defparam n454_s1.INIT=8'h40;
  LUT3 n461_s1 (
    .F(n461_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n451_7) 
);
defparam n461_s1.INIT=8'h40;
  LUT3 n464_s1 (
    .F(n464_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(n443_8) 
);
defparam n464_s1.INIT=8'h40;
  LUT3 n472_s1 (
    .F(n472_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(n451_7) 
);
defparam n472_s1.INIT=8'h40;
  LUT3 n476_s1 (
    .F(n476_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n443_8) 
);
defparam n476_s1.INIT=8'h10;
  LUT3 n483_s1 (
    .F(n483_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n451_7) 
);
defparam n483_s1.INIT=8'h10;
  LUT4 vdp_vram_addr_set_req_s2 (
    .F(vdp_vram_address_cpu_13_3),
    .I0(n281_7),
    .I1(w_do[7]),
    .I2(vdp_vram_addr_set_req_7),
    .I3(n980_5) 
);
defparam vdp_vram_addr_set_req_s2.INIT=16'hB000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(d_Z[7]),
    .I1(n1014_5),
    .I2(n140_5),
    .I3(n1123_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h008F;
  LUT4 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(d_Z[6]),
    .I1(vdp_vram_address_cpu_13_3),
    .I2(w_a_i_0),
    .I3(n1123_4) 
);
defparam vdp_vram_rd_req_s3.INIT=16'h4F44;
  LUT4 n1123_s1 (
    .F(n1123_4),
    .I0(ff_rd_req),
    .I1(n129_5),
    .I2(n96_4),
    .I3(n34_6) 
);
defparam n1123_s1.INIT=16'h4000;
  LUT2 n980_s2 (
    .F(n980_5),
    .I0(n1123_4),
    .I1(n140_5) 
);
defparam n980_s2.INIT=4'h4;
  LUT2 n1014_s2 (
    .F(n1014_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_a_i_0) 
);
defparam n1014_s2.INIT=4'h4;
  LUT4 n34_s3 (
    .F(n34_6),
    .I0(w_a_i_5),
    .I1(w_a_i_3),
    .I2(w_a_i_4),
    .I3(n34_7) 
);
defparam n34_s3.INIT=16'h4000;
  LUT2 n34_s4 (
    .F(n34_7),
    .I0(w_a_i_1),
    .I1(w_a_i_7) 
);
defparam n34_s4.INIT=4'h4;
  LUT4 vdp_vram_addr_set_req_s4 (
    .F(vdp_vram_addr_set_req_7),
    .I0(n129_5),
    .I1(ff_d[7]),
    .I2(vdp_p1_is_1st_byte),
    .I3(w_a_i_0) 
);
defparam vdp_vram_addr_set_req_s4.INIT=16'h0700;
  LUT4 n1014_s3 (
    .F(n1014_7),
    .I0(d_Z[7]),
    .I1(n980_5),
    .I2(vdp_p1_is_1st_byte),
    .I3(w_a_i_0) 
);
defparam n1014_s3.INIT=16'h0800;
  LUT3 n34_s5 (
    .F(n34_9),
    .I0(ff_wr_n_i),
    .I1(n96_4),
    .I2(n34_6) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n35_s3 (
    .F(n35_7),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n96_4),
    .I3(n34_6) 
);
defparam n35_s3.INIT=16'h4000;
  LUT4 n415_s4 (
    .F(n415_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_a_i_0),
    .I3(n980_5) 
);
defparam n415_s4.INIT=16'hA3AA;
  LUT3 n415_s6 (
    .F(n415_12),
    .I0(ff_enable),
    .I1(w_vram_write_ack),
    .I2(n479_7) 
);
defparam n415_s6.INIT=8'hC6;
  LUT4 n1123_s3 (
    .F(n1123_7),
    .I0(ff_enable),
    .I1(w_a_i_0),
    .I2(w_clr_vsync_int),
    .I3(n1123_4) 
);
defparam n1123_s3.INIT=16'hDC50;
  LUT4 n140_s1 (
    .F(n140_5),
    .I0(ff_wr_n_i),
    .I1(n96_4),
    .I2(n34_6),
    .I3(ff_wr_req) 
);
defparam n140_s1.INIT=16'hBF00;
  LUT4 n451_s3 (
    .F(n451_7),
    .I0(vdp_reg_ptr[0]),
    .I1(vdpregwrpulse),
    .I2(n140_5),
    .I3(n1123_4) 
);
defparam n451_s3.INIT=16'h0004;
  LUT4 n443_s4 (
    .F(n443_8),
    .I0(vdpregwrpulse),
    .I1(vdp_reg_ptr[0]),
    .I2(n140_5),
    .I3(n1123_4) 
);
defparam n443_s4.INIT=16'h0008;
  LUT3 n980_s4 (
    .F(n980_9),
    .I0(w_a_i_0),
    .I1(n1123_4),
    .I2(n140_5) 
);
defparam n980_s4.INIT=8'h10;
  LUT4 n998_s2 (
    .F(n998_6),
    .I0(w_a_i_0),
    .I1(vdp_p1_is_1st_byte),
    .I2(n1123_4),
    .I3(n140_5) 
);
defparam n998_s2.INIT=16'h0800;
  DFFR ff_wr_req_s0 (
    .Q(ff_wr_req),
    .D(n34_9),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFR ff_rd_req_s0 (
    .Q(ff_rd_req),
    .D(n35_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(lcd_clk_d),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n998_6),
    .RESET(n1710_5) 
);
  DFFS vdp_p1_is_1st_byte_s0 (
    .Q(vdp_p1_is_1st_byte),
    .D(n331_4),
    .CLK(lcd_clk_d),
    .SET(n1122_4) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(n140_5),
    .CLK(lcd_clk_d),
    .CE(vdpregwrpulse_8),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n1014_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n1014_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n1014_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n442_6),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(d_Z[7]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(d_Z[6]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(d_Z[5]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(d_Z[4]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(d_Z[3]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(d_Z[2]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(d_Z[1]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(d_Z[0]),
    .CLK(lcd_clk_d),
    .CE(n980_9),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n483_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n483_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n483_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_vsync_int_en_s0 (
    .Q(reg_r1_vsync_int_en_Z),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n476_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n472_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n472_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n472_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n472_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n461_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n461_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n461_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n451_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n443_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_7_s0 (
    .Q(reg_r3_color_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_6_s0 (
    .Q(reg_r3_color_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_5_s0 (
    .Q(reg_r3_color_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_4_s0 (
    .Q(reg_r3_color_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_3_s0 (
    .Q(reg_r3_color_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_2_s0 (
    .Q(reg_r3_color_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_1_s0 (
    .Q(reg_r3_color_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_0_s0 (
    .Q(reg_r3_color_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n464_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_6_s0 (
    .Q(reg_r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_5_s0 (
    .Q(reg_r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_4_s0 (
    .Q(reg_r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_3_s0 (
    .Q(reg_r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_2_s0 (
    .Q(reg_r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_1_s0 (
    .Q(reg_r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_0_s0 (
    .Q(reg_r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(lcd_clk_d),
    .CE(n454_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n496_10),
    .CLK(lcd_clk_d),
    .CE(vdp_vram_rd_req_5),
    .RESET(n1710_5) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFR vdp_vram_wr_req_s1 (
    .Q(w_vram_write_req),
    .D(n415_8),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam vdp_vram_wr_req_s1.INIT=1'b0;
  DFFR clr_vsync_int_s5 (
    .Q(w_clr_vsync_int),
    .D(n1123_7),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam clr_vsync_int_s5.INIT=1'b0;
  INV n442_s3 (
    .O(n442_6),
    .I(w_vram_addr_set_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_ram_line_buffer (
  lcd_clk_d,
  n13_5,
  ff_we_e,
  ff_enable,
  ff_addr_e,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_12,
  ff_d_13,
  ff_d_14,
  ff_d_0_12,
  ff_d_1_13,
  ff_d_2_14,
  ff_d_3_15,
  ff_d_4_16,
  ff_d_5_17,
  ff_d_6_18,
  ff_d_7_19,
  ff_d_8_20,
  ff_d_9_21,
  ff_d_10_22,
  ff_d_12_23,
  ff_d_13_24,
  ff_d_14_25,
  out_e
)
;
input lcd_clk_d;
input n13_5;
input ff_we_e;
input ff_enable;
input [9:0] ff_addr_e;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_12;
input ff_d_13;
input ff_d_14;
output ff_d_0_12;
output ff_d_1_13;
output ff_d_2_14;
output ff_d_3_15;
output ff_d_4_16;
output ff_d_5_17;
output ff_d_6_18;
output ff_d_7_19;
output ff_d_8_20;
output ff_d_9_21;
output ff_d_10_22;
output ff_d_12_23;
output ff_d_13_24;
output ff_d_14_25;
output [14:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(lcd_clk_d),
    .RESET(ff_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_14_25),
    .D(ff_d_14),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_13_24),
    .D(ff_d_13),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_12_23),
    .D(ff_d_12),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_10_22),
    .D(ff_d_10),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_9_21),
    .D(ff_d_9),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_8_20),
    .D(ff_d_8),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_7_19),
    .D(ff_d_7),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_6_18),
    .D(ff_d_6),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_5_17),
    .D(ff_d_5),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_4_16),
    .D(ff_d_4),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_3_15),
    .D(ff_d_3),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_2_14),
    .D(ff_d_2),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_1_13),
    .D(ff_d_1),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0_12),
    .D(ff_d_0),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_14_25,ff_d_13_24,ff_d_12_23,ff_d_14_25,ff_d_10_22,ff_d_9_21,ff_d_8_20,ff_d_7_19,ff_d_6_18,ff_d_5_17,ff_d_4_16,ff_d_3_15,ff_d_2_14,ff_d_1_13,ff_d_0_12}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer */
module vdp_ram_line_buffer_0 (
  lcd_clk_d,
  n13_5,
  ff_we_o,
  ff_enable,
  ff_addr_o,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_12,
  ff_d_13,
  ff_d_14,
  out_o
)
;
input lcd_clk_d;
input n13_5;
input ff_we_o;
input ff_enable;
input [9:0] ff_addr_o;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_12;
input ff_d_13;
input ff_d_14;
output [14:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(lcd_clk_d),
    .RESET(ff_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(lcd_clk_d),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_14,ff_d_13,ff_d_12,ff_d_14,ff_d_10,ff_d_9,ff_d_8,ff_d_7,ff_d_6,ff_d_5,ff_d_4,ff_d_3,ff_d_2,ff_d_1,ff_d_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer_0 */
module vdp_double_buffer (
  lcd_clk_d,
  ff_enable,
  w_video_r_5_4,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_v_count,
  ff_h_cnt,
  w_h_count,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input lcd_clk_d;
input ff_enable;
input w_video_r_5_4;
input n13_5;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [1:1] w_v_count;
input [9:0] ff_h_cnt;
input [10:1] w_h_count;
output [4:0] w_data_r_out;
output [4:0] w_data_g_out;
output [4:0] w_data_b_out;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_5;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_5;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n56_4;
wire n57_5;
wire n59_4;
wire n59_5;
wire n60_5;
wire n61_4;
wire n61_5;
wire n62_4;
wire n62_5;
wire n63_4;
wire n64_5;
wire n65_4;
wire n65_5;
wire n66_4;
wire n63_7;
wire n60_7;
wire n64_7;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [14:0] ff_d;
wire [14:0] ff_d_0;
wire [14:0] out_e;
wire [14:0] out_o;
wire VCC;
wire GND;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n59_4),
    .I1(n59_5),
    .I2(w_v_count[1]) 
);
defparam n59_s0.INIT=8'h35;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(n60_7),
    .I1(ff_h_cnt[8]),
    .I2(n60_5),
    .I3(w_v_count[1]) 
);
defparam n60_s0.INIT=16'hC355;
  LUT4 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(n61_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam n61_s0.INIT=16'hAAC3;
  LUT4 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(w_h_count[7]),
    .I2(n62_5),
    .I3(w_v_count[1]) 
);
defparam n62_s0.INIT=16'h553C;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(n63_4),
    .I1(ff_h_cnt[5]),
    .I2(n63_7),
    .I3(w_v_count[1]) 
);
defparam n63_s0.INIT=16'hC3AA;
  LUT4 n64_s0 (
    .F(n64_3),
    .I0(n64_7),
    .I1(ff_h_cnt[4]),
    .I2(n64_5),
    .I3(w_v_count[1]) 
);
defparam n64_s0.INIT=16'h3C55;
  LUT4 n65_s0 (
    .F(n65_3),
    .I0(n65_4),
    .I1(w_h_count[4]),
    .I2(n65_5),
    .I3(w_v_count[1]) 
);
defparam n65_s0.INIT=16'h553C;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(n66_4),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam n66_s0.INIT=16'h55C3;
  LUT3 n67_s2 (
    .F(n67_5),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam n67_s2.INIT=8'h53;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam n68_s0.INIT=8'hAC;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n59_5),
    .I1(n59_4),
    .I2(w_v_count[1]) 
);
defparam n69_s0.INIT=8'h35;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(n60_7),
    .I1(ff_h_cnt[8]),
    .I2(n60_5),
    .I3(w_v_count[1]) 
);
defparam n70_s0.INIT=16'h55C3;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(n61_4),
    .I1(n61_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam n71_s0.INIT=16'hC3AA;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(n62_4),
    .I1(w_h_count[7]),
    .I2(n62_5),
    .I3(w_v_count[1]) 
);
defparam n72_s0.INIT=16'h3C55;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(n63_4),
    .I1(ff_h_cnt[5]),
    .I2(n63_7),
    .I3(w_v_count[1]) 
);
defparam n73_s0.INIT=16'hAAC3;
  LUT4 n74_s0 (
    .F(n74_3),
    .I0(n64_7),
    .I1(ff_h_cnt[4]),
    .I2(n64_5),
    .I3(w_v_count[1]) 
);
defparam n74_s0.INIT=16'h553C;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(n65_4),
    .I1(w_h_count[4]),
    .I2(n65_5),
    .I3(w_v_count[1]) 
);
defparam n75_s0.INIT=16'h3C55;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(n66_4),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam n76_s0.INIT=16'hC355;
  LUT3 n77_s2 (
    .F(n77_5),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam n77_s2.INIT=8'h35;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[1]) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[1]) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[1]) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[1]) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[1]) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[1]) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[1]) 
);
defparam n85_s0.INIT=8'hCA;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[1]) 
);
defparam n86_s0.INIT=8'hCA;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[1]) 
);
defparam n87_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT2 n56_s1 (
    .F(n56_4),
    .I0(w_v_count[1]),
    .I1(ff_enable) 
);
defparam n56_s1.INIT=4'h8;
  LUT2 n57_s2 (
    .F(n57_5),
    .I0(w_v_count[1]),
    .I1(ff_enable) 
);
defparam n57_s2.INIT=4'h4;
  LUT4 n59_s1 (
    .F(n59_4),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n61_5),
    .I3(w_h_count[10]) 
);
defparam n59_s1.INIT=16'h01FE;
  LUT3 n59_s2 (
    .F(n59_5),
    .I0(ff_h_cnt[8]),
    .I1(n60_5),
    .I2(ff_h_cnt[9]) 
);
defparam n59_s2.INIT=8'h1E;
  LUT4 n60_s2 (
    .F(n60_5),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(n63_7),
    .I3(ff_h_cnt[7]) 
);
defparam n60_s2.INIT=16'hFE00;
  LUT4 n61_s1 (
    .F(n61_4),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(n63_7),
    .I3(ff_h_cnt[7]) 
);
defparam n61_s1.INIT=16'h01FE;
  LUT2 n61_s2 (
    .F(n61_5),
    .I0(w_h_count[7]),
    .I1(n62_5) 
);
defparam n61_s2.INIT=4'h8;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(ff_h_cnt[5]),
    .I1(n63_7),
    .I2(ff_h_cnt[6]) 
);
defparam n62_s1.INIT=8'h1E;
  LUT4 n62_s2 (
    .F(n62_5),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(n65_5),
    .I3(w_h_count[6]) 
);
defparam n62_s2.INIT=16'hEF00;
  LUT4 n63_s1 (
    .F(n63_4),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n65_5),
    .I3(w_h_count[6]) 
);
defparam n63_s1.INIT=16'h10EF;
  LUT3 n64_s2 (
    .F(n64_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]) 
);
defparam n64_s2.INIT=8'h80;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]) 
);
defparam n65_s1.INIT=8'h87;
  LUT2 n65_s2 (
    .F(n65_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]) 
);
defparam n65_s2.INIT=4'h1;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]) 
);
defparam n66_s1.INIT=4'h9;
  LUT4 n63_s3 (
    .F(n63_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam n63_s3.INIT=16'h8000;
  LUT4 n60_s3 (
    .F(n60_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[7]),
    .I2(n62_5),
    .I3(w_h_count[9]) 
);
defparam n60_s3.INIT=16'h15EA;
  LUT4 n64_s3 (
    .F(n64_7),
    .I0(w_h_count[4]),
    .I1(w_h_count[2]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n64_s3.INIT=16'h01FE;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n56_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n57_5) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n59_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n60_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n61_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n62_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n63_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n64_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n65_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n66_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n67_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n68_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n69_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n70_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n71_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n72_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n73_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n74_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n75_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n76_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n77_5),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n78_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_r_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_g_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[5]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[4]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[3]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[2]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[1]),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n79_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n80_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_data_r_out[2]),
    .D(n81_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_data_r_out[1]),
    .D(n82_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_0_s0 (
    .Q(w_data_r_out[0]),
    .D(n83_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n84_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n85_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_data_g_out[2]),
    .D(n86_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_data_g_out[1]),
    .D(n87_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_0_s0 (
    .Q(w_data_g_out[0]),
    .D(n88_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n89_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n90_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_data_b_out[2]),
    .D(n91_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_data_b_out[1]),
    .D(n92_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_0_s0 (
    .Q(w_data_b_out[0]),
    .D(n93_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable) 
);
  vdp_ram_line_buffer u_buf_even (
    .lcd_clk_d(lcd_clk_d),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .ff_enable(ff_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d_0(ff_d[0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_4(ff_d[4]),
    .ff_d_5(ff_d[5]),
    .ff_d_6(ff_d[6]),
    .ff_d_7(ff_d[7]),
    .ff_d_8(ff_d[8]),
    .ff_d_9(ff_d[9]),
    .ff_d_10(ff_d[10]),
    .ff_d_12(ff_d[12]),
    .ff_d_13(ff_d[13]),
    .ff_d_14(ff_d[14]),
    .ff_d_0_12(ff_d_0[0]),
    .ff_d_1_13(ff_d_0[1]),
    .ff_d_2_14(ff_d_0[2]),
    .ff_d_3_15(ff_d_0[3]),
    .ff_d_4_16(ff_d_0[4]),
    .ff_d_5_17(ff_d_0[5]),
    .ff_d_6_18(ff_d_0[6]),
    .ff_d_7_19(ff_d_0[7]),
    .ff_d_8_20(ff_d_0[8]),
    .ff_d_9_21(ff_d_0[9]),
    .ff_d_10_22(ff_d_0[10]),
    .ff_d_12_23(ff_d_0[12]),
    .ff_d_13_24(ff_d_0[13]),
    .ff_d_14_25(ff_d_0[14]),
    .out_e(out_e[14:0])
);
  vdp_ram_line_buffer_0 u_buf_odd (
    .lcd_clk_d(lcd_clk_d),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .ff_enable(ff_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d_0(ff_d_0[0]),
    .ff_d_1(ff_d_0[1]),
    .ff_d_2(ff_d_0[2]),
    .ff_d_3(ff_d_0[3]),
    .ff_d_4(ff_d_0[4]),
    .ff_d_5(ff_d_0[5]),
    .ff_d_6(ff_d_0[6]),
    .ff_d_7(ff_d_0[7]),
    .ff_d_8(ff_d_0[8]),
    .ff_d_9(ff_d_0[9]),
    .ff_d_10(ff_d_0[10]),
    .ff_d_12(ff_d_0[12]),
    .ff_d_13(ff_d_0[13]),
    .ff_d_14(ff_d_0[14]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_double_buffer */
module vdp_lcd (
  lcd_clk_d,
  n262_2,
  n1710_5,
  w_msx_reset_n,
  ff_enable,
  n92_5,
  w_video_r_5_4,
  n13_5,
  w_v_count,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_h_count,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_de_d,
  n367_8,
  n367_9,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input lcd_clk_d;
input n262_2;
input n1710_5;
input w_msx_reset_n;
input ff_enable;
input n92_5;
input w_video_r_5_4;
input n13_5;
input [10:0] w_v_count;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [10:1] w_h_count;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_de_d;
output n367_8;
output n367_9;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire w_h_pulse_end;
wire w_h_back_porch_end;
wire n401_4;
wire n412_4;
wire ff_v_active_6;
wire ff_vsync_n_5;
wire n367_6;
wire w_h_pulse_end_7;
wire w_h_pulse_end_8;
wire w_h_back_porch_end_7;
wire w_h_vdp_active_start_9;
wire n401_5;
wire n401_6;
wire n412_5;
wire ff_v_active_7;
wire ff_vsync_n_6;
wire n367_7;
wire w_h_pulse_end_9;
wire w_h_vdp_active_start_10;
wire ff_v_active_8;
wire ff_vsync_n_7;
wire ff_v_active_9;
wire w_h_vdp_active_start_13;
wire ff_h_active;
wire ff_v_active;
wire ff_h_vdp_active;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_0_COUT;
wire n85_6;
wire [10:0] ff_h_cnt;
wire [4:0] w_data_r_out;
wire [4:0] w_data_g_out;
wire [4:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_pulse_end_s3 (
    .F(w_h_pulse_end),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_pulse_end_7),
    .I3(w_h_pulse_end_8) 
);
defparam w_h_pulse_end_s3.INIT=16'h4000;
  LUT4 w_h_back_porch_end_s3 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(w_h_pulse_end_7),
    .I3(w_h_back_porch_end_7) 
);
defparam w_h_back_porch_end_s3.INIT=16'h4000;
  LUT4 n401_s1 (
    .F(n401_4),
    .I0(n401_5),
    .I1(w_h_pulse_end_8),
    .I2(n401_6),
    .I3(w_msx_reset_n) 
);
defparam n401_s1.INIT=16'h80FF;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(n412_5),
    .I1(w_h_back_porch_end_7),
    .I2(n401_6),
    .I3(w_msx_reset_n) 
);
defparam n412_s1.INIT=16'h80FF;
  LUT2 lcd_de_d_s (
    .F(lcd_de_d),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam lcd_de_d_s.INIT=4'h8;
  LUT3 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(n262_2),
    .I1(ff_v_active_7),
    .I2(ff_enable) 
);
defparam ff_v_active_s2.INIT=8'hE0;
  LUT3 ff_vsync_n_s2 (
    .F(ff_vsync_n_5),
    .I0(ff_vsync_n_6),
    .I1(n367_6),
    .I2(ff_enable) 
);
defparam ff_vsync_n_s2.INIT=8'hB0;
  LUT3 lcd_blue_d_0_s (
    .F(lcd_blue_d[0]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[0]) 
);
defparam lcd_blue_d_0_s.INIT=8'h80;
  LUT3 lcd_blue_d_1_s (
    .F(lcd_blue_d[1]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[1]) 
);
defparam lcd_blue_d_1_s.INIT=8'h80;
  LUT3 lcd_blue_d_2_s (
    .F(lcd_blue_d[2]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[2]) 
);
defparam lcd_blue_d_2_s.INIT=8'h80;
  LUT3 lcd_blue_d_3_s (
    .F(lcd_blue_d[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[3]) 
);
defparam lcd_blue_d_3_s.INIT=8'h80;
  LUT3 lcd_blue_d_4_s (
    .F(lcd_blue_d[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[4]) 
);
defparam lcd_blue_d_4_s.INIT=8'h80;
  LUT3 lcd_green_d_1_s (
    .F(lcd_green_d[1]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[0]) 
);
defparam lcd_green_d_1_s.INIT=8'h80;
  LUT3 lcd_green_d_2_s (
    .F(lcd_green_d[2]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[1]) 
);
defparam lcd_green_d_2_s.INIT=8'h80;
  LUT3 lcd_green_d_3_s (
    .F(lcd_green_d[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[2]) 
);
defparam lcd_green_d_3_s.INIT=8'h80;
  LUT3 lcd_green_d_4_s (
    .F(lcd_green_d[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[3]) 
);
defparam lcd_green_d_4_s.INIT=8'h80;
  LUT3 lcd_green_d_5_s (
    .F(lcd_green_d[5]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[4]) 
);
defparam lcd_green_d_5_s.INIT=8'h80;
  LUT3 lcd_red_d_0_s (
    .F(lcd_red_d[0]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[0]) 
);
defparam lcd_red_d_0_s.INIT=8'h80;
  LUT3 lcd_red_d_1_s (
    .F(lcd_red_d[1]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[1]) 
);
defparam lcd_red_d_1_s.INIT=8'h80;
  LUT3 lcd_red_d_2_s (
    .F(lcd_red_d[2]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[2]) 
);
defparam lcd_red_d_2_s.INIT=8'h80;
  LUT3 lcd_red_d_3_s (
    .F(lcd_red_d[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[3]) 
);
defparam lcd_red_d_3_s.INIT=8'h80;
  LUT3 lcd_red_d_4_s (
    .F(lcd_red_d[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[4]) 
);
defparam lcd_red_d_4_s.INIT=8'h80;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(n367_7),
    .I1(w_v_count[1]),
    .I2(n367_8),
    .I3(n367_9) 
);
defparam n367_s2.INIT=16'h7FFF;
  LUT4 w_h_pulse_end_s4 (
    .F(w_h_pulse_end_7),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[8]),
    .I3(w_h_pulse_end_9) 
);
defparam w_h_pulse_end_s4.INIT=16'h0100;
  LUT4 w_h_pulse_end_s5 (
    .F(w_h_pulse_end_8),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[0]) 
);
defparam w_h_pulse_end_s5.INIT=16'h1000;
  LUT4 w_h_back_porch_end_s4 (
    .F(w_h_back_porch_end_7),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_h_back_porch_end_s4.INIT=16'h4000;
  LUT4 w_h_vdp_active_start_s6 (
    .F(w_h_vdp_active_start_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_vdp_active_start_10),
    .I3(w_h_back_porch_end_7) 
);
defparam w_h_vdp_active_start_s6.INIT=16'h4000;
  LUT4 n401_s2 (
    .F(n401_5),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[1]),
    .I3(ff_h_cnt[10]) 
);
defparam n401_s2.INIT=16'h4000;
  LUT3 n401_s3 (
    .F(n401_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]) 
);
defparam n401_s3.INIT=8'h40;
  LUT4 n412_s2 (
    .F(n412_5),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[9]) 
);
defparam n412_s2.INIT=16'h0100;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[5]),
    .I2(n367_8),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h1000;
  LUT4 ff_vsync_n_s3 (
    .F(ff_vsync_n_6),
    .I0(ff_vsync_n_7),
    .I1(w_v_count[9]),
    .I2(w_v_count[3]),
    .I3(n92_5) 
);
defparam ff_vsync_n_s3.INIT=16'h2400;
  LUT2 n367_s3 (
    .F(n367_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]) 
);
defparam n367_s3.INIT=4'h4;
  LUT4 n367_s4 (
    .F(n367_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam n367_s4.INIT=16'h0001;
  LUT4 n367_s5 (
    .F(n367_9),
    .I0(w_v_count[10]),
    .I1(w_v_count[3]),
    .I2(w_v_count[9]),
    .I3(w_v_count[2]) 
);
defparam n367_s5.INIT=16'h4001;
  LUT2 w_h_pulse_end_s6 (
    .F(w_h_pulse_end_9),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[10]) 
);
defparam w_h_pulse_end_s6.INIT=4'h1;
  LUT3 w_h_vdp_active_start_s7 (
    .F(w_h_vdp_active_start_10),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[10]),
    .I2(ff_h_cnt[7]) 
);
defparam w_h_vdp_active_start_s7.INIT=8'h10;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(ff_v_active_9),
    .I1(w_v_count[4]),
    .I2(w_v_count[10]),
    .I3(w_v_count[9]) 
);
defparam ff_v_active_s4.INIT=16'h0140;
  LUT4 ff_vsync_n_s4 (
    .F(ff_vsync_n_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[2]),
    .I2(w_v_count[5]),
    .I3(w_v_count[3]) 
);
defparam ff_vsync_n_s4.INIT=16'h02BF;
  LUT3 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]) 
);
defparam ff_v_active_s5.INIT=8'hE7;
  LUT4 w_h_vdp_active_start_s9 (
    .F(w_h_vdp_active_start_13),
    .I0(ff_h_vdp_active),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[9]),
    .I3(w_h_vdp_active_start_9) 
);
defparam w_h_vdp_active_start_s9.INIT=16'h2BAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n76_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n77_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n78_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n79_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n80_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n81_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n82_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n83_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n84_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n85_6),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFRE ff_h_sync_s0 (
    .Q(lcd_hsync_d),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_h_pulse_end),
    .RESET(n401_4) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(w_h_back_porch_end),
    .RESET(n412_4) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n262_2),
    .CLK(lcd_clk_d),
    .CE(ff_v_active_6),
    .RESET(n1710_5) 
);
  DFFSE ff_vsync_n_s0 (
    .Q(lcd_vsync_d),
    .D(n367_6),
    .CLK(lcd_clk_d),
    .CE(ff_vsync_n_5),
    .SET(n1710_5) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n75_1),
    .CLK(lcd_clk_d),
    .RESET(n401_4) 
);
  DFFR ff_h_vdp_active_s4 (
    .Q(ff_h_vdp_active),
    .D(w_h_vdp_active_start_13),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_h_vdp_active_s4.INIT=1'b0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  INV n85_s2 (
    .O(n85_6),
    .I(ff_h_cnt[0]) 
);
  vdp_double_buffer dbuf (
    .lcd_clk_d(lcd_clk_d),
    .ff_enable(ff_enable),
    .w_video_r_5_4(w_video_r_5_4),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_v_count(w_v_count[1]),
    .ff_h_cnt(ff_h_cnt[9:0]),
    .w_h_count(w_h_count[10:1]),
    .w_data_r_out(w_data_r_out[4:0]),
    .w_data_g_out(w_data_g_out[4:0]),
    .w_data_b_out(w_data_b_out[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_lcd */
module vdp (
  lcd_clk_d,
  n1710_5,
  ff_enable,
  w_msx_reset_n,
  n281_7,
  n129_5,
  n96_4,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  ff_vram_rdata,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_do,
  ff_d,
  w_vram_read_n,
  w_vram_write_n,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_de_d,
  w_vram_address,
  w_vram_wdata,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input lcd_clk_d;
input n1710_5;
input ff_enable;
input w_msx_reset_n;
input n281_7;
input n129_5;
input n96_4;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
input [7:7] w_do;
input [7:7] ff_d;
output w_vram_read_n;
output w_vram_write_n;
output req_vsync_int_n;
output reg_r1_vsync_int_en_Z;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_de_d;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n69_6;
wire n262_2;
wire n106_3;
wire w_video_r_5_4;
wire ff_bwindow_x_6;
wire ff_bwindow_y_6;
wire n69_7;
wire n92_4;
wire n92_5;
wire ff_bwindow_x_7;
wire ff_bwindow_y_7;
wire n69_9;
wire n69_10;
wire n69_12;
wire n131_15;
wire n131_18;
wire n131_20;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vram_addr_set_ack;
wire w_text_mode;
wire n239_23;
wire n479_7;
wire w_vram_write_ack;
wire n496_10;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n654_7;
wire n653_7;
wire n651_7;
wire n650_7;
wire n649_7;
wire n648_7;
wire n647_5;
wire n661_4;
wire n42_7;
wire n426_6;
wire n424_6;
wire n1006_6;
wire n665_5;
wire n652_9;
wire n1075_8;
wire n1162_5;
wire w_window_x;
wire n655_9;
wire ff_tx_window_x;
wire ff_tx_vram_read_en;
wire ff_is_foreground;
wire n689_4;
wire n139_6;
wire n139_11;
wire n690_6;
wire n526_4;
wire ff_pattern_generator_7_6;
wire n147_14;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n1599_9;
wire n2312_6;
wire n228_23;
wire w_line_buf_wdata_odd_7_7;
wire n13_5;
wire reg_r1_disp_on_Z;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire w_vram_rd_req;
wire w_vram_write_req;
wire w_clr_vsync_int;
wire n415_12;
wire n442_6;
wire n367_8;
wire n367_9;
wire [10:0] w_h_count;
wire [9:0] ff_v_cnt_in_field;
wire [10:0] w_v_count;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [4:1] w_video_r_vdp;
wire [5:1] w_video_g_vdp;
wire [5:1] w_video_b_vdp;
wire [13:0] w_vram_address_text12;
wire [13:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [13:2] ff_y_test_address;
wire [13:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [3:0] reg_r2_pattern_name_Z;
wire [13:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [2:0] reg_r4_pattern_generator_Z;
wire [2:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [7:0] reg_r3_color_Z;
wire [6:0] reg_r5_sp_atr_addr_Z;
wire VCC;
wire GND;
  LUT4 n69_s3 (
    .F(n69_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n69_7),
    .I3(n69_12) 
);
defparam n69_s3.INIT=16'h1000;
  LUT3 n92_s0 (
    .F(n262_2),
    .I0(n92_4),
    .I1(w_v_count[5]),
    .I2(n92_5) 
);
defparam n92_s0.INIT=8'h40;
  LUT2 n106_s0 (
    .F(n106_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n106_s0.INIT=4'h8;
  LUT2 w_video_r_5_s1 (
    .F(w_video_r_5_4),
    .I0(ff_bwindow),
    .I1(ff_enable) 
);
defparam w_video_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(w_h_count[0]),
    .I1(ff_bwindow_x_7),
    .I2(n69_6),
    .I3(ff_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF400;
  LUT4 ff_bwindow_y_s2 (
    .F(ff_bwindow_y_6),
    .I0(w_v_count[1]),
    .I1(ff_bwindow_y_7),
    .I2(n262_2),
    .I3(ff_enable) 
);
defparam ff_bwindow_y_s2.INIT=16'hF400;
  LUT2 n69_s4 (
    .F(n69_7),
    .I0(w_h_count[2]),
    .I1(n69_9) 
);
defparam n69_s4.INIT=4'h4;
  LUT4 n92_s1 (
    .F(n92_4),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[9]),
    .I3(w_v_count[3]) 
);
defparam n92_s1.INIT=16'hFE7F;
  LUT3 n92_s2 (
    .F(n92_5),
    .I0(w_v_count[1]),
    .I1(w_v_count[10]),
    .I2(n367_8) 
);
defparam n92_s2.INIT=8'h10;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[1]),
    .I3(n42_7) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n367_8),
    .I3(n367_9) 
);
defparam ff_bwindow_y_s3.INIT=16'h1000;
  LUT4 n69_s6 (
    .F(n69_9),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[3]),
    .I3(w_h_count[6]) 
);
defparam n69_s6.INIT=16'h1000;
  LUT3 n69_s7 (
    .F(n69_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[7]) 
);
defparam n69_s7.INIT=8'h10;
  LUT4 n69_s8 (
    .F(n69_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[10]),
    .I3(w_h_count[7]) 
);
defparam n69_s8.INIT=16'h0100;
  LUT4 n131_s11 (
    .F(n131_15),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n426_6),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n131_s11.INIT=16'h8000;
  LUT4 n131_s13 (
    .F(n131_18),
    .I0(ff_prewindow_x),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n131_15),
    .I3(n1075_8) 
);
defparam n131_s13.INIT=16'hCAAA;
  LUT2 n131_s14 (
    .F(n131_20),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n131_15) 
);
defparam n131_s14.INIT=4'h8;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n69_6),
    .CLK(lcd_clk_d),
    .CE(ff_bwindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n262_2),
    .CLK(lcd_clk_d),
    .CE(ff_bwindow_y_6),
    .RESET(n1710_5) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n106_3),
    .CLK(lcd_clk_d),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFR ff_prewindow_x_s3 (
    .Q(ff_prewindow_x),
    .D(n131_18),
    .CLK(lcd_clk_d),
    .RESET(n1710_5) 
);
defparam ff_prewindow_x_s3.INIT=1'b0;
  vdp_color_bus u_vdp_color_bus (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .n442_6(n442_6),
    .n526_4(n526_4),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_vram_write_req(w_vram_write_req),
    .n228_23(n228_23),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n147_14(n147_14),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_prewindow_y(w_prewindow_y),
    .ff_prewindow_x(ff_prewindow_x),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_vram_rd_req(w_vram_rd_req),
    .n415_12(n415_12),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_vram_address_text12(w_vram_address_text12[13:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_preread_address(ff_preread_address[13:0]),
    .ff_y_test_address(ff_y_test_address[13:2]),
    .ff_main_state(ff_main_state[1:0]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .w_text_mode(w_text_mode),
    .n239_23(n239_23),
    .n479_7(n479_7),
    .w_vram_write_ack(w_vram_write_ack),
    .n496_10(n496_10),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0])
);
  vdp_interrupt u_vdp_interrupt (
    .w_clr_vsync_int(w_clr_vsync_int),
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .n69_12(n69_12),
    .n1006_6(n1006_6),
    .ff_v_cnt_in_field(ff_v_cnt_in_field[9:0]),
    .w_h_count(w_h_count[6]),
    .req_vsync_int_n(req_vsync_int_n)
);
  vdp_ssg u_vdp_ssg (
    .lcd_clk_d(lcd_clk_d),
    .ff_enable(ff_enable),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .n131_20(n131_20),
    .n2312_6(n2312_6),
    .n69_10(n69_10),
    .n69_12(n69_12),
    .n131_15(n131_15),
    .w_line_buf_wdata_odd_7_7(w_line_buf_wdata_odd_7_7),
    .n1599_9(n1599_9),
    .n139_11(n139_11),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n654_7(n654_7),
    .n653_7(n653_7),
    .n651_7(n651_7),
    .n650_7(n650_7),
    .n649_7(n649_7),
    .n648_7(n648_7),
    .n647_5(n647_5),
    .n661_4(n661_4),
    .n42_7(n42_7),
    .n426_6(n426_6),
    .n424_6(n424_6),
    .n1006_6(n1006_6),
    .n665_5(n665_5),
    .n652_9(n652_9),
    .n1075_8(n1075_8),
    .n1162_5(n1162_5),
    .w_window_x(w_window_x),
    .n655_9(n655_9),
    .w_h_count(w_h_count[10:0]),
    .ff_v_cnt_in_field(ff_v_cnt_in_field[9:0]),
    .w_v_count(w_v_count[10:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_text_mode(w_text_mode),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_is_foreground(ff_is_foreground),
    .n526_4(n526_4),
    .ff_enable(ff_enable),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1])
);
  vdp_text12 u_vdp_text12 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_text_mode(w_text_mode),
    .ff_enable(ff_enable),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .n526_4(n526_4),
    .n1599_9(n1599_9),
    .n424_6(n424_6),
    .n665_5(n665_5),
    .n661_4(n661_4),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:3]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:6]),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_is_foreground(ff_is_foreground),
    .n689_4(n689_4),
    .n139_6(n139_6),
    .n139_11(n139_11),
    .n690_6(n690_6),
    .w_vram_address_text12(w_vram_address_text12[13:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .lcd_clk_d(lcd_clk_d),
    .n689_4(n689_4),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .n690_6(n690_6),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .n526_4(n526_4),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .n147_14(n147_14),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_sprite u_vdp_sprite (
    .n647_5(n647_5),
    .lcd_clk_d(lcd_clk_d),
    .n648_7(n648_7),
    .n649_7(n649_7),
    .n650_7(n650_7),
    .n651_7(n651_7),
    .n652_9(n652_9),
    .n653_7(n653_7),
    .n654_7(n654_7),
    .n655_9(n655_9),
    .n1710_5(n1710_5),
    .n526_4(n526_4),
    .n690_6(n690_6),
    .n239_23(n239_23),
    .n689_4(n689_4),
    .ff_bwindow_y(ff_bwindow_y),
    .ff_enable(ff_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .n139_11(n139_11),
    .n139_6(n139_6),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n1599_9(n1599_9),
    .n2312_6(n2312_6),
    .n228_23(n228_23),
    .w_line_buf_wdata_odd_7_7(w_line_buf_wdata_odd_7_7),
    .n13_5(n13_5),
    .ff_y_test_address(ff_y_test_address[13:2]),
    .ff_preread_address(ff_preread_address[13:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_register u_vdp_register (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .n1162_5(n1162_5),
    .ff_enable(ff_enable),
    .n496_10(n496_10),
    .w_msx_reset_n(w_msx_reset_n),
    .n281_7(n281_7),
    .n129_5(n129_5),
    .n96_4(n96_4),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .w_vram_write_ack(w_vram_write_ack),
    .n479_7(n479_7),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_3(w_a_i_3),
    .w_a_i_4(w_a_i_4),
    .w_a_i_5(w_a_i_5),
    .w_a_i_7(w_a_i_7),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_write_req(w_vram_write_req),
    .w_clr_vsync_int(w_clr_vsync_int),
    .n415_12(n415_12),
    .n442_6(n442_6),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0])
);
  vdp_lcd u_vdp_lcd (
    .lcd_clk_d(lcd_clk_d),
    .n262_2(n262_2),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_enable(ff_enable),
    .n92_5(n92_5),
    .w_video_r_5_4(w_video_r_5_4),
    .n13_5(n13_5),
    .w_v_count(w_v_count[10:0]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_h_count(w_h_count[10:1]),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_de_d(lcd_de_d),
    .n367_8(n367_8),
    .n367_9(n367_9),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  n1710_5,
  lcd_clk_d,
  w_msx_reset_n,
  n281_7,
  n129_5,
  n96_4,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  ff_vram_rdata,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_3,
  w_a_i_4,
  w_a_i_5,
  w_a_i_7,
  w_do,
  ff_d,
  w_vram_read_n,
  w_vram_write_n,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_de_d,
  w_vram_address,
  w_vram_wdata,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input n1710_5;
input lcd_clk_d;
input w_msx_reset_n;
input n281_7;
input n129_5;
input n96_4;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_3;
input w_a_i_4;
input w_a_i_5;
input w_a_i_7;
input [7:7] w_do;
input [7:7] ff_d;
output w_vram_read_n;
output w_vram_write_n;
output req_vsync_int_n;
output reg_r1_vsync_int_en_Z;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_de_d;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n14_8;
wire ff_initial_busy;
wire ff_enable;
wire VCC;
wire GND;
  LUT2 n14_s4 (
    .F(n14_8),
    .I0(ff_initial_busy),
    .I1(w_msx_reset_n) 
);
defparam n14_s4.INIT=4'h4;
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n1710_5),
    .CLK(lcd_clk_d) 
);
  DFFR ff_enable_s1 (
    .Q(ff_enable),
    .D(n14_8),
    .CLK(lcd_clk_d),
    .RESET(ff_enable) 
);
  vdp u_v9918_core (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .w_msx_reset_n(w_msx_reset_n),
    .n281_7(n281_7),
    .n129_5(n129_5),
    .n96_4(n96_4),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_3(w_a_i_3),
    .w_a_i_4(w_a_i_4),
    .w_a_i_5(w_a_i_5),
    .w_a_i_7(w_a_i_7),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_de_d(lcd_de_d),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module ip_ram (
  lcd_clk_d,
  w_vram_read_n,
  w_vram_write_n,
  w_vram_wdata,
  w_vram_address,
  w_vram_rdata_en,
  w_vram_rdata
)
;
input lcd_clk_d;
input w_vram_read_n;
input w_vram_write_n;
input [7:0] w_vram_wdata;
input [13:0] w_vram_address;
output w_vram_rdata_en;
output [7:0] w_vram_rdata;
wire w_vram_rdata_0_12;
wire n38_5;
wire n7_5;
wire [7:0] w_vram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 w_vram_rdata_7_s6 (
    .F(w_vram_rdata[7]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[7]) 
);
defparam w_vram_rdata_7_s6.INIT=4'h4;
  LUT2 w_vram_rdata_6_s6 (
    .F(w_vram_rdata[6]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[6]) 
);
defparam w_vram_rdata_6_s6.INIT=4'h4;
  LUT2 w_vram_rdata_5_s6 (
    .F(w_vram_rdata[5]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[5]) 
);
defparam w_vram_rdata_5_s6.INIT=4'h4;
  LUT2 w_vram_rdata_4_s6 (
    .F(w_vram_rdata[4]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[4]) 
);
defparam w_vram_rdata_4_s6.INIT=4'h4;
  LUT2 w_vram_rdata_3_s6 (
    .F(w_vram_rdata[3]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[3]) 
);
defparam w_vram_rdata_3_s6.INIT=4'h4;
  LUT2 w_vram_rdata_2_s6 (
    .F(w_vram_rdata[2]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[2]) 
);
defparam w_vram_rdata_2_s6.INIT=4'h4;
  LUT2 w_vram_rdata_1_s6 (
    .F(w_vram_rdata[1]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[1]) 
);
defparam w_vram_rdata_1_s6.INIT=4'h4;
  LUT2 w_vram_rdata_0_s6 (
    .F(w_vram_rdata[0]),
    .I0(w_vram_rdata_0_12),
    .I1(w_vram_rdata_b[0]) 
);
defparam w_vram_rdata_0_s6.INIT=4'h4;
  DFF ff_rdata_en_s0 (
    .Q(w_vram_rdata_en),
    .D(n7_5),
    .CLK(lcd_clk_d) 
);
  DFF w_vram_rdata_0_s4 (
    .Q(w_vram_rdata_0_12),
    .D(w_vram_read_n),
    .CLK(lcd_clk_d) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_vram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_vram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_vram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_vram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_vram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_vram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_vram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_vram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(lcd_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  INV n38_s2 (
    .O(n38_5),
    .I(w_vram_write_n) 
);
  INV n7_s2 (
    .O(n7_5),
    .I(w_vram_read_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module ip_sdram (
  w_sltsl30,
  O_sdram_clk_d,
  w_sdram_address_22_4,
  w_sdram_address_20_5,
  n34_5,
  ff_reset_n,
  ff_wr_n_i,
  w_sdram_address_22_7,
  w_cpu_freeze,
  w_sdram_address_15_5,
  w_sdram_address_15_6,
  w_sdram_address_21_5,
  w_sdram_address_21_4,
  w_sdram_address_17_5,
  w_sdram_address_16_5,
  w_sdram_address_16_6,
  w_sdram_address_17_4,
  ff_ireq_inhibit,
  ff_iorq_n_i,
  ff_req_inhibit,
  ff_rd,
  w_sdram_address_0,
  w_sdram_address_1,
  w_sdram_address_2,
  w_sdram_address_3,
  w_sdram_address_4,
  w_sdram_address_5,
  w_sdram_address_6,
  w_sdram_address_7,
  w_sdram_address_8,
  w_sdram_address_9,
  w_sdram_address_10,
  w_sdram_address_11,
  w_sdram_address_12,
  w_sdram_address_13,
  w_sdram_address_14,
  w_sdram_address_15,
  w_sdram_address_16,
  w_sdram_address_17,
  w_sdram_address_18,
  w_sdram_address_21,
  w_spi_address,
  w_sdram_d,
  IO_sdram_dq_in,
  w_a_i,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_wen_n_d,
  n815_3,
  n816_3,
  n817_3,
  n818_3,
  n819_3,
  n820_3,
  n821_3,
  n822_3,
  n849_4,
  w_sdram_q_en,
  O_sdram_cas_n_d,
  n1439_4,
  n1439_5,
  n1439_6,
  O_sdram_addr_d,
  w_sdram_q,
  O_sdram_dqm_d,
  O_sdram_ba_d
)
;
input w_sltsl30;
input O_sdram_clk_d;
input w_sdram_address_22_4;
input w_sdram_address_20_5;
input n34_5;
input ff_reset_n;
input ff_wr_n_i;
input w_sdram_address_22_7;
input w_cpu_freeze;
input w_sdram_address_15_5;
input w_sdram_address_15_6;
input w_sdram_address_21_5;
input w_sdram_address_21_4;
input w_sdram_address_17_5;
input w_sdram_address_16_5;
input w_sdram_address_16_6;
input w_sdram_address_17_4;
input ff_ireq_inhibit;
input ff_iorq_n_i;
input ff_req_inhibit;
input ff_rd;
input w_sdram_address_0;
input w_sdram_address_1;
input w_sdram_address_2;
input w_sdram_address_3;
input w_sdram_address_4;
input w_sdram_address_5;
input w_sdram_address_6;
input w_sdram_address_7;
input w_sdram_address_8;
input w_sdram_address_9;
input w_sdram_address_10;
input w_sdram_address_11;
input w_sdram_address_12;
input w_sdram_address_13;
input w_sdram_address_14;
input w_sdram_address_15;
input w_sdram_address_16;
input w_sdram_address_17;
input w_sdram_address_18;
input w_sdram_address_21;
input [20:19] w_spi_address;
input [7:0] w_sdram_d;
input [31:0] IO_sdram_dq_in;
input [15:14] w_a_i;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_wen_n_d;
output n815_3;
output n816_3;
output n817_3;
output n818_3;
output n819_3;
output n820_3;
output n821_3;
output n822_3;
output n849_4;
output w_sdram_q_en;
output O_sdram_cas_n_d;
output n1439_4;
output n1439_5;
output n1439_6;
output [10:0] O_sdram_addr_d;
output [7:0] w_sdram_q;
output [3:0] O_sdram_dqm_d;
output [1:0] O_sdram_ba_d;
wire n979_6;
wire n979_7;
wire n980_6;
wire n980_7;
wire n981_6;
wire n981_7;
wire n982_6;
wire n982_7;
wire n983_6;
wire n983_7;
wire n984_6;
wire n984_7;
wire n985_6;
wire n985_7;
wire n986_6;
wire n986_7;
wire n15_5;
wire w_refresh;
wire n322_3;
wire n371_3;
wire n402_3;
wire n487_3;
wire n327_3;
wire n675_3;
wire n680_4;
wire n718_3;
wire n978_4;
wire n659_25;
wire n373_11;
wire n376_11;
wire n379_11;
wire n381_11;
wire n370_12;
wire n580_10;
wire n583_10;
wire n586_10;
wire n589_10;
wire n592_10;
wire n665_11;
wire n666_11;
wire n668_11;
wire n669_11;
wire n670_11;
wire n671_11;
wire n672_11;
wire n255_6;
wire n253_6;
wire n252_6;
wire n575_5;
wire n418_10;
wire n417_10;
wire n415_10;
wire n411_10;
wire ff_do_main_state_9;
wire n453_5;
wire n452_5;
wire n451_5;
wire n450_5;
wire n447_5;
wire n445_5;
wire n443_5;
wire n11_4;
wire n11_5;
wire n15_6;
wire w_refresh_5;
wire n455_4;
wire n675_4;
wire n675_5;
wire n675_6;
wire n680_6;
wire n468_5;
wire ff_main_timer_12_7;
wire n373_12;
wire n381_12;
wire n664_10;
wire n370_13;
wire n580_12;
wire n583_11;
wire n586_11;
wire n589_11;
wire n592_11;
wire n259_7;
wire n256_7;
wire n254_7;
wire n251_7;
wire n575_6;
wire n418_11;
wire n415_11;
wire n413_11;
wire n451_6;
wire n445_6;
wire n11_6;
wire n11_7;
wire w_refresh_6;
wire n580_13;
wire n583_12;
wire n586_12;
wire n589_12;
wire n592_12;
wire n11_9;
wire n11_10;
wire n11_11;
wire n468_7;
wire n680_8;
wire n577_18;
wire n254_9;
wire n455_6;
wire n257_9;
wire n258_8;
wire n259_9;
wire n481_6;
wire n373_15;
wire n490_13;
wire n580_15;
wire ff_sdr_address_9_8;
wire n663_18;
wire ff_sdr_command_1_8;
wire n661_13;
wire n660_13;
wire n664_12;
wire n11_13;
wire n413_14;
wire ff_main_timer_12_9;
wire n251_10;
wire ff_refresh_timer_10_16;
wire n256_10;
wire n257_12;
wire n260_9;
wire n261_10;
wire n150_9;
wire ff_is_write_8;
wire n441_8;
wire ff_main_timer_13_17;
wire n151_9;
wire n1485_5;
wire n1439_8;
wire n481_8;
wire ff_do_refresh;
wire ff_do_main_state;
wire ff_is_write_4;
wire ff_req;
wire n979_9;
wire n980_9;
wire n981_9;
wire n982_9;
wire n983_9;
wire n984_9;
wire n985_9;
wire n986_9;
wire n719_5;
wire [22:0] ff_address;
wire [7:0] ff_wdata;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [10:0] ff_refresh_timer;
wire VCC;
wire GND;
  LUT3 n979_s6 (
    .F(n979_6),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[15]),
    .I2(ff_address[0]) 
);
defparam n979_s6.INIT=8'hCA;
  LUT3 n979_s7 (
    .F(n979_7),
    .I0(IO_sdram_dq_in[23]),
    .I1(IO_sdram_dq_in[31]),
    .I2(ff_address[0]) 
);
defparam n979_s7.INIT=8'hCA;
  LUT3 n980_s6 (
    .F(n980_6),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[14]),
    .I2(ff_address[0]) 
);
defparam n980_s6.INIT=8'hCA;
  LUT3 n980_s7 (
    .F(n980_7),
    .I0(IO_sdram_dq_in[22]),
    .I1(IO_sdram_dq_in[30]),
    .I2(ff_address[0]) 
);
defparam n980_s7.INIT=8'hCA;
  LUT3 n981_s6 (
    .F(n981_6),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[13]),
    .I2(ff_address[0]) 
);
defparam n981_s6.INIT=8'hCA;
  LUT3 n981_s7 (
    .F(n981_7),
    .I0(IO_sdram_dq_in[21]),
    .I1(IO_sdram_dq_in[29]),
    .I2(ff_address[0]) 
);
defparam n981_s7.INIT=8'hCA;
  LUT3 n982_s6 (
    .F(n982_6),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[12]),
    .I2(ff_address[0]) 
);
defparam n982_s6.INIT=8'hCA;
  LUT3 n982_s7 (
    .F(n982_7),
    .I0(IO_sdram_dq_in[20]),
    .I1(IO_sdram_dq_in[28]),
    .I2(ff_address[0]) 
);
defparam n982_s7.INIT=8'hCA;
  LUT3 n983_s6 (
    .F(n983_6),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[11]),
    .I2(ff_address[0]) 
);
defparam n983_s6.INIT=8'hCA;
  LUT3 n983_s7 (
    .F(n983_7),
    .I0(IO_sdram_dq_in[19]),
    .I1(IO_sdram_dq_in[27]),
    .I2(ff_address[0]) 
);
defparam n983_s7.INIT=8'hCA;
  LUT3 n984_s6 (
    .F(n984_6),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[10]),
    .I2(ff_address[0]) 
);
defparam n984_s6.INIT=8'hCA;
  LUT3 n984_s7 (
    .F(n984_7),
    .I0(IO_sdram_dq_in[18]),
    .I1(IO_sdram_dq_in[26]),
    .I2(ff_address[0]) 
);
defparam n984_s7.INIT=8'hCA;
  LUT3 n985_s6 (
    .F(n985_6),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[9]),
    .I2(ff_address[0]) 
);
defparam n985_s6.INIT=8'hCA;
  LUT3 n985_s7 (
    .F(n985_7),
    .I0(IO_sdram_dq_in[17]),
    .I1(IO_sdram_dq_in[25]),
    .I2(ff_address[0]) 
);
defparam n985_s7.INIT=8'hCA;
  LUT3 n986_s6 (
    .F(n986_6),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[8]),
    .I2(ff_address[0]) 
);
defparam n986_s6.INIT=8'hCA;
  LUT3 n986_s7 (
    .F(n986_7),
    .I0(IO_sdram_dq_in[16]),
    .I1(IO_sdram_dq_in[24]),
    .I2(ff_address[0]) 
);
defparam n986_s7.INIT=8'hCA;
  LUT4 n15_s2 (
    .F(n15_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n15_6) 
);
defparam n15_s2.INIT=16'h1000;
  LUT4 w_refresh_s1 (
    .F(w_refresh),
    .I0(ff_refresh_timer[9]),
    .I1(ff_refresh_timer[8]),
    .I2(ff_refresh_timer[10]),
    .I3(w_refresh_5) 
);
defparam w_refresh_s1.INIT=16'h4000;
  LUT2 n322_s0 (
    .F(n322_3),
    .I0(n11_4),
    .I1(n15_5) 
);
defparam n322_s0.INIT=4'hE;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n371_s0.INIT=8'h01;
  LUT4 n402_s0 (
    .F(n402_3),
    .I0(ff_main_timer_12_9),
    .I1(n15_6),
    .I2(n455_4),
    .I3(ff_main_state[0]) 
);
defparam n402_s0.INIT=16'h4000;
  LUT4 n487_s0 (
    .F(n487_3),
    .I0(ff_main_state[0]),
    .I1(n455_4),
    .I2(n15_6),
    .I3(n481_6) 
);
defparam n487_s0.INIT=16'hFF40;
  LUT2 n1542_s2 (
    .F(n327_3),
    .I0(ff_reset_n),
    .I1(ff_sdr_ready) 
);
defparam n1542_s2.INIT=4'h7;
  LUT4 n675_s0 (
    .F(n675_3),
    .I0(n675_4),
    .I1(n675_5),
    .I2(ff_sdr_ready),
    .I3(n675_6) 
);
defparam n675_s0.INIT=16'h00EF;
  LUT4 n680_s1 (
    .F(n680_4),
    .I0(n680_8),
    .I1(ff_address[7]),
    .I2(n675_6),
    .I3(n680_6) 
);
defparam n680_s1.INIT=16'hF8FF;
  LUT2 n718_s0 (
    .F(n718_3),
    .I0(ff_sdr_ready),
    .I1(n675_4) 
);
defparam n718_s0.INIT=4'h8;
  LUT4 n978_s1 (
    .F(n978_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n455_4) 
);
defparam n978_s1.INIT=16'h1000;
  LUT2 n659_s21 (
    .F(n659_25),
    .I0(n15_5),
    .I1(n675_4) 
);
defparam n659_s21.INIT=4'hE;
  LUT4 n373_s7 (
    .F(n373_11),
    .I0(n373_12),
    .I1(n373_15),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[3]) 
);
defparam n373_s7.INIT=16'hDF2A;
  LUT4 n376_s7 (
    .F(n376_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n373_15),
    .I3(ff_main_state[2]) 
);
defparam n376_s7.INIT=16'hF708;
  LUT4 n379_s7 (
    .F(n379_11),
    .I0(ff_main_state[0]),
    .I1(n373_15),
    .I2(n11_4),
    .I3(ff_main_state[1]) 
);
defparam n379_s7.INIT=16'hFDF2;
  LUT4 n381_s7 (
    .F(n381_11),
    .I0(n381_12),
    .I1(n322_3),
    .I2(ff_main_state[0]),
    .I3(n373_15) 
);
defparam n381_s7.INIT=16'h7557;
  LUT4 n370_s7 (
    .F(n370_12),
    .I0(n373_15),
    .I1(n370_13),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n370_s7.INIT=16'hB4C0;
  LUT4 n580_s5 (
    .F(n580_10),
    .I0(n580_15),
    .I1(n580_12),
    .I2(n468_5),
    .I3(n481_6) 
);
defparam n580_s5.INIT=16'hFF07;
  LUT4 n583_s5 (
    .F(n583_10),
    .I0(ff_do_refresh),
    .I1(n583_11),
    .I2(n580_15),
    .I3(n481_6) 
);
defparam n583_s5.INIT=16'h001F;
  LUT4 n586_s5 (
    .F(n586_10),
    .I0(ff_do_refresh),
    .I1(n586_11),
    .I2(n580_15),
    .I3(n481_6) 
);
defparam n586_s5.INIT=16'h001F;
  LUT4 n589_s5 (
    .F(n589_10),
    .I0(ff_do_refresh),
    .I1(n589_11),
    .I2(n580_15),
    .I3(n481_6) 
);
defparam n589_s5.INIT=16'h001F;
  LUT4 n592_s5 (
    .F(n592_10),
    .I0(ff_do_refresh),
    .I1(n592_11),
    .I2(n580_15),
    .I3(n481_6) 
);
defparam n592_s5.INIT=16'h001F;
  LUT4 n665_s6 (
    .F(n665_11),
    .I0(ff_address[17]),
    .I1(n664_10),
    .I2(ff_address[9]),
    .I3(n680_8) 
);
defparam n665_s6.INIT=16'hF888;
  LUT4 n666_s6 (
    .F(n666_11),
    .I0(ff_address[16]),
    .I1(n664_10),
    .I2(ff_address[8]),
    .I3(n680_8) 
);
defparam n666_s6.INIT=16'hF888;
  LUT4 n668_s6 (
    .F(n668_11),
    .I0(ff_address[14]),
    .I1(n664_10),
    .I2(ff_address[6]),
    .I3(n680_8) 
);
defparam n668_s6.INIT=16'hF888;
  LUT4 n669_s6 (
    .F(n669_11),
    .I0(ff_address[13]),
    .I1(n664_10),
    .I2(ff_address[5]),
    .I3(n680_8) 
);
defparam n669_s6.INIT=16'hF888;
  LUT4 n670_s6 (
    .F(n670_11),
    .I0(ff_address[12]),
    .I1(n664_10),
    .I2(ff_address[4]),
    .I3(n680_8) 
);
defparam n670_s6.INIT=16'hF888;
  LUT4 n671_s6 (
    .F(n671_11),
    .I0(ff_address[11]),
    .I1(n664_10),
    .I2(ff_address[3]),
    .I3(n680_8) 
);
defparam n671_s6.INIT=16'hF888;
  LUT4 n672_s6 (
    .F(n672_11),
    .I0(ff_address[10]),
    .I1(n664_10),
    .I2(ff_address[2]),
    .I3(n680_8) 
);
defparam n672_s6.INIT=16'hF888;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(ff_refresh_timer[5]),
    .I1(n256_7),
    .I2(w_refresh),
    .I3(ff_refresh_timer[6]) 
);
defparam n255_s2.INIT=16'h0708;
  LUT4 n253_s2 (
    .F(n253_6),
    .I0(ff_refresh_timer[7]),
    .I1(n254_7),
    .I2(w_refresh),
    .I3(ff_refresh_timer[8]) 
);
defparam n253_s2.INIT=16'h0708;
  LUT4 n252_s2 (
    .F(n252_6),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[8]),
    .I2(n254_7),
    .I3(ff_refresh_timer[9]) 
);
defparam n252_s2.INIT=16'h7F80;
  LUT4 n575_s1 (
    .F(n575_5),
    .I0(ff_do_refresh),
    .I1(n575_6),
    .I2(n580_15),
    .I3(n468_5) 
);
defparam n575_s1.INIT=16'h001F;
  LUT3 n418_s4 (
    .F(n418_10),
    .I0(ff_main_timer[4]),
    .I1(n418_11),
    .I2(ff_main_timer[5]) 
);
defparam n418_s4.INIT=8'hB4;
  LUT4 n417_s4 (
    .F(n417_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n418_11),
    .I3(ff_main_timer[6]) 
);
defparam n417_s4.INIT=16'hEF10;
  LUT3 n415_s4 (
    .F(n415_10),
    .I0(ff_main_timer[7]),
    .I1(n415_11),
    .I2(ff_main_timer[8]) 
);
defparam n415_s4.INIT=8'hB4;
  LUT4 n411_s4 (
    .F(n411_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n413_11),
    .I3(ff_main_timer[12]) 
);
defparam n411_s4.INIT=16'hEF10;
  LUT3 ff_do_main_state_s4 (
    .F(ff_do_main_state_9),
    .I0(ff_req),
    .I1(n15_5),
    .I2(n11_4) 
);
defparam ff_do_main_state_s4.INIT=8'hF8;
  LUT3 n453_s1 (
    .F(n453_5),
    .I0(n468_7),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n453_s1.INIT=8'h41;
  LUT4 n452_s1 (
    .F(n452_5),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n468_7),
    .I3(ff_main_timer[2]) 
);
defparam n452_s1.INIT=16'h0E01;
  LUT3 n451_s1 (
    .F(n451_5),
    .I0(n468_7),
    .I1(n451_6),
    .I2(ff_main_timer[3]) 
);
defparam n451_s1.INIT=8'h14;
  LUT3 n450_s1 (
    .F(n450_5),
    .I0(n468_7),
    .I1(ff_main_timer[4]),
    .I2(n418_11) 
);
defparam n450_s1.INIT=8'h14;
  LUT3 n447_s1 (
    .F(n447_5),
    .I0(n468_7),
    .I1(ff_main_timer[7]),
    .I2(n415_11) 
);
defparam n447_s1.INIT=8'h14;
  LUT3 n445_s1 (
    .F(n445_5),
    .I0(n468_7),
    .I1(n445_6),
    .I2(ff_main_timer[9]) 
);
defparam n445_s1.INIT=8'h14;
  LUT4 n443_s1 (
    .F(n443_5),
    .I0(ff_main_timer[10]),
    .I1(n413_11),
    .I2(n468_7),
    .I3(ff_main_timer[11]) 
);
defparam n443_s1.INIT=16'h0B04;
  LUT4 n11_s1 (
    .F(n11_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n11_6),
    .I3(ff_main_state[0]) 
);
defparam n11_s1.INIT=16'h1000;
  LUT4 n11_s2 (
    .F(n11_5),
    .I0(n11_7),
    .I1(n11_13),
    .I2(n1439_4),
    .I3(n15_5) 
);
defparam n11_s2.INIT=16'h4F00;
  LUT2 n15_s3 (
    .F(n15_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n15_s3.INIT=4'h4;
  LUT4 w_refresh_s2 (
    .F(w_refresh_5),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(w_refresh_6),
    .I3(n259_7) 
);
defparam w_refresh_s2.INIT=16'h1000;
  LUT2 n455_s1 (
    .F(n455_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n455_s1.INIT=4'h1;
  LUT4 n1439_s1 (
    .F(n1439_4),
    .I0(ff_wr_n_i),
    .I1(w_sltsl30),
    .I2(w_sdram_address_22_7),
    .I3(w_cpu_freeze) 
);
defparam n1439_s1.INIT=16'h0FBB;
  LUT2 n1439_s2 (
    .F(n1439_5),
    .I0(n11_7),
    .I1(n11_13) 
);
defparam n1439_s2.INIT=4'h4;
  LUT4 n1439_s3 (
    .F(n1439_6),
    .I0(ff_do_refresh),
    .I1(ff_req),
    .I2(ff_reset_n),
    .I3(n15_5) 
);
defparam n1439_s3.INIT=16'h1000;
  LUT4 n675_s1 (
    .F(n675_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n15_6) 
);
defparam n675_s1.INIT=16'h4000;
  LUT3 n675_s2 (
    .F(n675_5),
    .I0(ff_address[20]),
    .I1(O_sdram_addr_d[10]),
    .I2(n15_5) 
);
defparam n675_s2.INIT=8'hAC;
  LUT4 n675_s3 (
    .F(n675_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n371_3),
    .I3(ff_sdr_ready) 
);
defparam n675_s3.INIT=16'h00BF;
  LUT4 n680_s3 (
    .F(n680_6),
    .I0(ff_address[15]),
    .I1(n664_10),
    .I2(ff_sdr_address_9_8),
    .I3(O_sdram_addr_d[5]) 
);
defparam n680_s3.INIT=16'h7077;
  LUT3 n468_s2 (
    .F(n468_5),
    .I0(n487_3),
    .I1(n371_3),
    .I2(ff_main_state[1]) 
);
defparam n468_s2.INIT=8'hCA;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n413_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 n373_s8 (
    .F(n373_12),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n373_s8.INIT=16'hC200;
  LUT3 n381_s8 (
    .F(n381_12),
    .I0(n15_5),
    .I1(ff_req),
    .I2(n468_7) 
);
defparam n381_s8.INIT=8'h07;
  LUT2 n664_s6 (
    .F(n664_10),
    .I0(ff_sdr_ready),
    .I1(n15_5) 
);
defparam n664_s6.INIT=4'h8;
  LUT4 n370_s8 (
    .F(n370_13),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[2]) 
);
defparam n370_s8.INIT=16'h80EF;
  LUT4 n580_s7 (
    .F(n580_12),
    .I0(ff_is_write_4),
    .I1(n675_4),
    .I2(n580_13),
    .I3(ff_do_refresh) 
);
defparam n580_s7.INIT=16'h330B;
  LUT4 n583_s6 (
    .F(n583_11),
    .I0(ff_req),
    .I1(O_sdram_dqm_d[3]),
    .I2(n15_5),
    .I3(n583_12) 
);
defparam n583_s6.INIT=16'h001F;
  LUT4 n586_s6 (
    .F(n586_11),
    .I0(ff_req),
    .I1(O_sdram_dqm_d[2]),
    .I2(n15_5),
    .I3(n586_12) 
);
defparam n586_s6.INIT=16'h001F;
  LUT4 n589_s6 (
    .F(n589_11),
    .I0(ff_req),
    .I1(O_sdram_dqm_d[1]),
    .I2(n15_5),
    .I3(n589_12) 
);
defparam n589_s6.INIT=16'h001F;
  LUT4 n592_s6 (
    .F(n592_11),
    .I0(ff_req),
    .I1(O_sdram_dqm_d[0]),
    .I2(n15_5),
    .I3(n592_12) 
);
defparam n592_s6.INIT=16'h001F;
  LUT2 n259_s3 (
    .F(n259_7),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]) 
);
defparam n259_s3.INIT=4'h8;
  LUT4 n256_s3 (
    .F(n256_7),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[4]),
    .I3(n259_7) 
);
defparam n256_s3.INIT=16'h8000;
  LUT3 n254_s3 (
    .F(n254_7),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]),
    .I2(n256_7) 
);
defparam n254_s3.INIT=8'h80;
  LUT4 n251_s3 (
    .F(n251_7),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[8]),
    .I2(ff_refresh_timer[9]),
    .I3(n254_7) 
);
defparam n251_s3.INIT=16'h8000;
  LUT3 n575_s2 (
    .F(n575_6),
    .I0(O_sdram_ras_n_d),
    .I1(ff_req),
    .I2(n675_4) 
);
defparam n575_s2.INIT=8'h0D;
  LUT4 n418_s5 (
    .F(n418_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n418_s5.INIT=16'h0001;
  LUT4 n415_s5 (
    .F(n415_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n418_11) 
);
defparam n415_s5.INIT=16'h0100;
  LUT4 n413_s5 (
    .F(n413_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n415_11) 
);
defparam n413_s5.INIT=16'h0100;
  LUT3 n451_s2 (
    .F(n451_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n451_s2.INIT=8'h01;
  LUT3 n445_s2 (
    .F(n445_6),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n415_11) 
);
defparam n445_s2.INIT=8'h10;
  LUT2 n11_s3 (
    .F(n11_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n11_s3.INIT=4'h4;
  LUT4 n11_s4 (
    .F(n11_7),
    .I0(n11_9),
    .I1(w_a_i[14]),
    .I2(w_a_i[15]),
    .I3(n11_10) 
);
defparam n11_s4.INIT=16'hEB00;
  LUT4 w_refresh_s3 (
    .F(w_refresh_6),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[7]),
    .I2(ff_refresh_timer[6]),
    .I3(ff_refresh_timer[4]) 
);
defparam w_refresh_s3.INIT=16'h1000;
  LUT3 n580_s8 (
    .F(n580_13),
    .I0(O_sdram_wen_n_d),
    .I1(ff_req),
    .I2(n15_5) 
);
defparam n580_s8.INIT=8'hE0;
  LUT4 n583_s7 (
    .F(n583_12),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_is_write_4),
    .I3(n675_4) 
);
defparam n583_s7.INIT=16'h7000;
  LUT4 n586_s7 (
    .F(n586_12),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_is_write_4),
    .I3(n675_4) 
);
defparam n586_s7.INIT=16'hB000;
  LUT4 n589_s7 (
    .F(n589_12),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_is_write_4),
    .I3(n675_4) 
);
defparam n589_s7.INIT=16'hD000;
  LUT4 n592_s7 (
    .F(n592_12),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_is_write_4),
    .I3(n675_4) 
);
defparam n592_s7.INIT=16'hE000;
  LUT4 n11_s6 (
    .F(n11_9),
    .I0(w_sdram_address_15_5),
    .I1(w_sdram_address_15_6),
    .I2(w_sdram_address_21_5),
    .I3(w_sdram_address_21_4) 
);
defparam n11_s6.INIT=16'h1001;
  LUT4 n11_s7 (
    .F(n11_10),
    .I0(n11_11),
    .I1(w_sdram_address_17_5),
    .I2(w_a_i[15]),
    .I3(w_sltsl30) 
);
defparam n11_s7.INIT=16'h00F1;
  LUT4 n11_s8 (
    .F(n11_11),
    .I0(w_a_i[14]),
    .I1(w_sdram_address_16_5),
    .I2(w_sdram_address_16_6),
    .I3(w_sdram_address_17_4) 
);
defparam n11_s8.INIT=16'h2B00;
  LUT4 n468_s3 (
    .F(n468_7),
    .I0(n455_6),
    .I1(n487_3),
    .I2(n371_3),
    .I3(ff_main_state[1]) 
);
defparam n468_s3.INIT=16'hFAEE;
  LUT3 n680_s4 (
    .F(n680_8),
    .I0(ff_do_refresh),
    .I1(ff_sdr_ready),
    .I2(n675_4) 
);
defparam n680_s4.INIT=8'h40;
  LUT3 n577_s11 (
    .F(n577_18),
    .I0(n487_3),
    .I1(ff_sdr_ready),
    .I2(n675_4) 
);
defparam n577_s11.INIT=8'h15;
  LUT4 n254_s4 (
    .F(n254_9),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[5]),
    .I2(ff_refresh_timer[6]),
    .I3(n256_7) 
);
defparam n254_s4.INIT=16'h6AAA;
  LUT3 n455_s2 (
    .F(n455_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n371_3) 
);
defparam n455_s2.INIT=8'h10;
  LUT4 n257_s4 (
    .F(n257_9),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[0]),
    .I3(ff_refresh_timer[1]) 
);
defparam n257_s4.INIT=16'h8000;
  LUT4 n258_s3 (
    .F(n258_8),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(ff_refresh_timer[3]) 
);
defparam n258_s3.INIT=16'h7F80;
  LUT4 n259_s4 (
    .F(n259_9),
    .I0(w_refresh),
    .I1(ff_refresh_timer[2]),
    .I2(ff_refresh_timer[0]),
    .I3(ff_refresh_timer[1]) 
);
defparam n259_s4.INIT=16'h1444;
  LUT4 n481_s2 (
    .F(n481_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n481_s2.INIT=16'h0002;
  LUT4 n373_s10 (
    .F(n373_15),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n373_s10.INIT=16'h0FBB;
  LUT4 n490_s7 (
    .F(n490_13),
    .I0(ff_main_timer[0]),
    .I1(n468_7),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n490_s7.INIT=16'h1011;
  LUT3 n580_s9 (
    .F(n580_15),
    .I0(ff_sdr_ready),
    .I1(n15_5),
    .I2(n675_4) 
);
defparam n580_s9.INIT=8'hA8;
  LUT3 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n15_5),
    .I1(n675_4),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=8'hEF;
  LUT4 n663_s11 (
    .F(n663_18),
    .I0(ff_address[19]),
    .I1(ff_sdr_ready),
    .I2(n15_5),
    .I3(n675_6) 
);
defparam n663_s11.INIT=16'hFF80;
  LUT4 ff_sdr_command_1_s4 (
    .F(ff_sdr_command_1_8),
    .I0(ff_do_refresh),
    .I1(ff_req),
    .I2(ff_sdr_ready),
    .I3(n15_5) 
);
defparam ff_sdr_command_1_s4.INIT=16'hEFFF;
  LUT4 n661_s7 (
    .F(n661_13),
    .I0(ff_sdr_ready),
    .I1(n15_5),
    .I2(n680_8),
    .I3(ff_address[21]) 
);
defparam n661_s7.INIT=16'hF800;
  LUT4 n660_s7 (
    .F(n660_13),
    .I0(ff_sdr_ready),
    .I1(n15_5),
    .I2(n680_8),
    .I3(ff_address[22]) 
);
defparam n660_s7.INIT=16'hF800;
  LUT3 n664_s7 (
    .F(n664_12),
    .I0(ff_address[18]),
    .I1(ff_sdr_ready),
    .I2(n15_5) 
);
defparam n664_s7.INIT=8'h80;
  LUT4 n11_s9 (
    .F(n11_13),
    .I0(ff_ireq_inhibit),
    .I1(ff_iorq_n_i),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam n11_s9.INIT=16'h0E00;
  LUT4 n413_s7 (
    .F(n413_14),
    .I0(ff_main_timer[10]),
    .I1(n413_11),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n413_s7.INIT=16'h6A66;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s4.INIT=4'hB;
  LUT4 n251_s5 (
    .F(n251_10),
    .I0(ff_refresh_timer[10]),
    .I1(w_refresh),
    .I2(n251_7),
    .I3(ff_do_refresh) 
);
defparam n251_s5.INIT=16'h129A;
  LUT2 ff_refresh_timer_10_s5 (
    .F(ff_refresh_timer_10_16),
    .I0(w_refresh),
    .I1(ff_do_refresh) 
);
defparam ff_refresh_timer_10_s5.INIT=4'hD;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(w_refresh),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[5]),
    .I3(n256_7) 
);
defparam n256_s5.INIT=16'h2DF0;
  LUT4 n257_s6 (
    .F(n257_12),
    .I0(w_refresh),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[4]),
    .I3(n257_9) 
);
defparam n257_s6.INIT=16'h2570;
  LUT4 n260_s4 (
    .F(n260_9),
    .I0(w_refresh),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[1]),
    .I3(ff_refresh_timer[0]) 
);
defparam n260_s4.INIT=16'h2DF0;
  LUT3 n261_s5 (
    .F(n261_10),
    .I0(w_refresh),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[0]) 
);
defparam n261_s5.INIT=8'h2D;
  LUT4 n150_s4 (
    .F(n150_9),
    .I0(ff_do_refresh),
    .I1(ff_req),
    .I2(n11_4),
    .I3(n11_5) 
);
defparam n150_s4.INIT=16'h9D8C;
  LUT4 ff_is_write_s3 (
    .F(ff_is_write_8),
    .I0(ff_do_refresh),
    .I1(ff_req),
    .I2(n11_4),
    .I3(n11_5) 
);
defparam ff_is_write_s3.INIT=16'h5140;
  LUT3 n441_s3 (
    .F(n441_8),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n468_7) 
);
defparam n441_s3.INIT=8'h02;
  LUT3 ff_main_timer_13_s8 (
    .F(ff_main_timer_13_17),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n468_7) 
);
defparam ff_main_timer_13_s8.INIT=8'hFB;
  LUT3 n151_s4 (
    .F(n151_9),
    .I0(ff_req),
    .I1(n11_7),
    .I2(n11_13) 
);
defparam n151_s4.INIT=8'h45;
  LUT4 n1485_s1 (
    .F(n1485_5),
    .I0(n11_7),
    .I1(n11_13),
    .I2(n1439_4),
    .I3(n1439_6) 
);
defparam n1485_s1.INIT=16'h0B00;
  LUT4 n1439_s4 (
    .F(n1439_8),
    .I0(n1439_4),
    .I1(n11_7),
    .I2(n11_13),
    .I3(n1439_6) 
);
defparam n1439_s4.INIT=16'h7500;
  LUT4 n481_s3 (
    .F(n481_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n371_3),
    .I3(n481_6) 
);
defparam n481_s3.INIT=16'hFF10;
  DFFRE ff_address_22_s0 (
    .Q(ff_address[22]),
    .D(w_sltsl30),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8),
    .RESET(w_sdram_address_22_4) 
);
  DFFE ff_address_21_s0 (
    .Q(ff_address[21]),
    .D(w_sdram_address_21),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFRE ff_address_20_s0 (
    .Q(ff_address[20]),
    .D(w_spi_address[20]),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8),
    .RESET(w_sdram_address_20_5) 
);
  DFFRE ff_address_19_s0 (
    .Q(ff_address[19]),
    .D(w_spi_address[19]),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8),
    .RESET(w_sdram_address_20_5) 
);
  DFFE ff_address_18_s0 (
    .Q(ff_address[18]),
    .D(w_sdram_address_18),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_17_s0 (
    .Q(ff_address[17]),
    .D(w_sdram_address_17),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address_16),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address_15),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address_14),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address_13),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address_12),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address_11),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address_10),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address_9),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address_8),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address_7),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address_6),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address_5),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address_4),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address_3),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address_2),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address_1),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address_0),
    .CLK(O_sdram_clk_d),
    .CE(n1439_8) 
);
  DFFE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1485_5) 
);
  DFFRE ff_do_refresh_s0 (
    .Q(ff_do_refresh),
    .D(w_refresh),
    .CLK(O_sdram_clk_d),
    .CE(n322_3),
    .RESET(n327_3) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n370_12),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n373_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n376_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n379_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n381_11),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n402_3),
    .RESET(n34_5) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n411_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n468_7) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n415_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n468_7) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n468_7) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n418_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n468_7) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n575_5),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n580_10),
    .CLK(O_sdram_clk_d),
    .SET(n34_5) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d[10]),
    .D(n675_3),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d[5]),
    .D(n680_4),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n815_s0 (
    .Q(n815_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n816_s0 (
    .Q(n816_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n817_s0 (
    .Q(n817_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n818_s0 (
    .Q(n818_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n819_s0 (
    .Q(n819_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n820_s0 (
    .Q(n820_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n821_s0 (
    .Q(n821_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n822_s0 (
    .Q(n822_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(n719_5) 
);
  DFFR n849_s0 (
    .Q(n849_4),
    .D(n718_3),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_q[7]),
    .D(n979_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_q[6]),
    .D(n980_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_q[5]),
    .D(n981_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_q[4]),
    .D(n982_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_q[3]),
    .D(n983_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_q[2]),
    .D(n984_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_q[1]),
    .D(n985_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_q[0]),
    .D(n986_9),
    .CLK(O_sdram_clk_d),
    .CE(n978_4),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_q_en),
    .D(n978_4),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_sdr_read_data_en_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n592_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n589_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n586_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n583_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_refresh_timer_9_s1 (
    .Q(ff_refresh_timer[9]),
    .D(n252_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_9_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_8_s1 (
    .Q(ff_refresh_timer[8]),
    .D(n253_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_8_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_7_s1 (
    .Q(ff_refresh_timer[7]),
    .D(n254_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_7_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_6_s1 (
    .Q(ff_refresh_timer[6]),
    .D(n255_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_6_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_3_s1 (
    .Q(ff_refresh_timer[3]),
    .D(n258_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_3_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_2_s1 (
    .Q(ff_refresh_timer[2]),
    .D(n259_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_10_16),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_2_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n15_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_do_main_state_9),
    .RESET(n34_5) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFRE ff_sdr_address_12_s1 (
    .Q(O_sdram_ba_d[1]),
    .D(n660_13),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_12_s1.INIT=1'b0;
  DFFRE ff_sdr_address_11_s1 (
    .Q(O_sdram_ba_d[0]),
    .D(n661_13),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_11_s1.INIT=1'b0;
  DFFRE ff_sdr_address_8_s1 (
    .Q(O_sdram_addr_d[8]),
    .D(n664_12),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_8_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d[7]),
    .D(n665_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d[6]),
    .D(n666_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d[4]),
    .D(n668_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d[3]),
    .D(n669_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d[2]),
    .D(n670_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d[1]),
    .D(n671_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d[0]),
    .D(n672_11),
    .CLK(O_sdram_clk_d),
    .CE(n659_25),
    .RESET(n327_3) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFRE ff_is_write_s1 (
    .Q(ff_is_write_4),
    .D(n151_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_is_write_8),
    .RESET(n34_5) 
);
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n490_13),
    .CLK(O_sdram_clk_d),
    .SET(n371_3) 
);
  DFFSE ff_sdr_command_1_s1 (
    .Q(O_sdram_cas_n_d),
    .D(n577_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_command_1_8),
    .SET(n34_5) 
);
defparam ff_sdr_command_1_s1.INIT=1'b1;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d[9]),
    .D(n663_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_8),
    .RESET(n34_5) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n443_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n455_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n445_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n455_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n447_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n455_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n450_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n455_6) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n451_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n481_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n452_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n371_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n453_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n487_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n413_14),
    .CLK(O_sdram_clk_d),
    .RESET(n468_7) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_refresh_timer_10_s4 (
    .Q(ff_refresh_timer[10]),
    .D(n251_10),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_10_s4.INIT=1'b0;
  DFFR ff_refresh_timer_5_s3 (
    .Q(ff_refresh_timer[5]),
    .D(n256_10),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_5_s3.INIT=1'b0;
  DFFR ff_refresh_timer_4_s3 (
    .Q(ff_refresh_timer[4]),
    .D(n257_12),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_4_s3.INIT=1'b0;
  DFFR ff_refresh_timer_1_s3 (
    .Q(ff_refresh_timer[1]),
    .D(n260_9),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_1_s3.INIT=1'b0;
  DFFR ff_refresh_timer_0_s3 (
    .Q(ff_refresh_timer[0]),
    .D(n261_10),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_refresh_timer_0_s3.INIT=1'b0;
  DFFR ff_req_s2 (
    .Q(ff_req),
    .D(n150_9),
    .CLK(O_sdram_clk_d),
    .RESET(n34_5) 
);
defparam ff_req_s2.INIT=1'b0;
  DFFS ff_main_timer_13_s7 (
    .Q(ff_main_timer[13]),
    .D(n441_8),
    .CLK(O_sdram_clk_d),
    .SET(n455_6) 
);
defparam ff_main_timer_13_s7.INIT=1'b1;
  MUX2_LUT5 n979_s5 (
    .O(n979_9),
    .I0(n979_6),
    .I1(n979_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n980_s5 (
    .O(n980_9),
    .I0(n980_6),
    .I1(n980_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n981_s5 (
    .O(n981_9),
    .I0(n981_6),
    .I1(n981_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n982_s5 (
    .O(n982_9),
    .I0(n982_6),
    .I1(n982_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n983_s5 (
    .O(n983_9),
    .I0(n983_6),
    .I1(n983_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n984_s5 (
    .O(n984_9),
    .I0(n984_6),
    .I1(n984_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n985_s5 (
    .O(n985_9),
    .I0(n985_6),
    .I1(n985_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n986_s5 (
    .O(n986_9),
    .I0(n986_6),
    .I1(n986_7),
    .S0(ff_address[1]) 
);
  INV n719_s2 (
    .O(n719_5),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_step6 (
  clk27m,
  clk3_579m,
  button,
  lcd_clk,
  lcd_de,
  lcd_hsync,
  lcd_vsync,
  lcd_red,
  lcd_green,
  lcd_blue,
  lcd_bl,
  spi_cs_n,
  spi_clk,
  spi_mosi,
  spi_miso,
  ssg_ioa,
  ssg_iob,
  uart_tx,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input clk3_579m;
input [1:0] button;
output lcd_clk;
output lcd_de;
output lcd_hsync;
output lcd_vsync;
output [4:0] lcd_red;
output [5:0] lcd_green;
output [4:0] lcd_blue;
output lcd_bl;
input spi_cs_n;
input spi_clk;
input spi_mosi;
output spi_miso;
inout [5:0] ssg_ioa;
output [2:0] ssg_iob;
output uart_tx;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk3_579m_d;
wire spi_cs_n_d;
wire spi_clk_d;
wire spi_mosi_d;
wire n661_5;
wire w_cpu_enable;
wire n89_3;
wire n180_4;
wire n181_4;
wire n187_4;
wire n204_5;
wire n205_4;
wire n206_4;
wire n207_4;
wire n208_4;
wire n209_4;
wire n210_4;
wire n211_4;
wire w_sdram_address_22_4;
wire w_sdram_address_20_5;
wire ff_d_7_8;
wire n196_8;
wire n203_9;
wire n197_8;
wire n203_8;
wire n20_4;
wire n19_4;
wire n661_6;
wire n206_5;
wire n207_5;
wire n208_5;
wire n209_5;
wire n210_5;
wire w_sdram_address_21_4;
wire w_sdram_address_21_5;
wire w_sdram_address_17_4;
wire w_sdram_address_17_5;
wire w_sdram_address_16_4;
wire w_sdram_address_15_4;
wire w_sdram_address_14_4;
wire n206_6;
wire n207_6;
wire n208_6;
wire n209_6;
wire n210_6;
wire w_sdram_address_21_6;
wire w_sdram_address_21_7;
wire w_sdram_address_17_6;
wire w_sdram_address_16_5;
wire w_sdram_address_16_6;
wire w_sdram_address_15_5;
wire w_sdram_address_15_6;
wire w_sdram_address_14_6;
wire w_sdram_address_17_7;
wire w_sdram_address_17_8;
wire w_sdram_address_17_9;
wire w_sdram_address_17_10;
wire w_sdram_address_16_7;
wire w_sdram_address_16_8;
wire w_sdram_address_14_8;
wire w_sdram_address_22_7;
wire w_sdram_address_13_6;
wire n196_13;
wire n81_9;
wire n80_8;
wire n79_8;
wire ff_reset_n;
wire ff_clock_div;
wire n196_6;
wire n197_6;
wire n203_6;
wire lcd_bl_d_4;
wire IO_sdram_dq_31_101;
wire n21_6;
wire O_sdram_clk_d;
wire lcd_clk_d;
wire w_msx_reset_n;
wire w_cpu_freeze;
wire spi_miso_d;
wire n622_5;
wire n34_5;
wire ff_ireq_inhibit;
wire ff_req_inhibit;
wire ff_mreq_inhibit;
wire ff_wr_n_i;
wire ff_rd;
wire ff_iorq_n_i;
wire ff_mreq;
wire n129_5;
wire n281_7;
wire n1710_5;
wire n96_4;
wire n96_5;
wire uart_tx_d;
wire w_busy;
wire w_keyboard_caps_led_off;
wire w_ppi_q_en;
wire n10_6;
wire w_expslt0_q_en;
wire n28_6;
wire w_expslt3_q_en;
wire w_sltsl30;
wire w_sltsl30_4;
wire w_sltsl30_5;
wire w_sltsl30_6;
wire w_keyboard_kana_led_off;
wire w_vram_read_n;
wire w_vram_write_n;
wire req_vsync_int_n;
wire reg_r1_vsync_int_en_Z;
wire lcd_hsync_d;
wire lcd_vsync_d;
wire lcd_de_d;
wire w_vram_rdata_en;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_wen_n_d;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n849_4;
wire w_sdram_q_en;
wire O_sdram_cas_n_d;
wire n1439_4;
wire n1439_5;
wire n1439_6;
wire [1:0] button_d;
wire [31:0] IO_sdram_dq_in;
wire [21:0] w_sdram_address;
wire [7:0] w_sdram_d;
wire [2:0] ff_cpu_clock_div;
wire [7:0] ff_vram_rdata;
wire [7:0] ff_d;
wire [2:0] ff_delay;
wire [7:0] w_spi_d;
wire [21:0] w_spi_address;
wire [7:0] w_matrix_x;
wire [2:0] ff_state;
wire [7:0] d_Z;
wire [15:0] w_a_i;
wire [7:7] w_do;
wire [7:0] w_primary_slot;
wire [3:0] w_matrix_y;
wire [7:0] w_ppi_q;
wire [7:0] ff_secondary_slot;
wire [7:0] w_expslt0_q;
wire [7:0] w_expslt3_q;
wire [2:0] ssg_iob_d;
wire [13:0] w_vram_address;
wire [7:0] w_vram_wdata;
wire [4:0] lcd_blue_d;
wire [5:1] lcd_green_d;
wire [4:0] lcd_red_d;
wire [7:0] w_vram_rdata;
wire [10:0] O_sdram_addr_d;
wire [7:0] w_sdram_q;
wire [3:0] O_sdram_dqm_d;
wire [1:0] O_sdram_ba_d;
wire VCC;
wire GND;
  IBUF clk3_579m_ibuf (
    .O(clk3_579m_d),
    .I(clk3_579m) 
);
  IBUF button_0_ibuf (
    .O(button_d[0]),
    .I(button[0]) 
);
  IBUF button_1_ibuf (
    .O(button_d[1]),
    .I(button[1]) 
);
  IBUF spi_cs_n_ibuf (
    .O(spi_cs_n_d),
    .I(spi_cs_n) 
);
  IBUF spi_clk_ibuf (
    .O(spi_clk_d),
    .I(spi_clk) 
);
  IBUF spi_mosi_ibuf (
    .O(spi_mosi_d),
    .I(spi_mosi) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n822_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n821_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n820_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n819_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n818_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n817_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n816_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n815_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n822_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n821_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n820_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n819_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n818_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n817_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n816_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n815_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n822_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n821_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n820_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n819_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n818_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n817_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n816_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n815_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n822_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n821_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n820_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n819_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n818_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n817_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n816_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n815_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_hsync_obuf (
    .O(lcd_hsync),
    .I(lcd_hsync_d) 
);
  OBUF lcd_vsync_obuf (
    .O(lcd_vsync),
    .I(lcd_vsync_d) 
);
  OBUF lcd_red_0_obuf (
    .O(lcd_red[0]),
    .I(lcd_red_d[0]) 
);
  OBUF lcd_red_1_obuf (
    .O(lcd_red[1]),
    .I(lcd_red_d[1]) 
);
  OBUF lcd_red_2_obuf (
    .O(lcd_red[2]),
    .I(lcd_red_d[2]) 
);
  OBUF lcd_red_3_obuf (
    .O(lcd_red[3]),
    .I(lcd_red_d[3]) 
);
  OBUF lcd_red_4_obuf (
    .O(lcd_red[4]),
    .I(lcd_red_d[4]) 
);
  OBUF lcd_green_0_obuf (
    .O(lcd_green[0]),
    .I(GND) 
);
  OBUF lcd_green_1_obuf (
    .O(lcd_green[1]),
    .I(lcd_green_d[1]) 
);
  OBUF lcd_green_2_obuf (
    .O(lcd_green[2]),
    .I(lcd_green_d[2]) 
);
  OBUF lcd_green_3_obuf (
    .O(lcd_green[3]),
    .I(lcd_green_d[3]) 
);
  OBUF lcd_green_4_obuf (
    .O(lcd_green[4]),
    .I(lcd_green_d[4]) 
);
  OBUF lcd_green_5_obuf (
    .O(lcd_green[5]),
    .I(lcd_green_d[5]) 
);
  OBUF lcd_blue_0_obuf (
    .O(lcd_blue[0]),
    .I(lcd_blue_d[0]) 
);
  OBUF lcd_blue_1_obuf (
    .O(lcd_blue[1]),
    .I(lcd_blue_d[1]) 
);
  OBUF lcd_blue_2_obuf (
    .O(lcd_blue[2]),
    .I(lcd_blue_d[2]) 
);
  OBUF lcd_blue_3_obuf (
    .O(lcd_blue[3]),
    .I(lcd_blue_d[3]) 
);
  OBUF lcd_blue_4_obuf (
    .O(lcd_blue[4]),
    .I(lcd_blue_d[4]) 
);
  OBUF lcd_bl_obuf (
    .O(lcd_bl),
    .I(lcd_bl_d_4) 
);
  OBUF spi_miso_obuf (
    .O(spi_miso),
    .I(spi_miso_d) 
);
  OBUF ssg_iob_0_obuf (
    .O(ssg_iob[0]),
    .I(ssg_iob_d[0]) 
);
  OBUF ssg_iob_1_obuf (
    .O(ssg_iob[1]),
    .I(ssg_iob_d[1]) 
);
  OBUF ssg_iob_2_obuf (
    .O(ssg_iob[2]),
    .I(ssg_iob_d[2]) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(O_sdram_addr_d[8]) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(O_sdram_ba_d[0]) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(O_sdram_ba_d[1]) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT3 n661_s1 (
    .F(n661_5),
    .I0(w_cpu_freeze),
    .I1(n661_6),
    .I2(ff_reset_n) 
);
defparam n661_s1.INIT=8'hEF;
  LUT3 w_cpu_enable_s1 (
    .F(w_cpu_enable),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n661_6) 
);
defparam w_cpu_enable_s1.INIT=8'h40;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n89_s0.INIT=8'h01;
  LUT3 n196_s10 (
    .F(n180_4),
    .I0(w_expslt3_q[7]),
    .I1(w_ppi_q[7]),
    .I2(w_expslt3_q_en) 
);
defparam n196_s10.INIT=8'hAC;
  LUT3 n197_s7 (
    .F(n181_4),
    .I0(w_ppi_q[6]),
    .I1(w_expslt3_q[6]),
    .I2(w_expslt3_q_en) 
);
defparam n197_s7.INIT=8'hCA;
  LUT3 n203_s7 (
    .F(n187_4),
    .I0(w_ppi_q[0]),
    .I1(w_expslt3_q[0]),
    .I2(w_expslt3_q_en) 
);
defparam n203_s7.INIT=8'hCA;
  LUT3 n204_s2 (
    .F(n204_5),
    .I0(w_sdram_q[7]),
    .I1(n196_6),
    .I2(w_sdram_q_en) 
);
defparam n204_s2.INIT=8'hAC;
  LUT3 n205_s1 (
    .F(n205_4),
    .I0(n197_6),
    .I1(w_sdram_q[6]),
    .I2(w_sdram_q_en) 
);
defparam n205_s1.INIT=8'hCA;
  LUT3 n206_s1 (
    .F(n206_4),
    .I0(n206_5),
    .I1(w_sdram_q[5]),
    .I2(w_sdram_q_en) 
);
defparam n206_s1.INIT=8'hCA;
  LUT3 n207_s1 (
    .F(n207_4),
    .I0(n207_5),
    .I1(w_sdram_q[4]),
    .I2(w_sdram_q_en) 
);
defparam n207_s1.INIT=8'hCA;
  LUT3 n208_s1 (
    .F(n208_4),
    .I0(n208_5),
    .I1(w_sdram_q[3]),
    .I2(w_sdram_q_en) 
);
defparam n208_s1.INIT=8'hCA;
  LUT3 n209_s1 (
    .F(n209_4),
    .I0(n209_5),
    .I1(w_sdram_q[2]),
    .I2(w_sdram_q_en) 
);
defparam n209_s1.INIT=8'hCA;
  LUT3 n210_s1 (
    .F(n210_4),
    .I0(n210_5),
    .I1(w_sdram_q[1]),
    .I2(w_sdram_q_en) 
);
defparam n210_s1.INIT=8'hCA;
  LUT3 n211_s1 (
    .F(n211_4),
    .I0(n203_6),
    .I1(w_sdram_q[0]),
    .I2(w_sdram_q_en) 
);
defparam n211_s1.INIT=8'hCA;
  LUT4 w_sdram_address_21_s0 (
    .F(w_sdram_address[21]),
    .I0(w_sdram_address_21_4),
    .I1(w_sdram_address_21_5),
    .I2(w_spi_address[21]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_21_s0.INIT=16'hF022;
  LUT4 w_sdram_address_18_s0 (
    .F(w_sdram_address[18]),
    .I0(w_sdram_address_21_5),
    .I1(w_sdram_address_21_4),
    .I2(w_spi_address[18]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_18_s0.INIT=16'hF022;
  LUT4 w_sdram_address_17_s0 (
    .F(w_sdram_address[17]),
    .I0(w_sdram_address_17_4),
    .I1(w_sdram_address_17_5),
    .I2(w_spi_address[17]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_17_s0.INIT=16'hF0EE;
  LUT4 w_sdram_address_16_s0 (
    .F(w_sdram_address[16]),
    .I0(w_sdram_address_16_4),
    .I1(w_sdram_address_17_4),
    .I2(w_spi_address[16]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_16_s0.INIT=16'hF044;
  LUT3 w_sdram_address_15_s0 (
    .F(w_sdram_address[15]),
    .I0(w_spi_address[15]),
    .I1(w_sdram_address_15_4),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_15_s0.INIT=8'hA3;
  LUT3 w_sdram_address_14_s0 (
    .F(w_sdram_address[14]),
    .I0(w_sdram_address_14_4),
    .I1(w_spi_address[14]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_14_s0.INIT=8'hC5;
  LUT4 w_sdram_address_13_s0 (
    .F(w_sdram_address[13]),
    .I0(w_sdram_address_13_6),
    .I1(w_a_i[13]),
    .I2(w_spi_address[13]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_13_s0.INIT=16'hF044;
  LUT3 w_sdram_address_12_s0 (
    .F(w_sdram_address[12]),
    .I0(w_a_i[12]),
    .I1(w_spi_address[12]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_12_s0.INIT=8'hCA;
  LUT3 w_sdram_address_11_s0 (
    .F(w_sdram_address[11]),
    .I0(w_a_i[11]),
    .I1(w_spi_address[11]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_11_s0.INIT=8'hCA;
  LUT3 w_sdram_address_10_s0 (
    .F(w_sdram_address[10]),
    .I0(w_a_i[10]),
    .I1(w_spi_address[10]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_10_s0.INIT=8'hCA;
  LUT3 w_sdram_address_9_s0 (
    .F(w_sdram_address[9]),
    .I0(w_a_i[9]),
    .I1(w_spi_address[9]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_9_s0.INIT=8'hCA;
  LUT3 w_sdram_address_8_s0 (
    .F(w_sdram_address[8]),
    .I0(w_a_i[8]),
    .I1(w_spi_address[8]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_8_s0.INIT=8'hCA;
  LUT3 w_sdram_address_7_s0 (
    .F(w_sdram_address[7]),
    .I0(w_a_i[7]),
    .I1(w_spi_address[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_7_s0.INIT=8'hCA;
  LUT3 w_sdram_address_6_s0 (
    .F(w_sdram_address[6]),
    .I0(w_a_i[6]),
    .I1(w_spi_address[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_6_s0.INIT=8'hCA;
  LUT3 w_sdram_address_5_s0 (
    .F(w_sdram_address[5]),
    .I0(w_a_i[5]),
    .I1(w_spi_address[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_5_s0.INIT=8'hCA;
  LUT3 w_sdram_address_4_s0 (
    .F(w_sdram_address[4]),
    .I0(w_a_i[4]),
    .I1(w_spi_address[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_4_s0.INIT=8'hCA;
  LUT3 w_sdram_address_3_s0 (
    .F(w_sdram_address[3]),
    .I0(w_a_i[3]),
    .I1(w_spi_address[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_3_s0.INIT=8'hCA;
  LUT3 w_sdram_address_2_s0 (
    .F(w_sdram_address[2]),
    .I0(w_a_i[2]),
    .I1(w_spi_address[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_2_s0.INIT=8'hCA;
  LUT3 w_sdram_address_1_s0 (
    .F(w_sdram_address[1]),
    .I0(w_a_i[1]),
    .I1(w_spi_address[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_1_s0.INIT=8'hCA;
  LUT3 w_sdram_address_0_s0 (
    .F(w_sdram_address[0]),
    .I0(w_a_i[0]),
    .I1(w_spi_address[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_0_s0.INIT=8'hCA;
  LUT3 w_sdram_d_7_s0 (
    .F(w_sdram_d[7]),
    .I0(d_Z[7]),
    .I1(w_spi_d[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_7_s0.INIT=8'hCA;
  LUT3 w_sdram_d_6_s0 (
    .F(w_sdram_d[6]),
    .I0(d_Z[6]),
    .I1(w_spi_d[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_6_s0.INIT=8'hCA;
  LUT3 w_sdram_d_5_s0 (
    .F(w_sdram_d[5]),
    .I0(d_Z[5]),
    .I1(w_spi_d[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_5_s0.INIT=8'hCA;
  LUT3 w_sdram_d_4_s0 (
    .F(w_sdram_d[4]),
    .I0(d_Z[4]),
    .I1(w_spi_d[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_4_s0.INIT=8'hCA;
  LUT3 w_sdram_d_3_s0 (
    .F(w_sdram_d[3]),
    .I0(d_Z[3]),
    .I1(w_spi_d[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_3_s0.INIT=8'hCA;
  LUT3 w_sdram_d_2_s0 (
    .F(w_sdram_d[2]),
    .I0(d_Z[2]),
    .I1(w_spi_d[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_2_s0.INIT=8'hCA;
  LUT3 w_sdram_d_1_s0 (
    .F(w_sdram_d[1]),
    .I0(d_Z[1]),
    .I1(w_spi_d[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_1_s0.INIT=8'hCA;
  LUT3 w_sdram_d_0_s0 (
    .F(w_sdram_d[0]),
    .I0(d_Z[0]),
    .I1(w_spi_d[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_0_s0.INIT=8'hCA;
  LUT4 w_sdram_address_22_s1 (
    .F(w_sdram_address_22_4),
    .I0(w_sdram_address_22_7),
    .I1(n1439_5),
    .I2(w_cpu_freeze),
    .I3(n1439_6) 
);
defparam w_sdram_address_22_s1.INIT=16'hE000;
  LUT4 w_sdram_address_20_s2 (
    .F(w_sdram_address_20_5),
    .I0(n1439_4),
    .I1(n1439_5),
    .I2(w_cpu_freeze),
    .I3(n1439_6) 
);
defparam w_sdram_address_20_s2.INIT=16'h0D00;
  LUT4 ff_d_7_s3 (
    .F(ff_d_7_8),
    .I0(w_expslt3_q_en),
    .I1(w_sdram_q_en),
    .I2(w_ppi_q_en),
    .I3(n203_9) 
);
defparam ff_d_7_s3.INIT=16'hFEFF;
  LUT3 n196_s9 (
    .F(n196_8),
    .I0(button_d[1]),
    .I1(w_expslt0_q[7]),
    .I2(n196_13) 
);
defparam n196_s9.INIT=8'hAC;
  LUT2 n196_s6 (
    .F(n203_9),
    .I0(w_expslt0_q_en),
    .I1(n196_13) 
);
defparam n196_s6.INIT=4'h1;
  LUT3 n197_s6 (
    .F(n197_8),
    .I0(button_d[0]),
    .I1(w_expslt0_q[6]),
    .I2(n196_13) 
);
defparam n197_s6.INIT=8'hAC;
  LUT3 n203_s6 (
    .F(n203_8),
    .I0(w_expslt0_q[0]),
    .I1(w_busy),
    .I2(n196_13) 
);
defparam n203_s6.INIT=8'hCA;
  LUT2 n20_s0 (
    .F(n20_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]) 
);
defparam n20_s0.INIT=4'h6;
  LUT3 n19_s0 (
    .F(n19_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]),
    .I2(ff_cpu_clock_div[2]) 
);
defparam n19_s0.INIT=8'h78;
  LUT3 n661_s2 (
    .F(n661_6),
    .I0(ff_cpu_clock_div[1]),
    .I1(ff_cpu_clock_div[0]),
    .I2(ff_cpu_clock_div[2]) 
);
defparam n661_s2.INIT=8'h40;
  LUT4 n206_s2 (
    .F(n206_5),
    .I0(w_expslt0_q[5]),
    .I1(n206_6),
    .I2(n196_13),
    .I3(w_expslt0_q_en) 
);
defparam n206_s2.INIT=16'h0A0C;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(w_expslt0_q[4]),
    .I1(n207_6),
    .I2(n196_13),
    .I3(w_expslt0_q_en) 
);
defparam n207_s2.INIT=16'h0A0C;
  LUT4 n208_s2 (
    .F(n208_5),
    .I0(w_expslt0_q[3]),
    .I1(n208_6),
    .I2(n196_13),
    .I3(w_expslt0_q_en) 
);
defparam n208_s2.INIT=16'h0A0C;
  LUT4 n209_s2 (
    .F(n209_5),
    .I0(w_expslt0_q[2]),
    .I1(n209_6),
    .I2(n196_13),
    .I3(w_expslt0_q_en) 
);
defparam n209_s2.INIT=16'h0A0C;
  LUT4 n210_s2 (
    .F(n210_5),
    .I0(w_expslt0_q[1]),
    .I1(n210_6),
    .I2(n196_13),
    .I3(w_expslt0_q_en) 
);
defparam n210_s2.INIT=16'h0A0C;
  LUT4 w_sdram_address_21_s1 (
    .F(w_sdram_address_21_4),
    .I0(w_primary_slot[6]),
    .I1(w_primary_slot[2]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_21_6) 
);
defparam w_sdram_address_21_s1.INIT=16'hC0AF;
  LUT4 w_sdram_address_21_s2 (
    .F(w_sdram_address_21_5),
    .I0(w_primary_slot[7]),
    .I1(w_primary_slot[3]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_21_7) 
);
defparam w_sdram_address_21_s2.INIT=16'hC0AF;
  LUT3 w_sdram_address_17_s1 (
    .F(w_sdram_address_17_4),
    .I0(w_sdram_address_17_6),
    .I1(w_sdram_address_21_4),
    .I2(w_sdram_address_21_5) 
);
defparam w_sdram_address_17_s1.INIT=8'h01;
  LUT3 w_sdram_address_17_s2 (
    .F(w_sdram_address_17_5),
    .I0(w_sltsl30_4),
    .I1(w_sltsl30_5),
    .I2(w_sltsl30_6) 
);
defparam w_sdram_address_17_s2.INIT=8'h08;
  LUT2 w_sdram_address_16_s1 (
    .F(w_sdram_address_16_4),
    .I0(w_sdram_address_16_5),
    .I1(w_sdram_address_16_6) 
);
defparam w_sdram_address_16_s1.INIT=4'h1;
  LUT4 w_sdram_address_15_s1 (
    .F(w_sdram_address_15_4),
    .I0(w_sdram_address_15_5),
    .I1(w_a_i[15]),
    .I2(w_sdram_address_17_5),
    .I3(w_sdram_address_15_6) 
);
defparam w_sdram_address_15_s1.INIT=16'h0007;
  LUT4 w_sdram_address_14_s1 (
    .F(w_sdram_address_14_4),
    .I0(w_sdram_address_14_8),
    .I1(w_sdram_address_14_6),
    .I2(w_sdram_address_17_4),
    .I3(w_a_i[14]) 
);
defparam w_sdram_address_14_s1.INIT=16'h2ACF;
  LUT3 n206_s3 (
    .F(n206_6),
    .I0(w_ppi_q[5]),
    .I1(w_expslt3_q[5]),
    .I2(w_expslt3_q_en) 
);
defparam n206_s3.INIT=8'hCA;
  LUT3 n207_s3 (
    .F(n207_6),
    .I0(w_ppi_q[4]),
    .I1(w_expslt3_q[4]),
    .I2(w_expslt3_q_en) 
);
defparam n207_s3.INIT=8'hCA;
  LUT3 n208_s3 (
    .F(n208_6),
    .I0(w_ppi_q[3]),
    .I1(w_expslt3_q[3]),
    .I2(w_expslt3_q_en) 
);
defparam n208_s3.INIT=8'hCA;
  LUT3 n209_s3 (
    .F(n209_6),
    .I0(w_ppi_q[2]),
    .I1(w_expslt3_q[2]),
    .I2(w_expslt3_q_en) 
);
defparam n209_s3.INIT=8'hCA;
  LUT3 n210_s3 (
    .F(n210_6),
    .I0(w_ppi_q[1]),
    .I1(w_expslt3_q[1]),
    .I2(w_expslt3_q_en) 
);
defparam n210_s3.INIT=8'hCA;
  LUT4 w_sdram_address_21_s3 (
    .F(w_sdram_address_21_6),
    .I0(w_primary_slot[0]),
    .I1(w_primary_slot[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_21_s3.INIT=16'h03F5;
  LUT4 w_sdram_address_21_s4 (
    .F(w_sdram_address_21_7),
    .I0(w_primary_slot[1]),
    .I1(w_primary_slot[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_21_s4.INIT=16'h03F5;
  LUT4 w_sdram_address_17_s3 (
    .F(w_sdram_address_17_6),
    .I0(w_sdram_address_17_7),
    .I1(w_sdram_address_17_8),
    .I2(w_sdram_address_17_9),
    .I3(w_sdram_address_17_10) 
);
defparam w_sdram_address_17_s3.INIT=16'h8000;
  LUT4 w_sdram_address_16_s2 (
    .F(w_sdram_address_16_5),
    .I0(ff_secondary_slot[7]),
    .I1(ff_secondary_slot[3]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_7) 
);
defparam w_sdram_address_16_s2.INIT=16'hC0AF;
  LUT4 w_sdram_address_16_s3 (
    .F(w_sdram_address_16_6),
    .I0(ff_secondary_slot[6]),
    .I1(ff_secondary_slot[2]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_8) 
);
defparam w_sdram_address_16_s3.INIT=16'hC0AF;
  LUT3 w_sdram_address_15_s2 (
    .F(w_sdram_address_15_5),
    .I0(w_sltsl30_6),
    .I1(w_sltsl30_5),
    .I2(w_sltsl30_4) 
);
defparam w_sdram_address_15_s2.INIT=8'h08;
  LUT3 w_sdram_address_15_s3 (
    .F(w_sdram_address_15_6),
    .I0(w_sdram_address_16_5),
    .I1(w_sdram_address_16_6),
    .I2(w_sdram_address_17_4) 
);
defparam w_sdram_address_15_s3.INIT=8'h80;
  LUT3 w_sdram_address_14_s3 (
    .F(w_sdram_address_14_6),
    .I0(w_a_i[14]),
    .I1(w_sdram_address_16_5),
    .I2(w_sdram_address_16_6) 
);
defparam w_sdram_address_14_s3.INIT=8'hDB;
  LUT4 w_sdram_address_17_s4 (
    .F(w_sdram_address_17_7),
    .I0(w_a_i[6]),
    .I1(w_a_i[7]),
    .I2(w_a_i[1]),
    .I3(w_a_i[14]) 
);
defparam w_sdram_address_17_s4.INIT=16'h8000;
  LUT4 w_sdram_address_17_s5 (
    .F(w_sdram_address_17_8),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(w_a_i[4]),
    .I3(w_a_i[5]) 
);
defparam w_sdram_address_17_s5.INIT=16'h8000;
  LUT4 w_sdram_address_17_s6 (
    .F(w_sdram_address_17_9),
    .I0(w_a_i[8]),
    .I1(w_a_i[0]),
    .I2(w_a_i[13]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_17_s6.INIT=16'h8000;
  LUT4 w_sdram_address_17_s7 (
    .F(w_sdram_address_17_10),
    .I0(w_a_i[12]),
    .I1(w_a_i[11]),
    .I2(w_a_i[10]),
    .I3(w_a_i[9]) 
);
defparam w_sdram_address_17_s7.INIT=16'h8000;
  LUT4 w_sdram_address_16_s4 (
    .F(w_sdram_address_16_7),
    .I0(ff_secondary_slot[1]),
    .I1(ff_secondary_slot[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s4.INIT=16'h03F5;
  LUT4 w_sdram_address_16_s5 (
    .F(w_sdram_address_16_8),
    .I0(ff_secondary_slot[0]),
    .I1(ff_secondary_slot[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s5.INIT=16'h03F5;
  LUT4 w_sdram_address_14_s4 (
    .F(w_sdram_address_14_8),
    .I0(w_sdram_address_17_5),
    .I1(w_sltsl30_6),
    .I2(w_sltsl30_5),
    .I3(w_sltsl30_4) 
);
defparam w_sdram_address_14_s4.INIT=16'h5515;
  LUT4 w_sdram_address_22_s3 (
    .F(w_sdram_address_22_7),
    .I0(ff_state[2]),
    .I1(n622_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam w_sdram_address_22_s3.INIT=16'h0008;
  LUT4 w_sdram_address_13_s2 (
    .F(w_sdram_address_13_6),
    .I0(w_sdram_address_17_6),
    .I1(w_sdram_address_21_4),
    .I2(w_sdram_address_21_5),
    .I3(w_sdram_address_14_8) 
);
defparam w_sdram_address_13_s2.INIT=16'hFE00;
  LUT4 n196_s8 (
    .F(n196_13),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n96_4),
    .I3(n96_5) 
);
defparam n196_s8.INIT=16'h4000;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n81_s3.INIT=8'h54;
  LUT3 n80_s2 (
    .F(n80_8),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n80_s2.INIT=8'h98;
  LUT3 n79_s2 (
    .F(n79_8),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n79_s2.INIT=8'hE0;
  DFFR ff_cpu_clock_div_2_s0 (
    .Q(ff_cpu_clock_div[2]),
    .D(n19_4),
    .CLK(lcd_clk_d),
    .RESET(n661_5) 
);
defparam ff_cpu_clock_div_2_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_1_s0 (
    .Q(ff_cpu_clock_div[1]),
    .D(n20_4),
    .CLK(lcd_clk_d),
    .RESET(n661_5) 
);
defparam ff_cpu_clock_div_1_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_0_s0 (
    .Q(ff_cpu_clock_div[0]),
    .D(n21_6),
    .CLK(lcd_clk_d),
    .RESET(n661_5) 
);
defparam ff_cpu_clock_div_0_s0.INIT=1'b0;
  DFFE ff_vram_rdata_7_s0 (
    .Q(ff_vram_rdata[7]),
    .D(w_vram_rdata[7]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_6_s0 (
    .Q(ff_vram_rdata[6]),
    .D(w_vram_rdata[6]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_5_s0 (
    .Q(ff_vram_rdata[5]),
    .D(w_vram_rdata[5]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_4_s0 (
    .Q(ff_vram_rdata[4]),
    .D(w_vram_rdata[4]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_3_s0 (
    .Q(ff_vram_rdata[3]),
    .D(w_vram_rdata[3]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_2_s0 (
    .Q(ff_vram_rdata[2]),
    .D(w_vram_rdata[2]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_1_s0 (
    .Q(ff_vram_rdata[1]),
    .D(w_vram_rdata[1]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_0_s0 (
    .Q(ff_vram_rdata[0]),
    .D(w_vram_rdata[0]),
    .CLK(lcd_clk_d),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_d_7_s1 (
    .Q(ff_d[7]),
    .D(n204_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_7_s1.INIT=1'b0;
  DFFE ff_d_6_s1 (
    .Q(ff_d[6]),
    .D(n205_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_6_s1.INIT=1'b0;
  DFFE ff_d_5_s1 (
    .Q(ff_d[5]),
    .D(n206_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_5_s1.INIT=1'b0;
  DFFE ff_d_4_s1 (
    .Q(ff_d[4]),
    .D(n207_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_4_s1.INIT=1'b0;
  DFFE ff_d_3_s1 (
    .Q(ff_d[3]),
    .D(n208_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_3_s1.INIT=1'b0;
  DFFE ff_d_2_s1 (
    .Q(ff_d[2]),
    .D(n209_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_2_s1.INIT=1'b0;
  DFFE ff_d_1_s1 (
    .Q(ff_d[1]),
    .D(n210_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_1_s1.INIT=1'b0;
  DFFE ff_d_0_s1 (
    .Q(ff_d[0]),
    .D(n211_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_0_s1.INIT=1'b0;
  DFFE ff_reset_n_s4 (
    .Q(ff_reset_n),
    .D(VCC),
    .CLK(lcd_clk_d),
    .CE(n89_3) 
);
defparam ff_reset_n_s4.INIT=1'b0;
  DFFR ff_clock_div_s1 (
    .Q(ff_clock_div),
    .D(ff_reset_n),
    .CLK(lcd_clk_d),
    .RESET(ff_clock_div) 
);
  DFFS ff_delay_0_s2 (
    .Q(ff_delay[0]),
    .D(n81_9),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_0_s2.INIT=1'b1;
  DFFS ff_delay_1_s2 (
    .Q(ff_delay[1]),
    .D(n80_8),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_1_s2.INIT=1'b1;
  DFFS ff_delay_2_s2 (
    .Q(ff_delay[2]),
    .D(n79_8),
    .CLK(lcd_clk_d),
    .SET(GND) 
);
defparam ff_delay_2_s2.INIT=1'b1;
  MUX2_LUT5 n196_s4 (
    .O(n196_6),
    .I0(n196_8),
    .I1(n180_4),
    .S0(n203_9) 
);
  MUX2_LUT5 n197_s4 (
    .O(n197_6),
    .I0(n197_8),
    .I1(n181_4),
    .S0(n203_9) 
);
  MUX2_LUT5 n203_s4 (
    .O(n203_6),
    .I0(n203_8),
    .I1(n187_4),
    .S0(n203_9) 
);
  INV lcd_bl_d_s0 (
    .O(lcd_bl_d_4),
    .I(w_cpu_freeze) 
);
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n849_4) 
);
  INV n21_s2 (
    .O(n21_6),
    .I(ff_cpu_clock_div[0]) 
);
  Gowin_PLL u_pll (
    .clk3_579m_d(clk3_579m_d),
    .O_sdram_clk_d(O_sdram_clk_d),
    .lcd_clk_d(lcd_clk_d)
);
  micom_connect u_esp32_conn (
    .spi_clk_d(spi_clk_d),
    .O_sdram_clk_d(O_sdram_clk_d),
    .spi_mosi_d(spi_mosi_d),
    .spi_cs_n_d(spi_cs_n_d),
    .ff_reset_n(ff_reset_n),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .ff_sdr_ready(ff_sdr_ready),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .w_sdram_address_22_7(w_sdram_address_22_7),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_msx_reset_n(w_msx_reset_n),
    .w_cpu_freeze(w_cpu_freeze),
    .spi_miso_d(spi_miso_d),
    .n622_5(n622_5),
    .n34_5(n34_5),
    .w_spi_d(w_spi_d[7:0]),
    .w_spi_address(w_spi_address[21:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .ff_state(ff_state[2:0])
);
  cz80_inst u_z80 (
    .lcd_clk_d(lcd_clk_d),
    .w_msx_reset_n(w_msx_reset_n),
    .w_cpu_enable(w_cpu_enable),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n661_6(n661_6),
    .ff_d(ff_d[7:0]),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_rd(ff_rd),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_mreq(ff_mreq),
    .n129_5(n129_5),
    .n281_7(n281_7),
    .n1710_5(n1710_5),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[15:0]),
    .w_do(w_do[7])
);
  ip_uart_inst u_uart (
    .lcd_clk_d(lcd_clk_d),
    .n34_5(n34_5),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_clock_div(ff_clock_div),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_reset_n(ff_reset_n),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .n96_4(n96_4),
    .n96_5(n96_5),
    .uart_tx_d(uart_tx_d),
    .w_busy(w_busy)
);
  ppi_inst u_ppi (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_wr_n_i(ff_wr_n_i),
    .n96_4(n96_4),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_3(w_a_i[3]),
    .w_a_i_4(w_a_i[4]),
    .w_a_i_5(w_a_i[5]),
    .w_a_i_7(w_a_i[7]),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .w_ppi_q_en(w_ppi_q_en),
    .n10_6(n10_6),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  secondary_slot_inst u_exp_slot0 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .ff_mreq(ff_mreq),
    .w_sdram_address_21_5(w_sdram_address_21_5),
    .w_sdram_address_21_4(w_sdram_address_21_4),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .w_sdram_address_17_6(w_sdram_address_17_6),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_expslt0_q_en(w_expslt0_q_en),
    .n28_6(n28_6),
    .ff_secondary_slot(ff_secondary_slot[7:0]),
    .w_expslt0_q(w_expslt0_q[7:0])
);
  secondary_slot_inst_0 u_exp_slot3 (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .w_msx_reset_n(w_msx_reset_n),
    .n28_6(n28_6),
    .w_sdram_address_21_5(w_sdram_address_21_5),
    .w_sdram_address_21_4(w_sdram_address_21_4),
    .ff_mreq(ff_mreq),
    .w_sdram_address_17_6(w_sdram_address_17_6),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[15:14]),
    .w_expslt3_q_en(w_expslt3_q_en),
    .w_sltsl30(w_sltsl30),
    .w_sltsl30_4(w_sltsl30_4),
    .w_sltsl30_5(w_sltsl30_5),
    .w_sltsl30_6(w_sltsl30_6),
    .w_expslt3_q(w_expslt3_q[7:0])
);
  ssg u_ssg (
    .lcd_clk_d(lcd_clk_d),
    .n1710_5(n1710_5),
    .ff_wr_n_i(ff_wr_n_i),
    .n10_6(n10_6),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_3(w_a_i[3]),
    .w_a_i_4(w_a_i[4]),
    .w_a_i_5(w_a_i[5]),
    .w_a_i_7(w_a_i[7]),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .ssg_iob_d(ssg_iob_d[2:0])
);
  vdp_inst u_v9918 (
    .n1710_5(n1710_5),
    .lcd_clk_d(lcd_clk_d),
    .w_msx_reset_n(w_msx_reset_n),
    .n281_7(n281_7),
    .n129_5(n129_5),
    .n96_4(n96_4),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_3(w_a_i[3]),
    .w_a_i_4(w_a_i[4]),
    .w_a_i_5(w_a_i[5]),
    .w_a_i_7(w_a_i[7]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_de_d(lcd_de_d),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  ip_ram u_vram (
    .lcd_clk_d(lcd_clk_d),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_rdata_en(w_vram_rdata_en),
    .w_vram_rdata(w_vram_rdata[7:0])
);
  ip_sdram u_sdram (
    .w_sltsl30(w_sltsl30),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_address_22_4(w_sdram_address_22_4),
    .w_sdram_address_20_5(w_sdram_address_20_5),
    .n34_5(n34_5),
    .ff_reset_n(ff_reset_n),
    .ff_wr_n_i(ff_wr_n_i),
    .w_sdram_address_22_7(w_sdram_address_22_7),
    .w_cpu_freeze(w_cpu_freeze),
    .w_sdram_address_15_5(w_sdram_address_15_5),
    .w_sdram_address_15_6(w_sdram_address_15_6),
    .w_sdram_address_21_5(w_sdram_address_21_5),
    .w_sdram_address_21_4(w_sdram_address_21_4),
    .w_sdram_address_17_5(w_sdram_address_17_5),
    .w_sdram_address_16_5(w_sdram_address_16_5),
    .w_sdram_address_16_6(w_sdram_address_16_6),
    .w_sdram_address_17_4(w_sdram_address_17_4),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .w_sdram_address_0(w_sdram_address[0]),
    .w_sdram_address_1(w_sdram_address[1]),
    .w_sdram_address_2(w_sdram_address[2]),
    .w_sdram_address_3(w_sdram_address[3]),
    .w_sdram_address_4(w_sdram_address[4]),
    .w_sdram_address_5(w_sdram_address[5]),
    .w_sdram_address_6(w_sdram_address[6]),
    .w_sdram_address_7(w_sdram_address[7]),
    .w_sdram_address_8(w_sdram_address[8]),
    .w_sdram_address_9(w_sdram_address[9]),
    .w_sdram_address_10(w_sdram_address[10]),
    .w_sdram_address_11(w_sdram_address[11]),
    .w_sdram_address_12(w_sdram_address[12]),
    .w_sdram_address_13(w_sdram_address[13]),
    .w_sdram_address_14(w_sdram_address[14]),
    .w_sdram_address_15(w_sdram_address[15]),
    .w_sdram_address_16(w_sdram_address[16]),
    .w_sdram_address_17(w_sdram_address[17]),
    .w_sdram_address_18(w_sdram_address[18]),
    .w_sdram_address_21(w_sdram_address[21]),
    .w_spi_address(w_spi_address[20:19]),
    .w_sdram_d(w_sdram_d[7:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .w_a_i(w_a_i[15:14]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n815_3(n815_3),
    .n816_3(n816_3),
    .n817_3(n817_3),
    .n818_3(n818_3),
    .n819_3(n819_3),
    .n820_3(n820_3),
    .n821_3(n821_3),
    .n822_3(n822_3),
    .n849_4(n849_4),
    .w_sdram_q_en(w_sdram_q_en),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .n1439_4(n1439_4),
    .n1439_5(n1439_5),
    .n1439_6(n1439_6),
    .O_sdram_addr_d(O_sdram_addr_d[10:0]),
    .w_sdram_q(w_sdram_q[7:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_ba_d(O_sdram_ba_d[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_step6 */
