INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_reset_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sys_clk' is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:12]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reset' is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/kb_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_emulator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'kb_clk' is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/ps2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2458] undeclared symbol valid_o, assumed default net type wire [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/ps2.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
