# 100DaysOfRTL

- Icarus Verilog for simulation
  - 0.9.7 for Verilog
  - 0.10.0 for System Verilog
- Yosys for synthesis

| Day    | Circuit                                                 | Link                             |
|:------:|:-------------------------------------------------------:|:--------------------------------:|
|Day 1   | RTL MUX 2to1                                            |https://edaplayground.com/x/eS2M  |
|Day 1   | RTL MUX 4to1                                            |https://edaplayground.com/x/Kbks  |
|Day 2   | RTL MUX 4to1 Different Ways                                          |https://edaplayground.com/x/Xfve  |
|Day 3   | RTL Ripple Carry Adder                                  |https://edaplayground.com/x/eBYn  |
|Day 4   | RTL No reset/Sync reset/Async reset D Flip Flop         |https://edaplayground.com/x/J_3r  |
|Day 5   | RTL Edge detector                                       |https://edaplayground.com/x/iZmx  |
|Day 6   | RTL Shift register: SIPO                                |https://edaplayground.com/x/rzhy  |
|Day 7   | RTL 8-bit Even Counter                                  |https://edaplayground.com/x/KfsC  |
|Day 8   | RTL Sequence Detector : Moore                           |https://edaplayground.com/x/Kgd4  |
|Day 9   | RTL Sequence Detector : Mealy                           |https://edaplayground.com/x/g8id  |
|Day 10   | RTL Clock Divider by 4                                  |https://edaplayground.com/x/QC9A  |
|Day 11  | RTL Linear Feedback Right Shift Register                |https://edaplayground.com/x/irEe  |
|Day 12  | RTL Binary to One Hot Converter                         |https://edaplayground.com/x/HFyb  |
|Day 13  | RTL Binary to Gray Converter                            |https://edaplayground.com/x/Kkfw  |
|Day 14  | RTL Fixed Priority Arbiter                              |https://edaplayground.com/x/jaRv  |
|Day 15  | RTL Shift Register: SISO                                |https://edaplayground.com/x/Kmfb  |
|Day 16  | RTL Self loading down counter                           |https://edaplayground.com/x/eDX5  |
|Day 17  | RTL Round Robin Arbiter                                 |https://edaplayground.com/x/h5NX  |
|Day 18  | RTL Shift Register: PISO                                |https://edaplayground.com/x/AHzX  |
|Day 19  | RTL Shift Register: PIPO                                |https://edaplayground.com/x/DVCV  |
|Day 20  | RTL ALU                                                 |https://edaplayground.com/x/KtD3  |
|Day 21  | RTL Parameterised FIFO                                  |https://edaplayground.com/x/Tuhz  |
|Day 22  | TB SV classes intro                                     |https://www.edaplayground.com/x/Xq8u  |
|Day 23  | RTL APB Master                                          |https://www.edaplayground.com/x/vqRp  |
|Day 24  | RTL Memory interface                                    |https://edaplayground.com/x/S3Bt  |
|Day 25  | RTL APB Slave                                           |https://edaplayground.com/x/eq8B |
|Day 26  | RTL 4-bit Ready/Valid Serializer                        |https://edaplayground.com/x/L3Gt |
