
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036340                       # Number of seconds simulated
sim_ticks                                 36340327773                       # Number of ticks simulated
final_tick                               565904707710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267885                       # Simulator instruction rate (inst/s)
host_op_rate                                   338087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2202842                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935836                       # Number of bytes of host memory used
host_seconds                                 16497.02                       # Real time elapsed on the host
sim_insts                                  4419300892                       # Number of instructions simulated
sim_ops                                    5577431402                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1597056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1948416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       409344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       369280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4331136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1525376                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1525376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12477                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33837                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11917                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11917                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43947210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53615807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11264180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        59878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10161714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119182634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        59878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             193724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41974745                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41974745                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41974745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43947210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53615807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11264180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        59878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10161714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161157380                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87147070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31014236                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25440262                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019457                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13093501                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088693                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157005                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87083                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170444500                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31014236                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245698                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36613180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10830505                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7302994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84740281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48127101     56.79%     56.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658909      4.32%     61.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197816      3.77%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443256      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2991475      3.53%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574578      1.86%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027172      1.21%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717967      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18002007     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84740281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355884                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955826                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33707476                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6886753                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34830340                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543679                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8772024                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079794                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6583                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202114137                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51106                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8772024                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35381830                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3284264                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       897492                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739442                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195256149                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13066                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1707307                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       753377                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           60                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271278465                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910475764                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910475764                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103019201                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33840                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17802                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7283712                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19237807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240960                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3226096                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184064807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33807                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147849110                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286057                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61127801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186849725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84740281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30488862     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17854146     21.07%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11998134     14.16%     71.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7649740      9.03%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7534944      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427540      5.22%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389987      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743346      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653582      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84740281                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083000     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203554     13.17%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259312     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121630379     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018875      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750087     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8433747      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147849110                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696547                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545911                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010456                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382270465                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245227455                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143701296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149395021                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262549                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7025678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          469                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1057                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286684                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8772024                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2518246                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159710                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184098614                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19237807                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028357                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17785                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6672                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1057                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365260                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145267949                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798767                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22991810                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590513                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193043                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666929                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143847406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143701296                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93744821                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261834586                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648952                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358031                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61680397                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044830                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75968257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30645824     40.34%     40.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456958     26.93%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385152     11.04%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295727      5.65%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682817      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809058      2.38%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2001399      2.63%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008051      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3683271      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75968257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3683271                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256387303                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376985030                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2406789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871471                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871471                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147486                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147486                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655895275                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197136448                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189568678                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87147070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30468265                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24759068                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079162                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12935825                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11909460                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3218945                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88146                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30590103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168933117                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30468265                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15128405                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37170058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11165110                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7244945                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14983721                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       895885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84044581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.483636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46874523     55.77%     55.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3259630      3.88%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2646555      3.15%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6417804      7.64%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748123      2.08%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2239604      2.66%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1611122      1.92%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          904981      1.08%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18342239     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84044581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349619                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.938483                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32003166                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7057948                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35744584                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241197                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8997677                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5207742                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42125                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201998832                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8997677                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34348402                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1450013                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2150297                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33585128                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3513056                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194858187                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30266                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1458117                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1091212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          985                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272756794                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909716987                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909716987                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167301565                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105455171                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40272                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22821                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9624910                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18175446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9253438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145167                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2948577                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184297185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38817                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146423648                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288351                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63631950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194409518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6405                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84044581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29764780     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17929502     21.33%     56.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11700025     13.92%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8676938     10.32%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7470055      8.89%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3872331      4.61%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3302026      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622141      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       706783      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84044581                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857399     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173560     14.41%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173734     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121993926     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2083764      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16205      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14540945      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7788808      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146423648                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1204699                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378384924                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247968579                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142695763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147628347                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547854                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7164854                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2799                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2367409                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8997677                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         632246                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80302                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184336004                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18175446                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9253438                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22611                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1244624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411397                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144097709                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13640364                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325936                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21223807                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20326576                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7583443                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.653500                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142790577                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142695763                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92989822                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262568764                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637413                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98011336                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120367311                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63969605                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2083485                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75046904                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.603894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29723786     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20550921     27.38%     66.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8367063     11.15%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4699034      6.26%     84.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3839235      5.12%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1558650      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1850641      2.47%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929466      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3528108      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75046904                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98011336                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120367311                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17896619                       # Number of memory references committed
system.switch_cpus1.commit.loads             11010592                       # Number of loads committed
system.switch_cpus1.commit.membars              16206                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17294512                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108455252                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2450474                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3528108                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255855712                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377677287                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3102489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98011336                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120367311                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98011336                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889153                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889153                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124666                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124666                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648261493                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197205711                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186374971                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87147070                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32081554                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26152879                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2142279                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13598504                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12547426                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3463086                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95114                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32102738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176214538                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32081554                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16010512                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39153936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11380312                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5240356                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15849209                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1039098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85708652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46554716     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2590869      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4846547      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4823766      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2993346      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2385409      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1491348      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1397133      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18625518     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85708652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368131                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022036                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33474331                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5181167                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37611344                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       230439                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9211364                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5429490                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211428861                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9211364                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35906184                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1016629                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       835857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35363261                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3375351                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203857261                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1403362                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1033740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286238837                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951039283                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951039283                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177124417                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109114416                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36394                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17440                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9388158                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18860028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9628946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120608                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3715656                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192219329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153146705                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300109                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64959641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198705099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85708652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786829                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895324                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29134532     33.99%     33.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18599102     21.70%     55.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12560433     14.65%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8076194      9.42%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8481878      9.90%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4120448      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3239881      3.78%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       740355      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       755829      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85708652                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         956168     72.69%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180850     13.75%     86.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178366     13.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128111585     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2057396      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17440      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14825265      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8135019      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153146705                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757336                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1315384                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393617555                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    257214218                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149647850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154462089                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       478141                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7313259                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          369                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2314155                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9211364                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         519465                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91648                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192254212                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18860028                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9628946                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17440                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71836                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          369                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1341496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1188723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2530219                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151127001                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14144155                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2019704                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22094406                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21428895                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7950251                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734160                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149695294                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149647850                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95391451                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273752378                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717187                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348459                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103156890                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127016269                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65238395                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168201                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76497288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660402                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149490                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28825822     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21513957     28.12%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8931792     11.68%     77.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4457667      5.83%     83.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4457349      5.83%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1811875      2.37%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1822244      2.38%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       969164      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3707418      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76497288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103156890                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127016269                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18861560                       # Number of memory references committed
system.switch_cpus2.commit.loads             11546769                       # Number of loads committed
system.switch_cpus2.commit.membars              17440                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18333467                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114431843                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2619680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3707418                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           265044534                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          393726596                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1438418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103156890                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127016269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103156890                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844801                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844801                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183710                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183710                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678893463                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207899605                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194213333                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34880                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87147070                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32722162                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26699814                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2182506                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13866789                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12889761                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3380691                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95820                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33895112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             177752850                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32722162                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16270452                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38532853                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11386668                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5244725                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16502593                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       843443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86858811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48325958     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3168287      3.65%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4723602      5.44%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3283683      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2294744      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2243511      2.58%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1360555      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2905204      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18553267     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86858811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375482                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.039688                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34851702                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5485406                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36797163                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       538704                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9185830                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5510297                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     212902205                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9185830                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36805513                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         508261                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2155384                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35342567                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2861251                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206580592                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1195339                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       972268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    289800494                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    961580830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    961580830                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178465199                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       111335286                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37288                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17792                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8500609                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18936346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9695351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       115614                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2892465                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         192519072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153845222                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       306207                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64125693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    196144214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86858811                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771210                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917338                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31170866     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17340803     19.96%     55.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12532644     14.43%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8313409      9.57%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8398456      9.67%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4022223      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3585851      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       677613      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       816946      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86858811                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         838546     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166456     14.10%     85.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175558     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128683632     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1941836      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17728      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15117919      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8084107      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153845222                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765352                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1180560                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    396036021                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    256680675                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    149588589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     155025782                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       482858                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7339924                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2321177                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9185830                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         261791                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50531                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    192554592                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       664300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18936346                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9695351                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17790                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1328899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1188622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2517521                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151014675                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14128123                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2830546                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22014010                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21462809                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7885887                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732872                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             149653010                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            149588589                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96922076                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        275361249                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716507                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103764386                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127904194                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64650637                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2200020                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77672981                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646701                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29803570     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22202665     28.58%     66.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8393394     10.81%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4697663      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3972940      5.11%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1777458      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1698655      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1162316      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3964320      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77672981                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103764386                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127904194                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18970593                       # Number of memory references committed
system.switch_cpus3.commit.loads             11596419                       # Number of loads committed
system.switch_cpus3.commit.membars              17728                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18557557                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115146644                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2645397                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3964320                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           266263492                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          394301363                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 288259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103764386                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127904194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103764386                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839855                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839855                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190681                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190681                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678240517                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208093763                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      195688368                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35456                       # number of misc regfile writes
system.l20.replacements                         12488                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787664                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28872                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.281241                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.587809                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.292220                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6032.185187                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176558                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9985.758226                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021703                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368175                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609482                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83061                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83061                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21202                       # number of Writeback hits
system.l20.Writeback_hits::total                21202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83061                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83061                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83061                       # number of overall hits
system.l20.overall_hits::total                  83061                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12488                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12477                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12488                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12477                       # number of overall misses
system.l20.overall_misses::total                12488                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2118251108                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2119485871                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2118251108                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2119485871                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2118251108                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2119485871                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95538                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95549                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95538                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95549                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95538                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95549                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130597                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130697                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130597                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130697                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130597                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130697                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169772.469985                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169721.802611                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169772.469985                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169721.802611                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169772.469985                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169721.802611                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4073                       # number of writebacks
system.l20.writebacks::total                     4073                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12488                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12477                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12488                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12477                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12488                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1976129271                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1977239404                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1976129271                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1977239404                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1976129271                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1977239404                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130597                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130697                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130597                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130697                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130597                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130697                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158381.764126                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158331.150224                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158381.764126                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158331.150224                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158381.764126                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158331.150224                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15235                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          817296                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31619                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.848256                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          861.857569                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.309106                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4131.337156                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.258780                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11380.237390                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052604                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000629                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.252157                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000016                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.694595                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56084                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56084                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21057                       # number of Writeback hits
system.l21.Writeback_hits::total                21057                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56084                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56084                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56084                       # number of overall hits
system.l21.overall_hits::total                  56084                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15222                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15235                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15222                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15235                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15222                       # number of overall misses
system.l21.overall_misses::total                15235                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2122769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2541723031                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2543845800                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2122769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2541723031                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2543845800                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2122769                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2541723031                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2543845800                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71306                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71319                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21057                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21057                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71306                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71319                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71306                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71319                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213474                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213618                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213474                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213618                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213474                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213618                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166976.943306                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166973.797178                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166976.943306                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166973.797178                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 163289.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166976.943306                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166973.797178                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3149                       # number of writebacks
system.l21.writebacks::total                     3149                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15222                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15235                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15222                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15235                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15222                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15235                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2364753387                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2366722116                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2364753387                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2366722116                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1968729                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2364753387                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2366722116                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213474                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213618                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213474                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213618                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213474                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213618                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155351.030548                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155347.693863                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155351.030548                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155347.693863                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 151440.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155351.030548                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155347.693863                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3212                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429923                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19596                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.939324                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.868577                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997743                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1606.781938                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.758251                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13707.593490                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064384                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.098070                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836645                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36979                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36979                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11037                       # number of Writeback hits
system.l22.Writeback_hits::total                11037                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36979                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36979                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36979                       # number of overall hits
system.l22.overall_hits::total                  36979                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3198                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3212                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3198                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3212                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3198                       # number of overall misses
system.l22.overall_misses::total                 3212                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    530746498                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      532694034                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    530746498                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       532694034                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    530746498                       # number of overall miss cycles
system.l22.overall_miss_latency::total      532694034                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40177                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40191                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11037                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11037                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40177                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40191                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40177                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40191                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079598                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079918                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079598                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079918                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079598                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079918                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165962.006879                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165844.966999                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165962.006879                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165844.966999                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165962.006879                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165844.966999                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2601                       # number of writebacks
system.l22.writebacks::total                     2601                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3198                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3212                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3198                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3212                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3198                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3212                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    494285287                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    496074203                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    494285287                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    496074203                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    494285287                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    496074203                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079918                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079918                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079598                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079918                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154560.752658                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154444.023350                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154560.752658                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154444.023350                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154560.752658                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154444.023350                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2902                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360905                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19286                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.713315                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1315.802965                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.031418                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1427.879787                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.122205                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13609.163625                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080310                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000978                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.087151                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000923                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.830637                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31353                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31353                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10234                       # number of Writeback hits
system.l23.Writeback_hits::total                10234                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31353                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31353                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31353                       # number of overall hits
system.l23.overall_hits::total                  31353                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2885                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2902                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2885                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2902                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2885                       # number of overall misses
system.l23.overall_misses::total                 2902                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2816687                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    450569103                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      453385790                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2816687                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    450569103                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       453385790                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2816687                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    450569103                       # number of overall miss cycles
system.l23.overall_miss_latency::total      453385790                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34238                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34255                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10234                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10234                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34238                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34255                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34238                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34255                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084263                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084718                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084263                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084718                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084263                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084718                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 165687.470588                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156176.465511                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156232.181254                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 165687.470588                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156176.465511                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156232.181254                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 165687.470588                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156176.465511                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156232.181254                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2094                       # number of writebacks
system.l23.writebacks::total                     2094                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2885                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2902                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2885                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2902                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2885                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2902                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2623827                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    417689992                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    420313819                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2623827                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    417689992                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    420313819                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2623827                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    417689992                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    420313819                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084718                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084718                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084718                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154342.764706                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144779.893241                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144835.912819                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 154342.764706                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144779.893241                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144835.912819                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 154342.764706                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144779.893241                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144835.912819                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683111                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843345.029038                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675450                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675450                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675450                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675450                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675450                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675450                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95538                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191903288                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95794                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.291313                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11639032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11639032                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709407                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709407                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17005                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17005                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348439                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348439                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348439                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348439                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       352936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       352936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353054                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353054                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353054                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353054                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14511081078                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14511081078                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10892916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10892916                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14521973994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14521973994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14521973994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14521973994                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701493                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701493                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701493                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029431                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017920                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41115.332746                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41115.332746                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92312.847458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92312.847458                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41132.444312                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41132.444312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41132.444312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41132.444312                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21202                       # number of writebacks
system.cpu0.dcache.writebacks::total            21202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257398                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          118                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257516                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95538                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95538                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95538                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2852751590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2852751590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2852751590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2852751590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2852751590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2852751590                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29859.862986                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29859.862986                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29859.862986                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29859.862986                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29859.862986                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29859.862986                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996670                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020064458                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056581.568548                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996670                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14983703                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14983703                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14983703                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14983703                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14983703                       # number of overall hits
system.cpu1.icache.overall_hits::total       14983703                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14983721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14983721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14983721                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14983721                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14983721                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14983721                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149366.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149366.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149366.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2146109                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2146109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2146109                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165085.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165085.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71306                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180985150                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71562                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2529.067801                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.696399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.303601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901158                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098842                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10359501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10359501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6853614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6853614                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22269                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16206                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17213115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17213115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17213115                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17213115                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155387                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155387                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9267888013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9267888013                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9267888013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9267888013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9267888013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9267888013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10514888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10514888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6853614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6853614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17368502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17368502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17368502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17368502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014778                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014778                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008946                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008946                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008946                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008946                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 59643.908519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59643.908519                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 59643.908519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59643.908519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 59643.908519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59643.908519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21057                       # number of writebacks
system.cpu1.dcache.writebacks::total            21057                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84081                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84081                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84081                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71306                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71306                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71306                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2983963335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2983963335                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2983963335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2983963335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2983963335                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2983963335                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41847.296651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41847.296651                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41847.296651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41847.296651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41847.296651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41847.296651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997738                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018809066                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200451.546436                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997738                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15849192                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15849192                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15849192                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15849192                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15849192                       # number of overall hits
system.cpu2.icache.overall_hits::total       15849192                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15849209                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15849209                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15849209                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15849209                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15849209                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15849209                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40177                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170209342                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40433                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4209.663938                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.879239                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.120761                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905778                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094222                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10794213                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10794213                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7280485                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7280485                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17440                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17440                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17440                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17440                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18074698                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18074698                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18074698                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18074698                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103819                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103819                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103819                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103819                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103819                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4597869641                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4597869641                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4597869641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4597869641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4597869641                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4597869641                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10898032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10898032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7280485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7280485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18178517                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18178517                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18178517                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18178517                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44287.362053                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44287.362053                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44287.362053                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44287.362053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44287.362053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44287.362053                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11037                       # number of writebacks
system.cpu2.dcache.writebacks::total            11037                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63642                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63642                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63642                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63642                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63642                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63642                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40177                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40177                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40177                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40177                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40177                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    777891015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    777891015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    777891015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    777891015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    777891015                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    777891015                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19361.600294                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19361.600294                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19361.600294                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19361.600294                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19361.600294                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19361.600294                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.031412                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022853138                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209186.043197                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.031412                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025691                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16502573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16502573                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16502573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16502573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16502573                       # number of overall hits
system.cpu3.icache.overall_hits::total       16502573                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3301205                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3301205                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3301205                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3301205                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3301205                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3301205                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16502593                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16502593                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16502593                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16502593                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16502593                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16502593                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165060.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165060.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165060.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165060.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165060.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165060.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2834008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2834008                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2834008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2834008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2834008                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2834008                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166706.352941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166706.352941                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166706.352941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166706.352941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166706.352941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166706.352941                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34238                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165268044                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34494                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4791.211341                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.072356                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.927644                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902626                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097374                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10753138                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10753138                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7338718                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7338718                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17728                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18091856                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18091856                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18091856                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18091856                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68890                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68890                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68890                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68890                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68890                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2249536624                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2249536624                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2249536624                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2249536624                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2249536624                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2249536624                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10822028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10822028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7338718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7338718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18160746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18160746                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18160746                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18160746                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32654.037219                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32654.037219                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32654.037219                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32654.037219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32654.037219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32654.037219                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10234                       # number of writebacks
system.cpu3.dcache.writebacks::total            10234                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34652                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34652                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34652                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34652                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34652                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34652                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34238                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34238                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34238                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34238                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    699405186                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    699405186                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    699405186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    699405186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    699405186                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    699405186                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20427.746539                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20427.746539                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20427.746539                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20427.746539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20427.746539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20427.746539                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
