-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "10/27/2015 10:53:18"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	part4 IS
    PORT (
	KEY : IN std_logic_vector(1 DOWNTO 0);
	SW : IN std_logic_vector(1 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END part4;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF part4 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[0]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \U0|count[0]~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \U0|Add0~1_sumout\ : std_logic;
SIGNAL \U0|Add0~2\ : std_logic;
SIGNAL \U0|Add0~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \U0|Add0~6\ : std_logic;
SIGNAL \U0|Add0~9_sumout\ : std_logic;
SIGNAL \U0|Add0~10\ : std_logic;
SIGNAL \U0|Add0~13_sumout\ : std_logic;
SIGNAL \U0|Add0~14\ : std_logic;
SIGNAL \U0|Add0~17_sumout\ : std_logic;
SIGNAL \U0|Add0~18\ : std_logic;
SIGNAL \U0|Add0~21_sumout\ : std_logic;
SIGNAL \U0|Add0~22\ : std_logic;
SIGNAL \U0|Add0~25_sumout\ : std_logic;
SIGNAL \U0|Add0~26\ : std_logic;
SIGNAL \U0|Add0~29_sumout\ : std_logic;
SIGNAL \U0|Add0~30\ : std_logic;
SIGNAL \U0|Add0~33_sumout\ : std_logic;
SIGNAL \U0|Add0~34\ : std_logic;
SIGNAL \U0|Add0~37_sumout\ : std_logic;
SIGNAL \U0|Add0~38\ : std_logic;
SIGNAL \U0|Add0~41_sumout\ : std_logic;
SIGNAL \U0|Add0~42\ : std_logic;
SIGNAL \U0|Add0~49_sumout\ : std_logic;
SIGNAL \U0|Add0~50\ : std_logic;
SIGNAL \U0|Add0~45_sumout\ : std_logic;
SIGNAL \U0|Add0~46\ : std_logic;
SIGNAL \U0|Add0~57_sumout\ : std_logic;
SIGNAL \U0|Add0~58\ : std_logic;
SIGNAL \U0|Add0~53_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[32]~35_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[27]~42_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~10_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[37]~31_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[37]~34_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[42]~27_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[47]~23_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[47]~26_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[57]~15_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[52]~19_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~10_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[57]~18_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[62]~11_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[62]~14_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[67]~7_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ : std_logic;
SIGNAL \U1|Mux15~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ : std_logic;
SIGNAL \U1|Mux8~0_combout\ : std_logic;
SIGNAL \U1|Mux9~0_combout\ : std_logic;
SIGNAL \U1|Mux10~0_combout\ : std_logic;
SIGNAL \U1|Mux11~0_combout\ : std_logic;
SIGNAL \U1|Mux12~0_combout\ : std_logic;
SIGNAL \U1|Mux13~0_combout\ : std_logic;
SIGNAL \U1|Mux14~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[18]~45_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~7\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~15\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~19\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~11\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[17]~43_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[22]~39_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[22]~41_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[32]~31_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[32]~34_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~14_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~10_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[32]~35_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~10_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[42]~27_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[37]~31_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[37]~34_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[37]~27_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[37]~30_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~18_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~14_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~14_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[42]~23_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[42]~26_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[47]~18_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[47]~21_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[47]~23_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[47]~26_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[57]~15_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[52]~19_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[52]~22_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~10_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[57]~18_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[57]~8_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[57]~11_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[62]~7_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[62]~11_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[62]~14_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[67]~7_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[67]~10_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[67]~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[67]~3_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[66]~17_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[65]~22_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~10_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ : std_logic;
SIGNAL \U1|Mux7~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ : std_logic;
SIGNAL \U1|Mux0~0_combout\ : std_logic;
SIGNAL \U1|Mux1~0_combout\ : std_logic;
SIGNAL \U1|Mux2~0_combout\ : std_logic;
SIGNAL \U1|Mux3~0_combout\ : std_logic;
SIGNAL \U1|Mux4~0_combout\ : std_logic;
SIGNAL \U1|Mux5~0_combout\ : std_logic;
SIGNAL \U1|Mux6~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~34_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~30_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~34_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~7\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~11\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~15\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~19\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~23\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~27\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~31\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[61]~42_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~10_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[69]~46_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[69]~50_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[77]~35_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[77]~41_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[77]~53_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[77]~54_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[93]~42_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[85]~49_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[85]~52_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[85]~27_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[85]~34_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[93]~48_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[93]~18_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[93]~26_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[101]~34_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[101]~41_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[101]~9_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[101]~17_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[109]~25_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[109]~33_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[109]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[109]~8_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[108]~51_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[108]~57_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[107]~68_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[106]~69_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[106]~72_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[105]~74_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[104]~75_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~34_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~10_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~34_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\ : std_logic;
SIGNAL \U1|WideOr0~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ : std_logic;
SIGNAL \U1|WideOr0~0_combout\ : std_logic;
SIGNAL \U1|WideOr0~1_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\ : std_logic;
SIGNAL \U1|out2~1_combout\ : std_logic;
SIGNAL \U1|out2~0_combout\ : std_logic;
SIGNAL \U1|Decoder0~0_combout\ : std_logic;
SIGNAL \U1|WideOr8~0_combout\ : std_logic;
SIGNAL \U1|WideOr6~0_combout\ : std_logic;
SIGNAL \U1|WideOr4~0_combout\ : std_logic;
SIGNAL \U1|WideOr2~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~6\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~7\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[108]~26_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[108]~27_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[107]~28_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[107]~29_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[118]~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[118]~4_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[129]~9_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[140]~10_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[140]~17_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \U1|WideNor0~0_combout\ : std_logic;
SIGNAL \U1|WideNor0~1_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[151]~18_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[151]~25_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[150]~38_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[149]~39_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[149]~46_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[148]~55_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[147]~56_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[147]~62_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[146]~67_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[145]~68_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[145]~71_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[144]~73_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[143]~74_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~50_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~46_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~42_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~34_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~10_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \U1|out3~0_combout\ : std_logic;
SIGNAL \U1|out3~1_combout\ : std_logic;
SIGNAL \U1|Equal2~0_combout\ : std_logic;
SIGNAL \U1|WideOr19~combout\ : std_logic;
SIGNAL \U1|WideOr17~combout\ : std_logic;
SIGNAL \U1|WideOr15~combout\ : std_logic;
SIGNAL \U1|WideOr13~combout\ : std_logic;
SIGNAL \U0|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|out0\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|out1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|out2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|out3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~5_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \U1|ALT_INV_out3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|ALT_INV_out2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|ALT_INV_out1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|ALT_INV_out0\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|ALT_INV_out2~1_combout\ : std_logic;
SIGNAL \U1|ALT_INV_out2~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr8~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[143]~74_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[144]~73_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~72_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~71_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~70_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~69_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~68_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~66_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~65_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~64_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~63_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~75_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~47_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~46_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~43_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~42_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~51_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~50_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~62_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[135]~61_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~60_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~59_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~58_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~57_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~56_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~74_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~73_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~45_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~44_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~43_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~42_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~41_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~39_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~41_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~40_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~38_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~37_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~36_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~35_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~49_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~48_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~47_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~46_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~44_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~43_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~42_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~41_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~40_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~54_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~53_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~52_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~49_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~48_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~47_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~72_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~71_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~70_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~69_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~45_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~44_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~43_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~42_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~40_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~39_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~68_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~67_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~66_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~65_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~64_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~63_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~33_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~32_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~31_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~30_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~29_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~28_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~27_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~25_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~23_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~22_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~21_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~20_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~19_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~18_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[150]~38_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~36_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~35_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~34_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~33_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~31_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~30_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~61_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~60_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~59_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~58_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~57_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~55_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~54_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~53_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~51_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~17_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~16_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\ : std_logic;
SIGNAL \U0|ALT_INV_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~27_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~26_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~25_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~24_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~23_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~22_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~20_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~19_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~18_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~17_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~16_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~15_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~14_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~13_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~10_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~9_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~8_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~7_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~6_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~4_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~3_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~1_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~50_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~49_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~48_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~46_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~45_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~44_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~43_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~42_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~53_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~41_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~40_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~39_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~38_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~37_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~36_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~35_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~52_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~51_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~49_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~34_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~33_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~32_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~30_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~29_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~27_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~48_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~47_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~46_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~45_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~44_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~43_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~26_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~24_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~23_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~21_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~20_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~19_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~18_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[83]~39_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~37_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~36_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~35_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~34_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~17_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~16_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~15_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~14_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~13_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~12_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~10_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~9_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~33_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~32_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~30_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~29_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~27_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~26_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~25_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~7_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~6_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~5_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~3_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~2_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~1_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~11_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~9_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~7_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~6_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~5_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~3_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~1_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr13~combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr15~combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr17~combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr19~combout\ : std_logic;
SIGNAL \U1|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_out3~1_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideNor0~1_combout\ : std_logic;
SIGNAL \U1|ALT_INV_out3~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideNor0~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~19_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~18_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~17_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~16_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[81]~15_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~14_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~13_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~12_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~10_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[97]~9_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~7_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~5_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[96]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~29_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;

BEGIN

ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~5_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_4~17_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_16~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_15~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_16~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_6~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_3~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_7~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_4~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~5_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~9_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~5_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\U1|ALT_INV_out3\(6) <= NOT \U1|out3\(6);
\U1|ALT_INV_out3\(5) <= NOT \U1|out3\(5);
\U1|ALT_INV_out3\(4) <= NOT \U1|out3\(4);
\U1|ALT_INV_out3\(3) <= NOT \U1|out3\(3);
\U1|ALT_INV_out3\(2) <= NOT \U1|out3\(2);
\U1|ALT_INV_out3\(1) <= NOT \U1|out3\(1);
\U1|ALT_INV_out3\(0) <= NOT \U1|out3\(0);
\U1|ALT_INV_out2\(6) <= NOT \U1|out2\(6);
\U1|ALT_INV_out2\(5) <= NOT \U1|out2\(5);
\U1|ALT_INV_out2\(4) <= NOT \U1|out2\(4);
\U1|ALT_INV_out2\(3) <= NOT \U1|out2\(3);
\U1|ALT_INV_out2\(2) <= NOT \U1|out2\(2);
\U1|ALT_INV_out2\(1) <= NOT \U1|out2\(1);
\U1|ALT_INV_out2\(0) <= NOT \U1|out2\(0);
\U1|ALT_INV_out1\(6) <= NOT \U1|out1\(6);
\U1|ALT_INV_out1\(5) <= NOT \U1|out1\(5);
\U1|ALT_INV_out1\(4) <= NOT \U1|out1\(4);
\U1|ALT_INV_out1\(3) <= NOT \U1|out1\(3);
\U1|ALT_INV_out1\(2) <= NOT \U1|out1\(2);
\U1|ALT_INV_out1\(1) <= NOT \U1|out1\(1);
\U1|ALT_INV_out1\(0) <= NOT \U1|out1\(0);
\U1|ALT_INV_out0\(6) <= NOT \U1|out0\(6);
\U1|ALT_INV_out0\(5) <= NOT \U1|out0\(5);
\U1|ALT_INV_out0\(4) <= NOT \U1|out0\(4);
\U1|ALT_INV_out0\(3) <= NOT \U1|out0\(3);
\U1|ALT_INV_out0\(2) <= NOT \U1|out0\(2);
\U1|ALT_INV_out0\(1) <= NOT \U1|out0\(1);
\U1|ALT_INV_out0\(0) <= NOT \U1|out0\(0);
\U1|ALT_INV_out2~1_combout\ <= NOT \U1|out2~1_combout\;
\U1|ALT_INV_out2~0_combout\ <= NOT \U1|out2~0_combout\;
\U1|ALT_INV_WideOr8~0_combout\ <= NOT \U1|WideOr8~0_combout\;
\U1|ALT_INV_WideOr6~0_combout\ <= NOT \U1|WideOr6~0_combout\;
\U1|ALT_INV_WideOr4~0_combout\ <= NOT \U1|WideOr4~0_combout\;
\U1|ALT_INV_WideOr2~0_combout\ <= NOT \U1|WideOr2~0_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[143]~74_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[143]~74_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[144]~73_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[144]~73_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~72_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~71_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[145]~71_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~70_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~69_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~68_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[145]~68_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[146]~67_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~66_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~65_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~64_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~63_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~75_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[104]~75_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~47_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~46_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~43_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~42_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~51_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~50_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~62_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[147]~62_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[135]~61_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~60_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~59_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~58_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~57_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~56_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[147]~56_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~74_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[105]~74_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~73_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~45_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[18]~45_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~44_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[18]~44_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~43_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[17]~43_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~42_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~41_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[22]~41_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~40_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~39_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[22]~39_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~41_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[27]~41_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~40_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[27]~39_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~38_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~37_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~36_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~35_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[27]~35_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~49_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~48_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~47_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~46_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~45_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~44_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~43_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[22]~43_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~42_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[27]~42_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~41_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~40_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[27]~39_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[148]~55_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~54_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~53_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~52_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~49_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~48_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~47_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~72_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[106]~72_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~71_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~70_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~69_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[106]~69_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[149]~46_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~45_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~44_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~43_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~42_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~40_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~39_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[149]~39_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~68_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[107]~68_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~67_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~66_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~65_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~64_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~63_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[32]~35_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[32]~34_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~33_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~32_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~31_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[32]~31_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[37]~34_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[37]~31_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~30_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[37]~30_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~29_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~28_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~27_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[37]~27_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[42]~30_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[42]~27_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[42]~26_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~25_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~23_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[42]~23_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[47]~26_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[47]~23_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~22_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[65]~22_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~21_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[47]~21_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~20_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~19_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~18_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[47]~18_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[32]~35_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[37]~34_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[37]~31_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[42]~30_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[42]~27_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[47]~26_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[47]~23_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[150]~38_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[150]~38_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~36_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~35_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~34_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~33_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~31_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~30_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~61_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~60_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~59_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~58_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~57_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[108]~57_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~55_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~54_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~53_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~51_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[108]~51_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~17_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[66]~17_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~16_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[107]~29_combout\;
\U0|ALT_INV_count\(14) <= NOT \U0|count\(14);
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[107]~28_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~27_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[108]~27_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~26_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[108]~26_combout\;
\U0|ALT_INV_count\(15) <= NOT \U0|count\(15);
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~25_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[151]~25_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~24_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~23_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~22_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~20_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~19_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~18_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[151]~18_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~17_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[140]~17_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~16_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~15_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~14_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~13_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~10_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[140]~10_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~9_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[129]~9_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~8_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~7_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~6_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~4_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[118]~4_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~3_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~2_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~1_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~0_combout\ <= NOT \U1|Div2|auto_generated|divider|divider|StageOut[118]~0_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~50_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[69]~50_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~49_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~48_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\;
\U0|ALT_INV_count\(12) <= NOT \U0|count\(12);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~46_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[69]~46_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~45_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~44_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\;
\U0|ALT_INV_count\(13) <= NOT \U0|count\(13);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~43_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~42_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[61]~42_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[77]~54_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~53_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[77]~53_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~41_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[77]~41_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~40_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~39_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~38_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\;
\U0|ALT_INV_count\(11) <= NOT \U0|count\(11);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~37_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~36_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~35_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[77]~35_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~52_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[85]~52_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~51_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~49_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[85]~49_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~34_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[85]~34_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~33_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~32_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~30_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\;
\U0|ALT_INV_count\(10) <= NOT \U0|count\(10);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~29_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~27_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[85]~27_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~48_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[93]~48_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~47_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~46_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~45_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~44_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~43_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[93]~42_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~26_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[93]~26_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~24_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~23_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~21_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\;
\U0|ALT_INV_count\(9) <= NOT \U0|count\(9);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~20_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~19_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~18_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[93]~18_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[101]~41_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[83]~39_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~37_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~36_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~35_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~34_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[101]~34_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~17_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[101]~17_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~16_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~15_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~14_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~13_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~12_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\;
\U0|ALT_INV_count\(8) <= NOT \U0|count\(8);
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~10_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~9_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[101]~9_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~33_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[109]~33_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~32_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~30_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~29_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~27_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~26_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~25_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[109]~25_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[109]~8_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~7_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~6_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~5_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~3_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~2_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~1_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~0_combout\ <= NOT \U1|Div1|auto_generated|divider|divider|StageOut[109]~0_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[52]~22_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[52]~19_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[57]~18_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[57]~15_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~11_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[57]~11_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~9_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~8_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[57]~8_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[62]~14_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[62]~11_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~7_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[62]~7_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~6_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~5_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[67]~10_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[67]~7_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~3_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[67]~3_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~1_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~0_combout\ <= NOT \U1|Div0|auto_generated|divider|divider|StageOut[67]~0_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\;
\U0|ALT_INV_count\(7) <= NOT \U0|count\(7);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[52]~19_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[57]~18_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\;
\U0|ALT_INV_count\(6) <= NOT \U0|count\(6);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[57]~15_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[62]~14_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\;
\U0|ALT_INV_count\(5) <= NOT \U0|count\(5);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[62]~11_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\;
\U0|ALT_INV_count\(4) <= NOT \U0|count\(4);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[67]~7_combout\;
\U1|ALT_INV_WideOr13~combout\ <= NOT \U1|WideOr13~combout\;
\U1|ALT_INV_WideOr15~combout\ <= NOT \U1|WideOr15~combout\;
\U1|ALT_INV_WideOr17~combout\ <= NOT \U1|WideOr17~combout\;
\U1|ALT_INV_WideOr19~combout\ <= NOT \U1|WideOr19~combout\;
\U1|ALT_INV_Equal2~0_combout\ <= NOT \U1|Equal2~0_combout\;
\U1|ALT_INV_out3~1_combout\ <= NOT \U1|out3~1_combout\;
\U1|ALT_INV_WideNor0~1_combout\ <= NOT \U1|WideNor0~1_combout\;
\U1|ALT_INV_out3~0_combout\ <= NOT \U1|out3~0_combout\;
\U1|ALT_INV_WideNor0~0_combout\ <= NOT \U1|WideNor0~0_combout\;
\U1|ALT_INV_Decoder0~0_combout\ <= NOT \U1|Decoder0~0_combout\;
\U1|ALT_INV_WideOr0~1_combout\ <= NOT \U1|WideOr0~1_combout\;
\U1|ALT_INV_WideOr0~0_combout\ <= NOT \U1|WideOr0~0_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~19_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~18_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~17_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~16_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[81]~15_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~14_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~13_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~12_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~10_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[97]~9_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~8_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~7_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~5_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[96]~4_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~2_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\ <= NOT \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\;
\U1|ALT_INV_Mux6~0_combout\ <= NOT \U1|Mux6~0_combout\;
\U1|ALT_INV_Mux5~0_combout\ <= NOT \U1|Mux5~0_combout\;
\U1|ALT_INV_Mux4~0_combout\ <= NOT \U1|Mux4~0_combout\;
\U1|ALT_INV_Mux3~0_combout\ <= NOT \U1|Mux3~0_combout\;
\U1|ALT_INV_Mux2~0_combout\ <= NOT \U1|Mux2~0_combout\;
\U1|ALT_INV_Mux1~0_combout\ <= NOT \U1|Mux1~0_combout\;
\U1|ALT_INV_Mux7~0_combout\ <= NOT \U1|Mux7~0_combout\;
\U1|ALT_INV_Mux0~0_combout\ <= NOT \U1|Mux0~0_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\ <= NOT \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\;
\U1|ALT_INV_Mux14~0_combout\ <= NOT \U1|Mux14~0_combout\;
\U1|ALT_INV_Mux13~0_combout\ <= NOT \U1|Mux13~0_combout\;
\U1|ALT_INV_Mux12~0_combout\ <= NOT \U1|Mux12~0_combout\;
\U1|ALT_INV_Mux11~0_combout\ <= NOT \U1|Mux11~0_combout\;
\U1|ALT_INV_Mux10~0_combout\ <= NOT \U1|Mux10~0_combout\;
\U1|ALT_INV_Mux9~0_combout\ <= NOT \U1|Mux9~0_combout\;
\U1|ALT_INV_Mux15~0_combout\ <= NOT \U1|Mux15~0_combout\;
\U1|ALT_INV_Mux8~0_combout\ <= NOT \U1|Mux8~0_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\;
\U0|ALT_INV_count\(3) <= NOT \U0|count\(3);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\;
\U0|ALT_INV_count\(2) <= NOT \U0|count\(2);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\;
\U0|ALT_INV_count\(1) <= NOT \U0|count\(1);
\U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\ <= NOT \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\;
\U0|ALT_INV_count\(0) <= NOT \U0|count\(0);
\U1|ALT_INV_WideOr0~2_combout\ <= NOT \U1|WideOr0~2_combout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~45_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~45_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~29_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~29_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_12~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_13~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_13~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_12~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~29_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~25_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_11~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~29_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~37_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_14~17_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_11~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_15~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_15~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_16~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_13~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_16~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_15~21_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_15~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_14~5_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_16~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_14~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_15~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_16~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~29_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~29_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_6~17_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \U1|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~21_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~13_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_7~9_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~17_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_6~9_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~13_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_4~9_sumout\;
\U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \U1|Div2|auto_generated|divider|divider|op_3~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~29_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~25_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_4~21_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~21_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_5~37_sumout\;
\U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_14~9_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_16~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_15~13_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \U1|Div1|auto_generated|divider|divider|op_5~17_sumout\;

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(0),
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(1),
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(2),
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(3),
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(4),
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(5),
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out0\(6),
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(0),
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(1),
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(2),
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(3),
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(4),
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(5),
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out1\(6),
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(0),
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(1),
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(2),
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(3),
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(4),
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(5),
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out2\(6),
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(0),
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(1),
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(2),
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(3),
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(4),
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(5),
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|out3\(6),
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: CLKCTRL_G6
\KEY[0]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[0]~input_o\,
	outclk => \KEY[0]~inputCLKENA0_outclk\);

-- Location: LABCELL_X81_Y10_N57
\U0|count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|count[0]~0_combout\ = ( !\U0|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \U0|ALT_INV_count\(0),
	combout => \U0|count[0]~0_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X85_Y15_N5
\U0|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	asdata => \U0|count[0]~0_combout\,
	clrn => \SW[0]~input_o\,
	sload => VCC,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(0));

-- Location: LABCELL_X81_Y10_N0
\U0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~1_sumout\ = SUM(( \U0|count\(1) ) + ( \U0|count\(0) ) + ( !VCC ))
-- \U0|Add0~2\ = CARRY(( \U0|count\(1) ) + ( \U0|count\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(0),
	datad => \U0|ALT_INV_count\(1),
	cin => GND,
	sumout => \U0|Add0~1_sumout\,
	cout => \U0|Add0~2\);

-- Location: FF_X81_Y10_N2
\U0|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~1_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(1));

-- Location: LABCELL_X81_Y10_N3
\U0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~5_sumout\ = SUM(( \U0|count\(2) ) + ( GND ) + ( \U0|Add0~2\ ))
-- \U0|Add0~6\ = CARRY(( \U0|count\(2) ) + ( GND ) + ( \U0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(2),
	cin => \U0|Add0~2\,
	sumout => \U0|Add0~5_sumout\,
	cout => \U0|Add0~6\);

-- Location: FF_X81_Y10_N5
\U0|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~5_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(2));

-- Location: LABCELL_X80_Y9_N18
\U1|Mod0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X80_Y9_N21
\U1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \U0|count\(2) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \U0|count\(2) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(2),
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X81_Y10_N6
\U0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~9_sumout\ = SUM(( \U0|count\(3) ) + ( GND ) + ( \U0|Add0~6\ ))
-- \U0|Add0~10\ = CARRY(( \U0|count\(3) ) + ( GND ) + ( \U0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(3),
	cin => \U0|Add0~6\,
	sumout => \U0|Add0~9_sumout\,
	cout => \U0|Add0~10\);

-- Location: FF_X81_Y10_N8
\U0|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~9_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(3));

-- Location: LABCELL_X81_Y10_N9
\U0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~13_sumout\ = SUM(( \U0|count\(4) ) + ( GND ) + ( \U0|Add0~10\ ))
-- \U0|Add0~14\ = CARRY(( \U0|count\(4) ) + ( GND ) + ( \U0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(4),
	cin => \U0|Add0~10\,
	sumout => \U0|Add0~13_sumout\,
	cout => \U0|Add0~14\);

-- Location: FF_X81_Y10_N11
\U0|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~13_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(4));

-- Location: LABCELL_X81_Y10_N12
\U0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~17_sumout\ = SUM(( \U0|count\(5) ) + ( GND ) + ( \U0|Add0~14\ ))
-- \U0|Add0~18\ = CARRY(( \U0|count\(5) ) + ( GND ) + ( \U0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(5),
	cin => \U0|Add0~14\,
	sumout => \U0|Add0~17_sumout\,
	cout => \U0|Add0~18\);

-- Location: FF_X81_Y10_N14
\U0|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~17_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(5));

-- Location: LABCELL_X81_Y10_N15
\U0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~21_sumout\ = SUM(( \U0|count\(6) ) + ( GND ) + ( \U0|Add0~18\ ))
-- \U0|Add0~22\ = CARRY(( \U0|count\(6) ) + ( GND ) + ( \U0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(6),
	cin => \U0|Add0~18\,
	sumout => \U0|Add0~21_sumout\,
	cout => \U0|Add0~22\);

-- Location: FF_X81_Y10_N17
\U0|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~21_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(6));

-- Location: LABCELL_X81_Y10_N18
\U0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~25_sumout\ = SUM(( \U0|count\(7) ) + ( GND ) + ( \U0|Add0~22\ ))
-- \U0|Add0~26\ = CARRY(( \U0|count\(7) ) + ( GND ) + ( \U0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(7),
	cin => \U0|Add0~22\,
	sumout => \U0|Add0~25_sumout\,
	cout => \U0|Add0~26\);

-- Location: FF_X81_Y10_N20
\U0|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~25_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(7));

-- Location: LABCELL_X81_Y10_N21
\U0|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~29_sumout\ = SUM(( \U0|count\(8) ) + ( GND ) + ( \U0|Add0~26\ ))
-- \U0|Add0~30\ = CARRY(( \U0|count\(8) ) + ( GND ) + ( \U0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(8),
	cin => \U0|Add0~26\,
	sumout => \U0|Add0~29_sumout\,
	cout => \U0|Add0~30\);

-- Location: FF_X81_Y10_N23
\U0|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~29_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(8));

-- Location: LABCELL_X81_Y10_N24
\U0|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~33_sumout\ = SUM(( \U0|count\(9) ) + ( GND ) + ( \U0|Add0~30\ ))
-- \U0|Add0~34\ = CARRY(( \U0|count\(9) ) + ( GND ) + ( \U0|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(9),
	cin => \U0|Add0~30\,
	sumout => \U0|Add0~33_sumout\,
	cout => \U0|Add0~34\);

-- Location: FF_X81_Y10_N26
\U0|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~33_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(9));

-- Location: LABCELL_X81_Y10_N27
\U0|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~37_sumout\ = SUM(( \U0|count\(10) ) + ( GND ) + ( \U0|Add0~34\ ))
-- \U0|Add0~38\ = CARRY(( \U0|count\(10) ) + ( GND ) + ( \U0|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(10),
	cin => \U0|Add0~34\,
	sumout => \U0|Add0~37_sumout\,
	cout => \U0|Add0~38\);

-- Location: FF_X81_Y11_N26
\U0|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	asdata => \U0|Add0~37_sumout\,
	clrn => \SW[0]~input_o\,
	sload => VCC,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(10));

-- Location: LABCELL_X81_Y10_N30
\U0|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~41_sumout\ = SUM(( \U0|count\(11) ) + ( GND ) + ( \U0|Add0~38\ ))
-- \U0|Add0~42\ = CARRY(( \U0|count\(11) ) + ( GND ) + ( \U0|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(11),
	cin => \U0|Add0~38\,
	sumout => \U0|Add0~41_sumout\,
	cout => \U0|Add0~42\);

-- Location: FF_X81_Y10_N32
\U0|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~41_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(11));

-- Location: LABCELL_X81_Y10_N33
\U0|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~49_sumout\ = SUM(( \U0|count\(12) ) + ( GND ) + ( \U0|Add0~42\ ))
-- \U0|Add0~50\ = CARRY(( \U0|count\(12) ) + ( GND ) + ( \U0|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	cin => \U0|Add0~42\,
	sumout => \U0|Add0~49_sumout\,
	cout => \U0|Add0~50\);

-- Location: FF_X81_Y10_N35
\U0|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~49_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(12));

-- Location: LABCELL_X81_Y10_N36
\U0|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~45_sumout\ = SUM(( \U0|count\(13) ) + ( GND ) + ( \U0|Add0~50\ ))
-- \U0|Add0~46\ = CARRY(( \U0|count\(13) ) + ( GND ) + ( \U0|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(13),
	cin => \U0|Add0~50\,
	sumout => \U0|Add0~45_sumout\,
	cout => \U0|Add0~46\);

-- Location: FF_X81_Y10_N38
\U0|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~45_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(13));

-- Location: LABCELL_X81_Y10_N39
\U0|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~57_sumout\ = SUM(( \U0|count\(14) ) + ( GND ) + ( \U0|Add0~46\ ))
-- \U0|Add0~58\ = CARRY(( \U0|count\(14) ) + ( GND ) + ( \U0|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(14),
	cin => \U0|Add0~46\,
	sumout => \U0|Add0~57_sumout\,
	cout => \U0|Add0~58\);

-- Location: FF_X81_Y10_N41
\U0|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~57_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(14));

-- Location: LABCELL_X81_Y10_N42
\U0|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \U0|Add0~53_sumout\ = SUM(( \U0|count\(15) ) + ( GND ) + ( \U0|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(15),
	cin => \U0|Add0~58\,
	sumout => \U0|Add0~53_sumout\);

-- Location: FF_X81_Y10_N44
\U0|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~inputCLKENA0_outclk\,
	d => \U0|Add0~53_sumout\,
	clrn => \SW[0]~input_o\,
	ena => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U0|count\(15));

-- Location: LABCELL_X80_Y12_N30
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \U0|count\(12) ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \U0|count\(12) ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	cin => GND,
	sharein => GND,
	sumout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X80_Y12_N33
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \U0|count\(13) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \U0|count\(13) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(13),
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X80_Y12_N36
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\U0|count\(14) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\U0|count\(14) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\U0|count\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(14),
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: LABCELL_X80_Y12_N39
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ = SUM(( \U0|count\(15) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ = CARRY(( \U0|count\(15) ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(15),
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	shareout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\);

-- Location: LABCELL_X80_Y12_N42
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ ) + ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	sharein => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\,
	sumout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X80_Y12_N24
\U1|Mod0|auto_generated|divider|divider|StageOut[18]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout\);

-- Location: LABCELL_X79_Y12_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[18]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \U0|count\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \U0|ALT_INV_count\(15),
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout\);

-- Location: LABCELL_X80_Y12_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[16]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LABCELL_X80_Y12_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[16]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\ = ( \U0|count\(13) & ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U0|ALT_INV_count\(13),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\);

-- Location: LABCELL_X79_Y12_N6
\U1|Mod0|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X79_Y12_N9
\U1|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \U0|count\(11) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( \U0|count\(11) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(11),
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X79_Y12_N12
\U1|Mod0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(12),
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X79_Y12_N15
\U1|Mod0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\) ) + ( VCC ) + ( 
-- \U1|Mod0|auto_generated|divider|divider|op_11~18\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_11~22\ = CARRY(( (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~51_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~50_combout\) ) + ( VCC ) + ( 
-- \U1|Mod0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~50_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~51_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~18\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X79_Y12_N18
\U1|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # 
-- (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # 
-- (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(14),
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X79_Y12_N21
\U1|Mod0|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (\U1|Mod0|auto_generated|divider|divider|StageOut[18]~49_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[18]~48_combout\) ) + ( VCC ) + ( 
-- \U1|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~48_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~49_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_11~10_cout\);

-- Location: LABCELL_X79_Y12_N24
\U1|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_11~10_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X80_Y12_N9
\U1|Mod0|auto_generated|divider|divider|StageOut[17]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout\ = ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout\);

-- Location: LABCELL_X80_Y12_N15
\U1|Mod0|auto_generated|divider|divider|StageOut[17]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout\ = ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U0|count\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(14),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout\);

-- Location: LABCELL_X80_Y12_N12
\U1|Mod0|auto_generated|divider|divider|StageOut[16]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\ = ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\U0|count\(13)) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \U0|count\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \U0|ALT_INV_count\(13),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\);

-- Location: LABCELL_X80_Y12_N48
\U1|Mod0|auto_generated|divider|divider|StageOut[15]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\ = ( \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U0|count\(12) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datad => \U0|ALT_INV_count\(12),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\);

-- Location: LABCELL_X79_Y12_N30
\U1|Mod0|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X79_Y12_N33
\U1|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \U0|count\(10) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( \U0|count\(10) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(10),
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X79_Y12_N36
\U1|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U0|count\(11))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U0|count\(11))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U0|ALT_INV_count\(11),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X79_Y12_N39
\U1|Mod0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~40_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X79_Y12_N42
\U1|Mod0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~44_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X79_Y12_N45
\U1|Mod0|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_11~25_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout\)))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~46_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~47_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X79_Y12_N48
\U1|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X79_Y12_N3
\U1|Mod0|auto_generated|divider|divider|StageOut[22]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[22]~43_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LABCELL_X80_Y12_N21
\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[16]~44_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~44_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LABCELL_X80_Y12_N51
\U1|Mod0|auto_generated|divider|divider|StageOut[21]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[15]~40_combout\ ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~40_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\);

-- Location: LABCELL_X79_Y12_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[20]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U0|count\(11) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \U0|ALT_INV_count\(11),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\);

-- Location: LABCELL_X79_Y11_N0
\U1|Mod0|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X79_Y11_N3
\U1|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \U0|count\(9) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( \U0|count\(9) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(9),
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X79_Y11_N6
\U1|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\U0|count\(10)))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\U0|count\(10)))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datac => \U0|ALT_INV_count\(10),
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X79_Y11_N9
\U1|Mod0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X79_Y11_N12
\U1|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~41_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X79_Y11_N15
\U1|Mod0|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_12~25_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[22]~43_combout\)))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~43_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~45_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X79_Y11_N18
\U1|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X78_Y11_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[32]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[32]~35_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~35_combout\);

-- Location: LABCELL_X79_Y11_N48
\U1|Mod0|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[27]~39_combout\ = (\U1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ & !\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LABCELL_X79_Y11_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[27]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[27]~42_combout\ = (\U1|Mod0|auto_generated|divider|divider|StageOut[21]~41_combout\ & \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~41_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~42_combout\);

-- Location: LABCELL_X79_Y12_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[26]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[20]~36_combout\ ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\);

-- Location: MLABCELL_X82_Y11_N39
\U1|Mod0|auto_generated|divider|divider|StageOut[25]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U0|count\(10) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \U0|ALT_INV_count\(10),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\);

-- Location: LABCELL_X79_Y11_N24
\U1|Mod0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X79_Y11_N27
\U1|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \U0|count\(8) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( \U0|count\(8) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(8),
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X79_Y11_N30
\U1|Mod0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U0|count\(9))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U0|count\(9))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(9),
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X79_Y11_N33
\U1|Mod0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X79_Y11_N36
\U1|Mod0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X79_Y11_N39
\U1|Mod0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[27]~42_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[27]~39_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~42_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~18\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X79_Y11_N42
\U1|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: MLABCELL_X78_Y11_N3
\U1|Mod0|auto_generated|divider|divider|StageOut[32]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[26]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout\);

-- Location: MLABCELL_X82_Y11_N36
\U1|Mod0|auto_generated|divider|divider|StageOut[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[25]~32_combout\ ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\);

-- Location: MLABCELL_X78_Y11_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[30]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # (\U0|count\(9)) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \U0|count\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \U0|ALT_INV_count\(9),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\);

-- Location: MLABCELL_X78_Y11_N30
\U1|Mod0|auto_generated|divider|divider|op_15~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\);

-- Location: MLABCELL_X78_Y11_N33
\U1|Mod0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( \U0|count\(7) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_15~6\ = CARRY(( \U0|count\(7) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(7),
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~6\);

-- Location: MLABCELL_X78_Y11_N36
\U1|Mod0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U0|ALT_INV_count\(8),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~18\);

-- Location: MLABCELL_X78_Y11_N39
\U1|Mod0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~18\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~22\);

-- Location: MLABCELL_X78_Y11_N42
\U1|Mod0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~26\);

-- Location: MLABCELL_X78_Y11_N45
\U1|Mod0|auto_generated|divider|divider|op_15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~10_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_14~17_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~38_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[32]~35_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_15~10_cout\);

-- Location: MLABCELL_X78_Y11_N48
\U1|Mod0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_15~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_15~10_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X79_Y11_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[37]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[37]~31_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_14~13_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~31_combout\);

-- Location: LABCELL_X79_Y11_N51
\U1|Mod0|auto_generated|divider|divider|StageOut[37]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[37]~34_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[31]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~34_combout\);

-- Location: MLABCELL_X78_Y11_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[36]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[30]~28_combout\ & 
-- \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\);

-- Location: LABCELL_X79_Y10_N3
\U1|Mod0|auto_generated|divider|divider|StageOut[35]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \U0|count\(8) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \U0|ALT_INV_count\(8),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\);

-- Location: MLABCELL_X78_Y11_N6
\U1|Mod0|auto_generated|divider|divider|op_16~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\);

-- Location: MLABCELL_X78_Y11_N9
\U1|Mod0|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( \U0|count\(6) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_16~6\ = CARRY(( \U0|count\(6) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(6),
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~6\);

-- Location: MLABCELL_X78_Y11_N12
\U1|Mod0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( GND ) + ( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_16~10\ = CARRY(( GND ) + ( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(7),
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~10\);

-- Location: MLABCELL_X78_Y11_N15
\U1|Mod0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~22\);

-- Location: MLABCELL_X78_Y11_N18
\U1|Mod0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~26\);

-- Location: MLABCELL_X78_Y11_N21
\U1|Mod0|auto_generated|divider|divider|op_16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~14_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_15~25_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[37]~34_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[37]~31_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_16~14_cout\);

-- Location: MLABCELL_X78_Y11_N24
\U1|Mod0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_16~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_16~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X79_Y10_N6
\U1|Mod0|auto_generated|divider|divider|StageOut[42]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[42]~27_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[42]~27_combout\);

-- Location: LABCELL_X79_Y10_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[36]~29_combout\ & ( \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: LABCELL_X79_Y10_N48
\U1|Mod0|auto_generated|divider|divider|StageOut[41]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[35]~24_combout\ ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_15~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\);

-- Location: LABCELL_X79_Y10_N42
\U1|Mod0|auto_generated|divider|divider|StageOut[40]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U0|count\(7) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(7),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\);

-- Location: LABCELL_X79_Y10_N18
\U1|Mod0|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\);

-- Location: LABCELL_X79_Y10_N21
\U1|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \U0|count\(5) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( \U0|count\(5) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(5),
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X79_Y10_N24
\U1|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U0|count\(6)))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U0|count\(6)))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	datac => \U0|ALT_INV_count\(6),
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X79_Y10_N27
\U1|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X79_Y10_N30
\U1|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X79_Y10_N33
\U1|Mod0|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[42]~27_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_3~18_cout\);

-- Location: LABCELL_X79_Y10_N36
\U1|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X79_Y10_N12
\U1|Mod0|auto_generated|divider|divider|StageOut[45]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\) # (\U0|count\(6)) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_16~5_sumout\ & ( (\U0|count\(6) & \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(6),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\);

-- Location: LABCELL_X80_Y10_N36
\U1|Mod0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X80_Y10_N39
\U1|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \U0|count\(4) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( \U0|count\(4) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(4),
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X80_Y10_N42
\U1|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U0|count\(5))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\U0|count\(5))) 
-- ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U0|ALT_INV_count\(5),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X80_Y10_N45
\U1|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X79_Y10_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[47]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[47]~23_combout\ = (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & \U1|Mod0|auto_generated|divider|divider|op_16~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[47]~23_combout\);

-- Location: LABCELL_X80_Y10_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[47]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[47]~26_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[41]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[47]~26_combout\);

-- Location: LABCELL_X79_Y10_N15
\U1|Mod0|auto_generated|divider|divider|StageOut[46]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\ & ( (\U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\) # (\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\) 
-- ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[40]~20_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_16~1_sumout\ & \U1|Mod0|auto_generated|divider|divider|op_16~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\);

-- Location: LABCELL_X80_Y10_N48
\U1|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X80_Y10_N51
\U1|Mod0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[47]~26_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[47]~23_combout\)))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~18\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X80_Y10_N54
\U1|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X80_Y9_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[57]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[57]~15_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[57]~15_combout\);

-- Location: LABCELL_X79_Y10_N45
\U1|Mod0|auto_generated|divider|divider|StageOut[52]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[52]~19_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[52]~19_combout\);

-- Location: LABCELL_X79_Y10_N9
\U1|Mod0|auto_generated|divider|divider|StageOut[52]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[46]~21_combout\ & ( \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\);

-- Location: LABCELL_X79_Y10_N51
\U1|Mod0|auto_generated|divider|divider|StageOut[51]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\) 
-- ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[45]~16_combout\ & \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\);

-- Location: LABCELL_X79_Y10_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[50]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # (\U0|count\(5)) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\U0|count\(5) & \U1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(5),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\);

-- Location: LABCELL_X80_Y10_N6
\U1|Mod0|auto_generated|divider|divider|op_5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\);

-- Location: LABCELL_X80_Y10_N9
\U1|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \U0|count\(3) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \U0|count\(3) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(3),
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X80_Y10_N12
\U1|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U0|count\(4))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\U0|count\(4))) 
-- ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U0|ALT_INV_count\(4),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X80_Y10_N15
\U1|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X80_Y10_N18
\U1|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X80_Y10_N21
\U1|Mod0|auto_generated|divider|divider|op_5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~10_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[52]~19_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_5~10_cout\);

-- Location: LABCELL_X80_Y10_N24
\U1|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_5~10_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X80_Y9_N45
\U1|Mod0|auto_generated|divider|divider|StageOut[57]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[57]~18_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[51]~17_combout\ & ( \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[57]~18_combout\);

-- Location: LABCELL_X80_Y9_N9
\U1|Mod0|auto_generated|divider|divider|StageOut[56]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\ ) ) 
-- ) # ( !\U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\ ) ) ) # ( \U1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ 
-- & ( !\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\);

-- Location: LABCELL_X80_Y10_N33
\U1|Mod0|auto_generated|divider|divider|StageOut[55]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U0|count\(4) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \U0|ALT_INV_count\(4),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\);

-- Location: LABCELL_X80_Y9_N24
\U1|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U0|count\(3))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\U0|count\(3))) 
-- ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X80_Y9_N27
\U1|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X80_Y9_N30
\U1|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X80_Y9_N33
\U1|Mod0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod0|auto_generated|divider|divider|op_5~25_sumout\)))) # (\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[57]~18_combout\)) # (\U1|Mod0|auto_generated|divider|divider|StageOut[57]~15_combout\))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X80_Y9_N36
\U1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X80_Y9_N15
\U1|Mod0|auto_generated|divider|divider|StageOut[65]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U0|count\(2) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(2),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\);

-- Location: LABCELL_X81_Y9_N54
\U1|Mod0|auto_generated|divider|divider|StageOut[61]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\) ) 
-- ) # ( !\U1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[55]~8_combout\ & \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\);

-- Location: LABCELL_X81_Y12_N27
\U1|Mod0|auto_generated|divider|divider|StageOut[60]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\ = ( \U0|count\(3) & ( \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( \U0|count\(3) & ( !\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) ) ) # ( !\U0|count\(3) & ( !\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \U0|ALT_INV_count\(3),
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\);

-- Location: LABCELL_X81_Y9_N24
\U1|Mod0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X81_Y9_N27
\U1|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \U0|count\(1) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \U0|count\(1) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(1),
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X81_Y9_N30
\U1|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U0|count\(2))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\U0|count\(2))) 
-- ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U0|ALT_INV_count\(2),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X81_Y9_N33
\U1|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X81_Y9_N36
\U1|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X80_Y10_N3
\U1|Mod0|auto_generated|divider|divider|StageOut[62]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[62]~11_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[62]~11_combout\);

-- Location: LABCELL_X81_Y9_N51
\U1|Mod0|auto_generated|divider|divider|StageOut[62]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[62]~14_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[62]~14_combout\);

-- Location: LABCELL_X81_Y9_N39
\U1|Mod0|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[62]~14_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[62]~11_combout\)))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~26\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X81_Y9_N42
\U1|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X80_Y9_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[67]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[67]~7_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[67]~7_combout\);

-- Location: LABCELL_X80_Y9_N12
\U1|Mod0|auto_generated|divider|divider|StageOut[67]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[61]~9_combout\ & ( \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\);

-- Location: LABCELL_X80_Y9_N48
\U1|Mod0|auto_generated|divider|divider|StageOut[66]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\ ) ) ) 
-- # ( !\U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ ) ) # ( \U1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|StageOut[60]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\,
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\);

-- Location: LABCELL_X81_Y9_N0
\U1|Mod0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X81_Y9_N3
\U1|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \U0|count\(0) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( \U0|count\(0) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(0),
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X81_Y9_N6
\U1|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U0|count\(1))) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\U0|count\(1))) 
-- ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U0|ALT_INV_count\(1),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X81_Y9_N9
\U1|Mod0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~10\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\)) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~10\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X81_Y9_N12
\U1|Mod0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~14\ ))
-- \U1|Mod0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\)) ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~14\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X81_Y9_N15
\U1|Mod0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_7~25_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[67]~7_combout\)))) ) + ( VCC ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\,
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~18\,
	cout => \U1|Mod0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X81_Y9_N18
\U1|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X82_Y9_N3
\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\) ) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\) ) ) ) # ( \U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[65]~2_combout\ & 
-- \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\U1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ & ( (\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \U1|Mod0|auto_generated|divider|divider|op_7~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000001010000010111110000111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\);

-- Location: LABCELL_X81_Y9_N48
\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\U0|count\(1)))) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- (\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U0|count\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110111110001111111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(1),
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\);

-- Location: MLABCELL_X82_Y9_N6
\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ & ( (!\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\)))) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ & 
-- ( (\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod0|auto_generated|divider|divider|op_7~13_sumout\)) # (\U1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod0|auto_generated|divider|divider|StageOut[66]~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001111011101110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\);

-- Location: MLABCELL_X82_Y9_N30
\U1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux15~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & !\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux15~0_combout\);

-- Location: LABCELL_X81_Y9_N57
\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \U0|count\(0) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(0),
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\);

-- Location: MLABCELL_X82_Y9_N18
\U1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux8~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\)) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & !\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	combout => \U1|Mux8~0_combout\);

-- Location: MLABCELL_X82_Y9_N9
\U1|out0[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(0) = ( \U1|Mux8~0_combout\ & ( (\U1|out0\(0)) # (\U1|Mux15~0_combout\) ) ) # ( !\U1|Mux8~0_combout\ & ( (!\U1|Mux15~0_combout\ & \U1|out0\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_Mux15~0_combout\,
	datad => \U1|ALT_INV_out0\(0),
	dataf => \U1|ALT_INV_Mux8~0_combout\,
	combout => \U1|out0\(0));

-- Location: MLABCELL_X82_Y9_N33
\U1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux9~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ & \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\) ) ) # ( 
-- !\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ & \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	combout => \U1|Mux9~0_combout\);

-- Location: MLABCELL_X82_Y9_N48
\U1|out0[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(1) = ( \U1|Mux9~0_combout\ & ( (\U1|out0\(1)) # (\U1|Mux15~0_combout\) ) ) # ( !\U1|Mux9~0_combout\ & ( (!\U1|Mux15~0_combout\ & \U1|out0\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|ALT_INV_Mux15~0_combout\,
	datac => \U1|ALT_INV_out0\(1),
	dataf => \U1|ALT_INV_Mux9~0_combout\,
	combout => \U1|out0\(1));

-- Location: MLABCELL_X82_Y9_N51
\U1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux10~0_combout\ = ( !\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ & !\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	combout => \U1|Mux10~0_combout\);

-- Location: MLABCELL_X82_Y9_N54
\U1|out0[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(2) = ( \U1|out0\(2) & ( \U1|Mux10~0_combout\ ) ) # ( !\U1|out0\(2) & ( \U1|Mux10~0_combout\ & ( \U1|Mux15~0_combout\ ) ) ) # ( \U1|out0\(2) & ( !\U1|Mux10~0_combout\ & ( !\U1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|ALT_INV_Mux15~0_combout\,
	datae => \U1|ALT_INV_out0\(2),
	dataf => \U1|ALT_INV_Mux10~0_combout\,
	combout => \U1|out0\(2));

-- Location: MLABCELL_X82_Y9_N39
\U1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux11~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ $ 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\))) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (!\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ & \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000000011001100000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	combout => \U1|Mux11~0_combout\);

-- Location: MLABCELL_X82_Y9_N21
\U1|out0[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(3) = ( \U1|Mux11~0_combout\ & ( (\U1|out0\(3)) # (\U1|Mux15~0_combout\) ) ) # ( !\U1|Mux11~0_combout\ & ( (!\U1|Mux15~0_combout\ & \U1|out0\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_Mux15~0_combout\,
	datad => \U1|ALT_INV_out0\(3),
	dataf => \U1|ALT_INV_Mux11~0_combout\,
	combout => \U1|out0\(3));

-- Location: MLABCELL_X82_Y9_N42
\U1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux12~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	combout => \U1|Mux12~0_combout\);

-- Location: MLABCELL_X82_Y9_N45
\U1|out0[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(4) = ( \U1|Mux12~0_combout\ & ( (\U1|out0\(4)) # (\U1|Mux15~0_combout\) ) ) # ( !\U1|Mux12~0_combout\ & ( (!\U1|Mux15~0_combout\ & \U1|out0\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_Mux15~0_combout\,
	datad => \U1|ALT_INV_out0\(4),
	dataf => \U1|ALT_INV_Mux12~0_combout\,
	combout => \U1|out0\(4));

-- Location: MLABCELL_X82_Y9_N15
\U1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux13~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( !\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( (\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ & 
-- \U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\) ) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( !\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux13~0_combout\);

-- Location: MLABCELL_X82_Y9_N36
\U1|out0[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(5) = ( \U1|Mux13~0_combout\ & ( (\U1|out0\(5)) # (\U1|Mux15~0_combout\) ) ) # ( !\U1|Mux13~0_combout\ & ( (!\U1|Mux15~0_combout\ & \U1|out0\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_Mux15~0_combout\,
	datad => \U1|ALT_INV_out0\(5),
	dataf => \U1|ALT_INV_Mux13~0_combout\,
	combout => \U1|out0\(5));

-- Location: MLABCELL_X82_Y9_N24
\U1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux14~0_combout\ = ( \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( 
-- \U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ ) ) # ( \U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( !\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[75]~0_combout\) # (!\U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\) ) ) ) # ( !\U1|Mod0|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( 
-- !\U1|Mod0|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( \U1|Mod0|auto_generated|divider|divider|StageOut[76]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datae => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux14~0_combout\);

-- Location: LABCELL_X83_Y9_N3
\U1|out0[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out0\(6) = ( \U1|out0\(6) & ( \U1|Mux14~0_combout\ & ( !\U1|Mux15~0_combout\ ) ) ) # ( \U1|out0\(6) & ( !\U1|Mux14~0_combout\ ) ) # ( !\U1|out0\(6) & ( !\U1|Mux14~0_combout\ & ( \U1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|ALT_INV_Mux15~0_combout\,
	datae => \U1|ALT_INV_out0\(6),
	dataf => \U1|ALT_INV_Mux14~0_combout\,
	combout => \U1|out0\(6));

-- Location: MLABCELL_X82_Y10_N30
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \U0|count\(12) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \U0|count\(12) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	cin => GND,
	sharein => GND,
	sumout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: MLABCELL_X82_Y10_N33
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \U0|count\(13) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \U0|count\(13) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(13),
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: MLABCELL_X82_Y10_N36
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\U0|count\(14) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\U0|count\(14) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\U0|count\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(14),
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: MLABCELL_X82_Y10_N39
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ = SUM(( \U0|count\(15) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ = CARRY(( \U0|count\(15) ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(15),
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	shareout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\);

-- Location: MLABCELL_X82_Y10_N42
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ ) + ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	sharein => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\,
	sumout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: MLABCELL_X82_Y10_N48
\U1|Div0|auto_generated|divider|divider|StageOut[18]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[18]~44_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: MLABCELL_X82_Y10_N12
\U1|Div0|auto_generated|divider|divider|StageOut[18]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[18]~45_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U0|count\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(15),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[18]~45_combout\);

-- Location: MLABCELL_X82_Y10_N3
\U1|Div0|auto_generated|divider|divider|StageOut[16]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\ = ( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: MLABCELL_X82_Y10_N27
\U1|Div0|auto_generated|divider|divider|StageOut[16]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U0|count\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(13),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\);

-- Location: LABCELL_X83_Y10_N30
\U1|Div0|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X83_Y10_N33
\U1|Div0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \U0|count\(11) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_11~14_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_11~6\ = CARRY(( \U0|count\(11) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(11),
	cin => \U1|Div0|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X83_Y10_N36
\U1|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_11~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(12),
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_11~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X83_Y10_N39
\U1|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (\U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\) ) + ( VCC ) + ( 
-- \U1|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \U1|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (\U1|Div0|auto_generated|divider|divider|StageOut[16]~47_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[16]~46_combout\) ) + ( VCC ) + ( 
-- \U1|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~46_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~47_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X83_Y10_N42
\U1|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # 
-- (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # 
-- (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(14),
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X83_Y10_N45
\U1|Div0|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (\U1|Div0|auto_generated|divider|divider|StageOut[18]~45_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[18]~44_combout\) ) + ( VCC ) + ( 
-- \U1|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~44_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~45_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_11~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_11~10_cout\);

-- Location: LABCELL_X83_Y10_N48
\U1|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_11~10_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X84_Y9_N30
\U1|Mod1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_11~6\,
	shareout => \U1|Mod1|auto_generated|divider|divider|op_11~7\);

-- Location: MLABCELL_X84_Y9_N33
\U1|Mod1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~7\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~14\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~7\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_11~6\,
	sharein => \U1|Mod1|auto_generated|divider|divider|op_11~7\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_11~14\,
	shareout => \U1|Mod1|auto_generated|divider|divider|op_11~15\);

-- Location: MLABCELL_X84_Y9_N36
\U1|Mod1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~15\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~18\ = CARRY(( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~15\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_11~14\,
	sharein => \U1|Mod1|auto_generated|divider|divider|op_11~15\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_11~18\,
	shareout => \U1|Mod1|auto_generated|divider|divider|op_11~19\);

-- Location: MLABCELL_X84_Y9_N39
\U1|Mod1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~19\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~18\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~19\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~18\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_11~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_11~18\,
	sharein => \U1|Mod1|auto_generated|divider|divider|op_11~19\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_11~10\,
	shareout => \U1|Mod1|auto_generated|divider|divider|op_11~11\);

-- Location: MLABCELL_X84_Y9_N42
\U1|Mod1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~11\ ) + ( \U1|Mod1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_11~10\,
	sharein => \U1|Mod1|auto_generated|divider|divider|op_11~11\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X84_Y9_N54
\U1|Mod1|auto_generated|divider|divider|StageOut[21]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\);

-- Location: MLABCELL_X84_Y9_N51
\U1|Mod1|auto_generated|divider|divider|StageOut[21]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\);

-- Location: MLABCELL_X82_Y10_N18
\U1|Div0|auto_generated|divider|divider|StageOut[17]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout\);

-- Location: MLABCELL_X82_Y10_N57
\U1|Div0|auto_generated|divider|divider|StageOut[17]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[17]~43_combout\ = ( \U0|count\(14) & ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U0|ALT_INV_count\(14),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[17]~43_combout\);

-- Location: MLABCELL_X82_Y10_N6
\U1|Div0|auto_generated|divider|divider|StageOut[16]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\U0|count\(13)) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \U0|count\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \U0|ALT_INV_count\(13),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: MLABCELL_X82_Y10_N9
\U1|Div0|auto_generated|divider|divider|StageOut[15]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\ = ( \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\U0|count\(12)) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \U0|count\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \U0|ALT_INV_count\(12),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\);

-- Location: LABCELL_X83_Y10_N6
\U1|Div0|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X83_Y10_N9
\U1|Div0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \U0|count\(10) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_12~18_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_12~6\ = CARRY(( \U0|count\(10) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(10),
	cin => \U1|Div0|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X83_Y10_N12
\U1|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U0|count\(11))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_12~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U0|count\(11))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(11),
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_12~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X83_Y10_N15
\U1|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_12~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~36_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X83_Y10_N18
\U1|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~40_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X83_Y10_N21
\U1|Div0|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[17]~43_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[17]~42_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~42_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~43_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_12~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X83_Y10_N24
\U1|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X84_Y9_N0
\U1|Mod1|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\);

-- Location: MLABCELL_X84_Y9_N3
\U1|Mod1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_12~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~6\);

-- Location: MLABCELL_X84_Y9_N6
\U1|Mod1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~10\);

-- Location: MLABCELL_X84_Y9_N9
\U1|Mod1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\) ) + ( VCC ) + ( 
-- \U1|Mod1|auto_generated|divider|divider|op_12~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_12~22\ = CARRY(( (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~43_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~42_combout\) ) + ( VCC ) + ( 
-- \U1|Mod1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~42_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~43_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~22\);

-- Location: MLABCELL_X84_Y9_N12
\U1|Mod1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~22\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~22\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~26\);

-- Location: MLABCELL_X84_Y9_N15
\U1|Mod1|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_11~9_sumout\) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_12~14_cout\);

-- Location: MLABCELL_X84_Y9_N18
\U1|Mod1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X84_Y11_N39
\U1|Mod1|auto_generated|divider|divider|StageOut[21]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ = ( !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ ) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\);

-- Location: MLABCELL_X84_Y9_N57
\U1|Mod1|auto_generated|divider|divider|StageOut[20]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\) # (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # 
-- ( !\U1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & !\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\);

-- Location: LABCELL_X83_Y10_N54
\U1|Div0|auto_generated|divider|divider|StageOut[22]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[22]~39_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[22]~39_combout\);

-- Location: MLABCELL_X84_Y10_N3
\U1|Div0|auto_generated|divider|divider|StageOut[22]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[22]~41_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~40_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[22]~41_combout\);

-- Location: LABCELL_X83_Y10_N0
\U1|Div0|auto_generated|divider|divider|StageOut[21]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[15]~36_combout\ ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~36_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LABCELL_X83_Y10_N57
\U1|Div0|auto_generated|divider|divider|StageOut[20]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\) # (\U0|count\(11)) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( (\U1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & \U0|count\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \U0|ALT_INV_count\(11),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\);

-- Location: MLABCELL_X84_Y10_N6
\U1|Div0|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~22_cout\);

-- Location: MLABCELL_X84_Y10_N9
\U1|Div0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \U0|count\(9) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_13~22_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_13~6\ = CARRY(( \U0|count\(9) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(9),
	cin => \U1|Div0|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~6\);

-- Location: MLABCELL_X84_Y10_N12
\U1|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U0|count\(10))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_13~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U0|count\(10))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U0|ALT_INV_count\(10),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_13~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: MLABCELL_X84_Y10_N15
\U1|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_13~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~32_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: MLABCELL_X84_Y10_N18
\U1|Div0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~37_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~26\);

-- Location: MLABCELL_X84_Y10_N21
\U1|Div0|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_12~25_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[22]~41_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[22]~39_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~39_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~41_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_13~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_13~18_cout\);

-- Location: MLABCELL_X84_Y10_N24
\U1|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X85_Y9_N0
\U1|Mod1|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X85_Y9_N3
\U1|Mod1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_13~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X85_Y9_N6
\U1|Mod1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X85_Y9_N9
\U1|Mod1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X85_Y9_N12
\U1|Mod1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~40_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X85_Y9_N15
\U1|Mod1|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_12~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|op_11~17_sumout\ & (!\U1|Mod1|auto_generated|divider|divider|op_11~1_sumout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X85_Y9_N18
\U1|Mod1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X84_Y9_N24
\U1|Mod1|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[27]~39_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: MLABCELL_X84_Y9_N48
\U1|Mod1|auto_generated|divider|divider|StageOut[27]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[27]~41_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~40_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: MLABCELL_X84_Y9_N27
\U1|Mod1|auto_generated|divider|divider|StageOut[26]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[20]~36_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~36_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\);

-- Location: LABCELL_X85_Y8_N51
\U1|Mod1|auto_generated|divider|divider|StageOut[25]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ ) ) # ( \U1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ & ( 
-- !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\);

-- Location: LABCELL_X80_Y10_N30
\U1|Div0|auto_generated|divider|divider|StageOut[27]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[27]~35_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: MLABCELL_X84_Y10_N54
\U1|Div0|auto_generated|divider|divider|StageOut[27]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[21]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~37_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LABCELL_X83_Y10_N3
\U1|Div0|auto_generated|divider|divider|StageOut[26]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[20]~32_combout\ ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~32_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\);

-- Location: MLABCELL_X84_Y11_N0
\U1|Div0|auto_generated|divider|divider|StageOut[25]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U0|count\(10) ) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_12~5_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \U0|count\(10) ) ) ) # ( \U1|Div0|auto_generated|divider|divider|op_12~5_sumout\ & ( 
-- !\U1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(10),
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\);

-- Location: MLABCELL_X84_Y10_N30
\U1|Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: MLABCELL_X84_Y10_N33
\U1|Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \U0|count\(8) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_14~26_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( \U0|count\(8) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(8),
	cin => \U1|Div0|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X84_Y10_N36
\U1|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U0|count\(9))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_14~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U0|count\(9))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U0|ALT_INV_count\(9),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X84_Y10_N39
\U1|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~28_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X84_Y10_N42
\U1|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_14~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~33_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X84_Y10_N45
\U1|Div0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_13~25_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[27]~35_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~35_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~38_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_14~18\,
	cout => \U1|Div0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: MLABCELL_X84_Y10_N48
\U1|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X85_Y9_N36
\U1|Mod1|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X85_Y9_N39
\U1|Mod1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_14~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X85_Y9_N42
\U1|Mod1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X85_Y9_N45
\U1|Mod1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X85_Y9_N48
\U1|Mod1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X85_Y9_N51
\U1|Mod1|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_13~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[27]~41_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[27]~39_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~41_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~18\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X85_Y9_N54
\U1|Mod1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X85_Y9_N27
\U1|Mod1|auto_generated|divider|divider|StageOut[30]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\);

-- Location: LABCELL_X85_Y12_N0
\U1|Div0|auto_generated|divider|divider|StageOut[32]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[32]~31_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[32]~31_combout\);

-- Location: LABCELL_X85_Y12_N6
\U1|Div0|auto_generated|divider|divider|StageOut[32]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[32]~34_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[26]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~33_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[32]~34_combout\);

-- Location: MLABCELL_X84_Y11_N21
\U1|Div0|auto_generated|divider|divider|StageOut[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\ ) 
-- ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_13~9_sumout\ ) ) # ( \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_13~9_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|StageOut[25]~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~28_combout\,
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\);

-- Location: MLABCELL_X84_Y10_N0
\U1|Div0|auto_generated|divider|divider|StageOut[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \U0|count\(9) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \U0|ALT_INV_count\(9),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\);

-- Location: LABCELL_X85_Y12_N12
\U1|Div0|auto_generated|divider|divider|op_15~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~14_cout\);

-- Location: LABCELL_X85_Y12_N15
\U1|Div0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( \U0|count\(7) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_15~14_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_15~6\ = CARRY(( \U0|count\(7) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_15~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(7),
	cin => \U1|Div0|auto_generated|divider|divider|op_15~14_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X85_Y12_N18
\U1|Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U0|ALT_INV_count\(8),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_15~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X85_Y12_N21
\U1|Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X85_Y12_N24
\U1|Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~29_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_15~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X85_Y12_N27
\U1|Div0|auto_generated|divider|divider|op_15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~10_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_14~17_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[32]~34_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[32]~31_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~31_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_15~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_15~10_cout\);

-- Location: LABCELL_X85_Y12_N30
\U1|Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_15~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_15~10_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X85_Y10_N6
\U1|Mod1|auto_generated|divider|divider|op_15~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\);

-- Location: LABCELL_X85_Y10_N9
\U1|Mod1|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_15~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~14_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X85_Y10_N12
\U1|Mod1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X85_Y10_N15
\U1|Mod1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~18\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X85_Y9_N33
\U1|Mod1|auto_generated|divider|divider|StageOut[32]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[32]~35_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~35_combout\);

-- Location: MLABCELL_X84_Y10_N57
\U1|Mod1|auto_generated|divider|divider|StageOut[32]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[26]~37_combout\ & ( \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~37_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout\);

-- Location: LABCELL_X85_Y8_N3
\U1|Mod1|auto_generated|divider|divider|StageOut[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\ ) 
-- ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ ) ) # ( \U1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[25]~32_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~32_combout\,
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\);

-- Location: LABCELL_X85_Y10_N18
\U1|Mod1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~22\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X85_Y10_N21
\U1|Mod1|auto_generated|divider|divider|op_15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~10_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_14~17_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[32]~35_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~38_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_15~10_cout\);

-- Location: LABCELL_X85_Y10_N24
\U1|Mod1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_15~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_15~10_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X85_Y10_N3
\U1|Mod1|auto_generated|divider|divider|StageOut[42]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[42]~27_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[42]~27_combout\);

-- Location: LABCELL_X85_Y9_N24
\U1|Mod1|auto_generated|divider|divider|StageOut[37]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[37]~31_combout\ = (\U1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ & !\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~31_combout\);

-- Location: LABCELL_X85_Y8_N36
\U1|Mod1|auto_generated|divider|divider|StageOut[37]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[37]~34_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[31]~33_combout\ & ( \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~33_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~34_combout\);

-- Location: LABCELL_X85_Y9_N30
\U1|Mod1|auto_generated|divider|divider|StageOut[36]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[30]~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~28_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\);

-- Location: LABCELL_X85_Y10_N57
\U1|Mod1|auto_generated|divider|divider|StageOut[35]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\);

-- Location: LABCELL_X85_Y12_N9
\U1|Div0|auto_generated|divider|divider|StageOut[37]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[37]~27_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[37]~27_combout\);

-- Location: MLABCELL_X84_Y11_N30
\U1|Div0|auto_generated|divider|divider|StageOut[37]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[37]~30_combout\ = ( \U1|Div0|auto_generated|divider|divider|StageOut[31]~29_combout\ & ( \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~29_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[37]~30_combout\);

-- Location: LABCELL_X85_Y11_N3
\U1|Div0|auto_generated|divider|divider|StageOut[36]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ & ( \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) ) # ( \U1|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- !\U1|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ & ( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\);

-- Location: LABCELL_X88_Y12_N36
\U1|Div0|auto_generated|divider|divider|StageOut[35]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \U0|count\(8) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(8),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\);

-- Location: LABCELL_X85_Y12_N36
\U1|Div0|auto_generated|divider|divider|op_16~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~18_cout\);

-- Location: LABCELL_X85_Y12_N39
\U1|Div0|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( \U0|count\(6) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_16~18_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_16~6\ = CARRY(( \U0|count\(6) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_16~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(6),
	cin => \U1|Div0|auto_generated|divider|divider|op_16~18_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~6\);

-- Location: LABCELL_X85_Y12_N42
\U1|Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_16~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U0|ALT_INV_count\(7),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_16~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X85_Y12_N45
\U1|Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_15~17_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_16~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_15~17_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~19_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_16~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X85_Y12_N48
\U1|Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_16~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~25_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X85_Y12_N51
\U1|Div0|auto_generated|divider|divider|op_16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~14_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_15~25_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[37]~30_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[37]~27_combout\)))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~27_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~30_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_16~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_16~14_cout\);

-- Location: LABCELL_X85_Y12_N54
\U1|Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_16~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_16~14_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X85_Y10_N30
\U1|Mod1|auto_generated|divider|divider|op_16~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\);

-- Location: LABCELL_X85_Y10_N33
\U1|Mod1|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_16~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~6\);

-- Location: LABCELL_X85_Y10_N36
\U1|Mod1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X85_Y10_N39
\U1|Mod1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X85_Y10_N42
\U1|Mod1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~22\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~22\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X85_Y10_N45
\U1|Mod1|auto_generated|divider|divider|op_16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~14_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_15~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[37]~34_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[37]~31_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~31_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~34_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_16~14_cout\);

-- Location: LABCELL_X85_Y10_N48
\U1|Mod1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_16~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_16~14_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: MLABCELL_X87_Y10_N57
\U1|Mod1|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[36]~29_combout\ & ( \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~29_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: MLABCELL_X87_Y10_N3
\U1|Mod1|auto_generated|divider|divider|StageOut[41]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[35]~24_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_15~17_sumout\ & !\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~24_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\);

-- Location: MLABCELL_X87_Y10_N18
\U1|Mod1|auto_generated|divider|divider|StageOut[40]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\) # (!\U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\) ) ) # 
-- ( !\U1|Mod1|auto_generated|divider|divider|op_15~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\);

-- Location: LABCELL_X85_Y12_N3
\U1|Div0|auto_generated|divider|divider|StageOut[42]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[42]~23_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[42]~23_combout\);

-- Location: MLABCELL_X87_Y12_N51
\U1|Div0|auto_generated|divider|divider|StageOut[42]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[42]~26_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[36]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~25_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[42]~26_combout\);

-- Location: LABCELL_X88_Y12_N9
\U1|Div0|auto_generated|divider|divider|StageOut[41]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[35]~19_combout\ ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_15~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~19_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\);

-- Location: LABCELL_X88_Y12_N18
\U1|Div0|auto_generated|divider|divider|StageOut[40]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \U0|count\(7) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(7),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\);

-- Location: MLABCELL_X87_Y12_N24
\U1|Div0|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~22_cout\);

-- Location: MLABCELL_X87_Y12_N27
\U1|Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_3~22_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(5),
	cin => \U1|Div0|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X87_Y12_N30
\U1|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_16~5_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U0|count\(6)))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_3~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_16~5_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U0|count\(6)))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U0|ALT_INV_count\(6),
	cin => \U1|Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X87_Y12_N33
\U1|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X87_Y12_N36
\U1|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~20_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X87_Y12_N39
\U1|Div0|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[42]~26_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[42]~23_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~23_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_3~26\,
	cout => \U1|Div0|auto_generated|divider|divider|op_3~18_cout\);

-- Location: MLABCELL_X87_Y12_N42
\U1|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X87_Y10_N24
\U1|Mod1|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\);

-- Location: MLABCELL_X87_Y10_N27
\U1|Mod1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_3~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X87_Y10_N30
\U1|Mod1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X87_Y10_N33
\U1|Mod1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X87_Y10_N36
\U1|Mod1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X87_Y10_N39
\U1|Mod1|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[42]~27_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~27_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_3~18_cout\);

-- Location: MLABCELL_X87_Y10_N42
\U1|Mod1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X87_Y10_N15
\U1|Mod1|auto_generated|divider|divider|StageOut[45]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\ & !\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\) # (\U1|Mod1|auto_generated|divider|divider|op_16~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\);

-- Location: MLABCELL_X87_Y12_N48
\U1|Div0|auto_generated|divider|divider|StageOut[47]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[47]~18_combout\ = (\U1|Div0|auto_generated|divider|divider|op_16~21_sumout\ & !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[47]~18_combout\);

-- Location: MLABCELL_X87_Y12_N54
\U1|Div0|auto_generated|divider|divider|StageOut[47]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[47]~21_combout\ = (\U1|Div0|auto_generated|divider|divider|StageOut[41]~20_combout\ & \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~20_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[47]~21_combout\);

-- Location: LABCELL_X88_Y12_N21
\U1|Div0|auto_generated|divider|divider|StageOut[46]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_16~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\);

-- Location: LABCELL_X88_Y12_N30
\U1|Div0|auto_generated|divider|divider|StageOut[45]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \U0|count\(6) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_16~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(6),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\);

-- Location: MLABCELL_X87_Y12_N0
\U1|Div0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: MLABCELL_X87_Y12_N3
\U1|Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(4),
	cin => \U1|Div0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X87_Y12_N6
\U1|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U0|count\(5))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_4~6\ ))
-- \U1|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\U0|count\(5))) 
-- ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U0|ALT_INV_count\(5),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X87_Y12_N9
\U1|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~9_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X87_Y12_N12
\U1|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X87_Y12_N15
\U1|Div0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[47]~21_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[47]~18_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~18_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~21_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_4~18\,
	cout => \U1|Div0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: MLABCELL_X87_Y12_N18
\U1|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X88_Y9_N0
\U1|Mod1|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X88_Y9_N3
\U1|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X88_Y9_N6
\U1|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X88_Y9_N9
\U1|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X85_Y10_N54
\U1|Mod1|auto_generated|divider|divider|StageOut[47]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[47]~23_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_16~21_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[47]~23_combout\);

-- Location: MLABCELL_X87_Y10_N48
\U1|Mod1|auto_generated|divider|divider|StageOut[47]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[47]~26_combout\ = (\U1|Mod1|auto_generated|divider|divider|StageOut[41]~25_combout\ & \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~25_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[47]~26_combout\);

-- Location: LABCELL_X85_Y10_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[46]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[40]~20_combout\ ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_16~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~20_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\);

-- Location: LABCELL_X88_Y9_N12
\U1|Mod1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X88_Y9_N15
\U1|Mod1|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[47]~26_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[47]~23_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~23_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~26_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~18\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X88_Y9_N18
\U1|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X88_Y9_N33
\U1|Mod1|auto_generated|divider|divider|StageOut[57]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[57]~15_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[57]~15_combout\);

-- Location: MLABCELL_X87_Y10_N12
\U1|Mod1|auto_generated|divider|divider|StageOut[52]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[52]~19_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[52]~19_combout\);

-- Location: MLABCELL_X87_Y10_N21
\U1|Mod1|auto_generated|divider|divider|StageOut[52]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[52]~22_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[46]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~21_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[52]~22_combout\);

-- Location: MLABCELL_X87_Y10_N54
\U1|Mod1|auto_generated|divider|divider|StageOut[51]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # (\U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\) ) 
-- ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[45]~16_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ & !\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~16_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\);

-- Location: MLABCELL_X87_Y10_N6
\U1|Mod1|auto_generated|divider|divider|StageOut[50]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\);

-- Location: MLABCELL_X87_Y12_N57
\U1|Div0|auto_generated|divider|divider|StageOut[52]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_3~13_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\);

-- Location: MLABCELL_X87_Y13_N54
\U1|Div0|auto_generated|divider|divider|StageOut[52]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\);

-- Location: LABCELL_X88_Y12_N45
\U1|Div0|auto_generated|divider|divider|StageOut[51]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\ ) ) 
-- ) # ( !\U1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[45]~9_combout\ ) ) ) # ( \U1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & 
-- ( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~9_combout\,
	datae => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\);

-- Location: LABCELL_X88_Y12_N57
\U1|Div0|auto_generated|divider|divider|StageOut[50]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \U0|count\(5) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(5),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\);

-- Location: MLABCELL_X87_Y13_N24
\U1|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: MLABCELL_X87_Y13_N27
\U1|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(3),
	cin => \U1|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X87_Y13_N30
\U1|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U0|count\(4))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\U0|count\(4))) 
-- ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U0|ALT_INV_count\(4),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X87_Y13_N33
\U1|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~5_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X87_Y13_N36
\U1|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X87_Y13_N39
\U1|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_4~17_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\)))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_5~18\,
	cout => \U1|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X87_Y13_N42
\U1|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X88_Y9_N36
\U1|Mod1|auto_generated|divider|divider|op_5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\);

-- Location: LABCELL_X88_Y9_N39
\U1|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~14_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X88_Y9_N42
\U1|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X88_Y9_N45
\U1|Mod1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~18\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X88_Y9_N48
\U1|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~22\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~22\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X88_Y9_N51
\U1|Mod1|auto_generated|divider|divider|op_5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~10_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Mod1|auto_generated|divider|divider|op_4~17_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[52]~22_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[52]~19_combout\)))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~19_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~22_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_5~10_cout\);

-- Location: LABCELL_X88_Y9_N54
\U1|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_5~10_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X87_Y10_N51
\U1|Mod1|auto_generated|divider|divider|StageOut[57]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[57]~18_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[51]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~17_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[57]~18_combout\);

-- Location: MLABCELL_X87_Y10_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[56]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[50]~12_combout\ ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\);

-- Location: LABCELL_X88_Y9_N24
\U1|Mod1|auto_generated|divider|divider|StageOut[55]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\);

-- Location: MLABCELL_X87_Y13_N57
\U1|Div0|auto_generated|divider|divider|StageOut[57]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[57]~8_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[57]~8_combout\);

-- Location: LABCELL_X88_Y12_N33
\U1|Div0|auto_generated|divider|divider|StageOut[57]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[57]~11_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[57]~11_combout\);

-- Location: LABCELL_X88_Y12_N54
\U1|Div0|auto_generated|divider|divider|StageOut[56]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ( \U1|Div0|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~5_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\);

-- Location: LABCELL_X88_Y12_N3
\U1|Div0|auto_generated|divider|divider|StageOut[55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \U0|count\(4) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \U0|ALT_INV_count\(4),
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\);

-- Location: MLABCELL_X87_Y13_N0
\U1|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: MLABCELL_X87_Y13_N3
\U1|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_6~26_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(2),
	cin => \U1|Div0|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X87_Y13_N6
\U1|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U0|count\(3))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\U0|count\(3))) 
-- ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X87_Y13_N9
\U1|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \U1|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~1_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X87_Y13_N12
\U1|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \U1|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~6_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X87_Y13_N15
\U1|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[57]~11_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[57]~8_combout\)))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~11_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_6~14\,
	cout => \U1|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X87_Y13_N18
\U1|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X87_Y9_N6
\U1|Mod1|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\);

-- Location: MLABCELL_X87_Y9_N9
\U1|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: MLABCELL_X87_Y9_N12
\U1|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X87_Y9_N15
\U1|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X87_Y9_N18
\U1|Mod1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X87_Y9_N21
\U1|Mod1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[57]~18_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[57]~15_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~15_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~18_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: MLABCELL_X87_Y9_N24
\U1|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X87_Y13_N48
\U1|Div0|auto_generated|divider|divider|StageOut[62]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\);

-- Location: LABCELL_X88_Y11_N54
\U1|Div0|auto_generated|divider|divider|StageOut[62]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[62]~7_combout\ = ( \U1|Div0|auto_generated|divider|divider|StageOut[56]~6_combout\ & ( \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~6_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[62]~7_combout\);

-- Location: LABCELL_X88_Y12_N0
\U1|Div0|auto_generated|divider|divider|StageOut[61]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\) ) 
-- ) # ( !\U1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (\U1|Div0|auto_generated|divider|divider|StageOut[55]~1_combout\ & \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~1_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\);

-- Location: LABCELL_X88_Y11_N0
\U1|Div0|auto_generated|divider|divider|StageOut[60]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \U0|count\(3) ) ) # ( !\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \U1|Div0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\);

-- Location: LABCELL_X88_Y11_N30
\U1|Div0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X88_Y11_N33
\U1|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \U1|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(1),
	cin => \U1|Div0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X88_Y11_N36
\U1|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\U0|count\(2)))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \U1|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U0|count\(2)))) 
-- ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datac => \U0|ALT_INV_count\(2),
	cin => \U1|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X88_Y11_N39
\U1|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \U1|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~16_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X88_Y11_N42
\U1|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X88_Y11_N45
\U1|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[62]~7_combout\)) # (\U1|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~7_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_7~10\,
	cout => \U1|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X88_Y11_N48
\U1|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X87_Y9_N36
\U1|Mod1|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\);

-- Location: MLABCELL_X87_Y9_N39
\U1|Mod1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_7~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X87_Y9_N42
\U1|Mod1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X87_Y9_N33
\U1|Mod1|auto_generated|divider|divider|StageOut[62]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[62]~11_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[62]~11_combout\);

-- Location: MLABCELL_X87_Y10_N9
\U1|Mod1|auto_generated|divider|divider|StageOut[62]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[62]~14_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[56]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~13_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[62]~14_combout\);

-- Location: LABCELL_X88_Y9_N27
\U1|Mod1|auto_generated|divider|divider|StageOut[61]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\) # (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) 
-- ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_5~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\);

-- Location: LABCELL_X88_Y9_N30
\U1|Mod1|auto_generated|divider|divider|StageOut[60]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # (!\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & !\U1|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\);

-- Location: MLABCELL_X87_Y9_N45
\U1|Mod1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\)) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X87_Y9_N48
\U1|Mod1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X87_Y9_N51
\U1|Mod1|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[62]~14_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[62]~11_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~11_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~14_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~26\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_7~18_cout\);

-- Location: MLABCELL_X87_Y9_N54
\U1|Mod1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X87_Y11_N21
\U1|Mod1|auto_generated|divider|divider|StageOut[65]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \U1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\);

-- Location: MLABCELL_X87_Y9_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[67]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[67]~7_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( !\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[67]~7_combout\);

-- Location: LABCELL_X88_Y10_N15
\U1|Mod1|auto_generated|divider|divider|StageOut[67]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[67]~10_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[61]~9_combout\ & ( \U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~9_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[67]~10_combout\);

-- Location: MLABCELL_X87_Y11_N6
\U1|Mod1|auto_generated|divider|divider|StageOut[66]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\) ) 
-- ) # ( !\U1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (\U1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|StageOut[60]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~4_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\);

-- Location: MLABCELL_X87_Y13_N51
\U1|Div0|auto_generated|divider|divider|StageOut[67]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[67]~0_combout\ = ( !\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[67]~0_combout\);

-- Location: LABCELL_X88_Y12_N39
\U1|Div0|auto_generated|divider|divider|StageOut[67]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[67]~3_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[67]~3_combout\);

-- Location: LABCELL_X88_Y11_N3
\U1|Div0|auto_generated|divider|divider|StageOut[66]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[66]~17_combout\ = ( \U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\ & ( (\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\U1|Div0|auto_generated|divider|divider|op_6~17_sumout\) 
-- ) ) # ( !\U1|Div0|auto_generated|divider|divider|StageOut[60]~16_combout\ & ( (\U1|Div0|auto_generated|divider|divider|op_6~17_sumout\ & !\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~16_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[66]~17_combout\);

-- Location: LABCELL_X88_Y11_N57
\U1|Div0|auto_generated|divider|divider|StageOut[65]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[65]~22_combout\ = ( \U1|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\U0|count\(2)) ) ) # ( 
-- !\U1|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (\U0|count\(2) & \U1|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(2),
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[65]~22_combout\);

-- Location: LABCELL_X88_Y11_N6
\U1|Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X88_Y11_N9
\U1|Div0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( \U0|count\(0) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(0),
	cin => \U1|Div0|auto_generated|divider|divider|op_8~26_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X88_Y11_N12
\U1|Div0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U0|count\(1))) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U0|ALT_INV_count\(1),
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_8~22_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X88_Y11_N15
\U1|Div0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[65]~22_combout\)) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~22_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_8~18_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X88_Y11_N18
\U1|Div0|auto_generated|divider|divider|op_8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~10_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[66]~17_combout\)) ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~17_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_8~14_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~10_cout\);

-- Location: LABCELL_X88_Y11_N21
\U1|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # (\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div0|auto_generated|divider|divider|StageOut[67]~3_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[67]~0_combout\)))) ) + ( VCC ) + ( \U1|Div0|auto_generated|divider|divider|op_8~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~0_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~3_combout\,
	cin => \U1|Div0|auto_generated|divider|divider|op_8~10_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X88_Y11_N24
\U1|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \U1|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X87_Y11_N36
\U1|Mod1|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\);

-- Location: MLABCELL_X87_Y11_N39
\U1|Mod1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\U1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_8~6\ = CARRY(( !\U1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~6\);

-- Location: MLABCELL_X87_Y11_N42
\U1|Mod1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~6\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~6\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X87_Y11_N45
\U1|Mod1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~10\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~10\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X87_Y11_N48
\U1|Mod1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~14\ ))
-- \U1|Mod1|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\)) ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~14\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X87_Y11_N51
\U1|Mod1|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Mod1|auto_generated|divider|divider|op_7~25_sumout\)))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod1|auto_generated|divider|divider|StageOut[67]~10_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[67]~7_combout\))) ) + ( VCC ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~7_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~10_combout\,
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~18\,
	cout => \U1|Mod1|auto_generated|divider|divider|op_8~22_cout\);

-- Location: MLABCELL_X87_Y11_N54
\U1|Mod1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod1|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X87_Y11_N3
\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\)))) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & 
-- ( (\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod1|auto_generated|divider|divider|op_7~9_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|StageOut[65]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~2_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\);

-- Location: MLABCELL_X87_Y11_N12
\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\))) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- (\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|op_7~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101110000000000010111011111111001011101111111100101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\);

-- Location: MLABCELL_X87_Y11_N18
\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ & ( (!\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\)))) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ & 
-- ( (\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod1|auto_generated|divider|divider|op_7~13_sumout\)) # (\U1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|StageOut[66]~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001111111111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\);

-- Location: LABCELL_X88_Y12_N6
\U1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux7~0_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ & !\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\) ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux7~0_combout\);

-- Location: MLABCELL_X87_Y11_N15
\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ = ( \U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # (!\U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( 
-- !\U1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( (!\U1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & \U1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\);

-- Location: MLABCELL_X87_Y11_N33
\U1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux0~0_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ $ 
-- (!\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y11_N27
\U1|out1[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(0) = ( \U1|Mux0~0_combout\ & ( (\U1|Mux7~0_combout\) # (\U1|out1\(0)) ) ) # ( !\U1|Mux0~0_combout\ & ( (\U1|out1\(0) & !\U1|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|ALT_INV_out1\(0),
	datad => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux0~0_combout\,
	combout => \U1|out1\(0));

-- Location: LABCELL_X88_Y13_N15
\U1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux1~0_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ ) ) ) # ( 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( !\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & ( \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	datae => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	combout => \U1|Mux1~0_combout\);

-- Location: LABCELL_X88_Y13_N57
\U1|out1[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(1) = ( \U1|Mux7~0_combout\ & ( \U1|Mux1~0_combout\ ) ) # ( !\U1|Mux7~0_combout\ & ( \U1|Mux1~0_combout\ & ( \U1|out1\(1) ) ) ) # ( !\U1|Mux7~0_combout\ & ( !\U1|Mux1~0_combout\ & ( \U1|out1\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out1\(1),
	datae => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux1~0_combout\,
	combout => \U1|out1\(1));

-- Location: LABCELL_X88_Y12_N15
\U1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux2~0_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	combout => \U1|Mux2~0_combout\);

-- Location: LABCELL_X88_Y12_N48
\U1|out1[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(2) = ( \U1|Mux2~0_combout\ & ( (\U1|Mux7~0_combout\) # (\U1|out1\(2)) ) ) # ( !\U1|Mux2~0_combout\ & ( (\U1|out1\(2) & !\U1|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out1\(2),
	datad => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux2~0_combout\,
	combout => \U1|out1\(2));

-- Location: MLABCELL_X87_Y11_N9
\U1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux3~0_combout\ = ( !\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\)) # (\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ $ 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000011001100001100001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	combout => \U1|Mux3~0_combout\);

-- Location: MLABCELL_X87_Y11_N0
\U1|out1[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(3) = ( \U1|Mux3~0_combout\ & ( (\U1|Mux7~0_combout\) # (\U1|out1\(3)) ) ) # ( !\U1|Mux3~0_combout\ & ( (\U1|out1\(3) & !\U1|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out1\(3),
	datad => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux3~0_combout\,
	combout => \U1|out1\(3));

-- Location: LABCELL_X88_Y12_N24
\U1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux4~0_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	combout => \U1|Mux4~0_combout\);

-- Location: LABCELL_X88_Y12_N27
\U1|out1[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(4) = ( \U1|Mux4~0_combout\ & ( (\U1|out1\(4)) # (\U1|Mux7~0_combout\) ) ) # ( !\U1|Mux4~0_combout\ & ( (!\U1|Mux7~0_combout\ & \U1|out1\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_Mux7~0_combout\,
	datad => \U1|ALT_INV_out1\(4),
	dataf => \U1|ALT_INV_Mux4~0_combout\,
	combout => \U1|out1\(4));

-- Location: LABCELL_X88_Y12_N51
\U1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux5~0_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ & (\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\ & 
-- \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\)) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\ & 
-- ((\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	combout => \U1|Mux5~0_combout\);

-- Location: LABCELL_X88_Y12_N12
\U1|out1[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(5) = ( \U1|Mux5~0_combout\ & ( (\U1|Mux7~0_combout\) # (\U1|out1\(5)) ) ) # ( !\U1|Mux5~0_combout\ & ( (\U1|out1\(5) & !\U1|Mux7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|ALT_INV_out1\(5),
	datad => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux5~0_combout\,
	combout => \U1|out1\(5));

-- Location: MLABCELL_X87_Y11_N24
\U1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mux6~0_combout\ = ( \U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & ( (!\U1|Mod1|auto_generated|divider|divider|StageOut[75]~0_combout\) # ((!\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\)) ) ) # ( !\U1|Mod1|auto_generated|divider|divider|StageOut[76]~1_combout\ & ( (\U1|Mod1|auto_generated|divider|divider|StageOut[77]~3_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[78]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~0_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[78]~6_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~3_combout\,
	dataf => \U1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~1_combout\,
	combout => \U1|Mux6~0_combout\);

-- Location: MLABCELL_X87_Y11_N30
\U1|out1[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out1\(6) = ( \U1|Mux6~0_combout\ & ( (\U1|out1\(6) & !\U1|Mux7~0_combout\) ) ) # ( !\U1|Mux6~0_combout\ & ( (\U1|Mux7~0_combout\) # (\U1|out1\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out1\(6),
	datad => \U1|ALT_INV_Mux7~0_combout\,
	dataf => \U1|ALT_INV_Mux6~0_combout\,
	combout => \U1|out1\(6));

-- Location: LABCELL_X81_Y11_N0
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \U0|count\(9) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \U0|count\(9) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(9),
	cin => GND,
	sharein => GND,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X81_Y11_N3
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ = SUM(( !\U0|count\(10) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ = CARRY(( !\U0|count\(10) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ = SHARE(\U0|count\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(10),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\);

-- Location: LABCELL_X81_Y11_N6
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ = SUM(( \U0|count\(11) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ = CARRY(( \U0|count\(11) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(11),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\);

-- Location: LABCELL_X81_Y11_N9
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ = SUM(( !\U0|count\(12) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ = CARRY(( !\U0|count\(12) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ = SHARE(\U0|count\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\);

-- Location: LABCELL_X81_Y11_N12
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\ = SUM(( !\U0|count\(13) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\ = CARRY(( !\U0|count\(13) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\ = SHARE(\U0|count\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(13),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\);

-- Location: LABCELL_X81_Y11_N15
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ = SUM(( \U0|count\(14) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ = CARRY(( \U0|count\(14) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(14),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~18\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~19\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\);

-- Location: LABCELL_X81_Y11_N18
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\ = SUM(( \U0|count\(15) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ = CARRY(( \U0|count\(15) ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(15),
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~26\,
	shareout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~27\);

-- Location: LABCELL_X81_Y11_N21
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ ) + ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~26\,
	sharein => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~27\,
	sumout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X81_Y11_N27
\U1|Div1|auto_generated|divider|divider|StageOut[53]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\);

-- Location: LABCELL_X81_Y11_N24
\U1|Div1|auto_generated|divider|divider|StageOut[53]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U0|count\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(14),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\);

-- Location: MLABCELL_X82_Y11_N42
\U1|Div1|auto_generated|divider|divider|StageOut[51]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\);

-- Location: LABCELL_X81_Y10_N54
\U1|Div1|auto_generated|divider|divider|StageOut[51]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U0|count\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(12),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\);

-- Location: MLABCELL_X82_Y11_N54
\U1|Div1|auto_generated|divider|divider|StageOut[49]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\ = ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\);

-- Location: MLABCELL_X82_Y11_N21
\U1|Div1|auto_generated|divider|divider|StageOut[49]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\ = ( \U0|count\(10) & ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U0|ALT_INV_count\(10),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\);

-- Location: LABCELL_X81_Y11_N30
\U1|Div1|auto_generated|divider|divider|op_14~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~34_cout\);

-- Location: LABCELL_X81_Y11_N33
\U1|Div1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \U0|count\(8) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~34_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~6\ = CARRY(( \U0|count\(8) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(8),
	cin => \U1|Div1|auto_generated|divider|divider|op_14~34_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X81_Y11_N36
\U1|Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(9))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~6\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(9))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(9),
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~6\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X81_Y11_N39
\U1|Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (\U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\) ) + ( GND ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( (\U1|Div1|auto_generated|divider|divider|StageOut[49]~59_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[49]~58_combout\) ) + ( GND ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~58_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~59_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X81_Y11_N42
\U1|Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(11))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(11))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(11),
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X81_Y11_N45
\U1|Div1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (\U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\) ) + ( VCC ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~26\ = CARRY(( (\U1|Div1|auto_generated|divider|divider|StageOut[51]~61_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[51]~60_combout\) ) + ( VCC ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~60_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~61_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X81_Y11_N48
\U1|Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(13))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_14~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(13))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(13),
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~17_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X81_Y11_N51
\U1|Div1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( GND ) + ( (\U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\) ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_14~38\ = CARRY(( GND ) + ( (\U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\) ) + ( 
-- \U1|Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~63_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X81_Y11_N54
\U1|Div1|auto_generated|divider|divider|op_14~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~30_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\))) # 
-- (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\U0|count\(15))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datab => \U0|ALT_INV_count\(15),
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_14~38\,
	cout => \U1|Div1|auto_generated|divider|divider|op_14~30_cout\);

-- Location: LABCELL_X81_Y11_N57
\U1|Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_14~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_14~30_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: MLABCELL_X82_Y11_N27
\U1|Div1|auto_generated|divider|divider|StageOut[52]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\ = ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~17_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\);

-- Location: MLABCELL_X82_Y11_N15
\U1|Div1|auto_generated|divider|divider|StageOut[52]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U0|count\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(13),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: MLABCELL_X82_Y11_N30
\U1|Div1|auto_generated|divider|divider|StageOut[51]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # (\U0|count\(12)) ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \U0|count\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \U0|ALT_INV_count\(12),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\);

-- Location: MLABCELL_X82_Y11_N6
\U1|Div1|auto_generated|divider|divider|StageOut[50]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\ = ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\);

-- Location: MLABCELL_X82_Y11_N33
\U1|Div1|auto_generated|divider|divider|StageOut[50]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ = ( \U0|count\(11) & ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \U0|ALT_INV_count\(11),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\);

-- Location: MLABCELL_X82_Y11_N45
\U1|Div1|auto_generated|divider|divider|StageOut[49]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # (\U0|count\(10)) ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \U0|count\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \U0|ALT_INV_count\(10),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\);

-- Location: MLABCELL_X82_Y10_N51
\U1|Div1|auto_generated|divider|divider|StageOut[48]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\ = ( \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U0|count\(9) ) ) # ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(9),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\);

-- Location: LABCELL_X80_Y11_N0
\U1|Div1|auto_generated|divider|divider|op_15~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~38_cout\);

-- Location: LABCELL_X80_Y11_N3
\U1|Div1|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( \U0|count\(7) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~6\ = CARRY(( \U0|count\(7) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(7),
	cin => \U1|Div1|auto_generated|divider|divider|op_15~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X80_Y11_N6
\U1|Div1|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~5_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U0|count\(8))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(8),
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~6\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X80_Y11_N9
\U1|Div1|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~21_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X80_Y11_N12
\U1|Div1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~30_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X80_Y11_N15
\U1|Div1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_14~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_14~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~37_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~38_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X80_Y11_N18
\U1|Div1|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~48_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X80_Y11_N21
\U1|Div1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~43_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~44_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X80_Y11_N24
\U1|Div1|auto_generated|divider|divider|op_15~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~34_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_14~37_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[53]~62_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[53]~63_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~63_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_15~26\,
	cout => \U1|Div1|auto_generated|divider|divider|op_15~34_cout\);

-- Location: LABCELL_X80_Y11_N27
\U1|Div1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_15~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_15~34_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X83_Y12_N0
\U1|Mod2|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~6\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~7\);

-- Location: LABCELL_X83_Y12_N3
\U1|Mod2|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~7\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~10\ = CARRY(( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~7\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~11\ = SHARE(!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~6\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~7\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~10\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~11\);

-- Location: LABCELL_X83_Y12_N6
\U1|Mod2|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~11\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~14\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~11\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~10\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~11\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~14\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~15\);

-- Location: LABCELL_X83_Y12_N9
\U1|Mod2|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~15\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~18\ = CARRY(( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~15\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~14\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~15\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~18\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~19\);

-- Location: LABCELL_X83_Y12_N12
\U1|Mod2|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~19\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~22\ = CARRY(( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~19\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~18\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~19\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~22\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~23\);

-- Location: LABCELL_X83_Y12_N15
\U1|Mod2|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~23\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~26\ = CARRY(( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~23\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~22\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~23\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~26\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~27\);

-- Location: LABCELL_X83_Y12_N18
\U1|Mod2|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~27\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~30\ = CARRY(( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~27\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_15~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~26\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~27\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_15~30\,
	shareout => \U1|Mod2|auto_generated|divider|divider|op_15~31\);

-- Location: LABCELL_X83_Y12_N21
\U1|Mod2|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~31\ ) + ( \U1|Mod2|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_15~30\,
	sharein => \U1|Mod2|auto_generated|divider|divider|op_15~31\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X83_Y12_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[65]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\);

-- Location: LABCELL_X83_Y12_N27
\U1|Mod2|auto_generated|divider|divider|StageOut[65]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\);

-- Location: LABCELL_X81_Y12_N39
\U1|Div1|auto_generated|divider|divider|StageOut[61]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[61]~42_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[61]~42_combout\);

-- Location: MLABCELL_X82_Y11_N12
\U1|Div1|auto_generated|divider|divider|StageOut[61]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|StageOut[52]~44_combout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[52]~43_combout\ & \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~43_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~44_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: MLABCELL_X82_Y11_N0
\U1|Div1|auto_generated|divider|divider|StageOut[60]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~25_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\);

-- Location: MLABCELL_X82_Y11_N9
\U1|Div1|auto_generated|divider|divider|StageOut[60]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[51]~48_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~48_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\);

-- Location: MLABCELL_X82_Y11_N51
\U1|Div1|auto_generated|divider|divider|StageOut[59]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\ ) ) ) # ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( !\U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[50]~37_combout\ ) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- !\U1|Div1|auto_generated|divider|divider|StageOut[50]~38_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~37_combout\,
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~38_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\);

-- Location: MLABCELL_X82_Y11_N3
\U1|Div1|auto_generated|divider|divider|StageOut[58]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~13_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\);

-- Location: MLABCELL_X82_Y11_N24
\U1|Div1|auto_generated|divider|divider|StageOut[58]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\ = (\U1|Div1|auto_generated|divider|divider|StageOut[49]~30_combout\ & \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~30_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\);

-- Location: MLABCELL_X82_Y10_N24
\U1|Div1|auto_generated|divider|divider|StageOut[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[48]~21_combout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~21_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\);

-- Location: LABCELL_X81_Y12_N30
\U1|Div1|auto_generated|divider|divider|StageOut[56]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U0|count\(8) ) ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_14~5_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \U0|count\(8) ) ) ) # ( \U1|Div1|auto_generated|divider|divider|op_14~5_sumout\ & ( 
-- !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(8),
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\);

-- Location: LABCELL_X80_Y11_N30
\U1|Div1|auto_generated|divider|divider|op_16~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~38_cout\);

-- Location: LABCELL_X80_Y11_N33
\U1|Div1|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( \U0|count\(6) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~34\ = CARRY(( \U0|count\(6) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(6),
	cin => \U1|Div1|auto_generated|divider|divider|op_16~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X80_Y11_N36
\U1|Div1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U0|count\(7))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(7),
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X80_Y11_N39
\U1|Div1|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~12_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X80_Y11_N42
\U1|Div1|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X80_Y11_N45
\U1|Div1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_15~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_15~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~29_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X80_Y11_N48
\U1|Div1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_15~21_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~39_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X80_Y11_N51
\U1|Div1|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~49_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X80_Y11_N54
\U1|Div1|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_15~25_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[61]~42_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~42_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~45_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_16~30\,
	cout => \U1|Div1|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X80_Y11_N57
\U1|Div1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X83_Y12_N30
\U1|Mod2|auto_generated|divider|divider|op_16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\);

-- Location: LABCELL_X83_Y12_N33
\U1|Mod2|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~14_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~6\);

-- Location: LABCELL_X83_Y12_N36
\U1|Mod2|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X83_Y12_N39
\U1|Mod2|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\) ) + ( GND ) + ( 
-- \U1|Mod2|auto_generated|divider|divider|op_16~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~22\ = CARRY(( (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~55_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~56_combout\) ) + ( GND ) + ( 
-- \U1|Mod2|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~18\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X83_Y12_N42
\U1|Mod2|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~22\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X83_Y12_N45
\U1|Mod2|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~26\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X83_Y12_N48
\U1|Mod2|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (\U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\ & !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~30\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~34\ = CARRY(( (\U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\ & !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~30\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X83_Y12_N51
\U1|Mod2|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~34\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_16~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~34\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X83_Y12_N54
\U1|Mod2|auto_generated|divider|divider|op_16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~10_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~29_sumout\) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_16~10_cout\);

-- Location: LABCELL_X83_Y12_N57
\U1|Mod2|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_16~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_16~10_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: MLABCELL_X84_Y12_N39
\U1|Mod2|auto_generated|divider|divider|StageOut[66]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_15~13_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\);

-- Location: MLABCELL_X84_Y12_N54
\U1|Mod2|auto_generated|divider|divider|StageOut[66]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\ = ( !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\);

-- Location: MLABCELL_X84_Y12_N51
\U1|Mod2|auto_generated|divider|divider|StageOut[65]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) # (!\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\) ) ) # 
-- ( !\U1|Mod2|auto_generated|divider|divider|op_15~9_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & !\U1|Div1|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\);

-- Location: MLABCELL_X84_Y12_N42
\U1|Mod2|auto_generated|divider|divider|StageOut[64]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\) # (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) ) ) # 
-- ( !\U1|Mod2|auto_generated|divider|divider|op_15~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\);

-- Location: LABCELL_X80_Y13_N24
\U1|Div1|auto_generated|divider|divider|StageOut[69]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[69]~46_combout\ = ( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_15~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[69]~46_combout\);

-- Location: LABCELL_X80_Y13_N3
\U1|Div1|auto_generated|divider|divider|StageOut[69]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[69]~50_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[60]~47_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[60]~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~49_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[69]~50_combout\);

-- Location: LABCELL_X80_Y13_N12
\U1|Div1|auto_generated|divider|divider|StageOut[68]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~21_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\);

-- Location: LABCELL_X79_Y13_N33
\U1|Div1|auto_generated|divider|divider|StageOut[68]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[59]~39_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~39_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\);

-- Location: LABCELL_X80_Y13_N18
\U1|Div1|auto_generated|divider|divider|StageOut[67]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~17_sumout\ & ( ((!\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_15~17_sumout\ & ( 
-- (\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[58]~31_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[58]~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~29_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\);

-- Location: LABCELL_X83_Y13_N51
\U1|Div1|auto_generated|divider|divider|StageOut[66]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\);

-- Location: MLABCELL_X82_Y10_N15
\U1|Div1|auto_generated|divider|divider|StageOut[66]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\);

-- Location: LABCELL_X81_Y12_N54
\U1|Div1|auto_generated|divider|divider|StageOut[65]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\ ) 
-- ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[56]~12_combout\ ) ) ) # ( 
-- \U1|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~12_combout\,
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: MLABCELL_X82_Y13_N3
\U1|Div1|auto_generated|divider|divider|StageOut[64]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \U0|count\(7) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- \U1|Div1|auto_generated|divider|divider|op_15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	datad => \U0|ALT_INV_count\(7),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\);

-- Location: LABCELL_X80_Y13_N30
\U1|Div1|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~38_cout\);

-- Location: LABCELL_X80_Y13_N33
\U1|Div1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~34\ = CARRY(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(5),
	cin => \U1|Div1|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X80_Y13_N36
\U1|Div1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U0|count\(6))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U0|count\(6))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U0|ALT_INV_count\(6),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X80_Y13_N39
\U1|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~3_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X80_Y13_N42
\U1|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~13_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X80_Y13_N45
\U1|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_16~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_16~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~20_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~23_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X80_Y13_N48
\U1|Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~32_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X80_Y13_N51
\U1|Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~36_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~40_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X80_Y13_N54
\U1|Div1|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[69]~50_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[69]~46_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~46_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~50_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_3~26\,
	cout => \U1|Div1|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X80_Y13_N57
\U1|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X84_Y12_N6
\U1|Mod2|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\);

-- Location: MLABCELL_X84_Y12_N9
\U1|Mod2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~10\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X84_Y12_N12
\U1|Mod2|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X84_Y12_N15
\U1|Mod2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X84_Y12_N18
\U1|Mod2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~37_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~22\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X84_Y12_N21
\U1|Mod2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~44_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~45_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~26\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X84_Y12_N24
\U1|Mod2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\)))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~30\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\)))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~30\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X84_Y12_N27
\U1|Mod2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\)))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~34\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\)))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~34\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X84_Y12_N30
\U1|Mod2|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_16~37_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_15~25_sumout\)))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_3~14_cout\);

-- Location: MLABCELL_X84_Y12_N33
\U1|Mod2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X83_Y14_N54
\U1|Mod2|auto_generated|divider|divider|StageOut[75]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\ & ( ((!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_16~25_sumout\ & ( 
-- (\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[66]~45_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[66]~44_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~44_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~45_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\);

-- Location: LABCELL_X83_Y14_N18
\U1|Mod2|auto_generated|divider|divider|StageOut[74]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~21_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\);

-- Location: LABCELL_X83_Y14_N12
\U1|Mod2|auto_generated|divider|divider|StageOut[74]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[65]~37_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~37_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\);

-- Location: MLABCELL_X84_Y12_N57
\U1|Mod2|auto_generated|divider|divider|StageOut[73]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_16~17_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\ & 
-- \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\);

-- Location: MLABCELL_X84_Y12_N3
\U1|Mod2|auto_generated|divider|divider|StageOut[72]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|op_16~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\);

-- Location: LABCELL_X79_Y13_N21
\U1|Div1|auto_generated|divider|divider|StageOut[77]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[77]~35_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_16~25_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[77]~35_combout\);

-- Location: LABCELL_X80_Y13_N21
\U1|Div1|auto_generated|divider|divider|StageOut[77]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[77]~41_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|StageOut[68]~36_combout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[68]~40_combout\ & \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~40_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~36_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[77]~41_combout\);

-- Location: LABCELL_X80_Y13_N0
\U1|Div1|auto_generated|divider|divider|StageOut[76]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_16~21_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\);

-- Location: LABCELL_X79_Y13_N0
\U1|Div1|auto_generated|divider|divider|StageOut[76]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[67]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~32_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\);

-- Location: MLABCELL_X82_Y13_N39
\U1|Div1|auto_generated|divider|divider|StageOut[75]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\ & ( (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\U1|Div1|auto_generated|divider|divider|op_16~17_sumout\) ) ) # ( !\U1|Div1|auto_generated|divider|divider|StageOut[66]~20_combout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|op_16~17_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[66]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~23_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~20_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\);

-- Location: LABCELL_X80_Y13_N15
\U1|Div1|auto_generated|divider|divider|StageOut[74]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\ = (\U1|Div1|auto_generated|divider|divider|op_16~13_sumout\ & !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\);

-- Location: LABCELL_X81_Y12_N45
\U1|Div1|auto_generated|divider|divider|StageOut[74]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~13_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\);

-- Location: MLABCELL_X82_Y13_N33
\U1|Div1|auto_generated|divider|divider|StageOut[73]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\) 
-- ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[64]~3_combout\ & \U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~3_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\);

-- Location: MLABCELL_X82_Y13_N9
\U1|Div1|auto_generated|divider|divider|StageOut[72]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\ = ( \U0|count\(6) & ( (\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) # (\U1|Div1|auto_generated|divider|divider|op_16~33_sumout\) ) ) # ( !\U0|count\(6) & ( 
-- (\U1|Div1|auto_generated|divider|divider|op_16~33_sumout\ & !\U1|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \U0|ALT_INV_count\(6),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\);

-- Location: LABCELL_X81_Y13_N30
\U1|Div1|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~38_cout\);

-- Location: LABCELL_X81_Y13_N33
\U1|Div1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~34\ = CARRY(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(4),
	cin => \U1|Div1|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X81_Y13_N36
\U1|Div1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( VCC ) + ( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U0|count\(5))) ) + ( \U1|Div1|auto_generated|divider|divider|op_4~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~30\ = CARRY(( VCC ) + ( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U0|count\(5))) ) + ( \U1|Div1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U0|ALT_INV_count\(5),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X81_Y13_N39
\U1|Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_3~29_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_4~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_3~29_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~53_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X81_Y13_N42
\U1|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X81_Y13_N45
\U1|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_3~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_3~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~14_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X81_Y13_N48
\U1|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~17_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\)) ) + ( \U1|Div1|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_3~17_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\)) ) + ( \U1|Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~24_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X81_Y13_N51
\U1|Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_3~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_4~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_3~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~33_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X81_Y13_N54
\U1|Div1|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[77]~41_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[77]~35_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~35_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~41_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_4~22\,
	cout => \U1|Div1|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X81_Y13_N57
\U1|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X84_Y14_N30
\U1|Mod2|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\);

-- Location: MLABCELL_X84_Y14_N33
\U1|Mod2|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X84_Y14_N36
\U1|Mod2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X84_Y14_N39
\U1|Mod2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~14_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X84_Y14_N42
\U1|Mod2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~29_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X84_Y14_N45
\U1|Mod2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~36_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~26\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X84_Y14_N48
\U1|Mod2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~30\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~46_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~30\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X83_Y14_N3
\U1|Mod2|auto_generated|divider|divider|StageOut[77]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[77]~53_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~33_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[77]~53_combout\);

-- Location: LABCELL_X83_Y14_N48
\U1|Mod2|auto_generated|divider|divider|StageOut[77]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[77]~54_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_15~21_sumout\ & !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[77]~54_combout\);

-- Location: LABCELL_X85_Y13_N45
\U1|Mod2|auto_generated|divider|divider|StageOut[76]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_16~29_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\);

-- Location: LABCELL_X85_Y13_N48
\U1|Mod2|auto_generated|divider|divider|StageOut[76]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_15~17_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_16~1_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_15~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\);

-- Location: MLABCELL_X84_Y14_N51
\U1|Mod2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~34\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~51_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~34\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X84_Y14_N54
\U1|Mod2|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_3~37_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[77]~54_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[77]~53_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~53_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_4~18_cout\);

-- Location: MLABCELL_X84_Y14_N57
\U1|Mod2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X85_Y13_N9
\U1|Mod2|auto_generated|divider|divider|StageOut[93]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[93]~42_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[93]~42_combout\);

-- Location: LABCELL_X83_Y14_N33
\U1|Mod2|auto_generated|divider|divider|StageOut[85]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[85]~49_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[85]~49_combout\);

-- Location: LABCELL_X85_Y13_N3
\U1|Mod2|auto_generated|divider|divider|StageOut[85]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[85]~52_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[76]~51_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[76]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~51_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[85]~52_combout\);

-- Location: LABCELL_X83_Y14_N45
\U1|Mod2|auto_generated|divider|divider|StageOut[84]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_3~29_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\);

-- Location: LABCELL_X83_Y14_N42
\U1|Mod2|auto_generated|divider|divider|StageOut[84]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[75]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~46_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\);

-- Location: LABCELL_X83_Y14_N9
\U1|Mod2|auto_generated|divider|divider|StageOut[83]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[74]~36_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~36_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\);

-- Location: MLABCELL_X84_Y12_N45
\U1|Mod2|auto_generated|divider|divider|StageOut[82]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\);

-- Location: MLABCELL_X84_Y12_N36
\U1|Mod2|auto_generated|divider|divider|StageOut[82]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[73]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~29_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\);

-- Location: LABCELL_X85_Y13_N21
\U1|Mod2|auto_generated|divider|divider|StageOut[81]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # (\U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\) ) 
-- ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[72]~14_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_3~5_sumout\ & !\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~14_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\);

-- Location: LABCELL_X85_Y13_N0
\U1|Mod2|auto_generated|divider|divider|StageOut[80]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # (!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_3~9_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\);

-- Location: LABCELL_X80_Y13_N6
\U1|Div1|auto_generated|divider|divider|StageOut[85]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[85]~27_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[85]~27_combout\);

-- Location: LABCELL_X79_Y13_N45
\U1|Div1|auto_generated|divider|divider|StageOut[85]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[85]~34_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ ) ) # ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & ( !\U1|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[76]~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~33_combout\,
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[85]~34_combout\);

-- Location: LABCELL_X80_Y13_N9
\U1|Div1|auto_generated|divider|divider|StageOut[84]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\ = ( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\);

-- Location: MLABCELL_X82_Y13_N24
\U1|Div1|auto_generated|divider|divider|StageOut[84]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[75]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~24_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\);

-- Location: LABCELL_X80_Y13_N27
\U1|Div1|auto_generated|divider|divider|StageOut[83]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( ((!\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( 
-- (\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[74]~14_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[74]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~14_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\);

-- Location: MLABCELL_X82_Y13_N30
\U1|Div1|auto_generated|divider|divider|StageOut[82]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\ = ( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\);

-- Location: MLABCELL_X82_Y13_N42
\U1|Div1|auto_generated|divider|divider|StageOut[82]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\);

-- Location: MLABCELL_X82_Y13_N6
\U1|Div1|auto_generated|divider|divider|StageOut[81]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[72]~53_combout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~53_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\);

-- Location: MLABCELL_X82_Y13_N57
\U1|Div1|auto_generated|divider|divider|StageOut[80]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \U0|count\(5) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \U1|Div1|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \U0|ALT_INV_count\(5),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\);

-- Location: LABCELL_X81_Y13_N0
\U1|Div1|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X81_Y13_N3
\U1|Div1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~34\ = CARRY(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(3),
	cin => \U1|Div1|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X81_Y13_N6
\U1|Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U0|count\(4))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\U0|count\(4))) 
-- ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(4),
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X81_Y13_N9
\U1|Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~65_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X81_Y13_N12
\U1|Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~54_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X81_Y13_N15
\U1|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~2_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~5_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X81_Y13_N18
\U1|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~15_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X81_Y13_N21
\U1|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_4~17_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\)))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_4~17_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\)))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~19_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X81_Y13_N24
\U1|Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_4~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[85]~34_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[85]~27_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~27_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~34_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_5~18\,
	cout => \U1|Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X81_Y13_N27
\U1|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X84_Y14_N0
\U1|Mod2|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\);

-- Location: MLABCELL_X84_Y14_N3
\U1|Mod2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X84_Y14_N6
\U1|Mod2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( VCC ) + ( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~10\ = CARRY(( VCC ) + ( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X84_Y14_N9
\U1|Mod2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X84_Y14_N12
\U1|Mod2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[81]~15_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~18\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X84_Y14_N15
\U1|Mod2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~27_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~30_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~14\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X84_Y14_N18
\U1|Mod2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~30\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[83]~39_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~30\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X84_Y14_N21
\U1|Mod2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~34\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~43_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~47_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~34\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X84_Y14_N24
\U1|Mod2|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_4~37_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[85]~52_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[85]~49_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~49_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[85]~52_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_5~22_cout\);

-- Location: MLABCELL_X84_Y14_N27
\U1|Mod2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X83_Y14_N57
\U1|Mod2|auto_generated|divider|divider|StageOut[93]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[93]~48_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[84]~47_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[84]~43_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~43_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[84]~47_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[93]~48_combout\);

-- Location: LABCELL_X83_Y14_N6
\U1|Mod2|auto_generated|divider|divider|StageOut[92]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~29_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\);

-- Location: LABCELL_X83_Y14_N39
\U1|Mod2|auto_generated|divider|divider|StageOut[92]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[83]~39_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[83]~39_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\);

-- Location: MLABCELL_X84_Y12_N48
\U1|Mod2|auto_generated|divider|divider|StageOut[91]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[82]~30_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[82]~27_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~27_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[82]~30_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\);

-- Location: LABCELL_X85_Y13_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[90]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~9_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\);

-- Location: LABCELL_X85_Y13_N57
\U1|Mod2|auto_generated|divider|divider|StageOut[90]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[81]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[81]~15_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\);

-- Location: LABCELL_X85_Y13_N39
\U1|Mod2|auto_generated|divider|divider|StageOut[89]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[80]~21_combout\ ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\);

-- Location: LABCELL_X83_Y14_N51
\U1|Mod2|auto_generated|divider|divider|StageOut[88]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\) # (!\U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_4~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\);

-- Location: LABCELL_X83_Y13_N12
\U1|Div1|auto_generated|divider|divider|StageOut[93]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[93]~18_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[93]~18_combout\);

-- Location: LABCELL_X83_Y13_N6
\U1|Div1|auto_generated|divider|divider|StageOut[93]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[93]~26_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|StageOut[84]~19_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[84]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\,
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~19_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[93]~26_combout\);

-- Location: LABCELL_X83_Y13_N3
\U1|Div1|auto_generated|divider|divider|StageOut[92]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~13_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\);

-- Location: LABCELL_X83_Y13_N33
\U1|Div1|auto_generated|divider|divider|StageOut[92]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[83]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~15_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\);

-- Location: MLABCELL_X82_Y13_N48
\U1|Div1|auto_generated|divider|divider|StageOut[91]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[82]~2_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[82]~5_combout\) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~5_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~2_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\);

-- Location: MLABCELL_X82_Y13_N18
\U1|Div1|auto_generated|divider|divider|StageOut[90]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\);

-- Location: MLABCELL_X82_Y13_N21
\U1|Div1|auto_generated|divider|divider|StageOut[90]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[81]~54_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~54_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\);

-- Location: MLABCELL_X82_Y13_N27
\U1|Div1|auto_generated|divider|divider|StageOut[89]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|StageOut[80]~65_combout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~65_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\);

-- Location: LABCELL_X83_Y13_N0
\U1|Div1|auto_generated|divider|divider|StageOut[88]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_4~33_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\) # (\U0|count\(4)) ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_4~33_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & \U0|count\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U0|ALT_INV_count\(4),
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\);

-- Location: MLABCELL_X84_Y13_N0
\U1|Div1|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~38_cout\);

-- Location: MLABCELL_X84_Y13_N3
\U1|Div1|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~34\ = CARRY(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(2),
	cin => \U1|Div1|auto_generated|divider|divider|op_6~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~34\);

-- Location: MLABCELL_X84_Y13_N6
\U1|Div1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U0|count\(3))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\U0|count\(3))) 
-- ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~30\);

-- Location: MLABCELL_X84_Y13_N9
\U1|Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~70_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X84_Y13_N12
\U1|Div1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~66_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X84_Y13_N15
\U1|Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~55_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X84_Y13_N18
\U1|Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~6_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X84_Y13_N21
\U1|Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~10\ ))
-- \U1|Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~10_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~16_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X84_Y13_N24
\U1|Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_5~17_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[93]~26_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[93]~18_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~18_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~26_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_6~14\,
	cout => \U1|Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X84_Y13_N27
\U1|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X85_Y14_N30
\U1|Mod2|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X85_Y14_N33
\U1|Mod2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X85_Y14_N36
\U1|Mod2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X85_Y14_N39
\U1|Mod2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X85_Y14_N42
\U1|Mod2|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~14\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X85_Y14_N45
\U1|Mod2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~13_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~16_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X85_Y14_N48
\U1|Mod2|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~18\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X85_Y14_N51
\U1|Mod2|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~34\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~35_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~34\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X85_Y14_N54
\U1|Mod2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_5~37_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[93]~48_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[93]~42_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[93]~48_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X85_Y14_N57
\U1|Mod2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X83_Y14_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[101]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[101]~34_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_5~33_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[101]~34_combout\);

-- Location: LABCELL_X83_Y14_N15
\U1|Mod2|auto_generated|divider|divider|StageOut[101]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[101]~41_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[92]~40_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[92]~35_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~35_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[101]~41_combout\);

-- Location: LABCELL_X83_Y14_N36
\U1|Mod2|auto_generated|divider|divider|StageOut[100]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_5~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\);

-- Location: LABCELL_X83_Y14_N27
\U1|Mod2|auto_generated|divider|divider|StageOut[100]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[91]~31_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\);

-- Location: LABCELL_X85_Y13_N54
\U1|Mod2|auto_generated|divider|divider|StageOut[99]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ & ( ((!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_5~13_sumout\ & ( 
-- (\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[90]~13_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[90]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~16_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[90]~13_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\);

-- Location: LABCELL_X85_Y13_N33
\U1|Mod2|auto_generated|divider|divider|StageOut[98]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\);

-- Location: LABCELL_X85_Y13_N36
\U1|Mod2|auto_generated|divider|divider|StageOut[98]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[89]~22_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\);

-- Location: LABCELL_X83_Y14_N30
\U1|Mod2|auto_generated|divider|divider|StageOut[97]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[88]~8_combout\ ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & ( \U1|Mod2|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[88]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\);

-- Location: LABCELL_X85_Y13_N6
\U1|Mod2|auto_generated|divider|divider|StageOut[96]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\) # (!\U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & \U1|Mod2|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\);

-- Location: LABCELL_X83_Y13_N24
\U1|Div1|auto_generated|divider|divider|StageOut[101]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[101]~9_combout\ = ( !\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[101]~9_combout\);

-- Location: LABCELL_X83_Y13_N42
\U1|Div1|auto_generated|divider|divider|StageOut[101]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[101]~17_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|StageOut[92]~16_combout\ & ( (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & \U1|Div1|auto_generated|divider|divider|StageOut[92]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~10_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~16_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[101]~17_combout\);

-- Location: MLABCELL_X82_Y13_N0
\U1|Div1|auto_generated|divider|divider|StageOut[100]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_5~9_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\);

-- Location: MLABCELL_X82_Y13_N51
\U1|Div1|auto_generated|divider|divider|StageOut[100]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[91]~6_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\);

-- Location: MLABCELL_X82_Y13_N15
\U1|Div1|auto_generated|divider|divider|StageOut[99]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ & ( (\U1|Div1|auto_generated|divider|divider|op_5~21_sumout\) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\) 
-- ) ) # ( !\U1|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (\U1|Div1|auto_generated|divider|divider|StageOut[90]~55_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~55_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\);

-- Location: MLABCELL_X82_Y13_N54
\U1|Div1|auto_generated|divider|divider|StageOut[98]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\);

-- Location: MLABCELL_X82_Y13_N36
\U1|Div1|auto_generated|divider|divider|StageOut[98]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[89]~66_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~66_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\);

-- Location: LABCELL_X83_Y13_N45
\U1|Div1|auto_generated|divider|divider|StageOut[97]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_5~29_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\) 
-- ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_5~29_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & \U1|Div1|auto_generated|divider|divider|StageOut[88]~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~70_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\);

-- Location: LABCELL_X83_Y13_N54
\U1|Div1|auto_generated|divider|divider|StageOut[96]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_5~1_sumout\) # (\U0|count\(3)) ) ) # ( 
-- !\U1|Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( (\U0|count\(3) & \U1|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\);

-- Location: MLABCELL_X84_Y13_N30
\U1|Div1|auto_generated|divider|divider|op_7~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~38_cout\);

-- Location: MLABCELL_X84_Y13_N33
\U1|Div1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~38_cout\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~34\ = CARRY(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(1),
	cin => \U1|Div1|auto_generated|divider|divider|op_7~38_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X84_Y13_N36
\U1|Div1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U0|count\(2))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~34\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\U0|count\(2))) 
-- ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U0|ALT_INV_count\(2),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~34\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X84_Y13_N39
\U1|Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~30\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~73_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~30\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X84_Y13_N42
\U1|Div1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~26\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~71_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X84_Y13_N45
\U1|Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_6~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~22\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_6~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~64_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~67_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~22\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X84_Y13_N48
\U1|Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~18\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~18\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X84_Y13_N51
\U1|Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~1_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~7_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X84_Y13_N54
\U1|Div1|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_6~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[101]~17_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[101]~9_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~9_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~17_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_7~10\,
	cout => \U1|Div1|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X84_Y13_N57
\U1|Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X85_Y14_N0
\U1|Mod2|auto_generated|divider|divider|op_7~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\);

-- Location: LABCELL_X85_Y14_N3
\U1|Mod2|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~34_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X85_Y14_N6
\U1|Mod2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X85_Y14_N9
\U1|Mod2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[96]~4_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X85_Y14_N12
\U1|Mod2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[97]~9_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X85_Y14_N15
\U1|Mod2|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~18\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X85_Y14_N18
\U1|Mod2|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~26\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~17_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~26\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X85_Y14_N21
\U1|Mod2|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~26_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~32_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~22\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X85_Y14_N24
\U1|Mod2|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_6~37_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[101]~41_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[101]~34_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~34_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~38\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_7~30_cout\);

-- Location: LABCELL_X85_Y14_N27
\U1|Mod2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_7~30_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X84_Y15_N51
\U1|Mod2|auto_generated|divider|divider|StageOut[109]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[109]~25_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[109]~25_combout\);

-- Location: LABCELL_X83_Y14_N21
\U1|Mod2|auto_generated|divider|divider|StageOut[109]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[109]~33_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[100]~32_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[100]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~26_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[100]~32_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[109]~33_combout\);

-- Location: MLABCELL_X84_Y15_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[108]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\);

-- Location: LABCELL_X85_Y13_N18
\U1|Mod2|auto_generated|divider|divider|StageOut[108]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[99]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[99]~17_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\);

-- Location: MLABCELL_X84_Y15_N45
\U1|Mod2|auto_generated|divider|divider|StageOut[107]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\) 
-- # (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\ ) ) # ( 
-- \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_6~21_sumout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~20_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[98]~23_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\);

-- Location: MLABCELL_X87_Y15_N33
\U1|Mod2|auto_generated|divider|divider|StageOut[106]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\);

-- Location: MLABCELL_X87_Y15_N9
\U1|Mod2|auto_generated|divider|divider|StageOut[106]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[97]~9_combout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[97]~9_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\);

-- Location: MLABCELL_X84_Y15_N30
\U1|Mod2|auto_generated|divider|divider|StageOut[105]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\ ) ) 
-- ) # ( !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ ) ) # ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[96]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[96]~4_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\);

-- Location: MLABCELL_X87_Y15_N54
\U1|Mod2|auto_generated|divider|divider|StageOut[104]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( \U1|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( 
-- !\U1|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\);

-- Location: LABCELL_X85_Y13_N12
\U1|Div1|auto_generated|divider|divider|StageOut[109]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[109]~0_combout\ = ( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div1|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[109]~0_combout\);

-- Location: MLABCELL_X82_Y13_N45
\U1|Div1|auto_generated|divider|divider|StageOut[109]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[109]~8_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|StageOut[100]~1_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[100]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~7_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~1_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[109]~8_combout\);

-- Location: LABCELL_X83_Y13_N30
\U1|Div1|auto_generated|divider|divider|StageOut[108]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[108]~51_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[108]~51_combout\);

-- Location: MLABCELL_X82_Y13_N12
\U1|Div1|auto_generated|divider|divider|StageOut[108]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[108]~57_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[99]~56_combout\ & ( \U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~56_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[108]~57_combout\);

-- Location: LABCELL_X83_Y13_N21
\U1|Div1|auto_generated|divider|divider|StageOut[107]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[107]~68_combout\ = ( \U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\ & ( (\U1|Div1|auto_generated|divider|divider|op_6~21_sumout\) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\) 
-- ) ) # ( !\U1|Div1|auto_generated|divider|divider|StageOut[98]~67_combout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_6~21_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\U1|Div1|auto_generated|divider|divider|StageOut[98]~64_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~64_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~67_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[107]~68_combout\);

-- Location: LABCELL_X83_Y13_N57
\U1|Div1|auto_generated|divider|divider|StageOut[106]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[106]~69_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_6~25_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[106]~69_combout\);

-- Location: LABCELL_X83_Y13_N36
\U1|Div1|auto_generated|divider|divider|StageOut[106]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[106]~72_combout\ = (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & \U1|Div1|auto_generated|divider|divider|StageOut[97]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~71_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[106]~72_combout\);

-- Location: LABCELL_X83_Y13_N39
\U1|Div1|auto_generated|divider|divider|StageOut[105]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[105]~74_combout\ = ( \U1|Div1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\) ) ) # ( !\U1|Div1|auto_generated|divider|divider|op_6~29_sumout\ & ( (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \U1|Div1|auto_generated|divider|divider|StageOut[96]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~73_combout\,
	dataf => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[105]~74_combout\);

-- Location: LABCELL_X83_Y13_N18
\U1|Div1|auto_generated|divider|divider|StageOut[104]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[104]~75_combout\ = ( \U0|count\(2) & ( (\U1|Div1|auto_generated|divider|divider|op_6~33_sumout\) # (\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\U0|count\(2) & ( 
-- (!\U1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & \U1|Div1|auto_generated|divider|divider|op_6~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	dataf => \U0|ALT_INV_count\(2),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[104]~75_combout\);

-- Location: LABCELL_X85_Y15_N0
\U1|Div1|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X85_Y15_N3
\U1|Div1|auto_generated|divider|divider|op_8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~34_cout\ = CARRY(( \U0|count\(0) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(0),
	cin => \U1|Div1|auto_generated|divider|divider|op_8~38_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~34_cout\);

-- Location: LABCELL_X85_Y15_N6
\U1|Div1|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_7~33_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U0|count\(1))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_8~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U0|ALT_INV_count\(1),
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~34_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X85_Y15_N9
\U1|Div1|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Div1|auto_generated|divider|divider|op_7~29_sumout\)) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Div1|auto_generated|divider|divider|StageOut[104]~75_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~75_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~30_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X85_Y15_N12
\U1|Div1|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_7~25_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[105]~74_combout\)) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~74_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~26_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X85_Y15_N15
\U1|Div1|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[106]~72_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[106]~69_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~69_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~72_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~22_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X85_Y15_N18
\U1|Div1|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div1|auto_generated|divider|divider|op_7~17_sumout\))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[107]~68_combout\)) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~68_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~18_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X85_Y15_N21
\U1|Div1|auto_generated|divider|divider|op_8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~10_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[108]~57_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[108]~51_combout\))) ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~51_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~57_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~14_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~10_cout\);

-- Location: LABCELL_X85_Y15_N24
\U1|Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div1|auto_generated|divider|divider|op_7~9_sumout\)))) # (\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div1|auto_generated|divider|divider|StageOut[109]~8_combout\)) # (\U1|Div1|auto_generated|divider|divider|StageOut[109]~0_combout\))) ) + ( VCC ) + ( \U1|Div1|auto_generated|divider|divider|op_8~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~0_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\,
	cin => \U1|Div1|auto_generated|divider|divider|op_8~10_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X85_Y15_N27
\U1|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \U1|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X85_Y15_N30
\U1|Mod2|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X85_Y15_N33
\U1|Mod2|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\U1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~6\ = CARRY(( !\U1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~38_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X85_Y15_N36
\U1|Mod2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~6\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~6\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X85_Y15_N39
\U1|Mod2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~10\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~2_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~10\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X85_Y15_N42
\U1|Mod2|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~14\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\)) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~5_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~14\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X85_Y15_N45
\U1|Mod2|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~18\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~7_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~10_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~18\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X85_Y15_N48
\U1|Mod2|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~22\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\)) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~22\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X85_Y15_N51
\U1|Mod2|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~30\ ))
-- \U1|Mod2|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\))) ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~12_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~18_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~30\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X85_Y15_N54
\U1|Mod2|auto_generated|divider|divider|op_8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~34_cout\ = CARRY(( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|op_7~37_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|StageOut[109]~33_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[109]~25_combout\)))) ) + ( VCC ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~25_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[109]~33_combout\,
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~26\,
	cout => \U1|Mod2|auto_generated|divider|divider|op_8~34_cout\);

-- Location: LABCELL_X85_Y15_N57
\U1|Mod2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Mod2|auto_generated|divider|divider|op_8~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|op_8~34_cout\,
	sumout => \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X87_Y15_N42
\U1|Mod2|auto_generated|divider|divider|StageOut[126]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\ & ( ((!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[108]~12_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[108]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~18_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[108]~12_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\);

-- Location: MLABCELL_X87_Y15_N18
\U1|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr0~2_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (!\U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\ & 
-- (((!\U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\))))) # (\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((!\U1|Mod2|auto_generated|divider|divider|op_7~25_sumout\ & 
-- ((!\U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\)))))) ) ) # ( \U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|op_8~29_sumout\ & (((!\U1|Mod2|auto_generated|divider|divider|op_8~25_sumout\))))) # (\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((!\U1|Mod2|auto_generated|divider|divider|StageOut[107]~24_combout\ 
-- & ((!\U1|Mod2|auto_generated|divider|divider|StageOut[126]~19_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1101100001010000110110000101000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~19_combout\,
	datag => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \U1|WideOr0~2_combout\);

-- Location: LABCELL_X88_Y15_N21
\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\) # ((!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\))) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_8~17_sumout\ 
-- & ( (\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[105]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[105]~5_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\);

-- Location: LABCELL_X88_Y15_N57
\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\)) # (\U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\))) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[104]~2_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\U1|Mod2|auto_generated|divider|divider|op_8~13_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|op_7~9_sumout\ & (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010111010000100001011101000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[104]~2_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\);

-- Location: MLABCELL_X87_Y15_N0
\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((!\U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\))) ) ) ) # ( \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\ & ( 
-- (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((!\U1|Mod2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[106]~10_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[106]~7_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\U1|Mod2|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111010100100000000000000000000001110101001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~10_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[106]~7_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\);

-- Location: LABCELL_X88_Y15_N12
\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Mod2|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\U1|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (!\U1|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \U1|Mod2|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100101110001011100010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\);

-- Location: MLABCELL_X87_Y15_N48
\U1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr0~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ ) ) ) # ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\) # 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|WideOr0~0_combout\);

-- Location: MLABCELL_X87_Y15_N39
\U1|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr0~1_combout\ = ( \U1|WideOr0~0_combout\ & ( !\U1|WideOr0~2_combout\ ) ) # ( !\U1|WideOr0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|ALT_INV_WideOr0~2_combout\,
	dataf => \U1|ALT_INV_WideOr0~0_combout\,
	combout => \U1|WideOr0~1_combout\);

-- Location: LABCELL_X88_Y15_N39
\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\U1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( !\U1|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \U1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\);

-- Location: LABCELL_X88_Y15_N42
\U1|out2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2~1_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\ & (\U1|WideOr0~2_combout\ 
-- & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\ & (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	combout => \U1|out2~1_combout\);

-- Location: LABCELL_X88_Y15_N0
\U1|out2[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(0) = ( \U1|WideOr0~1_combout\ & ( \U1|out2~1_combout\ & ( \U1|out2\(0) ) ) ) # ( !\U1|WideOr0~1_combout\ & ( \U1|out2~1_combout\ ) ) # ( \U1|WideOr0~1_combout\ & ( !\U1|out2~1_combout\ & ( \U1|out2\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out2\(0),
	datae => \U1|ALT_INV_WideOr0~1_combout\,
	dataf => \U1|ALT_INV_out2~1_combout\,
	combout => \U1|out2\(0));

-- Location: LABCELL_X88_Y15_N30
\U1|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ 
-- & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & !\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) ) # ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|out2~0_combout\);

-- Location: LABCELL_X88_Y15_N15
\U1|out2[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(1) = ( \U1|out2~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(1)) ) ) # ( !\U1|out2~0_combout\ & ( (\U1|out2\(1) & \U1|WideOr0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out2\(1),
	datad => \U1|ALT_INV_WideOr0~1_combout\,
	dataf => \U1|ALT_INV_out2~0_combout\,
	combout => \U1|out2\(1));

-- Location: MLABCELL_X87_Y15_N12
\U1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Decoder0~0_combout\ = ( !\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & 
-- (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\ & !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|Decoder0~0_combout\);

-- Location: MLABCELL_X87_Y15_N45
\U1|out2[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(2) = ( \U1|Decoder0~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(2)) ) ) # ( !\U1|Decoder0~0_combout\ & ( (\U1|WideOr0~1_combout\ & \U1|out2\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideOr0~1_combout\,
	datad => \U1|ALT_INV_out2\(2),
	dataf => \U1|ALT_INV_Decoder0~0_combout\,
	combout => \U1|out2\(2));

-- Location: LABCELL_X88_Y15_N24
\U1|WideOr8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr8~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & 
-- (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) ) # ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000100000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|WideOr8~0_combout\);

-- Location: LABCELL_X88_Y15_N36
\U1|out2[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(3) = ( \U1|WideOr8~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(3)) ) ) # ( !\U1|WideOr8~0_combout\ & ( (\U1|out2\(3) & \U1|WideOr0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out2\(3),
	datad => \U1|ALT_INV_WideOr0~1_combout\,
	dataf => \U1|ALT_INV_WideOr8~0_combout\,
	combout => \U1|out2\(3));

-- Location: MLABCELL_X87_Y15_N24
\U1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr6~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\) # ((!\U1|WideOr0~2_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\)) ) ) ) # ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\) # ((!\U1|WideOr0~2_combout\) # 
-- ((\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\) # ((!\U1|WideOr0~2_combout\) # ((\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111111011111111111111101111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|WideOr6~0_combout\);

-- Location: MLABCELL_X87_Y15_N36
\U1|out2[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(4) = ( \U1|WideOr6~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(4)) ) ) # ( !\U1|WideOr6~0_combout\ & ( (\U1|WideOr0~1_combout\ & \U1|out2\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|ALT_INV_WideOr0~1_combout\,
	datad => \U1|ALT_INV_out2\(4),
	dataf => \U1|ALT_INV_WideOr6~0_combout\,
	combout => \U1|out2\(4));

-- Location: LABCELL_X88_Y15_N48
\U1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr4~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & 
-- (\U1|WideOr0~2_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ & !\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\)) ) ) ) # ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\ & ( (\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & (\U1|WideOr0~2_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\ & \U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000010000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	datab => \U1|ALT_INV_WideOr0~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	combout => \U1|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y15_N54
\U1|out2[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(5) = ( \U1|WideOr4~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(5)) ) ) # ( !\U1|WideOr4~0_combout\ & ( (\U1|out2\(5) & \U1|WideOr0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out2\(5),
	datad => \U1|ALT_INV_WideOr0~1_combout\,
	dataf => \U1|ALT_INV_WideOr4~0_combout\,
	combout => \U1|out2\(5));

-- Location: LABCELL_X88_Y15_N6
\U1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr2~0_combout\ = ( \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( (!\U1|Mod2|auto_generated|divider|divider|StageOut[120]~0_combout\) # 
-- ((!\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\) # ((!\U1|WideOr0~2_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\))) ) ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ & ( ((!\U1|WideOr0~2_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[123]~6_combout\)) # (\U1|Mod2|auto_generated|divider|divider|StageOut[121]~1_combout\) ) ) ) # ( 
-- \U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( !\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ ) ) # ( !\U1|Mod2|auto_generated|divider|divider|StageOut[122]~3_combout\ & ( 
-- !\U1|Mod2|auto_generated|divider|divider|StageOut[124]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001111111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[120]~0_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \U1|ALT_INV_WideOr0~2_combout\,
	datae => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[122]~3_combout\,
	dataf => \U1|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[124]~11_combout\,
	combout => \U1|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y15_N18
\U1|out2[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out2\(6) = ( \U1|WideOr2~0_combout\ & ( (\U1|out2\(6) & \U1|WideOr0~1_combout\) ) ) # ( !\U1|WideOr2~0_combout\ & ( (!\U1|WideOr0~1_combout\) # (\U1|out2\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out2\(6),
	datad => \U1|ALT_INV_WideOr0~1_combout\,
	dataf => \U1|ALT_INV_WideOr2~0_combout\,
	combout => \U1|out2\(6));

-- Location: MLABCELL_X78_Y13_N0
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ = SUM(( \U0|count\(6) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ = CARRY(( \U0|count\(6) ) + ( !VCC ) + ( !VCC ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(6),
	cin => GND,
	sharein => GND,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\);

-- Location: MLABCELL_X78_Y13_N3
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ = SUM(( !\U0|count\(7) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ = CARRY(( !\U0|count\(7) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ = SHARE(\U0|count\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(7),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\);

-- Location: MLABCELL_X78_Y13_N6
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ = SUM(( !\U0|count\(8) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ = CARRY(( !\U0|count\(8) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ = SHARE(\U0|count\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(8),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\);

-- Location: MLABCELL_X78_Y13_N9
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout\ = SUM(( \U0|count\(9) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\ = CARRY(( \U0|count\(9) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(9),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\);

-- Location: MLABCELL_X78_Y13_N12
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\ = SUM(( !\U0|count\(10) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\ = CARRY(( !\U0|count\(10) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ = SHARE(\U0|count\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \U0|ALT_INV_count\(10),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~30\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~31\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\);

-- Location: MLABCELL_X78_Y13_N15
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout\ = SUM(( \U0|count\(11) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\ = CARRY(( \U0|count\(11) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \U0|ALT_INV_count\(11),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~22\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~23\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\);

-- Location: MLABCELL_X78_Y13_N18
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\ = SUM(( \U0|count\(12) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\ = CARRY(( \U0|count\(12) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\);

-- Location: MLABCELL_X78_Y13_N21
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout\ = SUM(( \U0|count\(13) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ = CARRY(( \U0|count\(13) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(13),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~14\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~15\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: MLABCELL_X78_Y13_N24
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ = SUM(( \U0|count\(14) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ = CARRY(( \U0|count\(14) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(14),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\);

-- Location: MLABCELL_X78_Y13_N27
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout\ = SUM(( \U0|count\(15) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~6\ = CARRY(( \U0|count\(15) ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ ))
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(15),
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~6\,
	shareout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~7\);

-- Location: MLABCELL_X78_Y13_N30
\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ = SUM(( VCC ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~7\ ) + ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~6\,
	sharein => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~7\,
	sumout => \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\);

-- Location: LABCELL_X77_Y13_N18
\U1|Div2|auto_generated|divider|divider|StageOut[108]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[108]~26_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~5_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~5_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[108]~26_combout\);

-- Location: LABCELL_X77_Y11_N3
\U1|Div2|auto_generated|divider|divider|StageOut[108]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[108]~27_combout\ = ( \U0|count\(15) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(15),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[108]~27_combout\);

-- Location: MLABCELL_X78_Y13_N39
\U1|Div2|auto_generated|divider|divider|StageOut[106]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~9_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\);

-- Location: LABCELL_X77_Y11_N57
\U1|Div2|auto_generated|divider|divider|StageOut[106]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\ = ( \U0|count\(13) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(13),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\);

-- Location: MLABCELL_X78_Y13_N42
\U1|Div2|auto_generated|divider|divider|StageOut[104]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~17_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\);

-- Location: LABCELL_X77_Y11_N0
\U1|Div2|auto_generated|divider|divider|StageOut[104]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\ = ( \U0|count\(11) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(11),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\);

-- Location: MLABCELL_X78_Y13_N54
\U1|Div2|auto_generated|divider|divider|StageOut[102]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~29_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\);

-- Location: LABCELL_X77_Y11_N51
\U1|Div2|auto_generated|divider|divider|StageOut[102]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\ = ( \U0|count\(9) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(9),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\);

-- Location: MLABCELL_X78_Y13_N57
\U1|Div2|auto_generated|divider|divider|StageOut[100]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\ = ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\);

-- Location: LABCELL_X77_Y11_N54
\U1|Div2|auto_generated|divider|divider|StageOut[100]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ = ( \U0|count\(7) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(7),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\);

-- Location: LABCELL_X77_Y11_N6
\U1|Div2|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~50_cout\);

-- Location: LABCELL_X77_Y11_N9
\U1|Div2|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_3~50_cout\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~46\ = CARRY(( \U0|count\(5) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(5),
	cin => \U1|Div2|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X77_Y11_N12
\U1|Div2|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(6))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_3~46\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(6))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \U0|ALT_INV_count\(6),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~46\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X77_Y11_N15
\U1|Div2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (\U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\) ) + ( VCC ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~42\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~38\ = CARRY(( (\U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\) ) + ( VCC ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~49_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~42\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X77_Y11_N18
\U1|Div2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(8))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~38\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(8))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \U0|ALT_INV_count\(8),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~38\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X77_Y11_N21
\U1|Div2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (\U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\) ) + ( VCC ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~34\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~30\ = CARRY(( (\U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\) ) + ( VCC ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~33_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~34\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X77_Y11_N24
\U1|Div2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(10))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~30\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(10))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \U0|ALT_INV_count\(10),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~21_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~30\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X77_Y11_N27
\U1|Div2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (\U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\) ) + ( GND ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~22\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~18\ = CARRY(( (\U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\) ) + ( GND ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~13_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~22\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X77_Y11_N30
\U1|Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~18\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(12))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \U0|ALT_INV_count\(12),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~13_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~18\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X77_Y11_N33
\U1|Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (\U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\) ) + ( GND ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~14\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( (\U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\) ) + ( GND ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~1_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~2_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~14\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X77_Y11_N36
\U1|Div2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~10\ ))
-- \U1|Div2|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\))) # 
-- (\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\U0|count\(14))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \U0|ALT_INV_count\(14),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X77_Y11_N39
\U1|Div2|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (\U1|Div2|auto_generated|divider|divider|StageOut[108]~27_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[108]~26_combout\) ) + ( VCC ) + ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~26_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~27_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_3~26\,
	cout => \U1|Div2|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X77_Y11_N42
\U1|Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X78_Y13_N36
\U1|Div2|auto_generated|divider|divider|StageOut[107]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[107]~28_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[107]~28_combout\);

-- Location: MLABCELL_X78_Y13_N45
\U1|Div2|auto_generated|divider|divider|StageOut[107]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[107]~29_combout\ = ( \U0|count\(14) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(14),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[107]~29_combout\);

-- Location: LABCELL_X77_Y11_N48
\U1|Div2|auto_generated|divider|divider|StageOut[106]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\ ) # ( !\U1|Div2|auto_generated|divider|divider|StageOut[106]~2_combout\ & ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[106]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~1_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~2_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\);

-- Location: LABCELL_X75_Y13_N45
\U1|Div2|auto_generated|divider|divider|StageOut[105]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~13_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~13_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\);

-- Location: LABCELL_X77_Y13_N27
\U1|Div2|auto_generated|divider|divider|StageOut[105]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \U0|count\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(12),
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\);

-- Location: MLABCELL_X78_Y13_N51
\U1|Div2|auto_generated|divider|divider|StageOut[104]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ ) # ( !\U1|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ & ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[104]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~13_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\);

-- Location: LABCELL_X77_Y13_N45
\U1|Div2|auto_generated|divider|divider|StageOut[103]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~21_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\);

-- Location: LABCELL_X77_Y13_N42
\U1|Div2|auto_generated|divider|divider|StageOut[103]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\ = ( \U0|count\(10) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(10),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\);

-- Location: LABCELL_X79_Y13_N9
\U1|Div2|auto_generated|divider|divider|StageOut[102]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\ ) ) # ( \U1|Div2|auto_generated|divider|divider|StageOut[102]~33_combout\ & ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[102]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~33_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\);

-- Location: LABCELL_X77_Y13_N33
\U1|Div2|auto_generated|divider|divider|StageOut[101]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\ = ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\);

-- Location: LABCELL_X77_Y13_N6
\U1|Div2|auto_generated|divider|divider|StageOut[101]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\ = ( \U0|count\(8) & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \U0|ALT_INV_count\(8),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\);

-- Location: LABCELL_X77_Y10_N18
\U1|Div2|auto_generated|divider|divider|StageOut[100]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\ ) ) # ( \U1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ & ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[100]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~49_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\);

-- Location: MLABCELL_X78_Y13_N48
\U1|Div2|auto_generated|divider|divider|StageOut[99]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\ = ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \U0|count\(6) ) ) # ( !\U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( 
-- \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\,
	datad => \U0|ALT_INV_count\(6),
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\);

-- Location: MLABCELL_X78_Y12_N0
\U1|Div2|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~50_cout\);

-- Location: MLABCELL_X78_Y12_N3
\U1|Div2|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~50_cout\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~46\ = CARRY(( \U0|count\(4) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(4),
	cin => \U1|Div2|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X78_Y12_N6
\U1|Div2|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U0|count\(5))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~46\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\U0|count\(5))) 
-- ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U0|ALT_INV_count\(5),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~46\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X78_Y12_N9
\U1|Div2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~42\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~58_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~42\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X78_Y12_N12
\U1|Div2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~38\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~38\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X78_Y12_N15
\U1|Div2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_3~33_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\)))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~34\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_3~33_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\)))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~42_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~34\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X78_Y12_N18
\U1|Div2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~30\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~34_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~30\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X78_Y12_N21
\U1|Div2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_3~21_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~26\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_3~21_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~20_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~26\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X78_Y12_N24
\U1|Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~17_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~22\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~17_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~14_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~22\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X78_Y12_N27
\U1|Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_3~13_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~18\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_3~13_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~6_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~7_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~18\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X78_Y12_N30
\U1|Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~14\ ))
-- \U1|Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~3_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~14\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X78_Y12_N33
\U1|Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[107]~29_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[107]~28_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_4~10\,
	cout => \U1|Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X78_Y12_N36
\U1|Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X77_Y13_N51
\U1|Div2|auto_generated|divider|divider|StageOut[117]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[105]~6_combout\ ) ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\ ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[105]~7_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~6_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~7_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\);

-- Location: LABCELL_X77_Y10_N51
\U1|Div2|auto_generated|divider|divider|StageOut[116]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\);

-- Location: LABCELL_X77_Y13_N36
\U1|Div2|auto_generated|divider|divider|StageOut[116]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[104]~14_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~14_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\);

-- Location: LABCELL_X77_Y13_N54
\U1|Div2|auto_generated|divider|divider|StageOut[115]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\) ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|StageOut[103]~21_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[103]~20_combout\) ) ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~20_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~21_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\);

-- Location: LABCELL_X77_Y10_N36
\U1|Div2|auto_generated|divider|divider|StageOut[114]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\);

-- Location: LABCELL_X79_Y13_N48
\U1|Div2|auto_generated|divider|divider|StageOut[114]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[102]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~34_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\);

-- Location: LABCELL_X77_Y13_N3
\U1|Div2|auto_generated|divider|divider|StageOut[113]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|StageOut[101]~42_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[101]~41_combout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~41_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~42_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\);

-- Location: LABCELL_X77_Y10_N57
\U1|Div2|auto_generated|divider|divider|StageOut[112]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\);

-- Location: LABCELL_X77_Y10_N27
\U1|Div2|auto_generated|divider|divider|StageOut[112]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[100]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~51_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\);

-- Location: LABCELL_X77_Y12_N54
\U1|Div2|auto_generated|divider|divider|StageOut[111]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\ & ( (\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\) # (\U1|Div2|auto_generated|divider|divider|op_3~41_sumout\) 
-- ) ) # ( !\U1|Div2|auto_generated|divider|divider|StageOut[99]~58_combout\ & ( (\U1|Div2|auto_generated|divider|divider|op_3~41_sumout\ & !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~58_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\);

-- Location: LABCELL_X77_Y10_N0
\U1|Div2|auto_generated|divider|divider|StageOut[110]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U0|count\(5) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U0|count\(5) & ( 
-- \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\ ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( !\U0|count\(5) & ( \U1|Div2|auto_generated|divider|divider|op_3~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U0|ALT_INV_count\(5),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\);

-- Location: MLABCELL_X78_Y10_N0
\U1|Div2|auto_generated|divider|divider|op_5~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~50_cout\);

-- Location: MLABCELL_X78_Y10_N3
\U1|Div2|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~50_cout\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~46\ = CARRY(( \U0|count\(3) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(3),
	cin => \U1|Div2|auto_generated|divider|divider|op_5~50_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X78_Y10_N6
\U1|Div2|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U0|count\(4))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~46\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\U0|count\(4))) 
-- ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U0|ALT_INV_count\(4),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~46\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~42\);

-- Location: MLABCELL_X78_Y10_N9
\U1|Div2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_4~41_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~42\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_4~41_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~64_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~42\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X78_Y10_N12
\U1|Div2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~38\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~59_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~38\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X78_Y10_N15
\U1|Div2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~34\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~48_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~52_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~34\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X78_Y10_N18
\U1|Div2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~30\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~43_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~30\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X78_Y10_N21
\U1|Div2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~26\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~31_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~35_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~26\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X78_Y10_N24
\U1|Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~22\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~22_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~22\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X78_Y10_N27
\U1|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~18\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~15_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X78_Y10_N30
\U1|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \U1|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X78_Y10_N42
\U1|Div2|auto_generated|divider|divider|StageOut[118]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[118]~0_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[118]~0_combout\);

-- Location: LABCELL_X75_Y11_N12
\U1|Div2|auto_generated|divider|divider|StageOut[118]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[118]~4_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[106]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~3_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[118]~4_combout\);

-- Location: MLABCELL_X78_Y10_N33
\U1|Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_4~9_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[118]~4_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[118]~0_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~0_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~4_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_5~10\,
	cout => \U1|Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X78_Y10_N36
\U1|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X78_Y12_N57
\U1|Div2|auto_generated|divider|divider|StageOut[129]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~13_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\);

-- Location: MLABCELL_X78_Y12_N42
\U1|Div2|auto_generated|divider|divider|StageOut[129]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[129]~9_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[117]~8_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[129]~9_combout\);

-- Location: MLABCELL_X78_Y12_N48
\U1|Div2|auto_generated|divider|divider|StageOut[128]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\)) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[116]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~15_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\);

-- Location: MLABCELL_X78_Y12_N51
\U1|Div2|auto_generated|divider|divider|StageOut[127]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~21_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\);

-- Location: LABCELL_X77_Y13_N12
\U1|Div2|auto_generated|divider|divider|StageOut[127]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[115]~22_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~22_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\);

-- Location: LABCELL_X79_Y13_N12
\U1|Div2|auto_generated|divider|divider|StageOut[126]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\ ) ) ) # ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[114]~31_combout\ ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[114]~35_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~31_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~35_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\);

-- Location: MLABCELL_X78_Y12_N54
\U1|Div2|auto_generated|divider|divider|StageOut[125]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~29_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\);

-- Location: LABCELL_X77_Y13_N30
\U1|Div2|auto_generated|divider|divider|StageOut[125]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[113]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~43_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\);

-- Location: LABCELL_X77_Y10_N42
\U1|Div2|auto_generated|divider|divider|StageOut[124]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[112]~48_combout\ ) ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\ ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[112]~52_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~48_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~52_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\);

-- Location: LABCELL_X77_Y12_N0
\U1|Div2|auto_generated|divider|divider|StageOut[123]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~37_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\);

-- Location: LABCELL_X77_Y12_N3
\U1|Div2|auto_generated|divider|divider|StageOut[123]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\ = (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & \U1|Div2|auto_generated|divider|divider|StageOut[111]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~59_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\);

-- Location: LABCELL_X77_Y10_N15
\U1|Div2|auto_generated|divider|divider|StageOut[122]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\ ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[110]~64_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_4~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~64_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\);

-- Location: MLABCELL_X78_Y12_N45
\U1|Div2|auto_generated|divider|divider|StageOut[121]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\ = ( \U0|count\(4) & ( (\U1|Div2|auto_generated|divider|divider|op_4~45_sumout\) # (\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\U0|count\(4) & ( 
-- (!\U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & \U1|Div2|auto_generated|divider|divider|op_4~45_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	dataf => \U0|ALT_INV_count\(4),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\);

-- Location: LABCELL_X77_Y12_N6
\U1|Div2|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X77_Y12_N9
\U1|Div2|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~50_cout\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~46\ = CARRY(( \U0|count\(2) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(2),
	cin => \U1|Div2|auto_generated|divider|divider|op_6~50_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X77_Y12_N12
\U1|Div2|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U0|count\(3))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~46\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U0|count\(3))) 
-- ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U0|ALT_INV_count\(3),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~46\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X77_Y12_N15
\U1|Div2|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~42\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~69_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~42\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X77_Y12_N18
\U1|Div2|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~38\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~65_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~38\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X77_Y12_N21
\U1|Div2|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_5~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~34\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_5~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~57_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~60_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~34\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X77_Y12_N24
\U1|Div2|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~30\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~53_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~30\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X77_Y12_N27
\U1|Div2|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~25_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~26\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~25_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~40_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~44_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~26\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X77_Y12_N30
\U1|Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~22\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~36_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~22\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X77_Y12_N33
\U1|Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~18\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~19_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~23_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~18\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X77_Y12_N36
\U1|Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~14\ ))
-- \U1|Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~16_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X77_Y12_N39
\U1|Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~9_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[129]~9_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\)))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~9_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_6~10\,
	cout => \U1|Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X77_Y12_N42
\U1|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X77_Y14_N15
\U1|Div2|auto_generated|divider|divider|StageOut[140]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[140]~10_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~13_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[140]~10_combout\);

-- Location: LABCELL_X77_Y12_N48
\U1|Div2|auto_generated|divider|divider|StageOut[140]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[140]~17_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[128]~16_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~16_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[140]~17_combout\);

-- Location: LABCELL_X77_Y13_N24
\U1|Div2|auto_generated|divider|divider|StageOut[139]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|StageOut[127]~19_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[127]~23_combout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~23_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~19_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\);

-- Location: MLABCELL_X78_Y10_N45
\U1|Div2|auto_generated|divider|divider|StageOut[138]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ = (\U1|Div2|auto_generated|divider|divider|op_5~21_sumout\ & !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\);

-- Location: LABCELL_X79_Y13_N24
\U1|Div2|auto_generated|divider|divider|StageOut[138]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[126]~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~36_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\);

-- Location: LABCELL_X77_Y14_N54
\U1|Div2|auto_generated|divider|divider|StageOut[137]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[125]~44_combout\ ) ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\ ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[125]~40_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~44_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~40_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\);

-- Location: MLABCELL_X78_Y10_N54
\U1|Div2|auto_generated|divider|divider|StageOut[136]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~29_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\);

-- Location: LABCELL_X77_Y10_N9
\U1|Div2|auto_generated|divider|divider|StageOut[136]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[124]~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~53_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\);

-- Location: MLABCELL_X78_Y10_N51
\U1|Div2|auto_generated|divider|divider|StageOut[135]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\ & ( (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\U1|Div2|auto_generated|divider|divider|op_5~33_sumout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|StageOut[123]~57_combout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~33_sumout\)) 
-- # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[123]~60_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~60_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~57_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\);

-- Location: MLABCELL_X78_Y10_N48
\U1|Div2|auto_generated|divider|divider|StageOut[134]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~37_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\);

-- Location: LABCELL_X77_Y10_N30
\U1|Div2|auto_generated|divider|divider|StageOut[134]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[122]~65_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~65_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\);

-- Location: MLABCELL_X78_Y10_N57
\U1|Div2|auto_generated|divider|divider|StageOut[133]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\ & ( (\U1|Div2|auto_generated|divider|divider|op_5~41_sumout\) # 
-- (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|StageOut[121]~69_combout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & \U1|Div2|auto_generated|divider|divider|op_5~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~69_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\);

-- Location: LABCELL_X81_Y10_N51
\U1|Div2|auto_generated|divider|divider|StageOut[132]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U0|count\(3) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U0|count\(3) & ( 
-- \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\ ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( !\U0|count\(3) & ( \U1|Div2|auto_generated|divider|divider|op_5~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U0|ALT_INV_count\(3),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\);

-- Location: MLABCELL_X78_Y14_N6
\U1|Div2|auto_generated|divider|divider|op_7~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~50_cout\);

-- Location: MLABCELL_X78_Y14_N9
\U1|Div2|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~50_cout\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~46\ = CARRY(( \U0|count\(1) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U0|ALT_INV_count\(1),
	cin => \U1|Div2|auto_generated|divider|divider|op_7~50_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~46\);

-- Location: MLABCELL_X78_Y14_N12
\U1|Div2|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U0|count\(2))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~46\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U0|count\(2))) 
-- ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U0|ALT_INV_count\(2),
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~46\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~42\);

-- Location: MLABCELL_X78_Y14_N15
\U1|Div2|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~42\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~72_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~42\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~38\);

-- Location: MLABCELL_X78_Y14_N18
\U1|Div2|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~38\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~70_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~38\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X78_Y14_N21
\U1|Div2|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~34\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~63_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~66_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~34\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X78_Y14_N24
\U1|Div2|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~30\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[135]~61_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~30\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X78_Y14_N27
\U1|Div2|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_6~25_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~26\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_6~25_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\)))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~47_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~54_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~26\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X78_Y14_N30
\U1|Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~22\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~45_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~22\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X78_Y14_N33
\U1|Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~18\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~30_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~18\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X78_Y14_N36
\U1|Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~14\ ))
-- \U1|Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_6~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~24_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~14\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X78_Y14_N39
\U1|Div2|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~9_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[140]~17_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[140]~10_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~10_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~17_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_7~10\,
	cout => \U1|Div2|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X78_Y14_N42
\U1|Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X79_Y13_N54
\U1|WideNor0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideNor0~0_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \U1|WideNor0~0_combout\);

-- Location: MLABCELL_X82_Y15_N54
\U1|WideNor0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideNor0~1_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|WideNor0~0_combout\ ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \U1|WideNor0~0_combout\ ) ) ) # ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & \U1|WideNor0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|ALT_INV_WideNor0~0_combout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \U1|WideNor0~1_combout\);

-- Location: LABCELL_X77_Y12_N57
\U1|Div2|auto_generated|divider|divider|StageOut[151]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[151]~18_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~13_sumout\ & ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[151]~18_combout\);

-- Location: LABCELL_X77_Y14_N18
\U1|Div2|auto_generated|divider|divider|StageOut[151]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[151]~25_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[139]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~24_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[151]~25_combout\);

-- Location: LABCELL_X80_Y14_N24
\U1|Div2|auto_generated|divider|divider|StageOut[150]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[150]~38_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[138]~37_combout\ ) ) ) # ( 
-- \U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\ ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|StageOut[138]~30_combout\ & ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~30_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[150]~38_combout\);

-- Location: LABCELL_X80_Y15_N24
\U1|Div2|auto_generated|divider|divider|StageOut[149]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[149]~39_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[149]~39_combout\);

-- Location: MLABCELL_X78_Y15_N3
\U1|Div2|auto_generated|divider|divider|StageOut[149]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[149]~46_combout\ = ( \U1|Div2|auto_generated|divider|divider|StageOut[137]~45_combout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~45_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[149]~46_combout\);

-- Location: LABCELL_X77_Y13_N9
\U1|Div2|auto_generated|divider|divider|StageOut[148]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[148]~55_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|StageOut[136]~47_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[136]~54_combout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~54_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~47_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[148]~55_combout\);

-- Location: MLABCELL_X82_Y15_N9
\U1|Div2|auto_generated|divider|divider|StageOut[147]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[147]~56_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[147]~56_combout\);

-- Location: MLABCELL_X84_Y15_N36
\U1|Div2|auto_generated|divider|divider|StageOut[147]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[147]~62_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[135]~61_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[135]~61_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[147]~62_combout\);

-- Location: LABCELL_X77_Y12_N51
\U1|Div2|auto_generated|divider|divider|StageOut[146]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[146]~67_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~33_sumout\ & ( ((!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[134]~63_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[134]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~66_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[134]~63_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[146]~67_combout\);

-- Location: MLABCELL_X84_Y15_N57
\U1|Div2|auto_generated|divider|divider|StageOut[145]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[145]~68_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[145]~68_combout\);

-- Location: MLABCELL_X84_Y15_N15
\U1|Div2|auto_generated|divider|divider|StageOut[145]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[145]~71_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[133]~70_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~70_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[145]~71_combout\);

-- Location: MLABCELL_X82_Y15_N21
\U1|Div2|auto_generated|divider|divider|StageOut[144]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[144]~73_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|StageOut[132]~72_combout\ ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~72_combout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[144]~73_combout\);

-- Location: LABCELL_X77_Y14_N51
\U1|Div2|auto_generated|divider|divider|StageOut[143]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[143]~74_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U0|count\(2) ) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|op_6~45_sumout\ & ( \U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \U0|count\(2) ) ) ) # ( \U1|Div2|auto_generated|divider|divider|op_6~45_sumout\ & ( 
-- !\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(2),
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[143]~74_combout\);

-- Location: LABCELL_X83_Y15_N0
\U1|Div2|auto_generated|divider|divider|op_8~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~50_cout\);

-- Location: LABCELL_X83_Y15_N3
\U1|Div2|auto_generated|divider|divider|op_8~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~46_cout\ = CARRY(( \U0|count\(0) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_8~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \U0|ALT_INV_count\(0),
	cin => \U1|Div2|auto_generated|divider|divider|op_8~50_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~46_cout\);

-- Location: LABCELL_X83_Y15_N6
\U1|Div2|auto_generated|divider|divider|op_8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~42_cout\ = CARRY(( VCC ) + ( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~45_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U0|count\(1))) ) + ( \U1|Div2|auto_generated|divider|divider|op_8~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U0|ALT_INV_count\(1),
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~46_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~42_cout\);

-- Location: LABCELL_X83_Y15_N9
\U1|Div2|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~41_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[143]~74_combout\)) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_8~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[143]~74_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~42_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X83_Y15_N12
\U1|Div2|auto_generated|divider|divider|op_8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~34_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~37_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[144]~73_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[144]~73_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~38_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~34_cout\);

-- Location: LABCELL_X83_Y15_N15
\U1|Div2|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_7~33_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[145]~71_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[145]~68_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_8~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~68_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[145]~71_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~34_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X83_Y15_N18
\U1|Div2|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~29_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[146]~67_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[146]~67_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~30_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X83_Y15_N21
\U1|Div2|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_7~25_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[147]~62_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[147]~56_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~56_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[147]~62_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~26_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X83_Y15_N24
\U1|Div2|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~21_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[148]~55_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~22_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X83_Y15_N27
\U1|Div2|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[149]~46_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[149]~39_combout\))) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~39_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~18_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X83_Y15_N30
\U1|Div2|auto_generated|divider|divider|op_8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~10_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_7~13_sumout\))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[150]~38_combout\)) ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[150]~38_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~14_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~10_cout\);

-- Location: LABCELL_X83_Y15_N33
\U1|Div2|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\U1|Div2|auto_generated|divider|divider|op_7~9_sumout\)))) # (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\U1|Div2|auto_generated|divider|divider|StageOut[151]~25_combout\)) # (\U1|Div2|auto_generated|divider|divider|StageOut[151]~18_combout\))) ) + ( VCC ) + ( \U1|Div2|auto_generated|divider|divider|op_8~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~18_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[151]~25_combout\,
	cin => \U1|Div2|auto_generated|divider|divider|op_8~10_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X83_Y15_N36
\U1|Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \U1|Div2|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X83_Y15_N45
\U1|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3~0_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \U1|WideNor0~0_combout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \U1|WideNor0~0_combout\ & ( (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & \U1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|ALT_INV_WideNor0~0_combout\,
	combout => \U1|out3~0_combout\);

-- Location: MLABCELL_X82_Y15_N33
\U1|out3[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(0) = ( \U1|out3~0_combout\ & ( (\U1|out3\(0)) # (\U1|WideNor0~1_combout\) ) ) # ( !\U1|out3~0_combout\ & ( (!\U1|WideNor0~1_combout\ & \U1|out3\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideNor0~1_combout\,
	datad => \U1|ALT_INV_out3\(0),
	dataf => \U1|ALT_INV_out3~0_combout\,
	combout => \U1|out3\(0));

-- Location: MLABCELL_X82_Y15_N30
\U1|out3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3~1_combout\ = ( \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|WideNor0~0_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\))) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\U1|WideNor0~0_combout\ & \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \U1|ALT_INV_WideNor0~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \U1|out3~1_combout\);

-- Location: MLABCELL_X82_Y15_N48
\U1|out3[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(1) = ( \U1|WideNor0~1_combout\ & ( \U1|out3~1_combout\ ) ) # ( !\U1|WideNor0~1_combout\ & ( \U1|out3\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_out3~1_combout\,
	datad => \U1|ALT_INV_out3\(1),
	dataf => \U1|ALT_INV_WideNor0~1_combout\,
	combout => \U1|out3\(1));

-- Location: MLABCELL_X82_Y15_N6
\U1|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|Equal2~0_combout\ = ( !\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|WideNor0~0_combout\ & 
-- \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|ALT_INV_WideNor0~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \U1|Equal2~0_combout\);

-- Location: MLABCELL_X82_Y15_N27
\U1|out3[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(2) = ( \U1|Equal2~0_combout\ & ( (\U1|out3\(2)) # (\U1|WideNor0~1_combout\) ) ) # ( !\U1|Equal2~0_combout\ & ( (!\U1|WideNor0~1_combout\ & \U1|out3\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideNor0~1_combout\,
	datad => \U1|ALT_INV_out3\(2),
	dataf => \U1|ALT_INV_Equal2~0_combout\,
	combout => \U1|out3\(2));

-- Location: MLABCELL_X82_Y15_N24
\U1|WideOr19\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr19~combout\ = ( \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|WideNor0~0_combout\ & 
-- \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\))) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\U1|WideNor0~0_combout\ & 
-- (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ $ (\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001000001000000000100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|ALT_INV_WideNor0~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \U1|WideOr19~combout\);

-- Location: MLABCELL_X82_Y15_N45
\U1|out3[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(3) = ( \U1|WideOr19~combout\ & ( (\U1|out3\(3)) # (\U1|WideNor0~1_combout\) ) ) # ( !\U1|WideOr19~combout\ & ( (!\U1|WideNor0~1_combout\ & \U1|out3\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideNor0~1_combout\,
	datad => \U1|ALT_INV_out3\(3),
	dataf => \U1|ALT_INV_WideOr19~combout\,
	combout => \U1|out3\(3));

-- Location: MLABCELL_X82_Y15_N42
\U1|WideOr17\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr17~combout\ = ( \U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|WideNor0~0_combout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\))) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (\U1|WideNor0~0_combout\ & (((\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\)) # (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|ALT_INV_WideNor0~0_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \U1|WideOr17~combout\);

-- Location: MLABCELL_X82_Y15_N15
\U1|out3[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(4) = ( \U1|WideNor0~1_combout\ & ( \U1|WideOr17~combout\ ) ) # ( !\U1|WideNor0~1_combout\ & ( \U1|WideOr17~combout\ & ( \U1|out3\(4) ) ) ) # ( !\U1|WideNor0~1_combout\ & ( !\U1|WideOr17~combout\ & ( \U1|out3\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|ALT_INV_out3\(4),
	datae => \U1|ALT_INV_WideNor0~1_combout\,
	dataf => \U1|ALT_INV_WideOr17~combout\,
	combout => \U1|out3\(4));

-- Location: MLABCELL_X82_Y15_N18
\U1|WideOr15\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr15~combout\ = ( \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\U1|WideNor0~0_combout\ & (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- !\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\))) ) ) # ( !\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\U1|WideNor0~0_combout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\) # (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000001000001010000000100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|ALT_INV_WideNor0~0_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \U1|WideOr15~combout\);

-- Location: MLABCELL_X82_Y15_N0
\U1|out3[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(5) = ( \U1|out3\(5) & ( \U1|WideOr15~combout\ ) ) # ( !\U1|out3\(5) & ( \U1|WideOr15~combout\ & ( \U1|WideNor0~1_combout\ ) ) ) # ( \U1|out3\(5) & ( !\U1|WideOr15~combout\ & ( !\U1|WideNor0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideNor0~1_combout\,
	datae => \U1|ALT_INV_out3\(5),
	dataf => \U1|ALT_INV_WideOr15~combout\,
	combout => \U1|out3\(5));

-- Location: MLABCELL_X82_Y15_N51
\U1|WideOr13\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|WideOr13~combout\ = ( \U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\U1|WideNor0~0_combout\ & (!\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\ $ (!\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\))) ) ) # ( 
-- !\U1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\U1|WideNor0~0_combout\ & (\U1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\U1|Div2|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\U1|Div2|auto_generated|divider|divider|op_6~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \U1|ALT_INV_WideNor0~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \U1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \U1|WideOr13~combout\);

-- Location: MLABCELL_X82_Y15_N36
\U1|out3[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \U1|out3\(6) = ( \U1|out3\(6) & ( \U1|WideOr13~combout\ & ( !\U1|WideNor0~1_combout\ ) ) ) # ( \U1|out3\(6) & ( !\U1|WideOr13~combout\ ) ) # ( !\U1|out3\(6) & ( !\U1|WideOr13~combout\ & ( \U1|WideNor0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|ALT_INV_WideNor0~1_combout\,
	datae => \U1|ALT_INV_out3\(6),
	dataf => \U1|ALT_INV_WideOr13~combout\,
	combout => \U1|out3\(6));

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X42_Y41_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


