{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665799353729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799353730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 23:02:33 2022 " "Processing started: Fri Oct 14 23:02:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799353730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665799353730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665799353730 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665799354216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665799354267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN projetoProcessador_tb.v(3) " "Verilog HDL Declaration information at projetoProcessador_tb.v(3): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799354271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(6) " "Verilog HDL Declaration information at projetoProcessador.v(6): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799354276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren Wren projetoProcessador.v(25) " "Verilog HDL Declaration information at projetoProcessador.v(25): object \"wren\" differs only in case from object \"Wren\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799354276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 7 7 " "Found 7 design units, including 7 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "3 regW " "Found entity 3: regW" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_counter " "Found entity 4: pc_counter" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "5 regInstr " "Found entity 5: regInstr" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Found entity 6: regn" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""} { "Info" "ISGN_ENTITY_NAME" "7 F " "Found entity 7: F" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/pastaX/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaPrincipal " "Found entity 1: memoriaPrincipal" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN testeBenchTese01.v(2) " "Verilog HDL Declaration information at testeBenchTese01.v(2): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "testeBenchTese01.v" "" { Text "C:/pastaX/projetoProcessador/testeBenchTese01.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799354284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebenchtese01.v 1 1 " "Found 1 design units, including 1 entities, in source file testebenchtese01.v" { { "Info" "ISGN_ENTITY_NAME" "1 testeBenchTese01 " "Found entity 1: testeBenchTese01" {  } { { "testeBenchTese01.v" "" { Text "C:/pastaX/projetoProcessador/testeBenchTese01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/pastaX/projetoProcessador/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.v" "" { Text "C:/pastaX/projetoProcessador/testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset projetoProcessador.v(55) " "Verilog HDL Implicit Net warning at projetoProcessador.v(55): created implicit net for \"Reset\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799354292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroULA projetoProcessador.v(338) " "Verilog HDL Implicit Net warning at projetoProcessador.v(338): created implicit net for \"ZeroULA\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799354292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665799354496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_and projetoProcessador.v(17) " "Verilog HDL or VHDL warning at projetoProcessador.v(17): object \"ALU_and\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665799354498 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement warning at projetoProcessador.v(166): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799354498 "|projetoProcessador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement information at projetoProcessador.v(166): all case item expressions in this case statement are onehot" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(207) " "Verilog HDL Case Statement warning at projetoProcessador.v(207): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 207 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(272) " "Verilog HDL Case Statement warning at projetoProcessador.v(272): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 272 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT_in projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"DOUT_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT_in projetoProcessador.v(126) " "Inferred latch for \"DOUT_in\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(126) " "Inferred latch for \"A_in\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] projetoProcessador.v(126) " "Inferred latch for \"Select\[0\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] projetoProcessador.v(126) " "Inferred latch for \"Select\[1\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] projetoProcessador.v(126) " "Inferred latch for \"Select\[2\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] projetoProcessador.v(126) " "Inferred latch for \"Select\[3\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354499 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665799354515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799354562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file eu.mif " "Parameter \"init_file\" = \"eu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354563 ""}  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665799354563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc71 " "Found entity 1: altsyncram_pc71" {  } { { "db/altsyncram_pc71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_pc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc71 instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_pc71:auto_generated " "Elaborating entity \"altsyncram_pc71\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_pc71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaPrincipal memoriaPrincipal:memPrincipal " "Elaborating entity \"memoriaPrincipal\" for hierarchy \"memoriaPrincipal:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354660 ""}  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665799354660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffd1 " "Found entity 1: altsyncram_ffd1" {  } { { "db/altsyncram_ffd1.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_ffd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799354743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799354743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffd1 memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated " "Elaborating entity \"altsyncram_ffd1\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:regIR " "Elaborating entity \"regn\" for hierarchy \"regn:regIR\"" {  } { { "projetoProcessador.v" "regIR" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:Wren " "Elaborating entity \"regW\" for hierarchy \"regW:Wren\"" {  } { { "projetoProcessador.v" "Wren" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354777 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Res Alu.v(11) " "Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable \"Res\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[0\] Alu.v(13) " "Inferred latch for \"Res\[0\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[1\] Alu.v(13) " "Inferred latch for \"Res\[1\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[2\] Alu.v(13) " "Inferred latch for \"Res\[2\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[3\] Alu.v(13) " "Inferred latch for \"Res\[3\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[4\] Alu.v(13) " "Inferred latch for \"Res\[4\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[5\] Alu.v(13) " "Inferred latch for \"Res\[5\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[6\] Alu.v(13) " "Inferred latch for \"Res\[6\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[7\] Alu.v(13) " "Inferred latch for \"Res\[7\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[8\] Alu.v(13) " "Inferred latch for \"Res\[8\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[9\] Alu.v(13) " "Inferred latch for \"Res\[9\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[10\] Alu.v(13) " "Inferred latch for \"Res\[10\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[11\] Alu.v(13) " "Inferred latch for \"Res\[11\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354777 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[12\] Alu.v(13) " "Inferred latch for \"Res\[12\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354778 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[13\] Alu.v(13) " "Inferred latch for \"Res\[13\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354778 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[14\] Alu.v(13) " "Inferred latch for \"Res\[14\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354778 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[15\] Alu.v(13) " "Inferred latch for \"Res\[15\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799354778 "|projetoProcessador|Alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F F:bitF " "Elaborating entity \"F\" for hierarchy \"F:bitF\"" {  } { { "projetoProcessador.v" "bitF" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel barrel:Barrilzao " "Elaborating entity \"barrel\" for hierarchy \"barrel:Barrilzao\"" {  } { { "projetoProcessador.v" "Barrilzao" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799354783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barrel.v(16) " "Verilog HDL assignment warning at barrel.v(16): truncated value with size 32 to match size of target (16)" {  } { { "barrel.v" "" { Text "C:/pastaX/projetoProcessador/barrel.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665799354785 "|projetoProcessador|barrel:Barrilzao"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354835 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354835 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354836 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354836 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799354838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665799355628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[0\] " "Latch Alu:alu\|Res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355666 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[1\] " "Latch Alu:alu\|Res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355666 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[2\] " "Latch Alu:alu\|Res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355666 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[3\] " "Latch Alu:alu\|Res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355666 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[4\] " "Latch Alu:alu\|Res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[5\] " "Latch Alu:alu\|Res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[6\] " "Latch Alu:alu\|Res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[7\] " "Latch Alu:alu\|Res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[8\] " "Latch Alu:alu\|Res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[9\] " "Latch Alu:alu\|Res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[10\] " "Latch Alu:alu\|Res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[11\] " "Latch Alu:alu\|Res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[12\] " "Latch Alu:alu\|Res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355667 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[13\] " "Latch Alu:alu\|Res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[14\] " "Latch Alu:alu\|Res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[15\] " "Latch Alu:alu\|Res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_in " "Latch A_in has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:regIR\|R_OUT\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:regIR\|R_OUT\[13\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799355668 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799355668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665799359682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665799359763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665799359960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799359960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "921 " "Implemented 921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665799360071 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665799360071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "741 " "Implemented 741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665799360071 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665799360071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665799360071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799360110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 23:02:40 2022 " "Processing ended: Fri Oct 14 23:02:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799360110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799360110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799360110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665799360110 ""}
