(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "BufferTest")
(DATE "Tue Jul 23 03:15:17 2019")
(VENDOR "typical")
(PROGRAM "Synopsys Design Compiler cmos")
(VERSION "O-2018.06")
(DIVIDER /)
(VOLTAGE 1.10:1.00:1.00)
(PROCESS "fast:typical:typical")
(TEMPERATURE -40.00:25.00:25.00)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "BufferTest")
  (INSTANCE)
  (DELAY
    (ABSOLUTE
    (INTERCONNECT weight_addr_reg\[7\]/Q U197/A (0.000:0.000:0.000))
    (INTERCONNECT U122/Y U197/B (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[8\]/Q U196/A (0.000:0.000:0.000))
    (INTERCONNECT U119/Y U196/B (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[1\]/Q U195/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[0\]/Q U195/B (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[2\]/Q U195/C (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[0\]/Q U194/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[0\]/Q U193/A (0.000:0.000:0.000))
    (INTERCONNECT U86/Y U192/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q U192/B (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[9\]/Q U191/A (0.000:0.000:0.000))
    (INTERCONNECT U192/Y U191/B (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q U190/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q U189/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q U189/B (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q U189/C (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[0\]/Q U188/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[1\]/Q U188/B (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[2\]/Q U188/C (0.000:0.000:0.000))
    (INTERCONNECT U75/Y U187/A (0.000:0.000:0.000))
    (INTERCONNECT U70/Y U186/A (0.000:0.000:0.000))
    (INTERCONNECT U65/Y U185/A (0.000:0.000:0.000))
    (INTERCONNECT U60/Y U184/A (0.000:0.000:0.000))
    (INTERCONNECT U56/Y U183/A (0.000:0.000:0.000))
    (INTERCONNECT U51/Y U182/A (0.000:0.000:0.000))
    (INTERCONNECT U46/Y U181/A (0.000:0.000:0.000))
    (INTERCONNECT U43/Y U180/A (0.000:0.000:0.000))
    (INTERCONNECT U48/Y U179/A (0.000:0.000:0.000))
    (INTERCONNECT U33/Y U178/A (0.000:0.000:0.000))
    (INTERCONNECT U52/Y U177/A (0.000:0.000:0.000))
    (INTERCONNECT U35/Y U176/A (0.000:0.000:0.000))
    (INTERCONNECT U26/Y U175/A (0.000:0.000:0.000))
    (INTERCONNECT U24/Y U174/A (0.000:0.000:0.000))
    (INTERCONNECT U22/Y U173/A (0.000:0.000:0.000))
    (INTERCONNECT U28/Y U172/A (0.000:0.000:0.000))
    (INTERCONNECT U38/Y U171/A (0.000:0.000:0.000))
    (INTERCONNECT U47/Y U170/A (0.000:0.000:0.000))
    (INTERCONNECT U64/Y U169/A (0.000:0.000:0.000))
    (INTERCONNECT U68/Y U168/A (0.000:0.000:0.000))
    (INTERCONNECT U71/Y U167/A (0.000:0.000:0.000))
    (INTERCONNECT U82/Y U166/A (0.000:0.000:0.000))
    (INTERCONNECT U59/Y U165/A (0.000:0.000:0.000))
    (INTERCONNECT U27/Y U164/A (0.000:0.000:0.000))
    (INTERCONNECT U40/Y U163/A (0.000:0.000:0.000))
    (INTERCONNECT U72/Y U162/A (0.000:0.000:0.000))
    (INTERCONNECT U84/Y U161/A (0.000:0.000:0.000))
    (INTERCONNECT U55/Y U160/A (0.000:0.000:0.000))
    (INTERCONNECT U53/Y U159/A (0.000:0.000:0.000))
    (INTERCONNECT U34/Y U158/A (0.000:0.000:0.000))
    (INTERCONNECT U42/Y U157/A (0.000:0.000:0.000))
    (INTERCONNECT U29/Y U156/A (0.000:0.000:0.000))
    (INTERCONNECT U37/Y U155/A (0.000:0.000:0.000))
    (INTERCONNECT U41/Y U154/A (0.000:0.000:0.000))
    (INTERCONNECT U50/Y U153/A (0.000:0.000:0.000))
    (INTERCONNECT U58/Y U152/A (0.000:0.000:0.000))
    (INTERCONNECT U66/Y U151/A (0.000:0.000:0.000))
    (INTERCONNECT U74/Y U150/A (0.000:0.000:0.000))
    (INTERCONNECT U62/Y U149/A (0.000:0.000:0.000))
    (INTERCONNECT U69/Y U148/A (0.000:0.000:0.000))
    (INTERCONNECT U85/Y U147/A (0.000:0.000:0.000))
    (INTERCONNECT U81/Y U146/A (0.000:0.000:0.000))
    (INTERCONNECT U79/Y U145/A (0.000:0.000:0.000))
    (INTERCONNECT U73/Y U144/A (0.000:0.000:0.000))
    (INTERCONNECT U54/Y U143/A (0.000:0.000:0.000))
    (INTERCONNECT U39/Y U142/A (0.000:0.000:0.000))
    (INTERCONNECT U36/Y U141/A (0.000:0.000:0.000))
    (INTERCONNECT U77/Y U140/A (0.000:0.000:0.000))
    (INTERCONNECT U83/Y U139/A (0.000:0.000:0.000))
    (INTERCONNECT U61/Y U138/A (0.000:0.000:0.000))
    (INTERCONNECT U49/Y U137/A (0.000:0.000:0.000))
    (INTERCONNECT U57/Y U136/A (0.000:0.000:0.000))
    (INTERCONNECT U78/Y U135/A (0.000:0.000:0.000))
    (INTERCONNECT U23/Y U134/A (0.000:0.000:0.000))
    (INTERCONNECT U63/Y U133/A (0.000:0.000:0.000))
    (INTERCONNECT U45/Y U132/A (0.000:0.000:0.000))
    (INTERCONNECT U31/Y U131/A (0.000:0.000:0.000))
    (INTERCONNECT U32/Y U130/A (0.000:0.000:0.000))
    (INTERCONNECT U44/Y U129/A (0.000:0.000:0.000))
    (INTERCONNECT U76/Y U128/A (0.000:0.000:0.000))
    (INTERCONNECT U80/Y U127/A (0.000:0.000:0.000))
    (INTERCONNECT U67/Y U126/A (0.000:0.000:0.000))
    (INTERCONNECT U30/Y U125/A (0.000:0.000:0.000))
    (INTERCONNECT U25/Y U124/A (0.000:0.000:0.000))
    (INTERCONNECT U20/Y U123/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[4\]/Q U123/B (0.000:0.000:0.000))
    (INTERCONNECT U18/Y U122/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[6\]/Q U122/B (0.000:0.000:0.000))
    (INTERCONNECT U195/Y U121/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[3\]/Q U121/B (0.000:0.000:0.000))
    (INTERCONNECT U19/Y U120/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[5\]/Q U120/B (0.000:0.000:0.000))
    (INTERCONNECT U16/Y U119/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[7\]/Q U119/B (0.000:0.000:0.000))
    (INTERCONNECT U88/Y U118/A (0.000:0.000:0.000))
    (INTERCONNECT U116/Y U118/B (0.000:0.000:0.000))
    (INTERCONNECT U118/Y U117/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q U117/B (0.000:0.000:0.000))
    (INTERCONNECT U21/Y U116/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q U116/B (0.000:0.000:0.000))
    (INTERCONNECT U190/Y U115/A (0.000:0.000:0.000))
    (INTERCONNECT U99/Y U115/B (0.000:0.000:0.000))
    (INTERCONNECT U21/Y U114/A0 (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q U114/A1 (0.000:0.000:0.000))
    (INTERCONNECT U116/Y U114/B0 (0.000:0.000:0.000))
    (INTERCONNECT U189/Y U113/A0 (0.000:0.000:0.000))
    (INTERCONNECT U87/Y U113/A1 (0.000:0.000:0.000))
    (INTERCONNECT U21/Y U113/B0 (0.000:0.000:0.000))
    (INTERCONNECT U190/Y U112/A0 (0.000:0.000:0.000))
    (INTERCONNECT U99/Y U112/A1 (0.000:0.000:0.000))
    (INTERCONNECT U115/Y U112/B0 (0.000:0.000:0.000))
    (INTERCONNECT U115/Y U111/A0 (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q U111/A1 (0.000:0.000:0.000))
    (INTERCONNECT U189/Y U111/B0 (0.000:0.000:0.000))
    (INTERCONNECT U90/Y U110/A0 (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[2\]/Q U110/A1 (0.000:0.000:0.000))
    (INTERCONNECT U188/Y U110/B0 (0.000:0.000:0.000))
    (INTERCONNECT U20/Y U109/A0 (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[4\]/Q U109/A1 (0.000:0.000:0.000))
    (INTERCONNECT U123/Y U109/B0 (0.000:0.000:0.000))
    (INTERCONNECT U195/Y U108/A0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[3\]/Q U108/A1 (0.000:0.000:0.000))
    (INTERCONNECT U121/Y U108/B0 (0.000:0.000:0.000))
    (INTERCONNECT U19/Y U107/A0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[5\]/Q U107/A1 (0.000:0.000:0.000))
    (INTERCONNECT U120/Y U107/B0 (0.000:0.000:0.000))
    (INTERCONNECT U188/Y U106/A0 (0.000:0.000:0.000))
    (INTERCONNECT U11/Y U106/A1 (0.000:0.000:0.000))
    (INTERCONNECT U20/Y U106/B0 (0.000:0.000:0.000))
    (INTERCONNECT U121/Y U105/A0 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y U105/A1 (0.000:0.000:0.000))
    (INTERCONNECT U19/Y U105/B0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[0\]/Q U104/A0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[1\]/Q U104/A1 (0.000:0.000:0.000))
    (INTERCONNECT U94/Y U104/B0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[2\]/Q U103/A1N (0.000:0.000:0.000))
    (INTERCONNECT U94/Y U103/A0 (0.000:0.000:0.000))
    (INTERCONNECT U195/Y U103/B0 (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q U99/A (0.000:0.000:0.000))
    (INTERCONNECT U123/Y U98/A0 (0.000:0.000:0.000))
    (INTERCONNECT U93/Y U98/A1 (0.000:0.000:0.000))
    (INTERCONNECT U18/Y U98/B0 (0.000:0.000:0.000))
    (INTERCONNECT U120/Y U97/A0 (0.000:0.000:0.000))
    (INTERCONNECT U91/Y U97/A1 (0.000:0.000:0.000))
    (INTERCONNECT U16/Y U97/B0 (0.000:0.000:0.000))
    (INTERCONNECT U117/Y U96/A0 (0.000:0.000:0.000))
    (INTERCONNECT U89/Y U96/A1 (0.000:0.000:0.000))
    (INTERCONNECT U86/Y U96/B0 (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q U95/A0 (0.000:0.000:0.000))
    (INTERCONNECT U86/Y U95/A1 (0.000:0.000:0.000))
    (INTERCONNECT U192/Y U95/B0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[0\]/Q U94/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[1\]/Q U94/B (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[5\]/Q U93/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[4\]/Q U92/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[6\]/Q U91/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[1\]/Q U90/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[0\]/Q U90/B (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[7\]/Q U89/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[5\]/Q U88/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[3\]/Q U87/A (0.000:0.000:0.000))
    (INTERCONNECT U117/Y U86/A (0.000:0.000:0.000))
    (INTERCONNECT U89/Y U86/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[8] U85/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[8] U85/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[26] U84/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[26] U84/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[16] U83/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[16] U83/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[21] U82/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[21] U82/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[9] U81/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[9] U81/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[28] U80/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[28] U80/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[10] U79/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[10] U79/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[20] U78/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[20] U78/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[15] U77/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[15] U77/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[27] U76/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[27] U76/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[0] U75/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[0] U75/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[5] U74/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[5] U74/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[11] U73/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[11] U73/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[25] U72/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[25] U72/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[20] U71/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[20] U71/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[1] U70/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[1] U70/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[7] U69/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[7] U69/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[19] U68/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[19] U68/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[29] U67/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[29] U67/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[4] U66/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[4] U66/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[2] U65/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[2] U65/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[18] U64/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[18] U64/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[22] U63/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[22] U63/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[6] U62/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[6] U62/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[17] U61/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[17] U61/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[3] U60/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[3] U60/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[22] U59/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[22] U59/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[3] U58/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[3] U58/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[19] U57/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[19] U57/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[4] U56/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[4] U56/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[27] U55/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[27] U55/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[12] U54/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[12] U54/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[28] U53/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[28] U53/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[10] U52/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[10] U52/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[5] U51/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[5] U51/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[2] U50/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[2] U50/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[18] U49/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[18] U49/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[8] U48/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[8] U48/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[17] U47/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[17] U47/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[6] U46/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[6] U46/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[23] U45/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[23] U45/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[26] U44/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[26] U44/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[7] U43/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[7] U43/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[30] U42/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[30] U42/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[1] U41/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[1] U41/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[24] U40/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[24] U40/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[13] U39/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[13] U39/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[16] U38/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[16] U38/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[0] U37/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[0] U37/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[14] U36/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[14] U36/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[11] U35/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[11] U35/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[29] U34/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[29] U34/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[9] U33/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[9] U33/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[25] U32/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[25] U32/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[24] U31/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[24] U31/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[30] U30/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[30] U30/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[31] U29/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[31] U29/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[15] U28/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[15] U28/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[23] U27/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[23] U27/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[12] U26/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[12] U26/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[31] U25/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[31] U25/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[13] U24/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[13] U24/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[21] U23/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/Q[21] U23/B (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[14] U22/A (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/Q[14] U22/B (0.000:0.000:0.000))
    (INTERCONNECT U189/Y U21/A (0.000:0.000:0.000))
    (INTERCONNECT U87/Y U21/B (0.000:0.000:0.000))
    (INTERCONNECT U11/Y U20/A (0.000:0.000:0.000))
    (INTERCONNECT U188/Y U20/B (0.000:0.000:0.000))
    (INTERCONNECT U92/Y U19/A (0.000:0.000:0.000))
    (INTERCONNECT U121/Y U19/B (0.000:0.000:0.000))
    (INTERCONNECT U93/Y U18/A (0.000:0.000:0.000))
    (INTERCONNECT U123/Y U18/B (0.000:0.000:0.000))
    (INTERCONNECT U116/Y U17/A0 (0.000:0.000:0.000))
    (INTERCONNECT U88/Y U17/A1 (0.000:0.000:0.000))
    (INTERCONNECT U118/Y U17/B0 (0.000:0.000:0.000))
    (INTERCONNECT U91/Y U16/A (0.000:0.000:0.000))
    (INTERCONNECT U120/Y U16/B (0.000:0.000:0.000))
    (INTERCONNECT U118/Y U15/A0 (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q U15/A1 (0.000:0.000:0.000))
    (INTERCONNECT U117/Y U15/B0 (0.000:0.000:0.000))
    (INTERCONNECT U18/Y U14/A0 (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[6\]/Q U14/A1 (0.000:0.000:0.000))
    (INTERCONNECT U122/Y U14/B0 (0.000:0.000:0.000))
    (INTERCONNECT U16/Y U13/A0 (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[7\]/Q U13/A1 (0.000:0.000:0.000))
    (INTERCONNECT U119/Y U13/B0 (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[0\]/Q U12/A0N (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[1\]/Q U12/A1N (0.000:0.000:0.000))
    (INTERCONNECT U90/Y U12/B0 (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[3\]/Q U11/A (0.000:0.000:0.000))
    (INTERCONNECT U106/Y weight_addr_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[3\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U103/Y input_addr_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[2\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U104/Y input_addr_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[1\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U12/Y weight_addr_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[1\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U97/Y input_addr_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[6\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U105/Y input_addr_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[4\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U98/Y weight_addr_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[5\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U196/Y input_addr_reg\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[8\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U197/Y weight_addr_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[7\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U13/Y input_addr_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[7\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U107/Y input_addr_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[5\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U108/Y input_addr_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[3\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U14/Y weight_addr_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[6\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U109/Y weight_addr_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[4\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U110/Y weight_addr_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[2\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U111/Y gb_addr_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[2\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U194/Y input_addr_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_input_addr_reg/latch/ECK input_addr_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn input_addr_reg\[0\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U193/Y weight_addr_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_weight_addr_reg/latch/ECK weight_addr_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn weight_addr_reg\[0\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U112/Y gb_addr_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[1\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U190/Y gb_addr_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[0\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U96/Y gb_addr_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[7\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U17/Y gb_addr_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[5\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U191/Y gb_addr_reg\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[9\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U113/Y gb_addr_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[3\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U95/Y gb_addr_reg\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[8\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U15/Y gb_addr_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[6\]/RN (0.000:0.000:0.000))
    (INTERCONNECT U114/Y gb_addr_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk_gate_gb_addr_reg/latch/ECK gb_addr_reg\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT i_rstn gb_addr_reg\[4\]/RN (0.000:0.000:0.000))
    (INTERCONNECT w_Input_rdy U10/A (0.000:0.000:0.000))
    (INTERCONNECT w_Weight_rdy U9/A (0.000:0.000:0.000))
    (INTERCONNECT w_GB_rdy U8/A (0.000:0.000:0.000))
    (INTERCONNECT C169/Y U7/A (0.000:0.000:0.000))
    (INTERCONNECT C171/Y U6/A (0.000:0.000:0.000))
    (INTERCONNECT C173/Y U5/A (0.000:0.000:0.000))
    (INTERCONNECT r_Input_rdy C169/A (0.000:0.000:0.000))
    (INTERCONNECT C175/Y C169/B (0.000:0.000:0.000))
    (INTERCONNECT r_Weight_rdy C171/A (0.000:0.000:0.000))
    (INTERCONNECT C177/Y C171/B (0.000:0.000:0.000))
    (INTERCONNECT r_GB_rdy C173/A (0.000:0.000:0.000))
    (INTERCONNECT C179/Y C173/B (0.000:0.000:0.000))
    (INTERCONNECT U10/Y C175/A (0.000:0.000:0.000))
    (INTERCONNECT U9/Y C177/A (0.000:0.000:0.000))
    (INTERCONNECT U8/Y C179/A (0.000:0.000:0.000))
    (INTERCONNECT C182/Y C181/A (0.000:0.000:0.000))
    (INTERCONNECT C183/Y C181/B (0.000:0.000:0.000))
    (INTERCONNECT r_Input_rdy C182/A (0.000:0.000:0.000))
    (INTERCONNECT C175/Y C182/B (0.000:0.000:0.000))
    (INTERCONNECT w_Input_rdy C183/A (0.000:0.000:0.000))
    (INTERCONNECT C185/Y C184/A (0.000:0.000:0.000))
    (INTERCONNECT C186/Y C184/B (0.000:0.000:0.000))
    (INTERCONNECT r_Weight_rdy C185/A (0.000:0.000:0.000))
    (INTERCONNECT C177/Y C185/B (0.000:0.000:0.000))
    (INTERCONNECT w_Weight_rdy C186/A (0.000:0.000:0.000))
    (INTERCONNECT C188/Y C187/A (0.000:0.000:0.000))
    (INTERCONNECT C189/Y C187/B (0.000:0.000:0.000))
    (INTERCONNECT r_GB_rdy C188/A (0.000:0.000:0.000))
    (INTERCONNECT C179/Y C188/B (0.000:0.000:0.000))
    (INTERCONNECT w_GB_rdy C189/A (0.000:0.000:0.000))
    (INTERCONNECT C191/Y C190/A (0.000:0.000:0.000))
    (INTERCONNECT C192/Y C190/B (0.000:0.000:0.000))
    (INTERCONNECT r_GB_rdy C191/A (0.000:0.000:0.000))
    (INTERCONNECT C179/Y C191/B (0.000:0.000:0.000))
    (INTERCONNECT w_GB_rdy C192/A (0.000:0.000:0.000))
    (INTERCONNECT C197/Y C196/A (0.000:0.000:0.000))
    (INTERCONNECT C198/Y C196/B (0.000:0.000:0.000))
    (INTERCONNECT r_Input_rdy C197/A (0.000:0.000:0.000))
    (INTERCONNECT C175/Y C197/B (0.000:0.000:0.000))
    (INTERCONNECT w_Input_rdy C198/A (0.000:0.000:0.000))
    (INTERCONNECT C203/Y C202/A (0.000:0.000:0.000))
    (INTERCONNECT C204/Y C202/B (0.000:0.000:0.000))
    (INTERCONNECT r_Weight_rdy C203/A (0.000:0.000:0.000))
    (INTERCONNECT C177/Y C203/B (0.000:0.000:0.000))
    (INTERCONNECT w_Weight_rdy C204/A (0.000:0.000:0.000))
    (INTERCONNECT C209/Y C208/A (0.000:0.000:0.000))
    (INTERCONNECT C210/Y C208/B (0.000:0.000:0.000))
    (INTERCONNECT r_GB_rdy C209/A (0.000:0.000:0.000))
    (INTERCONNECT C179/Y C209/B (0.000:0.000:0.000))
    (INTERCONNECT w_GB_rdy C210/A (0.000:0.000:0.000))
    (INTERCONNECT C202/Y clk_gate_weight_addr_reg/latch/E (0.000:0.000:0.000))
    (INTERCONNECT i_clk clk_gate_weight_addr_reg/latch/CK (0.000:0.000:0.000))
    (INTERCONNECT C196/Y clk_gate_input_addr_reg/latch/E (0.000:0.000:0.000))
    (INTERCONNECT i_clk clk_gate_input_addr_reg/latch/CK (0.000:0.000:0.000))
    (INTERCONNECT C208/Y clk_gate_gb_addr_reg/latch/E (0.000:0.000:0.000))
    (INTERCONNECT i_clk clk_gate_gb_addr_reg/latch/CK (0.000:0.000:0.000))
    (INTERCONNECT C190/Y genblk3\[1\]\.ibuf/U3/A (0.000:0.000:0.000))
    (INTERCONNECT U5/Y genblk3\[1\]\.ibuf/U2/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[0] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[1] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[2] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[3\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[3] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[4] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[5\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[5] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[6] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[7\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[7] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[8] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[9\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/U3/Y genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][0] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][10] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][11] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][12] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][13] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][14] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][15] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][16] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[16] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][17] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[17] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][18] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[18] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][19] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[19] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][1] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][20] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[20] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][21] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[21] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][22] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[22] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][23] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[23] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][24] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[24] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][25] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[25] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][26] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[26] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][27] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[27] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][28] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[28] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][29] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[29] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][2] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][30] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[30] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][31] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[31] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][3] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][4] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][5] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][6] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][7] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][8] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][9] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/U2/Y genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/WEN (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[0] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[1] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[2] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[3\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[3] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[4] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[5\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[5] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[6] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[7\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[7] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[8] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[9\]/Q genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/U3/Y genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][0] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][10] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][11] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][12] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][13] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][14] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][15] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][16] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[16] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][17] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[17] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][18] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[18] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][19] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[19] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][1] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][20] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[20] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][21] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[21] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][22] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[22] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][23] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[23] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][24] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[24] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][25] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[25] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][26] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[26] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][27] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[27] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][28] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[28] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][29] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[29] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][2] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][30] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[30] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][31] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[31] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][3] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][4] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][5] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][6] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][7] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][8] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][9] genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[1\]\.ibuf/U2/Y genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/WEN (0.000:0.000:0.000))
    (INTERCONNECT C187/Y genblk3\[0\]\.ibuf/U3/A (0.000:0.000:0.000))
    (INTERCONNECT U5/Y genblk3\[0\]\.ibuf/U2/A (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[0] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[1] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[2] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[3\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[3] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[4] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[5\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[5] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[6] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[7\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[7] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[8] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[9\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/A[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/U3/Y genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][0] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][10] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][11] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][12] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][13] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][14] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][15] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][16] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[16] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][17] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[17] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][18] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[18] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][19] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[19] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][1] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][20] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[20] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][21] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[21] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][22] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[22] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][23] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[23] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][24] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[24] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][25] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[25] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][26] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[26] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][27] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[27] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][28] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[28] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][29] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[29] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][2] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][30] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[30] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][31] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[31] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][3] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][4] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][5] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][6] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][7] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][8] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[1\][9] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/U2/Y genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32/WEN (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[0\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[0] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[1\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[1] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[2\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[2] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[3\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[3] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[4\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[4] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[5\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[5] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[6\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[6] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[7\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[7] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[8\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[8] (0.000:0.000:0.000))
    (INTERCONNECT gb_addr_reg\[9\]/Q genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/A[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/U3/Y genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][0] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][10] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][11] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][12] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][13] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][14] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][15] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][16] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[16] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][17] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[17] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][18] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[18] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][19] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[19] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][1] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][20] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[20] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][21] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[21] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][22] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[22] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][23] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[23] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][24] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[24] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][25] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[25] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][26] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[26] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][27] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[27] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][28] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[28] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][29] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[29] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][2] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][30] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[30] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][31] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[31] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][3] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][4] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][5] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][6] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][7] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][8] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_GB\[0\][9] genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk3\[0\]\.ibuf/U2/Y genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32/WEN (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[0] genblk2\[0\]\.wbuf/U20/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[10] genblk2\[0\]\.wbuf/U19/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[11] genblk2\[0\]\.wbuf/U18/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[12] genblk2\[0\]\.wbuf/U17/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[13] genblk2\[0\]\.wbuf/U16/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[14] genblk2\[0\]\.wbuf/U15/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[15] genblk2\[0\]\.wbuf/U14/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[1] genblk2\[0\]\.wbuf/U13/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[2] genblk2\[0\]\.wbuf/U12/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[3] genblk2\[0\]\.wbuf/U11/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[4] genblk2\[0\]\.wbuf/U10/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[5] genblk2\[0\]\.wbuf/U9/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[6] genblk2\[0\]\.wbuf/U8/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[7] genblk2\[0\]\.wbuf/U7/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[8] genblk2\[0\]\.wbuf/U6/A (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/Q[9] genblk2\[0\]\.wbuf/U5/A (0.000:0.000:0.000))
    (INTERCONNECT C184/Y genblk2\[0\]\.wbuf/U3/A (0.000:0.000:0.000))
    (INTERCONNECT U6/Y genblk2\[0\]\.wbuf/U2/A (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[0\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[0] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[1\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[1] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[2\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[2] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[3\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[3] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[4\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[4] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[5\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[5] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[6\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[6] (0.000:0.000:0.000))
    (INTERCONNECT weight_addr_reg\[7\]/Q genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/A[7] (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/U3/Y genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][0] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][10] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][11] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][12] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][13] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][14] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][15] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][1] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][2] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][3] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][4] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][5] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][6] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][7] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][8] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_Weight\[0\][9] genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk2\[0\]\.wbuf/U2/Y genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16/WEN (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[0] genblk1\[0\]\.ibuf/U20/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[10] genblk1\[0\]\.ibuf/U19/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[11] genblk1\[0\]\.ibuf/U18/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[12] genblk1\[0\]\.ibuf/U17/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[13] genblk1\[0\]\.ibuf/U16/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[14] genblk1\[0\]\.ibuf/U15/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[15] genblk1\[0\]\.ibuf/U14/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[1] genblk1\[0\]\.ibuf/U13/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[2] genblk1\[0\]\.ibuf/U12/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[3] genblk1\[0\]\.ibuf/U11/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[4] genblk1\[0\]\.ibuf/U10/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[5] genblk1\[0\]\.ibuf/U9/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[6] genblk1\[0\]\.ibuf/U8/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[7] genblk1\[0\]\.ibuf/U7/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[8] genblk1\[0\]\.ibuf/U6/A (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/Q[9] genblk1\[0\]\.ibuf/U5/A (0.000:0.000:0.000))
    (INTERCONNECT C181/Y genblk1\[0\]\.ibuf/U3/A (0.000:0.000:0.000))
    (INTERCONNECT U7/Y genblk1\[0\]\.ibuf/U2/A (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[0\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[0] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[1\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[1] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[2\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[2] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[3\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[3] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[4\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[4] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[5\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[5] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[6\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[6] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[7\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[7] (0.000:0.000:0.000))
    (INTERCONNECT input_addr_reg\[8\]/Q genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/A[8] (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/U3/Y genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/CEN (0.000:0.000:0.000))
    (INTERCONNECT i_clk genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/CLK (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][0] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[0] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][10] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[10] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][11] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[11] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][12] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[12] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][13] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[13] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][14] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[14] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][15] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[15] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][1] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[1] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][2] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[2] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][3] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[3] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][4] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[4] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][5] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[5] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][6] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[6] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][7] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[7] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][8] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[8] (0.000:0.000:0.000))
    (INTERCONNECT i_Input\[0\][9] genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/D[9] (0.000:0.000:0.000))
    (INTERCONNECT genblk1\[0\]\.ibuf/U2/Y genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16/WEN (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X1")
  (INSTANCE U197)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.129:0.129:0.129) (0.115:0.115:0.115)))
    (COND B == 1'b0 (IOPATH A Y (0.126:0.126:0.126) (0.105:0.105:0.105)))
    (IOPATH (posedge A) Y (0.150:0.150:0.150) (0.137:0.137:0.137))
    (IOPATH (negedge A) Y (0.126:0.126:0.126) (0.115:0.115:0.115))
    (COND A == 1'b1 (IOPATH B Y (0.123:0.123:0.123) (0.117:0.119:0.119)))
    (COND A == 1'b0 (IOPATH B Y (0.123:0.125:0.125) (0.102:0.103:0.103)))
    (IOPATH (posedge B) Y (0.126:0.128:0.128) (0.118:0.119:0.119))
    (IOPATH (negedge B) Y (0.125:0.127:0.127) (0.117:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X1")
  (INSTANCE U196)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.129:0.129:0.129) (0.115:0.115:0.115)))
    (COND B == 1'b0 (IOPATH A Y (0.126:0.126:0.126) (0.105:0.105:0.105)))
    (IOPATH (posedge A) Y (0.150:0.150:0.150) (0.137:0.137:0.137))
    (IOPATH (negedge A) Y (0.126:0.126:0.126) (0.115:0.115:0.115))
    (COND A == 1'b1 (IOPATH B Y (0.123:0.123:0.123) (0.117:0.119:0.119)))
    (COND A == 1'b0 (IOPATH B Y (0.123:0.125:0.125) (0.102:0.103:0.103)))
    (IOPATH (posedge B) Y (0.126:0.128:0.128) (0.118:0.119:0.119))
    (IOPATH (negedge B) Y (0.125:0.127:0.127) (0.117:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AND3X2")
  (INSTANCE U195)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.163:0.163:0.163) (0.135:0.135:0.135))
    (IOPATH B Y (0.164:0.164:0.164) (0.148:0.148:0.148))
    (IOPATH C Y (0.158:0.158:0.158) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE U194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE U193)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U192)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.091:0.091) (0.104:0.105:0.105))
    (IOPATH B Y (0.107:0.107:0.107) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X1")
  (INSTANCE U191)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.128:0.128:0.128) (0.111:0.111:0.111)))
    (COND B == 1'b0 (IOPATH A Y (0.122:0.122:0.122) (0.104:0.104:0.104)))
    (IOPATH (posedge A) Y (0.146:0.146:0.146) (0.133:0.133:0.133))
    (IOPATH (negedge A) Y (0.122:0.122:0.122) (0.111:0.111:0.111))
    (COND A == 1'b1 (IOPATH B Y (0.126:0.127:0.127) (0.121:0.122:0.122)))
    (COND A == 1'b0 (IOPATH B Y (0.129:0.130:0.130) (0.104:0.106:0.106)))
    (IOPATH (posedge B) Y (0.130:0.131:0.131) (0.121:0.122:0.122))
    (IOPATH (negedge B) Y (0.130:0.131:0.131) (0.121:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X2")
  (INSTANCE U189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.194:0.194:0.194))
    (IOPATH B Y (0.150:0.150:0.150) (0.191:0.191:0.191))
    (IOPATH C Y (0.150:0.150:0.150) (0.182:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X2")
  (INSTANCE U188)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.190:0.190:0.190))
    (IOPATH B Y (0.146:0.146:0.146) (0.183:0.183:0.183))
    (IOPATH C Y (0.142:0.142:0.142) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U180)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U178)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U176)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U174)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U172)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U170)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U169)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U168)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U167)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U165)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U164)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U163)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U162)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U161)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U160)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U159)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U158)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U157)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U156)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U155)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U154)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U153)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U152)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U151)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U150)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U149)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U148)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U147)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U146)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U145)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U144)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U143)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U142)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U141)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U140)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U139)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U138)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U137)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U135)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U134)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U133)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U132)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U131)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U130)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U129)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U128)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U127)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U126)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U125)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE U124)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.192:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U123)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.133:0.133) (0.144:0.145:0.145))
    (IOPATH B Y (0.138:0.138:0.138) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U122)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.091:0.091) (0.105:0.105:0.105))
    (IOPATH B Y (0.099:0.099:0.099) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U121)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.140:0.140:0.140))
    (IOPATH B Y (0.137:0.137:0.137) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U120)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.130:0.130) (0.143:0.143:0.143))
    (IOPATH B Y (0.138:0.138:0.138) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U119)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.091:0.091) (0.105:0.105:0.105))
    (IOPATH B Y (0.099:0.099:0.099) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U118)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.057:0.057:0.057))
    (IOPATH B Y (0.147:0.148:0.148) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U117)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.130:0.130) (0.143:0.143:0.143))
    (IOPATH B Y (0.145:0.145:0.145) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE U116)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.130:0.130) (0.143:0.145:0.145))
    (IOPATH B Y (0.146:0.146:0.146) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE U115)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.160:0.160:0.160) (0.074:0.074:0.074))
    (IOPATH B Y (0.163:0.163:0.163) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U114)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.125:0.125:0.125) (0.178:0.182:0.182))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.193:0.193:0.193))
    (IOPATH B0 Y (0.128:0.128:0.128) (0.151:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "AOI21XL")
  (INSTANCE U113)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.207:0.207:0.207) (0.143:0.145:0.145))
    (IOPATH A1 Y (0.182:0.182:0.182) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.164:0.167:0.167) (0.097:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AOI21XL")
  (INSTANCE U112)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.185:0.185:0.185) (0.139:0.139:0.139))
    (IOPATH A1 Y (0.190:0.190:0.190) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.167:0.168:0.168) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U111)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.125:0.125:0.125) (0.182:0.183:0.183))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.193:0.193:0.193))
    (IOPATH B0 Y (0.128:0.128:0.128) (0.165:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U110)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.122:0.122:0.122) (0.200:0.200:0.200))
    (IOPATH A1 Y (0.127:0.127:0.127) (0.184:0.184:0.184))
    (IOPATH B0 Y (0.125:0.125:0.125) (0.162:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U109)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.122:0.122:0.122) (0.179:0.183:0.183))
    (IOPATH A1 Y (0.127:0.127:0.127) (0.184:0.184:0.184))
    (IOPATH B0 Y (0.124:0.125:0.125) (0.148:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U108)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.121:0.121:0.121) (0.183:0.184:0.184))
    (IOPATH A1 Y (0.127:0.127:0.127) (0.184:0.184:0.184))
    (IOPATH B0 Y (0.124:0.124:0.124) (0.147:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U107)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.121:0.121:0.121) (0.175:0.179:0.179))
    (IOPATH A1 Y (0.127:0.127:0.127) (0.184:0.184:0.184))
    (IOPATH B0 Y (0.124:0.125:0.125) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AOI21XL")
  (INSTANCE U106)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.199:0.200:0.200) (0.139:0.141:0.141))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.143:0.143:0.143))
    (IOPATH B0 Y (0.161:0.164:0.164) (0.095:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AOI21XL")
  (INSTANCE U105)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.187:0.187:0.187) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.157:0.161:0.161) (0.094:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE U104)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.122:0.122:0.122) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.128:0.128:0.128) (0.187:0.187:0.187))
    (IOPATH B0 Y (0.123:0.123:0.123) (0.155:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "AOI2B1XL")
  (INSTANCE U103)
  (DELAY
    (ABSOLUTE
    (IOPATH A1N Y (0.182:0.182:0.182) (0.157:0.157:0.157))
    (IOPATH A0 Y (0.191:0.192:0.192) (0.129:0.129:0.129))
    (IOPATH B0 Y (0.164:0.165:0.165) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE U99)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI21X1")
  (INSTANCE U98)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.137:0.138:0.138) (0.113:0.114:0.114))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.100:0.100:0.100))
    (IOPATH B0 Y (0.115:0.119:0.119) (0.078:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AOI21X1")
  (INSTANCE U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.137:0.138:0.138) (0.113:0.114:0.114))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.100:0.100:0.100))
    (IOPATH B0 Y (0.115:0.119:0.119) (0.078:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AOI21X1")
  (INSTANCE U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.143:0.143) (0.116:0.117:0.117))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.119:0.122:0.122) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "OA21X1")
  (INSTANCE U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.109:0.109:0.109) (0.188:0.188:0.188))
    (IOPATH A1 Y (0.112:0.113:0.113) (0.173:0.175:0.175))
    (IOPATH B0 Y (0.104:0.105:0.105) (0.128:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.123:0.123:0.123) (0.173:0.173:0.173))
    (IOPATH B Y (0.121:0.121:0.121) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AND2XL")
  (INSTANCE U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.183:0.183:0.183) (0.163:0.163:0.163))
    (IOPATH B Y (0.182:0.182:0.182) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.109:0.109) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.152:0.152) (0.063:0.064:0.064))
    (IOPATH B Y (0.134:0.134:0.134) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.097:0.097:0.097))
    (IOPATH B Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.167:0.168:0.168) (0.063:0.064:0.064))
    (IOPATH B Y (0.133:0.133:0.133) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.068:0.068:0.068))
    (IOPATH B Y (0.157:0.158:0.158) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.135:0.135) (0.056:0.056:0.056))
    (IOPATH B Y (0.144:0.145:0.145) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.057:0.057:0.057))
    (IOPATH B Y (0.146:0.147:0.147) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "AOI21X1")
  (INSTANCE U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.142:0.143:0.143) (0.116:0.117:0.117))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.119:0.123:0.123) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.057:0.057:0.057))
    (IOPATH B Y (0.146:0.147:0.147) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "OA21X1")
  (INSTANCE U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.107:0.107:0.107) (0.171:0.175:0.175))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.111:0.111:0.111) (0.142:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "OA21X1")
  (INSTANCE U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.105:0.105:0.105) (0.169:0.173:0.173))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.102:0.103:0.103) (0.124:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "OA21X1")
  (INSTANCE U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.105:0.105:0.105) (0.169:0.173:0.173))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.102:0.103:0.103) (0.124:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1X1")
  (INSTANCE U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.137:0.137:0.137) (0.131:0.131:0.131))
    (IOPATH A1N Y (0.140:0.140:0.140) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.128:0.128:0.128) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.188:0.188) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE weight_addr_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.266:0.266:0.266) (0.248:0.248:0.248))
    (IOPATH (negedge RN) Q () (0.167:0.167:0.167))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.107:0.107:0.107))
    (SETUP (negedge D) (posedge CK) (0.036:0.047:0.047))
    (HOLD (posedge D) (posedge CK) (-0.069:-0.070:-0.070))
    (HOLD (negedge D) (posedge CK) (-0.004:-0.011:-0.011))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.210:0.210:0.210) (0.220:0.220:0.220))
    (IOPATH (negedge RN) Q () (0.138:0.138:0.138))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.107:0.107:0.107))
    (SETUP (negedge D) (posedge CK) (0.035:0.045:0.045))
    (HOLD (posedge D) (posedge CK) (-0.066:-0.066:-0.066))
    (HOLD (negedge D) (posedge CK) (-0.001:-0.006:-0.006))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.226:0.226:0.226) (0.229:0.229:0.229))
    (IOPATH (negedge RN) Q () (0.147:0.147:0.147))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.093:0.093:0.093))
    (SETUP (negedge D) (posedge CK) (0.033:0.035:0.035))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (0.001:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE weight_addr_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.226:0.226:0.226) (0.230:0.230:0.230))
    (IOPATH (negedge RN) Q () (0.147:0.147:0.147))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.099:0.099:0.099))
    (SETUP (negedge D) (posedge CK) (0.029:0.034:0.034))
    (HOLD (posedge D) (posedge CK) (-0.059:-0.059:-0.059))
    (HOLD (negedge D) (posedge CK) (0.003:-0.000:-0.000))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE input_addr_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.250:0.250:0.250))
    (IOPATH (negedge RN) Q () (0.169:0.169:0.169))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.100:0.100:0.100))
    (SETUP (negedge D) (posedge CK) (0.033:0.040:0.040))
    (HOLD (posedge D) (posedge CK) (-0.063:-0.064:-0.064))
    (HOLD (negedge D) (posedge CK) (-0.001:-0.006:-0.006))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE input_addr_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.250:0.250:0.250))
    (IOPATH (negedge RN) Q () (0.169:0.169:0.169))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.107:0.107:0.107))
    (SETUP (negedge D) (posedge CK) (0.036:0.046:0.046))
    (HOLD (posedge D) (posedge CK) (-0.069:-0.069:-0.069))
    (HOLD (negedge D) (posedge CK) (-0.003:-0.011:-0.011))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE weight_addr_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.250:0.250:0.250))
    (IOPATH (negedge RN) Q () (0.169:0.169:0.169))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.100:0.100:0.100))
    (SETUP (negedge D) (posedge CK) (0.033:0.040:0.040))
    (HOLD (posedge D) (posedge CK) (-0.063:-0.064:-0.064))
    (HOLD (negedge D) (posedge CK) (-0.001:-0.006:-0.006))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE input_addr_reg\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.267:0.267:0.267) (0.249:0.249:0.249))
    (IOPATH (negedge RN) Q () (0.168:0.168:0.168))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.102:0.104:0.104))
    (SETUP (negedge D) (posedge CK) (0.037:0.045:0.045))
    (HOLD (posedge D) (posedge CK) (-0.066:-0.067:-0.067))
    (HOLD (negedge D) (posedge CK) (-0.004:-0.009:-0.009))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX2")
  (INSTANCE weight_addr_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.267:0.267:0.267) (0.249:0.249:0.249))
    (IOPATH (negedge RN) Q () (0.168:0.168:0.168))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.069:0.069:0.069))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.102:0.104:0.104))
    (SETUP (negedge D) (posedge CK) (0.037:0.045:0.045))
    (HOLD (posedge D) (posedge CK) (-0.066:-0.067:-0.067))
    (HOLD (negedge D) (posedge CK) (-0.004:-0.009:-0.009))
    (SETUP (posedge RN) (posedge CK) (0.074:0.074:0.074))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.083:0.083:0.083))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.087:0.087:0.087))
    (SETUP (negedge D) (posedge CK) (0.029:0.032:0.032))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.048:-0.048))
    (HOLD (negedge D) (posedge CK) (0.003:0.001:0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.093:0.093:0.093))
    (SETUP (negedge D) (posedge CK) (0.033:0.035:0.035))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.054:-0.054))
    (HOLD (negedge D) (posedge CK) (0.001:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.093:0.093:0.093))
    (SETUP (negedge D) (posedge CK) (0.033:0.035:0.035))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.054:-0.054))
    (HOLD (negedge D) (posedge CK) (0.001:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE weight_addr_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.087:0.087:0.087))
    (SETUP (negedge D) (posedge CK) (0.029:0.032:0.032))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.048:-0.048))
    (HOLD (negedge D) (posedge CK) (0.003:0.001:0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE weight_addr_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.093:0.093:0.093))
    (SETUP (negedge D) (posedge CK) (0.033:0.035:0.035))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.054:-0.054))
    (HOLD (negedge D) (posedge CK) (0.001:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE weight_addr_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.211:0.211:0.211) (0.221:0.221:0.221))
    (IOPATH (negedge RN) Q () (0.139:0.139:0.139))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.093:0.093:0.093))
    (SETUP (negedge D) (posedge CK) (0.034:0.035:0.035))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.054:-0.054))
    (HOLD (negedge D) (posedge CK) (0.000:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.162:0.162:0.162))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.071:0.071:0.071))
    (SETUP (negedge D) (posedge CK) (0.076:0.079:0.079))
    (HOLD (posedge D) (posedge CK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CK) (-0.047:-0.049:-0.049))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE input_addr_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.241:0.241:0.241) (0.238:0.238:0.238))
    (IOPATH (negedge RN) Q () (0.155:0.155:0.155))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.092:0.092:0.092))
    (SETUP (negedge D) (posedge CK) (0.037:0.037:0.037))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.001:-0.001:-0.001))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRQX4")
  (INSTANCE weight_addr_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.242:0.242:0.242) (0.239:0.239:0.239))
    (IOPATH (negedge RN) Q () (0.156:0.156:0.156))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.074:0.074:0.074))
    (WIDTH (negedge CK) (0.108:0.108:0.108))
    (SETUP (posedge D) (posedge CK) (0.092:0.092:0.092))
    (SETUP (negedge D) (posedge CK) (0.037:0.037:0.037))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.002:-0.002:-0.002))
    (SETUP (posedge RN) (posedge CK) (0.078:0.078:0.078))
    (HOLD (posedge RN) (posedge CK) (-0.054:-0.054:-0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.217:0.217:0.217) (0.162:0.162:0.162))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.079:0.080:0.080))
    (SETUP (negedge D) (posedge CK) (0.082:0.094:0.094))
    (HOLD (posedge D) (posedge CK) (-0.031:-0.031:-0.031))
    (HOLD (negedge D) (posedge CK) (-0.052:-0.063:-0.063))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.217:0.217:0.217) (0.163:0.163:0.163))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.077:0.077:0.077))
    (SETUP (negedge D) (posedge CK) (0.084:0.084:0.084))
    (HOLD (posedge D) (posedge CK) (-0.029:-0.029:-0.029))
    (HOLD (negedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.209:0.209:0.209) (0.158:0.158:0.158))
    (IOPATH (negedge RN) Q () (0.170:0.170:0.170))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.077:0.077:0.077))
    (SETUP (negedge D) (posedge CK) (0.074:0.085:0.085))
    (HOLD (posedge D) (posedge CK) (-0.029:-0.029:-0.029))
    (HOLD (negedge D) (posedge CK) (-0.045:-0.055:-0.055))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.209:0.209:0.209) (0.158:0.158:0.158))
    (IOPATH (negedge RN) Q () (0.170:0.170:0.170))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.077:0.077:0.077))
    (SETUP (negedge D) (posedge CK) (0.074:0.085:0.085))
    (HOLD (posedge D) (posedge CK) (-0.029:-0.029:-0.029))
    (HOLD (negedge D) (posedge CK) (-0.045:-0.055:-0.055))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.209:0.209:0.209) (0.158:0.158:0.158))
    (IOPATH (negedge RN) Q () (0.170:0.170:0.170))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.078:0.078:0.078))
    (SETUP (negedge D) (posedge CK) (0.082:0.090:0.090))
    (HOLD (posedge D) (posedge CK) (-0.030:-0.030:-0.030))
    (HOLD (negedge D) (posedge CK) (-0.052:-0.059:-0.059))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.209:0.209:0.209) (0.158:0.158:0.158))
    (IOPATH (negedge RN) Q () (0.170:0.170:0.170))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.080:0.080:0.080))
    (SETUP (negedge D) (posedge CK) (0.079:0.095:0.095))
    (HOLD (posedge D) (posedge CK) (-0.031:-0.031:-0.031))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.063:-0.063))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.162:0.162:0.162))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.064:0.064:0.064))
    (SETUP (negedge D) (posedge CK) (0.070:0.074:0.074))
    (HOLD (posedge D) (posedge CK) (-0.018:-0.019:-0.019))
    (HOLD (negedge D) (posedge CK) (-0.041:-0.045:-0.045))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.162:0.162:0.162))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.064:0.064:0.064))
    (SETUP (negedge D) (posedge CK) (0.070:0.074:0.074))
    (HOLD (posedge D) (posedge CK) (-0.018:-0.019:-0.019))
    (HOLD (negedge D) (posedge CK) (-0.041:-0.045:-0.045))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "DFFRHQX8")
  (INSTANCE gb_addr_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.162:0.162:0.162))
    (IOPATH (negedge RN) Q () (0.175:0.175:0.175))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.049:0.049:0.049))
    (WIDTH (negedge CK) (0.103:0.103:0.103))
    (SETUP (posedge D) (posedge CK) (0.071:0.071:0.071))
    (SETUP (negedge D) (posedge CK) (0.076:0.079:0.079))
    (HOLD (posedge D) (posedge CK) (-0.024:-0.024:-0.024))
    (HOLD (negedge D) (posedge CK) (-0.046:-0.049:-0.049))
    (SETUP (posedge RN) (posedge CK) (-0.020:-0.020:-0.020))
    (HOLD (posedge RN) (posedge CK) (0.054:0.054:0.054))
    (WIDTH (negedge RN) (0.088:0.088:0.088))
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C169)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C188)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C191)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C192)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C196)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C197)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C198)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C202)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C203)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C204)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE C208)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C209)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE C210)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    (IOPATH B Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "TLATNTSCAX2")
  (INSTANCE clk_gate_weight_addr_reg/latch)
  (DELAY
    (ABSOLUTE
    (IOPATH CK ECK (0.516:0.516:0.516) (0.314:0.314:0.314))
    )
  )
  (TIMINGCHECK
    (WIDTH (negedge CK) (0.074:0.074:0.074))
  )
)
(CELL
  (CELLTYPE "TLATNTSCAX2")
  (INSTANCE clk_gate_input_addr_reg/latch)
  (DELAY
    (ABSOLUTE
    (IOPATH CK ECK (0.574:0.574:0.574) (0.345:0.345:0.345))
    )
  )
  (TIMINGCHECK
    (WIDTH (negedge CK) (0.074:0.074:0.074))
  )
)
(CELL
  (CELLTYPE "TLATNTSCAX2")
  (INSTANCE clk_gate_gb_addr_reg/latch)
  (DELAY
    (ABSOLUTE
    (IOPATH CK ECK (0.717:0.717:0.717) (0.422:0.422:0.422))
    )
  )
  (TIMINGCHECK
    (WIDTH (negedge CK) (0.074:0.074:0.074))
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk3\[1\]\.ibuf/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk3\[1\]\.ibuf/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "SRAM_SP_800x32")
  (INSTANCE genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.078:0.078:0.078))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.240:1.240:1.240))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.345:0.345:0.345))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.227:0.227:0.227))
    (SETUP (negedge WEN) (posedge CLK) (0.239:0.239:0.239))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[9]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[9]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[9] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[8]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[8]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[8] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[7]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[7] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[6]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[5]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[5] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[4]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[3]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[3] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[2]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[2] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[1]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[1] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[0]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[31]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[31]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[31]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[31]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[30]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[30]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[30]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[30]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[29]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[29]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[29]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[29]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[28]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[28]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[28]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[28]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[27]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[27]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[27]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[27]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[26]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[26]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[26]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[26]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[25]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[25]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[25]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[25]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[24]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[24]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[24]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[24]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[23]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[23]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[23]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[23]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[22]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[22]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[22]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[22]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[21]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[21]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[21]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[21]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[20]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[20]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[20]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[20]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[19]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[19]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[19]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[19]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[18]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[18]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[18]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[18]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[17]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[17]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[17]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[17]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[16]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[16]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[16]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[16]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[15]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[15]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[14]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[14]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[13]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[13]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[12]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[12]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[11]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[11]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[10]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[10]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[9]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[9]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[8]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[8]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[7]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[7]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[6]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[6]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[5]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[5]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[4]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[4]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[3]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[3]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[2]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[2]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[1]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[1]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[0]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[0]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.030:0.030:0.030))
  )
)
(CELL
  (CELLTYPE "SRAM_SP_800x32")
  (INSTANCE genblk3\[1\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.078:0.078:0.078))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.240:1.240:1.240))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.345:0.345:0.345))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.227:0.227:0.227))
    (SETUP (negedge WEN) (posedge CLK) (0.239:0.239:0.239))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[9]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[9]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[9] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[8]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[8]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[8] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[7]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[7] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[6]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[5]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[5] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[4]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[3]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[3] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[2]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[2] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[1]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[1] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[0]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[31]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[31]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[31]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[31]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[30]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[30]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[30]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[30]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[29]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[29]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[29]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[29]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[28]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[28]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[28]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[28]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[27]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[27]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[27]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[27]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[26]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[26]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[26]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[26]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[25]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[25]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[25]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[25]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[24]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[24]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[24]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[24]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[23]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[23]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[23]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[23]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[22]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[22]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[22]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[22]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[21]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[21]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[21]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[21]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[20]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[20]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[20]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[20]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[19]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[19]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[19]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[19]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[18]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[18]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[18]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[18]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[17]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[17]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[17]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[17]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[16]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[16]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[16]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[16]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[15]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[15]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[14]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[14]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[13]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[13]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[12]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[12]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[11]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[11]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[10]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[10]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[9]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[9]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[8]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[8]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[7]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[7]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[6]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[6]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[5]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[5]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[4]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[4]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[3]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[3]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[2]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[2]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[1]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[1]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[0]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[0]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.030:0.030:0.030))
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk3\[0\]\.ibuf/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk3\[0\]\.ibuf/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "SRAM_SP_800x32")
  (INSTANCE genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[1\]\.genblk1\.SRAM800x32)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.078:0.078:0.078))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.240:1.240:1.240))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.345:0.345:0.345))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.227:0.227:0.227))
    (SETUP (negedge WEN) (posedge CLK) (0.239:0.239:0.239))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[9]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[9]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[9] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[8]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[8]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[8] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[7]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[7] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[6]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[5]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[5] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[4]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[3]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[3] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[2]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[2] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[1]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[1] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[0]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[31]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[31]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[31]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[31]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[30]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[30]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[30]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[30]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[29]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[29]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[29]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[29]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[28]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[28]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[28]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[28]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[27]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[27]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[27]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[27]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[26]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[26]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[26]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[26]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[25]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[25]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[25]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[25]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[24]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[24]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[24]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[24]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[23]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[23]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[23]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[23]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[22]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[22]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[22]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[22]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[21]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[21]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[21]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[21]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[20]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[20]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[20]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[20]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[19]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[19]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[19]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[19]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[18]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[18]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[18]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[18]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[17]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[17]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[17]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[17]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[16]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[16]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[16]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[16]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[15]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[15]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[14]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[14]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[13]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[13]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[12]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[12]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[11]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[11]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[10]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[10]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[9]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[9]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[8]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[8]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[7]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[7]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[6]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[6]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[5]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[5]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[4]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[4]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[3]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[3]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[2]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[2]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[1]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[1]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[0]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[0]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.030:0.030:0.030))
  )
)
(CELL
  (CELLTYPE "SRAM_SP_800x32")
  (INSTANCE genblk3\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM800x32)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[16] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[17] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[18] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[19] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[20] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[21] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[22] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[23] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[24] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[25] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[26] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[27] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[28] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[29] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[30] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[31] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.683:0.683:0.683) (0.697:0.697:0.697)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.844:0.844:0.844) (0.857:0.857:0.857)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (1.013:1.013:1.013) (1.026:1.026:1.026)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.130:1.130:1.130) (1.144:1.144:1.144)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.078:0.078:0.078))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.240:1.240:1.240))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.345:0.345:0.345))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.227:0.227:0.227))
    (SETUP (negedge WEN) (posedge CLK) (0.239:0.239:0.239))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[9]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[9]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[9] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[8]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[8]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[8] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[7]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[7] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[6]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[5]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[5] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[4]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.269:0.269:0.269))
    (SETUP (negedge A[3]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[3] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[2]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[2] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[1]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[1] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.270:0.270:0.270))
    (SETUP (negedge A[0]) (posedge CLK) (0.139:0.139:0.139))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[31]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[31]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[31]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[31]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[30]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[30]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[30]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[30]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[29]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[29]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[29]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[29]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[28]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[28]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[28]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[28]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[27]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[27]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[27]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[27]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[26]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[26]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[26]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[26]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[25]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[25]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[25]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[25]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[24]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[24]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[24]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[24]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[23]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[23]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[23]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[23]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[22]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[22]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[22]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[22]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[21]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[21]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[21]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[21]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[20]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[20]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[20]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[20]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[19]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[19]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[19]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[19]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[18]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[18]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[18]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[18]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[17]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[17]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[17]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[17]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[16]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[16]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[16]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[16]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[15]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[15]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[14]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[14]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[13]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[13]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[12]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[12]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[11]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[11]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[10]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[10]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[9]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[9]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[8]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[8]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[7]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[7]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[6]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[6]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[5]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[5]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[4]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[4]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[3]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[3]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[2]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[2]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[1]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[1]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.030:0.030:0.030))
    (SETUP (posedge D[0]) (posedge CLK) (0.060:0.060:0.060))
    (SETUP (negedge D[0]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.030:0.030:0.030))
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk2\[0\]\.wbuf/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk2\[0\]\.wbuf/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk2\[0\]\.wbuf/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "SRAM_SP_256x16")
  (INSTANCE genblk2\[0\]\.wbuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM256x16)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.617:0.617:0.617) (0.629:0.629:0.629)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.778:0.778:0.778) (0.789:0.789:0.789)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.946:0.946:0.946) (0.959:0.959:0.959)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.063:1.063:1.063) (1.076:1.076:1.076)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.069:0.069:0.069))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.195:1.195:1.195))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.348:0.348:0.348))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.218:0.218:0.218))
    (SETUP (negedge WEN) (posedge CLK) (0.235:0.235:0.235))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.230:0.230:0.230))
    (SETUP (negedge A[7]) (posedge CLK) (0.129:0.129:0.129))
    (HOLD A[7] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.226:0.226:0.226))
    (SETUP (negedge A[6]) (posedge CLK) (0.125:0.125:0.125))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.230:0.230:0.230))
    (SETUP (negedge A[5]) (posedge CLK) (0.129:0.129:0.129))
    (HOLD A[5] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.226:0.226:0.226))
    (SETUP (negedge A[4]) (posedge CLK) (0.125:0.125:0.125))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.230:0.230:0.230))
    (SETUP (negedge A[3]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD A[3] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.226:0.226:0.226))
    (SETUP (negedge A[2]) (posedge CLK) (0.125:0.125:0.125))
    (HOLD A[2] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.227:0.227:0.227))
    (SETUP (negedge A[1]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD A[1] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.228:0.228:0.228))
    (SETUP (negedge A[0]) (posedge CLK) (0.127:0.127:0.127))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[15]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[15]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[14]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[14]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[13]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[13]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[12]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[12]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[11]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[11]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[10]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[10]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[9]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[9]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[8]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[8]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[7]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[7]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[6]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[6]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[5]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[5]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[4]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[4]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[3]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[3]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[2]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[2]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[1]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[1]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.018:0.018:0.018))
    (SETUP (posedge D[0]) (posedge CLK) (0.070:0.070:0.070))
    (SETUP (negedge D[0]) (posedge CLK) (0.133:0.133:0.133))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.018:0.018:0.018))
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX40")
  (INSTANCE genblk1\[0\]\.ibuf/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk1\[0\]\.ibuf/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE genblk1\[0\]\.ibuf/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "SRAM_SP_512x16")
  (INSTANCE genblk1\[0\]\.ibuf/syn_mode\.rf_instance\[0\]\.genblk1\.SRAM512x16)
  (DELAY
    (ABSOLUTE
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[0] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[10] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[11] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[12] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[13] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[14] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[15] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[1] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[2] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[3] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[4] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[5] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[6] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[7] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[8] (999.000:999.000:999.000)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.631:0.631:0.631) (0.642:0.642:0.642)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (0.791:0.791:0.791) (0.802:0.802:0.802)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (0.960:0.960:0.960) (0.971:0.971:0.971)))
    (COND EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (1.077:1.077:1.077) (1.089:1.089:1.089)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    ( COND EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1 (IOPATH (posedge CLK) Q[9] (999.000:999.000:999.000)))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.070:0.070:0.070))
    (WIDTH (negedge CLK) (0.392:0.392:0.392))
    (PERIOD CLK (1.204:1.204:1.204))
    (SETUP (posedge CEN) (posedge CLK) (0.249:0.249:0.249))
    (SETUP (negedge CEN) (posedge CLK) (0.346:0.346:0.346))
    (HOLD CEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge WEN) (posedge CLK) (0.215:0.215:0.215))
    (SETUP (negedge WEN) (posedge CLK) (0.233:0.233:0.233))
    (HOLD WEN (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[8]) (posedge CLK) (0.232:0.232:0.232))
    (SETUP (negedge A[8]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD A[8] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[7]) (posedge CLK) (0.228:0.228:0.228))
    (SETUP (negedge A[7]) (posedge CLK) (0.124:0.124:0.124))
    (HOLD (posedge A[7]) (posedge CLK) (0.001:0.001:0.001))
    (HOLD (negedge A[7]) (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[6]) (posedge CLK) (0.232:0.232:0.232))
    (SETUP (negedge A[6]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD A[6] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[5]) (posedge CLK) (0.228:0.228:0.228))
    (SETUP (negedge A[5]) (posedge CLK) (0.124:0.124:0.124))
    (HOLD (posedge A[5]) (posedge CLK) (0.001:0.001:0.001))
    (HOLD (negedge A[5]) (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[4]) (posedge CLK) (0.232:0.232:0.232))
    (SETUP (negedge A[4]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD A[4] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[3]) (posedge CLK) (0.228:0.228:0.228))
    (SETUP (negedge A[3]) (posedge CLK) (0.124:0.124:0.124))
    (HOLD (posedge A[3]) (posedge CLK) (0.001:0.001:0.001))
    (HOLD (negedge A[3]) (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[2]) (posedge CLK) (0.228:0.228:0.228))
    (SETUP (negedge A[2]) (posedge CLK) (0.124:0.124:0.124))
    (HOLD (posedge A[2]) (posedge CLK) (0.001:0.001:0.001))
    (HOLD (negedge A[2]) (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[1]) (posedge CLK) (0.229:0.229:0.229))
    (SETUP (negedge A[1]) (posedge CLK) (0.125:0.125:0.125))
    (HOLD (posedge A[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge A[1]) (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge A[0]) (posedge CLK) (0.230:0.230:0.230))
    (SETUP (negedge A[0]) (posedge CLK) (0.126:0.126:0.126))
    (HOLD A[0] (posedge CLK) (0.000:0.000:0.000))
    (SETUP (posedge D[15]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[15]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[15]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[15]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[14]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[14]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[14]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[14]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[13]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[13]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[13]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[13]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[12]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[12]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[12]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[12]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[11]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[11]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[11]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[11]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[10]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[10]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[10]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[10]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[9]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[9]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[9]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[9]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[8]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[8]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[8]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[8]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[7]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[7]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[7]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[7]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[6]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[6]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[6]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[6]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[5]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[5]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[5]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[5]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[4]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[4]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[4]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[4]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[3]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[3]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[3]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[3]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[2]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[2]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[2]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[2]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[1]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[1]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[1]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[1]) (posedge CLK) (0.019:0.019:0.019))
    (SETUP (posedge D[0]) (posedge CLK) (0.065:0.065:0.065))
    (SETUP (negedge D[0]) (posedge CLK) (0.128:0.128:0.128))
    (HOLD (posedge D[0]) (posedge CLK) (0.000:0.000:0.000))
    (HOLD (negedge D[0]) (posedge CLK) (0.019:0.019:0.019))
  )
)
)
