Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 19 19:29:55 2023
| Host         : RAEHYEON-AERO15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1104)
---------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.183        0.000                      0                 7126        0.018        0.000                      0                 7126        0.538        0.000                       0                  2937  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.490        0.000                      0                 6996        0.018        0.000                      0                 6996        3.750        0.000                       0                  2848  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        1.183        0.000                      0                  130        0.210        0.000                      0                  130        6.234        0.000                       0                    76  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 2.452ns (31.195%)  route 5.408ns (68.805%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.604    10.891    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.521    12.700    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.429    12.381    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[10]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 2.452ns (31.195%)  route 5.408ns (68.805%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.604    10.891    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.521    12.700    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.429    12.381    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 2.452ns (31.195%)  route 5.408ns (68.805%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.604    10.891    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.521    12.700    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X27Y94         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.429    12.381    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[0]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[2]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[2]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[3]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[5]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[8]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[8]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.452ns (31.572%)  route 5.314ns (68.428%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.737     3.031    audio/audio_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.481 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.685     6.166    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.290 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.290    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry_i_4_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.803 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=6, routed)           1.105     7.908    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_20
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.032 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]_i_3/O
                         net (fo=4, routed)           1.144     9.176    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_2__0
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.300 f  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.870    10.170    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X26Y94         LUT4 (Prop_lut4_I1_O)        0.117    10.287 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.510    10.797    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        1.525    12.704    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y95         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.429    12.350    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[9]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.548     0.884    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/Q
                         net (fo=1, routed)           0.170     1.201    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.855     1.221    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.243     1.183    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.548     0.884    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/Q
                         net (fo=1, routed)           0.219     1.266    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.855     1.221    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.236    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.679%)  route 0.220ns (57.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.548     0.884    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[18]/Q
                         net (fo=1, routed)           0.220     1.268    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.855     1.221    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.236    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.591%)  route 0.174ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.641     0.977    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X34Y101        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.174     1.315    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X34Y99         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.826     1.192    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.634     0.970    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y114        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.221    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X38Y114        SRL16E                                       r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.905     1.271    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y114        SRL16E                                       r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     0.983    
    SLICE_X38Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.166    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.410%)  route 0.296ns (58.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.575     0.911    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X30Y92         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/Q
                         net (fo=6, routed)           0.296     1.370    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[12]
    SLICE_X31Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.415 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/p_0_in[0]
    SLICE_X31Y101        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.931     1.297    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X31Y101        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.555     0.891    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.056     1.087    audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X38Y91         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.823     1.189    audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    audio/audio_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.878%)  route 0.159ns (46.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.659     0.995    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X28Y100        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/Q
                         net (fo=2, routed)           0.159     1.295    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]_0[11]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.340 r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[46]_i_2__2/O
                         net (fo=1, routed)           0.000     1.340    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer[46]
    SLICE_X27Y99         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.844     1.210    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    audio/audio_system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.641     0.977    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X34Y101        FDRE                                         r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.204     1.345    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X34Y98         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.826     1.192    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    audio/audio_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.576%)  route 0.261ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.566     0.902    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X30Y78         FDRE                                         r  audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/Q
                         net (fo=1, routed)           0.261     1.327    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X2Y15         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio/audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2848, routed)        0.852     1.218    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y15         RAMB36E1                                     r  audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.954    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.250    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio/audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  audio/audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y68    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y68    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y68    audio/audio_system_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y84    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y84    audio/audio_system_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.208ns  (logic 3.496ns (28.636%)  route 8.712ns (71.364%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 20.056 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.755    14.762    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X108Y107       LUT5 (Prop_lut5_I1_O)        0.117    14.879 r  display_timings_inst/o_tmds[2]_i_2__1/O
                         net (fo=12, routed)          0.896    15.775    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X108Y106       LUT6 (Prop_lut6_I0_O)        0.348    16.123 r  display_timings_inst/bias[1]_i_2/O
                         net (fo=17, routed)          0.851    16.974    display_timings_inst/bias[4]_i_9__1
    SLICE_X110Y108       LUT5 (Prop_lut5_I1_O)        0.150    17.124 f  display_timings_inst/bias[4]_i_20__0/O
                         net (fo=3, routed)           1.062    18.186    display_timings_inst/bias[4]_i_20__0_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I1_O)        0.326    18.512 r  display_timings_inst/bias[4]_i_7__0/O
                         net (fo=1, routed)           0.680    19.192    HDMI_out/encode_ch1/bias_reg[4]_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.124    19.316 r  HDMI_out/encode_ch1/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    19.316    HDMI_out/encode_ch1/bias[4]_i_1__1_n_0
    SLICE_X112Y108       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.859    20.056    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y108       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.534    20.590    
                         clock uncertainty           -0.168    20.421    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.077    20.498    HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.498    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.028ns  (logic 3.737ns (31.068%)  route 8.291ns (68.932%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 20.056 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.619    14.626    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y108       LUT5 (Prop_lut5_I0_O)        0.150    14.776 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=2, routed)           1.027    15.803    display_timings_inst/bias[1]_i_8_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.326    16.129 f  display_timings_inst/bias[1]_i_3__0/O
                         net (fo=28, routed)          0.778    16.907    HDMI_out/encode_ch1/bias_reg[1]_5
    SLICE_X113Y107       LUT2 (Prop_lut2_I1_O)        0.150    17.057 r  HDMI_out/encode_ch1/bias[2]_i_3__1/O
                         net (fo=2, routed)           0.819    17.876    display_timings_inst/bias_reg[3]_4
    SLICE_X111Y108       LUT5 (Prop_lut5_I4_O)        0.354    18.230 r  display_timings_inst/bias[4]_i_2__1/O
                         net (fo=2, routed)           0.580    18.810    HDMI_out/encode_ch1/bias_reg[3]_1
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.326    19.136 r  HDMI_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.136    HDMI_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X113Y108       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.859    20.056    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X113Y108       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.534    20.590    
                         clock uncertainty           -0.168    20.421    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.029    20.450    HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.810ns  (logic 3.287ns (27.832%)  route 8.523ns (72.168%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 f  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 f  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 f  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 r  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.661    14.667    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_5
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    14.791 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_2/O
                         net (fo=17, routed)          1.407    16.199    display_timings_inst/o_tmds_reg[8]
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.152    16.351 f  display_timings_inst/bias[4]_i_9__0/O
                         net (fo=5, routed)           0.706    17.056    HDMI_out/encode_ch0/bias_reg[3]_2
    SLICE_X108Y119       LUT2 (Prop_lut2_I1_O)        0.332    17.388 r  HDMI_out/encode_ch0/bias[4]_i_12__0/O
                         net (fo=2, routed)           0.668    18.056    display_timings_inst/bias_reg[4]_2
    SLICE_X108Y119       LUT6 (Prop_lut6_I1_O)        0.124    18.180 r  display_timings_inst/bias[4]_i_5__0/O
                         net (fo=1, routed)           0.614    18.794    HDMI_out/encode_ch0/bias_reg[4]_0
    SLICE_X109Y117       LUT5 (Prop_lut5_I2_O)        0.124    18.918 r  HDMI_out/encode_ch0/bias[4]_i_2__0/O
                         net (fo=1, routed)           0.000    18.918    HDMI_out/encode_ch0/bias[4]_i_2__0_n_0
    SLICE_X109Y117       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.849    20.046    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X109Y117       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.534    20.580    
                         clock uncertainty           -0.168    20.411    
    SLICE_X109Y117       FDRE (Setup_fdre_C_D)        0.029    20.440    HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 3.287ns (27.945%)  route 8.475ns (72.055%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 f  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 f  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 f  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 r  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.661    14.667    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_5
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    14.791 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_2/O
                         net (fo=17, routed)          1.407    16.199    display_timings_inst/o_tmds_reg[8]
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.152    16.351 f  display_timings_inst/bias[4]_i_9__0/O
                         net (fo=5, routed)           0.706    17.056    HDMI_out/encode_ch0/bias_reg[3]_2
    SLICE_X108Y119       LUT2 (Prop_lut2_I1_O)        0.332    17.388 r  HDMI_out/encode_ch0/bias[4]_i_12__0/O
                         net (fo=2, routed)           0.677    18.065    HDMI_out/encode_ch0/bias_reg[2]_1
    SLICE_X108Y119       LUT4 (Prop_lut4_I3_O)        0.124    18.189 r  HDMI_out/encode_ch0/bias[3]_i_2__0/O
                         net (fo=1, routed)           0.557    18.746    HDMI_out/encode_ch0/bias[3]_i_2__0_n_0
    SLICE_X108Y117       LUT5 (Prop_lut5_I2_O)        0.124    18.870 r  HDMI_out/encode_ch0/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    18.870    HDMI_out/encode_ch0/bias[3]_i_1__1_n_0
    SLICE_X108Y117       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.849    20.046    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y117       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.534    20.580    
                         clock uncertainty           -0.168    20.411    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.077    20.488    HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.488    
                         arrival time                         -18.870    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.756ns  (logic 3.475ns (29.559%)  route 8.281ns (70.441%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 20.056 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.619    14.626    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y108       LUT5 (Prop_lut5_I0_O)        0.150    14.776 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=2, routed)           1.027    15.803    display_timings_inst/bias[1]_i_8_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.326    16.129 r  display_timings_inst/bias[1]_i_3__0/O
                         net (fo=28, routed)          0.858    16.987    display_timings_inst/bias[1]_i_11__1_0
    SLICE_X112Y106       LUT5 (Prop_lut5_I3_O)        0.116    17.103 r  display_timings_inst/bias[4]_i_17__1/O
                         net (fo=1, routed)           0.718    17.822    display_timings_inst/bias[4]_i_17__1_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I5_O)        0.328    18.150 r  display_timings_inst/bias[4]_i_6/O
                         net (fo=1, routed)           0.590    18.740    display_timings_inst/bias[4]_i_6_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I4_O)        0.124    18.864 r  display_timings_inst/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.864    HDMI_out/encode_ch2/bias_reg[4]_1[3]
    SLICE_X112Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.859    20.056    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.534    20.590    
                         clock uncertainty           -0.168    20.421    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)        0.081    20.502    HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.502    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.657ns  (logic 3.478ns (29.836%)  route 8.179ns (70.164%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 20.055 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.619    14.626    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y108       LUT5 (Prop_lut5_I0_O)        0.150    14.776 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=2, routed)           1.027    15.803    display_timings_inst/bias[1]_i_8_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.326    16.129 r  display_timings_inst/bias[1]_i_3__0/O
                         net (fo=28, routed)          0.784    16.913    gfx_inst/sprite_compositor_2/bias_reg[2]_2
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.120    17.033 r  gfx_inst/sprite_compositor_2/bias[4]_i_21__0/O
                         net (fo=3, routed)           0.705    17.739    display_timings_inst/bias_reg[4]_0
    SLICE_X111Y109       LUT5 (Prop_lut5_I1_O)        0.327    18.066 r  display_timings_inst/bias[2]_i_5__0/O
                         net (fo=1, routed)           0.575    18.641    HDMI_out/encode_ch1/bias_reg[2]_2
    SLICE_X111Y109       LUT6 (Prop_lut6_I5_O)        0.124    18.765 r  HDMI_out/encode_ch1/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.765    HDMI_out/encode_ch1/bias[2]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.858    20.055    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y109       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.534    20.589    
                         clock uncertainty           -0.168    20.420    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)        0.029    20.449    HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.449    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.547ns  (logic 3.475ns (30.095%)  route 8.072ns (69.905%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 20.056 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.619    14.626    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y108       LUT5 (Prop_lut5_I0_O)        0.150    14.776 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=2, routed)           1.027    15.803    display_timings_inst/bias[1]_i_8_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.326    16.129 r  display_timings_inst/bias[1]_i_3__0/O
                         net (fo=28, routed)          0.840    16.969    display_timings_inst/bias[1]_i_11__1_0
    SLICE_X111Y106       LUT2 (Prop_lut2_I0_O)        0.118    17.087 r  display_timings_inst/bias[4]_i_9/O
                         net (fo=2, routed)           0.423    17.510    display_timings_inst/bias[4]_i_9_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I3_O)        0.326    17.836 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=2, routed)           0.694    18.530    display_timings_inst/bias[4]_i_2_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I0_O)        0.124    18.654 r  display_timings_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    18.654    HDMI_out/encode_ch2/bias_reg[4]_1[2]
    SLICE_X111Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.859    20.056    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.534    20.590    
                         clock uncertainty           -0.168    20.421    
    SLICE_X111Y107       FDRE (Setup_fdre_C_D)        0.029    20.450    HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.228ns  (logic 3.391ns (30.202%)  route 7.837ns (69.798%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.576ns = ( 20.044 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 f  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 f  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 f  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 r  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.661    14.667    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_5
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124    14.791 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_2/O
                         net (fo=17, routed)          1.407    16.199    display_timings_inst/o_tmds_reg[8]
    SLICE_X109Y119       LUT4 (Prop_lut4_I3_O)        0.152    16.351 r  display_timings_inst/bias[4]_i_9__0/O
                         net (fo=5, routed)           0.706    17.056    display_timings_inst/o_tmds[8]_i_2
    SLICE_X108Y119       LUT4 (Prop_lut4_I3_O)        0.356    17.412 r  display_timings_inst/bias[2]_i_2/O
                         net (fo=1, routed)           0.595    18.007    display_timings_inst/bias[2]_i_2_n_0
    SLICE_X109Y118       LUT6 (Prop_lut6_I0_O)        0.328    18.335 r  display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.335    HDMI_out/encode_ch0/D[0]
    SLICE_X109Y118       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.847    20.044    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X109Y118       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.534    20.578    
                         clock uncertainty           -0.168    20.409    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)        0.029    20.438    HDMI_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.438    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.187ns  (logic 3.279ns (29.310%)  route 7.908ns (70.690%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 20.056 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.619    14.626    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y108       LUT5 (Prop_lut5_I0_O)        0.150    14.776 r  display_timings_inst/bias[1]_i_8/O
                         net (fo=2, routed)           1.027    15.803    display_timings_inst/bias[1]_i_8_n_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.326    16.129 r  display_timings_inst/bias[1]_i_3__0/O
                         net (fo=28, routed)          0.812    16.941    display_timings_inst/bias[1]_i_11__1_0
    SLICE_X110Y106       LUT4 (Prop_lut4_I2_O)        0.124    17.065 r  display_timings_inst/bias[3]_i_5/O
                         net (fo=2, routed)           0.679    17.744    display_timings_inst/bias[3]_i_5_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124    17.868 r  display_timings_inst/bias[2]_i_5/O
                         net (fo=1, routed)           0.303    18.171    display_timings_inst/bias[2]_i_5_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I5_O)        0.124    18.295 r  display_timings_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    18.295    HDMI_out/encode_ch2/bias_reg[4]_1[1]
    SLICE_X110Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.859    20.056    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y107       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.534    20.590    
                         clock uncertainty           -0.168    20.421    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.029    20.450    HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 3.115ns (29.019%)  route 7.619ns (70.981%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.977     7.108    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.518     7.626 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=15, routed)          0.904     8.529    display_timings_inst/Q[1]
    SLICE_X106Y99        LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  display_timings_inst/bias[1]_i_71/O
                         net (fo=1, routed)           0.000     8.653    display_timings_inst/bias[1]_i_71_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  display_timings_inst/bias_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.001     9.204    display_timings_inst/bias_reg[1]_i_24_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.538 r  display_timings_inst/bias_reg[1]_i_25/O[1]
                         net (fo=19, routed)          0.999    10.537    display_timings_inst/gfx_inst/sprite_compositor_2/sprite_render_y00_out[5]
    SLICE_X107Y98        LUT4 (Prop_lut4_I2_O)        0.303    10.840 r  display_timings_inst/bias[1]_i_11__0/O
                         net (fo=1, routed)           0.573    11.413    display_timings_inst/bias[1]_i_11__0_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  display_timings_inst/bias[1]_i_7__1/O
                         net (fo=7, routed)           1.379    12.916    gfx_inst/sprite_compositor_2/o_tmds[2]_i_2__0_1
    SLICE_X105Y106       LUT5 (Prop_lut5_I0_O)        0.152    13.068 r  gfx_inst/sprite_compositor_2/o_tmds[8]_i_5/O
                         net (fo=10, routed)          0.613    13.681    gfx_inst/sprite_compositor_2/sprite_x_flip_reg_3
    SLICE_X106Y107       LUT5 (Prop_lut5_I4_O)        0.326    14.007 f  gfx_inst/sprite_compositor_2/bias[1]_i_8__1/O
                         net (fo=12, routed)          0.669    14.676    display_timings_inst/o_tmds_reg[8]_1
    SLICE_X107Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.800 r  display_timings_inst/o_tmds[2]_i_2__0/O
                         net (fo=20, routed)          0.826    15.626    HDMI_out/encode_ch1/bias_reg[1]_6
    SLICE_X112Y109       LUT5 (Prop_lut5_I3_O)        0.116    15.742 r  HDMI_out/encode_ch1/bias[4]_i_5__1/O
                         net (fo=6, routed)           0.530    16.273    HDMI_out/encode_ch1/bias_reg[1]_1
    SLICE_X112Y109       LUT6 (Prop_lut6_I5_O)        0.328    16.601 r  HDMI_out/encode_ch1/o_tmds[7]_i_3__1/O
                         net (fo=5, routed)           0.792    17.392    display_timings_inst/o_tmds_reg[7]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.116    17.508 r  display_timings_inst/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.333    17.842    HDMI_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X112Y118       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.850    20.047    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y118       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.534    20.581    
                         clock uncertainty           -0.168    20.412    
    SLICE_X112Y118       FDRE (Setup_fdre_C_D)       -0.235    20.177    HDMI_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -17.842    
  -------------------------------------------------------------------
                         slack                                  2.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.611%)  route 0.660ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.660     2.941    HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.491%)  route 0.714ns (83.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.714     2.996    HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.369%)  route 0.720ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.720     3.002    HDMI_out/serialize_ch1/i_rst_oserdes
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.733    HDMI_out/serialize_ch1/slave10
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.712     2.144    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y116       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.164     2.308 r  HDMI_out/encode_ch0/bias_reg[1]/Q
                         net (fo=11, routed)          0.198     2.506    HDMI_out/encode_ch0/Q[0]
    SLICE_X108Y116       LUT5 (Prop_lut5_I4_O)        0.043     2.549 r  HDMI_out/encode_ch0/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.549    HDMI_out/encode_ch0/bias[1]_i_1_n_0
    SLICE_X108Y116       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.984     2.704    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y116       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.561     2.144    
    SLICE_X108Y116       FDRE (Hold_fdre_C_D)         0.133     2.277    HDMI_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.419%)  route 0.233ns (55.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.609     2.040    display_timings_inst/CLK
    SLICE_X103Y99        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141     2.181 f  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=16, routed)          0.233     2.414    display_timings_inst/Q[0]
    SLICE_X103Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.459 r  display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.459    display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X103Y99        FDRE                                         r  display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.879     2.599    display_timings_inst/CLK
    SLICE_X103Y99        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.559     2.040    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.091     2.131    display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.234ns (27.723%)  route 0.610ns (72.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.609     2.040    display_timings_inst/CLK
    SLICE_X103Y99        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141     2.181 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=16, routed)          0.443     2.624    display_timings_inst/Q[0]
    SLICE_X103Y104       LUT6 (Prop_lut6_I1_O)        0.045     2.669 r  display_timings_inst/o_sy[15]_i_8/O
                         net (fo=15, routed)          0.167     2.836    display_timings_inst/o_sy[15]_i_8_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.048     2.884 r  display_timings_inst/o_sy[5]_i_1/O
                         net (fo=1, routed)           0.000     2.884    display_timings_inst/o_sy[5]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.965     2.685    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[5]/C
                         clock pessimism             -0.294     2.391    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.131     2.522    display_timings_inst/o_sy_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch0/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.809%)  route 0.811ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.811     3.093    HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    HDMI_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.466%)  route 0.610ns (72.534%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.609     2.040    display_timings_inst/CLK
    SLICE_X103Y99        FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141     2.181 r  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=16, routed)          0.443     2.624    display_timings_inst/Q[0]
    SLICE_X103Y104       LUT6 (Prop_lut6_I1_O)        0.045     2.669 r  display_timings_inst/o_sy[15]_i_8/O
                         net (fo=15, routed)          0.167     2.836    display_timings_inst/o_sy[15]_i_8_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.045     2.881 r  display_timings_inst/o_sy[1]_i_1/O
                         net (fo=1, routed)           0.000     2.881    display_timings_inst/o_sy[1]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.965     2.685    display_timings_inst/CLK
    SLICE_X104Y104       FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
                         clock pessimism             -0.294     2.391    
    SLICE_X104Y104       FDSE (Hold_fdse_C_D)         0.120     2.511    display_timings_inst/o_sy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch2/o_tmds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/master10/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.713     2.145    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X113Y116       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     2.286 r  HDMI_out/encode_ch2/o_tmds_reg[0]/Q
                         net (fo=3, routed)           0.280     2.566    HDMI_out/serialize_ch2/i_data[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.192    HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch2/o_tmds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/master10/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.713     2.145    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X113Y116       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     2.286 r  HDMI_out/encode_ch2/o_tmds_reg[0]/Q
                         net (fo=3, routed)           0.280     2.566    HDMI_out/serialize_ch2/i_data[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.192    HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y129   HDMI_out/async_reset_instance/o_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y117   HDMI_out/encode_ch0/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y117   HDMI_out/encode_ch0/bias_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y114   display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y113   display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y113   display_timings_inst/o_sx_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y114   display_timings_inst/o_sx_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y114   display_timings_inst/o_sx_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y114   display_timings_inst/o_sx_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y112   display_timings_inst/o_sx_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y129   HDMI_out/async_reset_instance/o_rst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y88    HDMI_out/async_reset_instance/o_rst_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y119   HDMI_out/encode_ch0/o_tmds_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y119   HDMI_out/encode_ch0/o_tmds_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y119   HDMI_out/encode_ch0/o_tmds_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y119   HDMI_out/encode_ch0/o_tmds_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X113Y119   HDMI_out/encode_ch1/o_tmds_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y116   HDMI_out/encode_ch0/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y118   HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y117   HDMI_out/encode_ch0/bias_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



