# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Project_VGA_run_msim_rtl_systemverilog.do
# if ![file isdirectory Project_VGA_iputf_libs] {
# 	file mkdir Project_VGA_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo"
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:09:59 on Apr 23,2024
# vlog -reportprogress 300 C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 18:09:59 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30_sim/PLL_30.vo"                  
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:09:59 on Apr 23,2024
# vlog -reportprogress 300 C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30_sim/PLL_30.vo 
# -- Compiling module PLL_30
# 
# Top level modules:
# 	PLL_30
# End time: 18:09:59 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10_sim/PLL_10.vo"                  
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:09:59 on Apr 23,2024
# vlog -reportprogress 300 C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10_sim/PLL_10.vo 
# -- Compiling module PLL_10
# 
# Top level modules:
# 	PLL_10
# End time: 18:10:00 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:00 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v 
# -- Compiling module run_rom_r
# 
# Top level modules:
# 	run_rom_r
# End time: 18:10:00 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:00 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v 
# -- Compiling module run_rom_g
# 
# Top level modules:
# 	run_rom_g
# End time: 18:10:00 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:00 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v 
# -- Compiling module run_rom_b
# 
# Top level modules:
# 	run_rom_b
# End time: 18:10:00 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:00 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v 
# -- Compiling module pika_rom_r
# 
# Top level modules:
# 	pika_rom_r
# End time: 18:10:00 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:00 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v 
# -- Compiling module pika_rom_g
# 
# Top level modules:
# 	pika_rom_g
# End time: 18:10:01 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:01 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v 
# -- Compiling module pika_rom_b
# 
# Top level modules:
# 	pika_rom_b
# End time: 18:10:01 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:01 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v 
# -- Compiling module heart_rom_r
# 
# Top level modules:
# 	heart_rom_r
# End time: 18:10:01 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:01 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v 
# -- Compiling module heart_rom_g
# 
# Top level modules:
# 	heart_rom_g
# End time: 18:10:01 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:01 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v 
# -- Compiling module heart_rom_b
# 
# Top level modules:
# 	heart_rom_b
# End time: 18:10:01 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:01 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v 
# -- Compiling module ekans_rom_r
# 
# Top level modules:
# 	ekans_rom_r
# End time: 18:10:02 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:02 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v 
# -- Compiling module ekans_rom_g
# 
# Top level modules:
# 	ekans_rom_g
# End time: 18:10:02 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:02 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v 
# -- Compiling module ekans_rom_b
# 
# Top level modules:
# 	ekans_rom_b
# End time: 18:10:02 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:02 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v 
# -- Compiling module attack_rom_r
# 
# Top level modules:
# 	attack_rom_r
# End time: 18:10:02 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:02 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v 
# -- Compiling module attack_rom_g
# 
# Top level modules:
# 	attack_rom_g
# End time: 18:10:02 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:02 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v 
# -- Compiling module attack_rom_b
# 
# Top level modules:
# 	attack_rom_b
# End time: 18:10:03 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/frame_buffer.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:03 on Apr 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/frame_buffer.sv 
# -- Compiling module frame_buffer
# 
# Top level modules:
# 	frame_buffer
# End time: 18:10:03 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:03 on Apr 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 18:10:03 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:03 on Apr 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:10:03 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:03 on Apr 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv 
# -- Compiling module pattern_generator
# 
# Top level modules:
# 	pattern_generator
# End time: 18:10:03 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA {C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/tb_VGA.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:10:04 on Apr 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA" C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/tb_VGA.sv 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 18:10:04 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_VGA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_VGA 
# Start time: 18:10:04 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2685) [TFMPC] - Too few port connections for 'clock_generator_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'phout'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'updn'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator_sim/clock_generator.vo(46): (vopt-2718) [TFMPC] - Missing connection for port 'refclk1'.
# ** Note: (vopt-143) Recognized 1 FSM in module "dps_extra_kick(fast)".
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv(20): (vopt-2685) [TFMPC] - Too few port connections for 'vga_clock'.  Expected 4, found 3.
# ** Warning: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv(20): (vopt-2718) [TFMPC] - Missing connection for port 'locked'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=25.
# Loading sv_std.std
# Loading work.tb_VGA(fast)
# Loading work.top(fast)
# Loading work.clock_generator(fast)
# Loading altera_lnsim_ver.altera_lnsim_functions(fast)
# Loading altera_lnsim_ver.altera_pll(fast)
# Loading altera_lnsim_ver.dps_extra_kick(fast)
# Loading altera_lnsim_ver.dprio_init(fast)
# Loading altera_lnsim_ver.altera_generic_pll_functions(fast)
# Loading altera_lnsim_ver.generic_pll(fast)
# Loading work.vga_controller(fast)
# Loading work.pattern_generator(fast)
# Loading work.frame_buffer(fast)
# Loading work.pika_rom_r(fast)
# Loading work.pika_rom_g(fast)
# Loading work.pika_rom_b(fast)
# Loading work.ekans_rom_r(fast)
# Loading work.ekans_rom_g(fast)
# Loading work.ekans_rom_b(fast)
# Loading work.heart_rom_r(fast)
# Loading work.heart_rom_g(fast)
# Loading work.heart_rom_b(fast)
# Loading work.attack_rom_r(fast)
# Loading work.attack_rom_g(fast)
# Loading work.attack_rom_b(fast)
# Loading work.run_rom_r(fast)
# Loading work.run_rom_g(fast)
# Loading work.run_rom_b(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prr File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prg File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prb File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrr File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrg File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrb File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 71
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
add wave -position insertpoint sim:/tb_VGA/dut/ctr1/*
add wave -position insertpoint sim:/tb_VGA/dut/pattern_gen1/prr/*
add wave -position insertpoint sim:/tb_VGA/dut/pattern_gen1/prg/*
add wave -position insertpoint sim:/tb_VGA/dut/pattern_gen1/prb/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=25.
# Loading work.tb_VGA(fast)
# Loading work.top(fast)
# Loading work.clock_generator(fast)
# Loading altera_lnsim_ver.altera_lnsim_functions(fast)
# Loading altera_lnsim_ver.altera_pll(fast)
# Loading altera_lnsim_ver.dps_extra_kick(fast)
# Loading altera_lnsim_ver.dprio_init(fast)
# Loading altera_lnsim_ver.altera_generic_pll_functions(fast)
# Loading altera_lnsim_ver.generic_pll(fast)
# Loading work.vga_controller(fast)
# Loading work.pattern_generator(fast)
# Loading work.frame_buffer(fast)
# Loading work.pika_rom_r(fast)
# Loading work.pika_rom_g(fast)
# Loading work.pika_rom_b(fast)
# Loading work.ekans_rom_r(fast)
# Loading work.ekans_rom_g(fast)
# Loading work.ekans_rom_b(fast)
# Loading work.heart_rom_r(fast)
# Loading work.heart_rom_g(fast)
# Loading work.heart_rom_b(fast)
# Loading work.attack_rom_r(fast)
# Loading work.attack_rom_g(fast)
# Loading work.attack_rom_b(fast)
# Loading work.run_rom_r(fast)
# Loading work.run_rom_g(fast)
# Loading work.run_rom_b(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prr File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prg File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/prb File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrr File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrg File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_out'. The port definition is at: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb_VGA/dut/pattern_gen1/rrb File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 71
run -all
# Info: hierarchical_name = tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_VGA.dut.vga_clock.clock_generator_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# End time: 22:15:11 on Apr 23,2024, Elapsed time: 4:05:07
# Errors: 0, Warnings: 31
