

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_end'
================================================================
* Date:           Sat Apr  5 07:02:56 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.983 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.340 us|  0.340 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_end   |       66|       66|         5|          1|          1|    63|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_p_1 = alloca i32 1"   --->   Operation 8 'alloca' 'min_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%min_s = alloca i32 1"   --->   Operation 9 'alloca' 'min_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%min_s_1 = alloca i32 1"   --->   Operation 10 'alloca' 'min_s_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%min_p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %min_p"   --->   Operation 11 'read' 'min_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %min_s_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %min_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %min_p_read, i64 %min_p_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s = load i7 %min_s_1" [viterbi.c:42]   --->   Operation 16 'load' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp_eq  i7 %s, i7 64" [viterbi.c:40]   --->   Operation 18 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body82.split, void %for.end91.exitStub" [viterbi.c:40]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %s" [viterbi.c:41]   --->   Operation 21 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln41 = add i14 %zext_ln41, i14 8896" [viterbi.c:41]   --->   Operation 22 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i7 %s" [viterbi.c:42]   --->   Operation 23 'trunc' 'trunc_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln40 = add i7 %s, i7 1" [viterbi.c:40]   --->   Operation 24 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %min_s_1" [viterbi.c:40]   --->   Operation 25 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %add_ln41" [viterbi.c:41]   --->   Operation 26 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln41_1" [viterbi.c:41]   --->   Operation 27 'getelementptr' 'llike_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.98ns)   --->   "%p = load i14 %llike_addr_3" [viterbi.c:41]   --->   Operation 28 'load' 'p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 29 [1/2] (2.98ns)   --->   "%p = load i14 %llike_addr_3" [viterbi.c:41]   --->   Operation 29 'load' 'p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%min_p_1_load = load i64 %min_p_1" [viterbi.c:42]   --->   Operation 30 'load' 'min_p_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i64 %p" [viterbi.c:42]   --->   Operation 31 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42, i32 52, i32 62" [viterbi.c:42]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %bitcast_ln42" [viterbi.c:42]   --->   Operation 33 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 34 'bitcast' 'bitcast_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42_1, i32 52, i32 62" [viterbi.c:42]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i64 %bitcast_ln42_1" [viterbi.c:42]   --->   Operation 36 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln42 = icmp_ne  i11 %tmp, i11 2047" [viterbi.c:42]   --->   Operation 37 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.98ns)   --->   "%icmp_ln42_1 = icmp_eq  i52 %trunc_ln42, i52 0" [viterbi.c:42]   --->   Operation 38 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln42_2 = icmp_ne  i11 %tmp_1, i11 2047" [viterbi.c:42]   --->   Operation 39 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.98ns)   --->   "%icmp_ln42_3 = icmp_eq  i52 %trunc_ln42_1, i52 0" [viterbi.c:42]   --->   Operation 40 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 41 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%min_s_load = load i8 %min_s"   --->   Operation 55 'load' 'min_s_load' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %min_s_out, i8 %min_s_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%min_s_load_1 = load i8 %min_s" [viterbi.c:42]   --->   Operation 42 'load' 'min_s_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [viterbi.c:8]   --->   Operation 43 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [viterbi.c:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2" [viterbi.c:42]   --->   Operation 45 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 46 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%and_ln42 = and i1 %tmp_2, i1 %or_ln42_1" [viterbi.c:42]   --->   Operation 47 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %and_ln42, i1 %or_ln42" [viterbi.c:42]   --->   Operation 48 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.41ns)   --->   "%min_p_3 = select i1 %and_ln42_1, i64 %p, i64 %min_p_1_load" [viterbi.c:42]   --->   Operation 49 'select' 'min_p_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %trunc_ln42_2" [viterbi.c:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%min_s_4 = select i1 %and_ln42_1, i8 %zext_ln42, i8 %min_s_load_1" [viterbi.c:42]   --->   Operation 51 'select' 'min_s_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln40 = store i8 %min_s_4, i8 %min_s" [viterbi.c:40]   --->   Operation 52 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln40 = store i64 %min_p_3, i64 %min_p_1" [viterbi.c:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body82" [viterbi.c:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('min_s') [6]  (0 ns)
	'load' operation ('s', viterbi.c:42) on local variable 'min_s' [13]  (0 ns)
	'add' operation ('add_ln40', viterbi.c:40) [46]  (0.706 ns)
	'store' operation ('store_ln40', viterbi.c:40) of variable 'add_ln40', viterbi.c:40 on local variable 'min_s' [47]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr_3', viterbi.c:41) [24]  (0 ns)
	'load' operation ('p', viterbi.c:41) on array 'llike' [26]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('p', viterbi.c:41) on array 'llike' [26]  (2.98 ns)

 <State 4>: 2.01ns
The critical path consists of the following:
	'load' operation ('min_p_1_load', viterbi.c:42) on local variable 'min_p' [19]  (0 ns)
	'dcmp' operation ('tmp_2', viterbi.c:42) [39]  (2.01 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', viterbi.c:42) [39]  (2.01 ns)
	'and' operation ('and_ln42', viterbi.c:42) [40]  (0 ns)
	'and' operation ('and_ln42_1', viterbi.c:42) [41]  (0.122 ns)
	'select' operation ('min_p', viterbi.c:42) [42]  (0.411 ns)
	'store' operation ('store_ln40', viterbi.c:40) of variable 'min_p', viterbi.c:42 on local variable 'min_p' [49]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
