// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/a/Bit.hdl
/**
 * 1-bit register:
 * If load is asserted, the register's value is set to in;
 * Otherwise, the register maintains its current value:
 * if (load(t)) out(t+1) = in(t), else out(t+1) = out(t)
 */
CHIP Bit {
    IN in, load;
    OUT out;

    PARTS:
    // The output of the DFF are fed back to the Mux gate to create the "Remembering" part.
    Mux(a=dffout , b=in , sel=load , out=muxout );
    DFF(in=muxout , out=dffout );
    And(a=dffout , b=true , out=out );
}