
*** Running vivado
    with args -log ZYNQ_CORE_PL_DDR_RW_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYNQ_CORE_PL_DDR_RW_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ZYNQ_CORE_PL_DDR_RW_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/ip_repo/PL_DDR_RW_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_PL_DDR_RW_0_0
Command: synth_design -top ZYNQ_CORE_PL_DDR_RW_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5532
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'PL_DDR_RW_v1_0_M00_AXI' with formal parameter declaration list [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:183]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'PL_DDR_RW_v1_0_M00_AXI' with formal parameter declaration list [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:186]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'PL_DDR_RW_v1_0_M00_AXI' with formal parameter declaration list [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:189]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'PL_DDR_RW_v1_0_M00_AXI' with formal parameter declaration list [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.777 ; gain = 408.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_PL_DDR_RW_0_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_PL_DDR_RW_0_0/synth/ZYNQ_CORE_PL_DDR_RW_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PL_DDR_RW_v1_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_DDR_RW_v1_0_M00_AXI' [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:167]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:167]
INFO: [Synth 8-226] default block is never used [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:753]
INFO: [Synth 8-6155] done synthesizing module 'PL_DDR_RW_v1_0_M00_AXI' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PL_DDR_RW_v1_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ipshared/02bb/hdl/PL_DDR_RW_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_PL_DDR_RW_0_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_PL_DDR_RW_0_0/synth/ZYNQ_CORE_PL_DDR_RW_0_0.v:53]
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[-1] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[-1] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module PL_DDR_RW_v1_0_M00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2857.312 ; gain = 503.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2875.230 ; gain = 521.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2875.230 ; gain = 521.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2875.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2987.949 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'PL_DDR_RW_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'PL_DDR_RW_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_PL_DDR_RW_0_0 has port m00_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-7129] Port m00_axi_bid[0] in module ZYNQ_CORE_PL_DDR_RW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[0] in module ZYNQ_CORE_PL_DDR_RW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rid[0] in module ZYNQ_CORE_PL_DDR_RW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rresp[0] in module ZYNQ_CORE_PL_DDR_RW_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    37|
|2     |LUT1   |    11|
|3     |LUT2   |    12|
|4     |LUT3   |    10|
|5     |LUT4   |    10|
|6     |LUT5   |     9|
|7     |LUT6   |    22|
|8     |FDRE   |   158|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2987.949 ; gain = 521.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2987.949 ; gain = 634.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2987.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f71ee0a3
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2987.949 ; gain = 1040.285
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.runs/ZYNQ_CORE_PL_DDR_RW_0_0_synth_1/ZYNQ_CORE_PL_DDR_RW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZYNQ_CORE_PL_DDR_RW_0_0, cache-ID = 0382a31853fb9959
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Workspace/SmartZYNQ_SP2/PL_DDR_PS_TEST/PL_DDR_PS_TEST.runs/ZYNQ_CORE_PL_DDR_RW_0_0_synth_1/ZYNQ_CORE_PL_DDR_RW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_CORE_PL_DDR_RW_0_0_utilization_synth.rpt -pb ZYNQ_CORE_PL_DDR_RW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 13:02:41 2025...
