{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-317,-111",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 6 -x 2000 -y 200 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_pb_go -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 6 -x 2000 -y 700 -defaultsOSRD
preplace port port-id_led_alarm -pg 1 -lvl 6 -x 2000 -y 720 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 5 -x 1790 -y 200 -swap {35 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 18 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80} -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 320L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 0L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 20L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 20R -pinDir dbg_clk right -pinY dbg_clk 40R -pinBusDir dbg_bus right -pinBusY dbg_bus 60R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 340L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 360L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 380L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 80R -pinDir sys_rst left -pinY sys_rst 400L
preplace inst ddr4_reset -pg 1 -lvl 3 -x 900 -y 160 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst ddr4_axi_interconnect -pg 1 -lvl 4 -x 1350 -y 360 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 80 78 81 79 76 77} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 100R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 80L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 0L -pinDir M00_ARESETN left -pinY M00_ARESETN 20L
preplace inst system_reset_100mhz -pg 1 -lvl 2 -x 490 -y 600 -swap {0 2 1 3 4 5 6 9 8 7} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 200R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 170 -y 580 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_interconnect -pg 1 -lvl 4 -x 1350 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 41 39 42 40 37 38} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 100L -pinDir ARESETN left -pinY ARESETN 60L -pinDir S00_ACLK left -pinY S00_ACLK 120L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 20L -pinDir M00_ARESETN left -pinY M00_ARESETN 40L
preplace inst ddr_control -pg 1 -lvl 3 -x 900 -y 580 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 20L
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1350 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 41 40 38} -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 60L -pinBusDir probe1 left -pinBusY probe1 40L -pinDir resetn left -pinY resetn 0L
preplace inst system_ila_1 -pg 1 -lvl 5 -x 1790 -y 60 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst go_button -pg 1 -lvl 3 -x 900 -y 860 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst logic_controller -pg 1 -lvl 5 -x 1790 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 40 37 38 36 39} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir BUTTON left -pinY BUTTON 160L -pinDir HEARTBEAT right -pinY HEARTBEAT 0R -pinDir ALARM right -pinY ALARM 20R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 120L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 140L
preplace netloc PIN_0_1 1 0 4 NJ 860 NJ 860 670 720 NJ
preplace netloc button_0_Q 1 3 2 1200 860 N
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 3 2 1120 260 1560
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 3 2 NJ 280 1520
preplace netloc ddr4_reset_peripheral_aresetn 1 3 2 1100 300 1540
preplace netloc ext_reset_in_0_1 1 0 2 NJ 640 NJ
preplace netloc logic_controller_LED 1 5 1 NJ 700
preplace netloc system_reset_100mhz_interconnect_aresetn 1 2 2 NJ 660 1160
preplace netloc system_reset_100mhz_peripheral_aresetn 1 2 3 710 680 1140 840 NJ
preplace netloc system_reset_100mhz_peripheral_reset 1 2 3 NJ 800 NJ 800 1540
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 4 300 540 690 700 1180 820 NJ
preplace netloc logic_controller_ALARM 1 5 1 NJ 720
preplace netloc C0_SYS_CLK_0_1 1 0 5 NJ 520 NJ 520 NJ 520 NJ 520 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 580
preplace netloc controller_0_M_AXI 1 4 1 1500 460n
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 200
preplace netloc ddr4_axi_interconnect_M00_AXI 1 4 1 1500 60n
preplace netloc ddr_control_0_M_AXI 1 3 1 1080 80n
preplace netloc system_interconnect_M00_AXI 1 4 1 N 200
levelinfo -pg 1 0 170 490 900 1350 1790 2000
pagesize -pg 1 -db -bbox -sgen -140 0 2150 940
",
   "No Loops_ScaleFactor":"0.771253",
   "No Loops_TopLeft":"-134,-76",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 830 -y 60 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 1 -x 230 -y 120 -defaultsOSRD
preplace inst ddr4_reset -pg 1 -lvl 2 -x 630 -y 180 -defaultsOSRD
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 1 1 N 160
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 1 1 N 140
preplace netloc ddr4_0_C0_DDR4 1 1 2 NJ 60 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 1 N 80
levelinfo -pg 1 0 230 630 830
pagesize -pg 1 -db -bbox -sgen -130 0 920 280
"
}
0
