Analysis & Synthesis report for PPWH
Sun Dec 22 00:47:20 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated
 18. Source assignments for InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated
 19. Source assignments for InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated
 20. Source assignments for InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated
 21. Source assignments for Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component|altsyncram_3en2:auto_generated
 22. Source assignments for DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1
 23. Source assignments for DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1
 24. Source assignments for DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1
 25. Source assignments for DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1
 26. Source assignments for FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|altsyncram_bfc1:altsyncram4
 27. Source assignments for FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|cntr_b1h:cntr5
 28. Parameter Settings for User Entity Instance: Mux2by1:pcmux
 29. Parameter Settings for User Entity Instance: FF321:ff0
 30. Parameter Settings for User Entity Instance: FF32:ff001
 31. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: FF321:ff1
 36. Parameter Settings for User Entity Instance: Mux2by1:ins1
 37. Parameter Settings for User Entity Instance: Controller3:c|Mux2by1:srcbmux
 38. Parameter Settings for User Entity Instance: Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: FF321:ff2
 40. Parameter Settings for User Entity Instance: Mux3by1:muxA
 41. Parameter Settings for User Entity Instance: Mux3by1:muxB
 42. Parameter Settings for User Entity Instance: Mux2by1:srcbmux
 43. Parameter Settings for User Entity Instance: Mux2by1:Flush
 44. Parameter Settings for User Entity Instance: FF32:ff3
 45. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c0
 46. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c1
 47. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c2
 48. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c3
 49. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c4
 50. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c5
 51. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c6
 52. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c7
 53. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c8
 54. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c9
 55. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c10
 56. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c11
 57. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c12
 58. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c13
 59. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c14
 60. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c15
 61. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c16
 62. Parameter Settings for User Entity Instance: MWCS:comb_67|FF32:ff1
 63. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c17
 64. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c18
 65. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c19
 66. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c20
 67. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c21
 68. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c22
 69. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c23
 70. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c24
 71. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c25
 72. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c26
 73. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c27
 74. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c28
 75. Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c29
 76. Parameter Settings for User Entity Instance: MWCS:comb_67|FF32:ff2
 77. Parameter Settings for User Entity Instance: FF32:ff4
 78. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: FF32:ff5
 83. Parameter Settings for User Entity Instance: mux4by1:resultmux
 84. Parameter Settings for Inferred Entity Instance: FF32:ff3|altshift_taps:q_rtl_0
 85. altsyncram Parameter Settings by Entity Instance
 86. altshift_taps Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst3"
 88. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst2"
 89. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst1"
 90. Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst0"
 91. Port Connectivity Checks: "FF32:ff4"
 92. Port Connectivity Checks: "MWCS:comb_67|FF32:ff2"
 93. Port Connectivity Checks: "MWCS:comb_67|CSA:c29"
 94. Port Connectivity Checks: "MWCS:comb_67|CSA:c28"
 95. Port Connectivity Checks: "MWCS:comb_67|CSA:c27"
 96. Port Connectivity Checks: "MWCS:comb_67|CSA:c26"
 97. Port Connectivity Checks: "MWCS:comb_67|CSA:c25"
 98. Port Connectivity Checks: "MWCS:comb_67|CSA:c24"
 99. Port Connectivity Checks: "MWCS:comb_67|CSA:c23"
100. Port Connectivity Checks: "MWCS:comb_67|CSA:c22"
101. Port Connectivity Checks: "MWCS:comb_67|CSA:c21"
102. Port Connectivity Checks: "MWCS:comb_67|CSA:c20"
103. Port Connectivity Checks: "MWCS:comb_67|CSA:c19"
104. Port Connectivity Checks: "MWCS:comb_67|CSA:c18"
105. Port Connectivity Checks: "MWCS:comb_67|CSA:c17"
106. Port Connectivity Checks: "MWCS:comb_67|CSA:c16"
107. Port Connectivity Checks: "MWCS:comb_67|CSA:c15"
108. Port Connectivity Checks: "MWCS:comb_67|CSA:c14"
109. Port Connectivity Checks: "MWCS:comb_67|CSA:c13"
110. Port Connectivity Checks: "MWCS:comb_67|CSA:c12"
111. Port Connectivity Checks: "MWCS:comb_67|CSA:c11"
112. Port Connectivity Checks: "MWCS:comb_67|CSA:c10"
113. Port Connectivity Checks: "MWCS:comb_67|CSA:c9"
114. Port Connectivity Checks: "MWCS:comb_67|CSA:c8"
115. Port Connectivity Checks: "MWCS:comb_67|CSA:c7"
116. Port Connectivity Checks: "MWCS:comb_67|CSA:c6"
117. Port Connectivity Checks: "MWCS:comb_67|CSA:c5"
118. Port Connectivity Checks: "MWCS:comb_67|CSA:c4"
119. Port Connectivity Checks: "MWCS:comb_67|CSA:c3"
120. Port Connectivity Checks: "MWCS:comb_67|CSA:c2"
121. Port Connectivity Checks: "MWCS:comb_67|CSA:c1"
122. Port Connectivity Checks: "MWCS:comb_67|CSA:c0"
123. Port Connectivity Checks: "MWCS:comb_67"
124. Port Connectivity Checks: "Mux2by1:Flush"
125. Port Connectivity Checks: "FF321:ff2"
126. Port Connectivity Checks: "Register:rff|Regis:Regis_inst"
127. Port Connectivity Checks: "Controller3:c|Mux2by1:srcbmux"
128. Port Connectivity Checks: "Mux2by1:ins1"
129. Port Connectivity Checks: "FF321:ff1"
130. Port Connectivity Checks: "Adder:a0"
131. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst3"
132. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst2"
133. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst1"
134. Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst0"
135. In-System Memory Content Editor Settings
136. Post-Synthesis Netlist Statistics for Top Partition
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages
139. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 22 00:47:20 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; PPWH                                        ;
; Top-level Entity Name           ; PPWH                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1182                                        ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 66,653                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PPWH               ; PPWH               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; ../SingleCycleProcessor/MultWithCarrySave/MWCS.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v                           ;             ;
; ../SingleCycleProcessor/MultWithCarrySave/CSA.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/CSA.v                            ;             ;
; ../PP/PP1.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PP/PP1.v                                                                ;             ;
; ../PP/FF321.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PP/FF321.v                                                              ;             ;
; ../SingleCycleProcessor/Register/Regis.v                           ; yes             ; User Wizard-Generated File                   ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Regis.v                                   ;             ;
; ../PipelinedProcessorwithoutHazard/ALU2.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ALU2.v                                  ;             ;
; ../SingleCycleProcessor/Register/Register.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v                                ;             ;
; ../SingleCycleProcessor/Mux3by1/Mux3by1.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v                                  ;             ;
; ../SingleCycleProcessor/Mux2by1/Mux2by1.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v                                  ;             ;
; ../SingleCycleProcessor/MainDecoder/MainDecoder.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v                          ;             ;
; ../SingleCycleProcessor/Instruction Memory/InstructionMemory.v     ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v             ;             ;
; ../SingleCycleProcessor/Instruction Memory/INST.v                  ; yes             ; User Wizard-Generated File                   ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v                          ;             ;
; ../SingleCycleProcessor/FF32/FF32.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v                                        ;             ;
; ../SingleCycleProcessor/Extend/Extend.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v                                    ;             ;
; ../SingleCycleProcessor/DataMemory/RAM.v                           ; yes             ; User Wizard-Generated File                   ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v                                   ;             ;
; ../SingleCycleProcessor/DataMemory/DataMemory.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v                            ;             ;
; ../SingleCycleProcessor/Adder/Adder.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v                                      ;             ;
; ../PipelinedProcessorwithoutHazard/ForwardingUnit.v                ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v                        ;             ;
; PPWH.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PPWH/PPWH.v                                                             ;             ;
; AluDecoder1.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PPWH/AluDecoder1.v                                                      ;             ;
; Controller3.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PPWH/Controller3.v                                                      ;             ;
; mux4by1.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/PC/Desktop/fyd/PPWH/mux4by1.v                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_u5i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_u5i1.tdf                                             ;             ;
; ../../PipelinedProcessorwithoutHazard/test.mif                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/test.mif                                ;             ;
; db/altsyncram_3en2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_3en2.tdf                                             ;             ;
; db/altsyncram_5cn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf                                             ;             ;
; db/altsyncram_5ne2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5ne2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sld871c8456/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                         ;             ;
; db/shift_taps_scv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/shift_taps_scv.tdf                                              ;             ;
; db/altsyncram_bfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_bfc1.tdf                                             ;             ;
; db/cntr_ohf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/cntr_ohf.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_b1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/PC/Desktop/fyd/PPWH/db/cntr_b1h.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1197      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1642      ;
;     -- 7 input functions                    ; 16        ;
;     -- 6 input functions                    ; 567       ;
;     -- 5 input functions                    ; 255       ;
;     -- 4 input functions                    ; 123       ;
;     -- <=3 input functions                  ; 681       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1182      ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 66653     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1009      ;
; Total fan-out                               ; 13021     ;
; Average fan-out                             ; 4.39      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PPWH                                                                                                                                   ; 1642 (34)           ; 1182 (0)                  ; 66653             ; 0          ; 2    ; 0            ; |PPWH                                                                                                                                                                                                                                                                                                                                            ; PPWH                              ; work         ;
;    |ALU2:alu|                                                                                                                           ; 146 (146)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|ALU2:alu                                                                                                                                                                                                                                                                                                                                   ; ALU2                              ; work         ;
;    |Adder:a0|                                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Adder:a0                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Adder:a1|                                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Adder:a1                                                                                                                                                                                                                                                                                                                                   ; Adder                             ; work         ;
;    |Controller3:c|                                                                                                                      ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Controller3:c                                                                                                                                                                                                                                                                                                                              ; Controller3                       ; work         ;
;       |MainDecoder:md|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Controller3:c|MainDecoder:md                                                                                                                                                                                                                                                                                                               ; MainDecoder                       ; work         ;
;       |Mux2by1:srcbmux|                                                                                                                 ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Controller3:c|Mux2by1:srcbmux                                                                                                                                                                                                                                                                                                              ; Mux2by1                           ; work         ;
;    |DataMemory:DM|                                                                                                                      ; 160 (0)             ; 152 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM                                                                                                                                                                                                                                                                                                                              ; DataMemory                        ; work         ;
;       |RAM:RAM_inst0|                                                                                                                   ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_5cn1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_5cn1                   ; work         ;
;                |altsyncram_5ne2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_5ne2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst1|                                                                                                                   ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_5cn1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_5cn1                   ; work         ;
;                |altsyncram_5ne2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_5ne2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst2|                                                                                                                   ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_5cn1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_5cn1                   ; work         ;
;                |altsyncram_5ne2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_5ne2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |RAM:RAM_inst3|                                                                                                                   ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3                                                                                                                                                                                                                                                                                                                ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_5cn1:auto_generated|                                                                                            ; 40 (0)              ; 38 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_5cn1                   ; work         ;
;                |altsyncram_5ne2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_5ne2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (25)             ; 38 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Extend:ext|                                                                                                                         ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Extend:ext                                                                                                                                                                                                                                                                                                                                 ; Extend                            ; work         ;
;    |FF321:ff0|                                                                                                                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF321:ff0                                                                                                                                                                                                                                                                                                                                  ; FF321                             ; work         ;
;    |FF321:ff1|                                                                                                                          ; 0 (0)               ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF321:ff1                                                                                                                                                                                                                                                                                                                                  ; FF321                             ; work         ;
;    |FF321:ff2|                                                                                                                          ; 0 (0)               ; 175 (175)                 ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF321:ff2                                                                                                                                                                                                                                                                                                                                  ; FF321                             ; work         ;
;    |FF32:ff001|                                                                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF32:ff001                                                                                                                                                                                                                                                                                                                                 ; FF32                              ; work         ;
;    |FF32:ff3|                                                                                                                           ; 11 (0)              ; 171 (165)                 ; 93                ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;       |altshift_taps:q_rtl_0|                                                                                                           ; 11 (0)              ; 6 (0)                     ; 93                ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3|altshift_taps:q_rtl_0                                                                                                                                                                                                                                                                                                             ; altshift_taps                     ; work         ;
;          |shift_taps_scv:auto_generated|                                                                                                ; 11 (3)              ; 6 (3)                     ; 93                ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated                                                                                                                                                                                                                                                                               ; shift_taps_scv                    ; work         ;
;             |altsyncram_bfc1:altsyncram4|                                                                                               ; 0 (0)               ; 0 (0)                     ; 93                ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|altsyncram_bfc1:altsyncram4                                                                                                                                                                                                                                                   ; altsyncram_bfc1                   ; work         ;
;             |cntr_b1h:cntr5|                                                                                                            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                ; cntr_b1h                          ; work         ;
;             |cntr_ohf:cntr1|                                                                                                            ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                ; cntr_ohf                          ; work         ;
;    |FF32:ff4|                                                                                                                           ; 0 (0)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF32:ff4                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |FF32:ff5|                                                                                                                           ; 0 (0)               ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|FF32:ff5                                                                                                                                                                                                                                                                                                                                   ; FF32                              ; work         ;
;    |ForwardingUnit:fdu|                                                                                                                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|ForwardingUnit:fdu                                                                                                                                                                                                                                                                                                                         ; ForwardingUnit                    ; work         ;
;    |InstructionMemory:IM|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM                                                                                                                                                                                                                                                                                                                       ; InstructionMemory                 ; work         ;
;       |INST:INST_inst0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst0                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_u5i1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_u5i1                   ; work         ;
;       |INST:INST_inst1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst1                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_u5i1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_u5i1                   ; work         ;
;       |INST:INST_inst2|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst2                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_u5i1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_u5i1                   ; work         ;
;       |INST:INST_inst3|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst3                                                                                                                                                                                                                                                                                                       ; INST                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_u5i1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PPWH|InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_u5i1                   ; work         ;
;    |MWCS:comb_67|                                                                                                                       ; 884 (27)            ; 294 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67                                                                                                                                                                                                                                                                                                                               ; MWCS                              ; work         ;
;       |CSA:c0|                                                                                                                          ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c0                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c10|                                                                                                                         ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c10                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c11|                                                                                                                         ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c11                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c12|                                                                                                                         ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c12                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c13|                                                                                                                         ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c13                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c14|                                                                                                                         ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c14                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c15|                                                                                                                         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c15                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c16|                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c16                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c17|                                                                                                                         ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c17                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c18|                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c18                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c19|                                                                                                                         ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c19                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c1|                                                                                                                          ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c1                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c20|                                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c20                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c21|                                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c21                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c22|                                                                                                                         ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c22                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c23|                                                                                                                         ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c23                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c24|                                                                                                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c24                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c25|                                                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c25                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c26|                                                                                                                         ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c26                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c27|                                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c27                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c28|                                                                                                                         ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c28                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c29|                                                                                                                         ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c29                                                                                                                                                                                                                                                                                                                       ; CSA                               ; work         ;
;       |CSA:c2|                                                                                                                          ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c2                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c3|                                                                                                                          ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c3                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c4|                                                                                                                          ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c4                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c5|                                                                                                                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c5                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c6|                                                                                                                          ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c6                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c7|                                                                                                                          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c7                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c8|                                                                                                                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c8                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |CSA:c9|                                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|CSA:c9                                                                                                                                                                                                                                                                                                                        ; CSA                               ; work         ;
;       |FF32:ff1|                                                                                                                        ; 0 (0)               ; 248 (248)                 ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|FF32:ff1                                                                                                                                                                                                                                                                                                                      ; FF32                              ; work         ;
;       |FF32:ff2|                                                                                                                        ; 0 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|MWCS:comb_67|FF32:ff2                                                                                                                                                                                                                                                                                                                      ; FF32                              ; work         ;
;    |Mux2by1:Flush|                                                                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Mux2by1:Flush                                                                                                                                                                                                                                                                                                                              ; Mux2by1                           ; work         ;
;    |Mux2by1:ins1|                                                                                                                       ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Mux2by1:ins1                                                                                                                                                                                                                                                                                                                               ; Mux2by1                           ; work         ;
;    |Mux2by1:pcmux|                                                                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Mux2by1:pcmux                                                                                                                                                                                                                                                                                                                              ; Mux2by1                           ; work         ;
;    |Mux3by1:muxA|                                                                                                                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Mux3by1:muxA                                                                                                                                                                                                                                                                                                                               ; Mux3by1                           ; work         ;
;    |Mux3by1:muxB|                                                                                                                       ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|Mux3by1:muxB                                                                                                                                                                                                                                                                                                                               ; Mux3by1                           ; work         ;
;    |PP1:HU|                                                                                                                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|PP1:HU                                                                                                                                                                                                                                                                                                                                     ; PP1                               ; work         ;
;    |Register:rff|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PPWH|Register:rff                                                                                                                                                                                                                                                                                                                               ; Register                          ; work         ;
;       |Regis:Regis_inst|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PPWH|Register:rff|Regis:Regis_inst                                                                                                                                                                                                                                                                                                              ; Regis                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PPWH|Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_3en2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |PPWH|Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component|altsyncram_3en2:auto_generated                                                                                                                                                                                                                                               ; altsyncram_3en2                   ; work         ;
;    |mux4by1:resultmux|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PPWH|mux4by1:resultmux                                                                                                                                                                                                                                                                                                                          ; mux4by1                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 148 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (86)            ; 140 (111)                 ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                           ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                           ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                           ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                           ;
; FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|altsyncram_bfc1:altsyncram4|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 3            ; 31           ; 3            ; 31           ; 93   ; None                                           ;
; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192 ; ../../PipelinedProcessorwithoutHazard/test.mif ;
; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192 ; ../../PipelinedProcessorwithoutHazard/test.mif ;
; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192 ; ../../PipelinedProcessorwithoutHazard/test.mif ;
; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192 ; ../../PipelinedProcessorwithoutHazard/test.mif ;
; Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component|altsyncram_3en2:auto_generated|ALTSYNCRAM                           ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PPWH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ALU2:alu|Zero                                       ; ALU2:alu|Decoder0   ; yes                    ;
; Instr[0]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[1]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[2]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[3]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[4]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[5]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[6]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[15]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[16]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[17]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[18]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[19]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[20]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[21]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[22]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[23]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[24]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[13]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[14]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[25]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[12]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[30]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[9]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[10]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[11]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[26]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[27]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[28]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[29]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Instr[7]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[8]                                            ; FF32:ff001|q[0]     ; yes                    ;
; Instr[31]                                           ; FF32:ff001|q[0]     ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; MWCS:comb_67|FF32:ff2|q[0..2]                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; MWCS:comb_67|FF32:ff1|q[34..36,70,106..108,143..148,183..186,225,226,265..268,303..308,343..346,385,426..428,463..468,503..505]                     ; Stuck at GND due to stuck port data_in ;
; MWCS:comb_67|FF32:ff2|q[3]                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; MWCS:comb_67|FF32:ff1|q[109,142,149,182,269,302]                                                                                                    ; Stuck at GND due to stuck port data_in ;
; MWCS:comb_67|FF32:ff2|q[4..17]                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; MWCS:comb_67|FF32:ff2|q[63,99..130]                                                                                                                 ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[68,105]                                                                                                                     ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[62]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[67,104]                                                                                                                     ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[61]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[66,103]                                                                                                                     ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[60]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[33,65,102]                                                                                                                  ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[59]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[32,64,101]                                                                                                                  ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[58]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[31,63,100]                                                                                                                  ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[57]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[30,62,99,224,425]                                                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[56]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[29,61,98,223,424]                                                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[55]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[28,60,97,141,222,342,423]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[54]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[27,59,96,140,221,341,422]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[53]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[26,58,95,139,220,340,421]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[52]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[25,57,94,138,219,339,420]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[51]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[24,56,93,137,218,338,419]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[50]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[23,55,92,136,217,337,418]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[49]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[22,54,91,135,216,336,417]                                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[48]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[21,53,90,134,215,264,335,416,545]                                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[47]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[20,52,89,133,214,263,334,415,544]                                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[46]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[19,51,88,132,181,213,262,333,414,462,543]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[45]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[18,50,87,131,180,212,261,332,413,461,542]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[44]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[17,49,86,130,179,211,260,331,412,460,541]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[43]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[16,48,85,129,178,210,259,330,411,459,540]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[42]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[15,47,84,128,177,209,258,329,410,458,539]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[41]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[14,46,83,127,176,208,257,328,409,457,538]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[40]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[13,45,82,126,175,207,256,327,408,456,537]                                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[39]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[12,44,81,125,174,206,255,326,384,407,455,536,585]                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[38]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[11,43,80,124,173,205,254,325,383,406,454,535,584]                                                                           ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[37]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[10,42,79,123,172,204,253,301,324,382,405,453,502,534,583]                                                                   ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[36]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[9,41,78,122,171,203,252,300,323,381,404,452,501,533,582]                                                                    ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[35]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[8,40,77,121,170,202,251,299,322,380,403,451,500,532,581]                                                                    ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[34]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[7,39,76,120,169,201,250,298,321,379,402,450,499,531,580]                                                                    ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[33]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[6,38,75,119,168,200,249,297,320,378,401,449,498,530,579]                                                                    ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff2|q[32]                                                                                                                         ; Lost fanout                            ;
; MWCS:comb_67|FF32:ff1|q[5,37,74,118,167,199,248,296,319,377,400,448,497,529,578]                                                                    ; Lost fanout                            ;
; FF321:ff2|q[94..104]                                                                                                                                ; Merged with FF321:ff2|q[105]           ;
; FF321:ff1|q[12]                                                                                                                                     ; Merged with FF321:ff1|q[44]            ;
; FF321:ff1|q[11]                                                                                                                                     ; Merged with FF321:ff1|q[43]            ;
; FF32:ff3|q[20..30]                                                                                                                                  ; Merged with FF32:ff3|q[31]             ;
; FF321:ff2|q[43]                                                                                                                                     ; Merged with FF321:ff2|q[112]           ;
; FF321:ff2|q[42]                                                                                                                                     ; Merged with FF321:ff2|q[111]           ;
; FF32:ff3|q[33]                                                                                                                                      ; Merged with FF32:ff3|q[73]             ;
; FF32:ff3|q[32]                                                                                                                                      ; Merged with FF32:ff3|q[72]             ;
; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 451                                                                                                             ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; MWCS:comb_67|FF32:ff2|q[2]   ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[130], MWCS:comb_67|FF32:ff2|q[129],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff2|q[128], MWCS:comb_67|FF32:ff2|q[127],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff2|q[126], MWCS:comb_67|FF32:ff2|q[125],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff2|q[124], MWCS:comb_67|FF32:ff2|q[123],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[105], MWCS:comb_67|FF32:ff1|q[68],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[104], MWCS:comb_67|FF32:ff1|q[67],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[141], MWCS:comb_67|FF32:ff1|q[60],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[97], MWCS:comb_67|FF32:ff1|q[28],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[140], MWCS:comb_67|FF32:ff1|q[59],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[96], MWCS:comb_67|FF32:ff1|q[27],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[340], MWCS:comb_67|FF32:ff1|q[42],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[41], MWCS:comb_67|FF32:ff1|q[78], MWCS:comb_67|FF32:ff1|q[9], ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[40], MWCS:comb_67|FF32:ff1|q[77], MWCS:comb_67|FF32:ff1|q[8], ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[251], MWCS:comb_67|FF32:ff1|q[39],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[76], MWCS:comb_67|FF32:ff1|q[7],                              ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[250], MWCS:comb_67|FF32:ff1|q[38],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[75], MWCS:comb_67|FF32:ff1|q[6],                              ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[249], MWCS:comb_67|FF32:ff1|q[74],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[5], MWCS:comb_67|FF32:ff1|q[248]                              ;
; MWCS:comb_67|FF32:ff1|q[305] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[47], MWCS:comb_67|FF32:ff1|q[177],                            ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[128], MWCS:comb_67|FF32:ff1|q[46],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[83], MWCS:comb_67|FF32:ff1|q[14],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[176], MWCS:comb_67|FF32:ff1|q[127],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[82], MWCS:comb_67|FF32:ff1|q[175],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[126]                                                          ;
; MWCS:comb_67|FF32:ff1|q[505] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[457], MWCS:comb_67|FF32:ff1|q[328],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[538], MWCS:comb_67|FF32:ff1|q[456],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[327], MWCS:comb_67|FF32:ff1|q[537],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[408], MWCS:comb_67|FF32:ff1|q[207],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[455], MWCS:comb_67|FF32:ff1|q[407]                            ;
; MWCS:comb_67|FF32:ff1|q[503] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[325], MWCS:comb_67|FF32:ff1|q[584],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[535], MWCS:comb_67|FF32:ff1|q[205],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[383], MWCS:comb_67|FF32:ff1|q[502],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[453], MWCS:comb_67|FF32:ff1|q[405]                            ;
; MWCS:comb_67|FF32:ff1|q[185] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[138], MWCS:comb_67|FF32:ff1|q[57],                            ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[137], MWCS:comb_67|FF32:ff1|q[56],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[93], MWCS:comb_67|FF32:ff1|q[24],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[136], MWCS:comb_67|FF32:ff1|q[135]                            ;
; MWCS:comb_67|FF32:ff1|q[504] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[326], MWCS:comb_67|FF32:ff1|q[585],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[536], MWCS:comb_67|FF32:ff1|q[206],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[384], MWCS:comb_67|FF32:ff1|q[454],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[406]                                                          ;
; MWCS:comb_67|FF32:ff1|q[464] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[216], MWCS:comb_67|FF32:ff1|q[335],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[545], MWCS:comb_67|FF32:ff1|q[416],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[264], MWCS:comb_67|FF32:ff1|q[215]                            ;
; MWCS:comb_67|FF32:ff1|q[225] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[103], MWCS:comb_67|FF32:ff1|q[66],                            ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[65], MWCS:comb_67|FF32:ff1|q[102],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[33], MWCS:comb_67|FF32:ff1|q[100]                             ;
; MWCS:comb_67|FF32:ff1|q[302] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[43], MWCS:comb_67|FF32:ff1|q[11],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[79], MWCS:comb_67|FF32:ff1|q[123],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[301], MWCS:comb_67|FF32:ff1|q[172]                            ;
; MWCS:comb_67|FF32:ff1|q[465] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[337], MWCS:comb_67|FF32:ff1|q[418],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[217], MWCS:comb_67|FF32:ff1|q[336],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[417]                                                          ;
; MWCS:comb_67|FF32:ff1|q[463] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[334], MWCS:comb_67|FF32:ff1|q[544],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[415], MWCS:comb_67|FF32:ff1|q[263],                           ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[214]                                                          ;
; MWCS:comb_67|FF32:ff1|q[304] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[45], MWCS:comb_67|FF32:ff1|q[13],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[81], MWCS:comb_67|FF32:ff1|q[174],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[125]                                                          ;
; MWCS:comb_67|FF32:ff1|q[303] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[44], MWCS:comb_67|FF32:ff1|q[12],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[80], MWCS:comb_67|FF32:ff1|q[173],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[124]                                                          ;
; MWCS:comb_67|FF32:ff1|q[182] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[52], MWCS:comb_67|FF32:ff1|q[89],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[20], MWCS:comb_67|FF32:ff1|q[181],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[132]                                                          ;
; MWCS:comb_67|FF32:ff2|q[122] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[139], MWCS:comb_67|FF32:ff1|q[58],                            ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[95], MWCS:comb_67|FF32:ff1|q[26],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[339]                                                          ;
; MWCS:comb_67|FF32:ff2|q[113] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[49], MWCS:comb_67|FF32:ff1|q[86],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[17], MWCS:comb_67|FF32:ff1|q[178]                             ;
; MWCS:comb_67|FF32:ff1|q[184] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[54], MWCS:comb_67|FF32:ff1|q[91],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[22], MWCS:comb_67|FF32:ff1|q[134]                             ;
; MWCS:comb_67|FF32:ff1|q[142] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[61], MWCS:comb_67|FF32:ff1|q[98],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[29], MWCS:comb_67|FF32:ff1|q[341]                             ;
; MWCS:comb_67|FF32:ff1|q[183] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[53], MWCS:comb_67|FF32:ff1|q[90],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[21], MWCS:comb_67|FF32:ff1|q[133]                             ;
; MWCS:comb_67|FF32:ff2|q[115] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[51], MWCS:comb_67|FF32:ff1|q[88],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[19], MWCS:comb_67|FF32:ff1|q[180]                             ;
; MWCS:comb_67|FF32:ff2|q[114] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[50], MWCS:comb_67|FF32:ff1|q[87],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[18], MWCS:comb_67|FF32:ff1|q[179]                             ;
; MWCS:comb_67|FF32:ff2|q[121] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[94], MWCS:comb_67|FF32:ff1|q[25],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[338]                                                          ;
; MWCS:comb_67|FF32:ff1|q[343] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[342], MWCS:comb_67|FF32:ff1|q[423],                           ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[222]                                                          ;
; MWCS:comb_67|FF32:ff1|q[265] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[55], MWCS:comb_67|FF32:ff1|q[92],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[23]                                                           ;
; MWCS:comb_67|FF32:ff1|q[143] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[62], MWCS:comb_67|FF32:ff1|q[99],                             ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[30]                                                           ;
; MWCS:comb_67|FF32:ff1|q[145] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[64], MWCS:comb_67|FF32:ff1|q[101],                            ;
;                              ; due to stuck port data_in ; MWCS:comb_67|FF32:ff1|q[32]                                                           ;
; MWCS:comb_67|FF32:ff2|q[112] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[48], MWCS:comb_67|FF32:ff1|q[85],                             ;
;                              ;                           ; MWCS:comb_67|FF32:ff1|q[16]                                                           ;
; MWCS:comb_67|FF32:ff1|q[468] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[4], MWCS:comb_67|FF32:ff2|q[5]                                ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[428] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[13], MWCS:comb_67|FF32:ff2|q[12]                              ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff2|q[46]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[129], MWCS:comb_67|FF32:ff1|q[259]                            ;
; MWCS:comb_67|FF32:ff2|q[38]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[122], MWCS:comb_67|FF32:ff1|q[170]                            ;
; MWCS:comb_67|FF32:ff2|q[37]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[121], MWCS:comb_67|FF32:ff1|q[169]                            ;
; MWCS:comb_67|FF32:ff1|q[345] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[425], MWCS:comb_67|FF32:ff1|q[224]                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[344] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[424], MWCS:comb_67|FF32:ff1|q[223]                            ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[148] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[15], MWCS:comb_67|FF32:ff2|q[14]                              ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[144] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[63], MWCS:comb_67|FF32:ff1|q[31]                              ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff2|q[36]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[120], MWCS:comb_67|FF32:ff1|q[168]                            ;
; MWCS:comb_67|FF32:ff2|q[35]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[119], MWCS:comb_67|FF32:ff1|q[167]                            ;
; MWCS:comb_67|FF32:ff2|q[111] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[84], MWCS:comb_67|FF32:ff1|q[15]                              ;
; MWCS:comb_67|FF32:ff2|q[57]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[422], MWCS:comb_67|FF32:ff1|q[221]                            ;
; MWCS:comb_67|FF32:ff2|q[56]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[421], MWCS:comb_67|FF32:ff1|q[220]                            ;
; MWCS:comb_67|FF32:ff2|q[55]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[420], MWCS:comb_67|FF32:ff1|q[219]                            ;
; MWCS:comb_67|FF32:ff2|q[54]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[419], MWCS:comb_67|FF32:ff1|q[218]                            ;
; MWCS:comb_67|FF32:ff2|q[48]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[131], MWCS:comb_67|FF32:ff1|q[261]                            ;
; MWCS:comb_67|FF32:ff2|q[47]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[130], MWCS:comb_67|FF32:ff1|q[260]                            ;
; MWCS:comb_67|FF32:ff1|q[427] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[11]                                                           ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[426] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[10]                                                           ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[385] ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[256]                                                          ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[149] ; Stuck at GND              ; MWCS:comb_67|FF32:ff2|q[16]                                                           ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff1|q[36]  ; Stuck at GND              ; MWCS:comb_67|FF32:ff1|q[37]                                                           ;
;                              ; due to stuck port data_in ;                                                                                       ;
; MWCS:comb_67|FF32:ff2|q[39]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[171]                                                          ;
; MWCS:comb_67|FF32:ff2|q[49]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[262]                                                          ;
; MWCS:comb_67|FF32:ff2|q[106] ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[10]                                                           ;
; MWCS:comb_67|FF32:ff2|q[45]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[258]                                                          ;
; MWCS:comb_67|FF32:ff2|q[44]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[257]                                                          ;
; MWCS:comb_67|FF32:ff2|q[34]  ; Lost Fanouts              ; MWCS:comb_67|FF32:ff1|q[118]                                                          ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1182  ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 206   ;
; Number of registers using Asynchronous Clear ; 766   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 557   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|dffe6                                                                                                                                                                                                                                                              ; 31      ;
; FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions            ;
+-------------------------+------------------+------------+
; Register Name           ; Megafunction     ; Type       ;
+-------------------------+------------------+------------+
; FF32:ff5|q[2..31,102]   ; FF32:ff3|q_rtl_0 ; SHIFT_TAPS ;
; FF32:ff4|q[3..32,104]   ; FF32:ff3|q_rtl_0 ; SHIFT_TAPS ;
; FF32:ff3|q[74..103,207] ; FF32:ff3|q_rtl_0 ; SHIFT_TAPS ;
+-------------------------+------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PPWH|FF32:ff3|q[193]                                                                                                                                                                            ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |PPWH|FF32:ff4|q[92]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PPWH|DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PPWH|Mux3by1:muxB|y[30]                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PPWH|mux4by1:resultmux|y[10]                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |PPWH|ALU2:alu|Mux25                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component|altsyncram_3en2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|altsyncram_bfc1:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for FF32:ff3|altshift_taps:q_rtl_0|shift_taps_scv:auto_generated|cntr_b1h:cntr5 ;
+----------------+-------+------+--------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                   ;
+----------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:pcmux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF321:ff0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff001 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 1     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                          ; Type                        ;
+------------------------------------+------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                     ;
; WIDTH_A                            ; 8                                              ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; INIT_FILE                          ; ../../PipelinedProcessorwithoutHazard/test.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_u5i1                                ; Untyped                     ;
+------------------------------------+------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                          ; Type                        ;
+------------------------------------+------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                     ;
; WIDTH_A                            ; 8                                              ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; INIT_FILE                          ; ../../PipelinedProcessorwithoutHazard/test.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_u5i1                                ; Untyped                     ;
+------------------------------------+------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                          ; Type                        ;
+------------------------------------+------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                     ;
; WIDTH_A                            ; 8                                              ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; INIT_FILE                          ; ../../PipelinedProcessorwithoutHazard/test.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_u5i1                                ; Untyped                     ;
+------------------------------------+------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                          ; Type                        ;
+------------------------------------+------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                     ;
; WIDTH_A                            ; 8                                              ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                             ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                           ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; CLEAR0                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                     ;
; INIT_FILE                          ; ../../PipelinedProcessorwithoutHazard/test.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_u5i1                                ; Untyped                     ;
+------------------------------------+------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF321:ff1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 107   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:ins1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller3:c|Mux2by1:srcbmux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_3en2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF321:ff2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 217   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3by1:muxA ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3by1:muxB ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:srcbmux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2by1:Flush ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 209   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c6 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c7 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c8 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c9 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 34    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c10 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c11 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c12 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c13 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c14 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c15 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 40    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c16 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|FF32:ff1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 586   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c17 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 58    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c18 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 58    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c19 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 58    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c20 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 58    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c21 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c22 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 59    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c23 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 59    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c24 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 63    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c25 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 60    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c26 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c27 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 61    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c28 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 66    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|CSA:c29 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 67    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:comb_67|FF32:ff2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 134   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 106   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_5cn1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_5cn1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_5cn1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_5cn1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FF32:ff5 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 104   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4by1:resultmux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FF32:ff3|altshift_taps:q_rtl_0 ;
+----------------+----------------+-----------------------------------------------+
; Parameter Name ; Value          ; Type                                          ;
+----------------+----------------+-----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                       ;
; WIDTH          ; 31             ; Untyped                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                       ;
; CBXI_PARAMETER ; shift_taps_scv ; Untyped                                       ;
+----------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                    ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; InstructionMemory:IM|INST:INST_inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 32                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance         ;
+----------------------------+--------------------------------+
; Name                       ; Value                          ;
+----------------------------+--------------------------------+
; Number of entity instances ; 1                              ;
; Entity Instance            ; FF32:ff3|altshift_taps:q_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                              ;
;     -- TAP_DISTANCE        ; 3                              ;
;     -- WIDTH               ; 31                             ;
+----------------------------+--------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst3" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst2" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; address[1] ; Input ; Info     ; Stuck at VCC            ;
; address[0] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst1" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; address[1] ; Input ; Info     ; Stuck at GND            ;
; address[0] ; Input ; Info     ; Stuck at VCC            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DM|RAM:RAM_inst0" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FF32:ff4"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[69..38] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[102]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|FF32:ff2"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q[133..131] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[66..64]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c29"                                                                                                                                                                  ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X[66]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Y[2..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; Z        ; Input ; Warning  ; Input port expression (92 bits) is wider than the input port (67 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Z[25..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c28"                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; X         ; Input  ; Warning  ; Input port expression (65 bits) is smaller than the input port (66 bits) it drives.  Extra input bit(s) "X[65..65]" will be connected to GND. ;
; X[64..61] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; Y[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; Z         ; Input  ; Warning  ; Input port expression (65 bits) is smaller than the input port (66 bits) it drives.  Extra input bit(s) "Z[65..65]" will be connected to GND. ;
; Z[64..62] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; Z[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; C[65..41] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c27" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; X[60]   ; Input ; Info     ; Stuck at GND        ;
; Y[0]    ; Input ; Info     ; Stuck at GND        ;
; Z[1..0] ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c26" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; X[63]    ; Input ; Info     ; Stuck at GND       ;
; Y[0]     ; Input ; Info     ; Stuck at GND       ;
; Z[25..0] ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c25" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; X[59] ; Input ; Info     ; Stuck at GND          ;
; Y[0]  ; Input ; Info     ; Stuck at GND          ;
; Z[0]  ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c24" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[62..58] ; Input ; Info     ; Stuck at GND      ;
; Y[62..59] ; Input ; Info     ; Stuck at GND      ;
; Y[0]      ; Input ; Info     ; Stuck at GND      ;
; Z[24..0]  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c23" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; X[58] ; Input ; Info     ; Stuck at GND          ;
; Y[0]  ; Input ; Info     ; Stuck at GND          ;
; Z[0]  ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c22" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; X[58] ; Input ; Info     ; Stuck at GND          ;
; Y[0]  ; Input ; Info     ; Stuck at GND          ;
; Z[0]  ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c21" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[37..34] ; Input ; Info     ; Stuck at GND      ;
; Y[37]     ; Input ; Info     ; Stuck at GND      ;
; Y[0]      ; Input ; Info     ; Stuck at GND      ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c20" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[57..40] ; Input ; Info     ; Stuck at GND      ;
; Y[57..49] ; Input ; Info     ; Stuck at GND      ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c19" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[57..40] ; Input ; Info     ; Stuck at GND      ;
; Y[57..49] ; Input ; Info     ; Stuck at GND      ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c18" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[57..40] ; Input ; Info     ; Stuck at GND      ;
; Y[57..49] ; Input ; Info     ; Stuck at GND      ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c17" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[57..40] ; Input ; Info     ; Stuck at GND      ;
; Y[57..49] ; Input ; Info     ; Stuck at GND      ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c16" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[35..34] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Y[35]     ; Input ; Info     ; Stuck at GND      ;
; Z[3..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c15" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c14" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c13" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c12" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c11" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c10" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; X[39..34] ; Input ; Info     ; Stuck at GND      ;
; Y[39..37] ; Input ; Info     ; Stuck at GND      ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND      ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c9" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c8" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c7" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c6" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c5" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c4" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c3" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c2" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c1" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67|CSA:c0" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; X[33..32] ; Input ; Info     ; Stuck at GND     ;
; Y[33]     ; Input ; Info     ; Stuck at GND     ;
; Y[0]      ; Input ; Info     ; Stuck at GND     ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+------------------------------------------+
; Port Connectivity Checks: "MWCS:comb_67" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; s    ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "Mux2by1:Flush" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; d0   ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FF321:ff2"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Register:rff|Regis:Regis_inst" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                  ;
; wren_a ; Input ; Info     ; Stuck at GND                  ;
+--------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Controller3:c|Mux2by1:srcbmux" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; d0   ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "Mux2by1:ins1"    ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; d1[1..0]  ; Input ; Info     ; Stuck at VCC ;
; d1[31..5] ; Input ; Info     ; Stuck at GND ;
; d1[3..2]  ; Input ; Info     ; Stuck at GND ;
; d1[4]     ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FF321:ff1"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[10..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Adder:a0"       ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst3" ;
+---------------+-------+----------+-------------------------------+
; Port          ; Type  ; Severity ; Details                       ;
+---------------+-------+----------+-------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC                  ;
+---------------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst2" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; address[1] ; Input ; Info     ; Stuck at VCC                     ;
; address[0] ; Input ; Info     ; Stuck at GND                     ;
+------------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst1" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; address[1] ; Input ; Info     ; Stuck at GND                     ;
; address[0] ; Input ; Info     ; Stuck at VCC                     ;
+------------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:IM|INST:INST_inst0" ;
+---------------+-------+----------+-------------------------------+
; Port          ; Type  ; Severity ; Details                       ;
+---------------+-------+----------+-------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND                  ;
+---------------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 1024  ; Read/Write ; DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated ;
; 1              ; NONE        ; 8     ; 1024  ; Read/Write ; DataMemory:DM|RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated ;
; 2              ; NONE        ; 8     ; 1024  ; Read/Write ; DataMemory:DM|RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated ;
; 3              ; NONE        ; 8     ; 1024  ; Read/Write ; DataMemory:DM|RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1034                        ;
;     CLR               ; 246                         ;
;     CLR SCLR          ; 23                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 296                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 70                          ;
;     ENA SLD           ; 32                          ;
;     plain             ; 298                         ;
; arriav_lcell_comb     ; 1513                        ;
;     arith             ; 153                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 78                          ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 1315                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 345                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 229                         ;
;         6 data inputs ; 533                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 110                         ;
; stratixv_ram_block    ; 127                         ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 2.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Dec 22 00:45:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PPWH -c PPWH
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/multwithcarrysave/mwcs.v
    Info (12023): Found entity 1: MWCS File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/multwithcarrysave/csa.v
    Info (12023): Found entity 1: CSA File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/CSA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pp/pp1.v
    Info (12023): Found entity 1: PP1 File: C:/Users/PC/Desktop/fyd/PP/PP1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pp/pp.v
    Info (12023): Found entity 1: PP File: C:/Users/PC/Desktop/fyd/PP/PP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pp/ff321.v
    Info (12023): Found entity 1: FF321 File: C:/Users/PC/Desktop/fyd/PP/FF321.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/multipliera/multad.v
    Info (12023): Found entity 1: MultAd File: C:/Users/PC/Desktop/fyd/MultiplierA/MultAd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/multipliera/mult.v
    Info (12023): Found entity 1: Mult File: C:/Users/PC/Desktop/fyd/MultiplierA/Mult.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/register/regis.v
    Info (12023): Found entity 1: Regis File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Regis.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelinedprocessorwithouthazard/alu2.v
    Info (12023): Found entity 1: ALU2 File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ALU2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aluip/aluip.v
    Info (12023): Found entity 1: ALUIP File: C:/Users/PC/Desktop/fyd/ALUIP/ALUIP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aluip/add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/PC/Desktop/fyd/ALUIP/add_sub.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at Register.v(25): ignored dangling comma in List of Port Connections File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/register/register.v
    Info (12023): Found entity 1: Register File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v
    Info (12023): Found entity 1: Mux3by1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v
    Info (12023): Found entity 1: Mux2by1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v
    Info (12023): Found entity 1: MainDecoder File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v
    Info (12023): Found entity 1: INST File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v
    Info (12023): Found entity 1: FF32 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v
    Info (12023): Found entity 1: Extend File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelinedprocessorwithouthazard/hazardunit.v
    Info (12023): Found entity 1: HazardUnit File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/HazardUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelinedprocessorwithouthazard/forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelinedprocessorwithouthazard/register1.v
    Info (12023): Found entity 1: Register1 File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/Register1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppwh.v
    Info (12023): Found entity 1: PPWH File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder1.v
    Info (12023): Found entity 1: AluDecoder1 File: C:/Users/PC/Desktop/fyd/PPWH/AluDecoder1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller3.v
    Info (12023): Found entity 1: Controller3 File: C:/Users/PC/Desktop/fyd/PPWH/Controller3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4by1.v
    Info (12023): Found entity 1: mux4by1 File: C:/Users/PC/Desktop/fyd/PPWH/mux4by1.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at MWCS.v(68): created implicit net for "rset" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at PP.v(55): created implicit net for "Src" File: C:/Users/PC/Desktop/fyd/PP/PP.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at ALUIP.v(40): created implicit net for "x" File: C:/Users/PC/Desktop/fyd/ALUIP/ALUIP.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at PP.v(55): instance has no name File: C:/Users/PC/Desktop/fyd/PP/PP.v Line: 55
Critical Warning (10846): Verilog HDL Instantiation warning at PPWH.v(73): instance has no name File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 73
Info (12127): Elaborating entity "PPWH" for the top level hierarchy
Info (10041): Inferred latch for "Instr[0]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[1]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[2]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[3]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[4]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[5]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[6]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[7]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[8]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[9]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[10]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[11]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[12]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[13]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[14]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[15]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[16]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[17]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[18]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[19]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[20]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[21]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[22]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[23]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[24]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[25]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[26]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[27]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[28]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[29]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[30]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (10041): Inferred latch for "Instr[31]" at PPWH.v(40) File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 40
Info (12128): Elaborating entity "Mux2by1" for hierarchy "Mux2by1:pcmux" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 35
Info (12128): Elaborating entity "FF321" for hierarchy "FF321:ff0" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 37
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff001" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 38
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:IM" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 41
Info (12128): Elaborating entity "INST" for hierarchy "InstructionMemory:IM|INST:INST_inst0" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v Line: 3
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 85
Info (12130): Elaborated megafunction instantiation "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 85
Info (12133): Instantiated megafunction "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../PipelinedProcessorwithoutHazard/test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5i1.tdf
    Info (12023): Found entity 1: altsyncram_u5i1 File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_u5i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u5i1" for hierarchy "InstructionMemory:IM|INST:INST_inst0|altsyncram:altsyncram_component|altsyncram_u5i1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 936 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/test.mif Line: 1
    Warning (113027): Addresses ranging from 88 to 1023 are not initialized File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/test.mif Line: 1
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:a0" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 42
Info (12128): Elaborating entity "FF321" for hierarchy "FF321:ff1" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 44
Info (12128): Elaborating entity "Controller3" for hierarchy "Controller3:c" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 49
Info (12128): Elaborating entity "MainDecoder" for hierarchy "Controller3:c|MainDecoder:md" File: C:/Users/PC/Desktop/fyd/PPWH/Controller3.v Line: 16
Warning (10272): Verilog HDL Case Statement warning at MainDecoder.v(18): case item expression covers a value already covered by a previous case item File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v Line: 18
Info (12128): Elaborating entity "AluDecoder1" for hierarchy "Controller3:c|AluDecoder1:ad" File: C:/Users/PC/Desktop/fyd/PPWH/Controller3.v Line: 17
Info (12128): Elaborating entity "Mux2by1" for hierarchy "Controller3:c|Mux2by1:srcbmux" File: C:/Users/PC/Desktop/fyd/PPWH/Controller3.v Line: 20
Info (12128): Elaborating entity "Register" for hierarchy "Register:rff" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at Register.v(11): object "Addr" assigned a value but never read File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v Line: 11
Info (12128): Elaborating entity "Regis" for hierarchy "Register:rff|Regis:Regis_inst" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Regis.v Line: 98
Info (12130): Elaborated megafunction instantiation "Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Regis.v Line: 98
Info (12133): Instantiated megafunction "Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Regis.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3en2.tdf
    Info (12023): Found entity 1: altsyncram_3en2 File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_3en2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3en2" for hierarchy "Register:rff|Regis:Regis_inst|altsyncram:altsyncram_component|altsyncram_3en2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Extend" for hierarchy "Extend:ext" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 51
Info (12128): Elaborating entity "PP1" for hierarchy "PP1:HU" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 52
Info (12128): Elaborating entity "FF321" for hierarchy "FF321:ff2" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 58
Info (12128): Elaborating entity "Mux3by1" for hierarchy "Mux3by1:muxA" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 61
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:fdu" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(7): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v Line: 7
Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(9): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(16): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at ForwardingUnit.v(18): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ForwardingUnit.v Line: 18
Info (12128): Elaborating entity "Mux2by1" for hierarchy "Mux2by1:Flush" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 65
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff3" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 69
Info (12128): Elaborating entity "ALU2" for hierarchy "ALU2:alu" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at ALU2.v(10): inferring latch(es) for variable "Zero", which holds its previous value in one or more paths through the always construct File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ALU2.v Line: 10
Info (10041): Inferred latch for "Zero" at ALU2.v(10) File: C:/Users/PC/Desktop/fyd/PipelinedProcessorwithoutHazard/ALU2.v Line: 10
Info (12128): Elaborating entity "MWCS" for hierarchy "MWCS:comb_67" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 73
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c0" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 49
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c10" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 60
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c16" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 66
Info (12128): Elaborating entity "FF32" for hierarchy "MWCS:comb_67|FF32:ff1" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 69
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c17" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 71
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c21" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 75
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c22" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 77
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c24" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 79
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c25" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 81
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c26" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 82
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c27" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 84
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c28" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 86
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:comb_67|CSA:c29" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 88
Info (12128): Elaborating entity "FF32" for hierarchy "MWCS:comb_67|FF32:ff2" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 90
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff4" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 82
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DM" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 84
Info (12128): Elaborating entity "RAM" for hierarchy "DataMemory:DM|RAM:RAM_inst0" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v Line: 9
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
Info (12133): Instantiated megafunction "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5cn1.tdf
    Info (12023): Found entity 1: altsyncram_5cn1 File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5cn1" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ne2.tdf
    Info (12023): Found entity 1: altsyncram_5ne2 File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5ne2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ne2" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|altsyncram_5ne2:altsyncram1" File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf Line: 38
Info (12133): Instantiated megafunction "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_5cn1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory:DM|RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_5cn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "FF32" for hierarchy "FF32:ff5" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 88
Info (12128): Elaborating entity "mux4by1" for hierarchy "mux4by1:resultmux" File: C:/Users/PC/Desktop/fyd/PPWH/PPWH.v Line: 90
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MWCS:comb_67|rset" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MultWithCarrySave/MWCS.v Line: 68
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.22.00:46:28 Progress: Loading sld871c8456/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld871c8456/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/PC/Desktop/fyd/PPWH/db/ip/sld871c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FF32:ff3|q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 31
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "FF32:ff3|altshift_taps:q_rtl_0"
Info (12133): Instantiated megafunction "FF32:ff3|altshift_taps:q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "31"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_scv.tdf
    Info (12023): Found entity 1: shift_taps_scv File: C:/Users/PC/Desktop/fyd/PPWH/db/shift_taps_scv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf
    Info (12023): Found entity 1: altsyncram_bfc1 File: C:/Users/PC/Desktop/fyd/PPWH/db/altsyncram_bfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/PC/Desktop/fyd/PPWH/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/PC/Desktop/fyd/PPWH/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf
    Info (12023): Found entity 1: cntr_b1h File: C:/Users/PC/Desktop/fyd/PPWH/db/cntr_b1h.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 349 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/PPWH/output_files/PPWH.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2396 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2262 logic cells
    Info (21064): Implemented 127 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5650 megabytes
    Info: Processing ended: Sun Dec 22 00:47:20 2024
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/PPWH/output_files/PPWH.map.smsg.


