#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 21 08:19:34 2023
# Process ID: 7828
# Current directory: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9808 C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.xpr
# Log file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.log
# Journal file: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Alexy/Documents/Dubois/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Alexy/Documents/Dubois/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 974.715 ; gain = 359.664
open_bd_design {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:module_ref:mux_video:1.0 - mux_video_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/active_video_out(undef) and /c_counter_binary_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/hsync_out(undef) and /c_counter_binary_0/SCLR(rst)
Successfully read diagram <VGA_source> from BD file <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.973 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.332 ; gain = 12.598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.555 ; gain = 33.820
update_compile_order -fileset sources_1
current_project TP_Video_Chaine
current_project inverter_rtl_v1_0_project
ipx::remove_bus_interface M_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M_AXIS_CLK [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
set_property value_validation_list {} [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_pairs 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
CRITICAL WARNING: [IP_Flow 19-4670] Problem setting choice values '8'. Expected display value pairs.
set_property value_validation_list 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_M_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXIS_TDATA_WIDTH' has its value changed from '32' to '8'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_AXIS_TDATA_WIDTH' has its value changed from '32' to '8'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s_axis_aresetn) was removed from the interface 'S_AXIS_RST'. Please review the IP interface 'S_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s_axis_aclk) was removed from the interface 'S_AXIS_CLK'. Please review the IP interface 'S_AXIS_CLK'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::remove_bus_interface S_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface S_AXIS_CLK [ipx::current_core]
set_msg_config -suppress -id {IP_Flow 19-3158} -string {{WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.} } 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
INFO: [IP_Flow 7-560]  
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXIS_TDATA_WIDTH' has its value changed from '8' to '32'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m_axis_tuser) was removed from the interface 'M_AXIS'. Please review the IP interface 'M_AXIS'.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (s_axis_tvalid s_axis_tlast s_axis_tuser s_axis_tdata s_axis_tready) were removed from the interface 'S_AXIS'. Please review the IP interface 'S_AXIS'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (aresetn) was removed from the interface 'aresetn'. Please review the IP interface 'aresetn'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (aclk) was removed from the interface 'aclk'. Please review the IP interface 'aclk'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXIS_ARESETN'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_user_parameter C_M_START_COUNT [ipx::current_core]
ipx::remove_bus_interface M_AXIS_ARESETN [ipx::current_core]
ipx::remove_bus_interface M_AXIS_ACLK [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd] -no_script -reset -force -quiet
remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'
update_module_reference VGA_source_mux_video_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
Upgrading 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-1972] Upgraded VGA_source_mux_video_0_0 from mux_video_v1_0 1.0 to mux_video_v1_0 1.0
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
set_property  ip_repo_paths  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0
ERROR: [BD 41-134] No portmaps are present on the interface: aresetn 
ERROR: [BD 41-134] No portmaps are present on the interface: aclk 
ERROR: [BD 41-134] No portmaps are present on the interface: S_AXIS 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0
endgroup
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.445 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.445 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::add_bus_interface S_AXIS [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
close_project
set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
create_peripheral xilinx.com user inverter_rtl 1.0 -dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo
add_peripheral_interface m_axis -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
add_peripheral_interface s_axis -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0]
set_property  ip_repo_paths  {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0 c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
ipx::edit_ip_in_project -upgrade true -name edit_inverter_rtl_v1_0 -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.445 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m_axis_tstrb) was removed from the interface 'm_axis'. Please review the IP interface 'm_axis'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s_axis_tstrb) was removed from the interface 's_axis'. Please review the IP interface 's_axis'.
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd] -no_script -reset -force -quiet
remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_m_axis_TDATA_WIDTH' has its value changed from '32' to '8'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_m_axis_START_COUNT' has its value changed from '32' to '8'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_s_axis_TDATA_WIDTH' has its value changed from '32' to '8'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property value_validation_list 8 [ipx::get_user_parameters C_m_axis_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list 8 [ipx::get_user_parameters C_s_axis_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'
report_ip_status -name ip_status 
upgrade_ip [get_ips  VGA_source_inverter_rtl_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd'
INFO: [IP_Flow 19-1972] Upgraded VGA_source_inverter_rtl_0_0 from inverter_rtl 1.0 to inverter_rtl 1.0
INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'M_AXIS' as 'm_axis' (xilinx.com:interface:axis:1.0)
INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'S_AXIS' as 's_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'aclk'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'aresetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_axis_CLK' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_axis_RST' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axis_CLK' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axis_RST' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'VGA_source_inverter_rtl_0_0'.
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_ACLK' as 'm_axis_aclk'
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_ARESETN' as 'm_axis_aresetn'
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TDATA' as 'm_axis_tdata'
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 8 differs from original width 32
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TLAST' as 'm_axis_tlast'
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TREADY' as 'm_axis_tready'
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TUSER' as 'm_axis_tuser'
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tuser' width 1 differs from original width 4
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TVALID' as 'm_axis_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_aclk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tlast'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tuser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'VGA_source_inverter_rtl_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'VGA_source_inverter_rtl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VGA_source_inverter_rtl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/inverter_0/ap_clk
/inverter_rtl_0/m_axis_aclk
/inverter_rtl_0/s_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1
endgroup
ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.445 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.445 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::infer_bus_interface m_axis_tuser xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
current_project TP_Video_Chaine
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/s_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_in
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tready]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_out
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tready is being overridden by the user. This pin will not be connected as a part of interface connection video_out
delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_out
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/m_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/s_axis_aclk]
endgroup
save_bd_design
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/inverter_rtl_0/m_axis_aclk
/inverter_rtl_0/s_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd 
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_cells inverter_rtl_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1
endgroup
set_property location {5 1180 92} [get_bd_cells inverter_rtl_1]
connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins inverter_rtl_1/s_axis_aclk]
startgroup
connect_bd_net [get_bd_pins inverter_rtl_1/s_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_out
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/s_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_in
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis]
save_bd_design
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/inverter_rtl_0/m_axis_aclk
/inverter_rtl_0/s_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd 
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_cells inverter_rtl_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0
endgroup
connect_bd_intf_net [get_bd_intf_pins inverter_0/s_axis_video] [get_bd_intf_pins v_vid_in_axi4s_0/video_out]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_ports sw1] [get_bd_pins inverter_0/VidOrig_nVideoInv_V]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/ap_clk]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/inverter_rtl_0/m_axis_aclk
/inverter_rtl_0/s_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd 
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/inverter_rtl_0/m_axis_aclk
/inverter_rtl_0/s_axis_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells inverter_rtl_0]
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis_video] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets sw1_1] [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_rtl_0/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_0/s_axis_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/m_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_out
connect_bd_net [get_bd_pins inverter_rtl_0/m_axis_tuser] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser]
WARNING: [BD 41-1306] The connection to interface pin /v_axi4s_vid_out_0/s_axis_video_tuser is being overridden by the user. This pin will not be connected as a part of interface connection video_in
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/m_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/s_axis_aclk]
endgroup
validate_bd_design
save_bd_design
Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd> 
Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'VGA_source.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd
VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_video_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_rtl_0 .
Exporting to file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh
Generated Block Design Tcl file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl
Generated Hardware Definition File C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef
[Tue Nov 21 09:04:06 2023] Launched VGA_source_mux_video_0_0_synth_1, VGA_source_inverter_rtl_0_1_synth_1, synth_1...
Run output will be captured here:
VGA_source_mux_video_0_0_synth_1: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/VGA_source_mux_video_0_0_synth_1/runme.log
VGA_source_inverter_rtl_0_1_synth_1: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/VGA_source_inverter_rtl_0_1_synth_1/runme.log
synth_1: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/synth_1/runme.log
[Tue Nov 21 09:04:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.445 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2944.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2944.445 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2944.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2944.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.445 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.445 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B186DF
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3859.645 ; gain = 915.199
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_project inverter_rtl_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0\hdl/inverter_rtl_v1_0.vhd:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd:53]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/inverter_rtl_v1_0.vhd'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project/inverter_rtl_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 15:12:50 2023...
update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'
