../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_master.v
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_memory.v
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_slave.v
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_transactor.v

../../../../../bench/verilog/regression/wb/vlog_tap_generator.v
../../../../../bench/verilog/regression/wb/vlog_tb_utils.v
../../../../../bench/verilog/regression/wb/wb_arbiter_tb.v
../../../../../bench/verilog/regression/wb/wb_cdc_tb.v
../../../../../bench/verilog/regression/wb/wb_msi_tb.v
../../../../../bench/verilog/regression/wb/wb_mux_tb.v
../../../../../bench/verilog/regression/wb/wb_upsizer_tb.v

../../../../../rtl/verilog/wb/arbiter/mpsoc_msi_arbiter.v
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_cc561.v
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_cdc.v
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_sync2_pgen.v
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_arbiter.v
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_data_resize.v
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_interface.v
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_mux.v
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_upsizer.v
