[INF:CM0023] Creating log file ../../build/regression/ConstHighConn/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<62> s<61> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:13> el<1:19>
n<> u<5> t<IntVec_TypeLogic> p<6> l<1:20> el<1:25>
n<> u<6> t<Data_type> p<7> c<5> l<1:20> el<1:25>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:20> el<1:25>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:20> el<1:25>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:13> el<1:25>
n<o> u<10> t<StringConst> p<11> l<1:26> el<1:27>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:13> el<1:27>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:12> el<1:28>
n<> u<13> t<Module_ansi_header> p<29> c<2> s<28> l<1:1> el<1:29>
n<o> u<14> t<StringConst> p<15> l<2:11> el<2:12>
n<> u<15> t<Ps_or_hierarchical_identifier> p<18> c<14> s<17> l<2:11> el<2:12>
n<> u<16> t<Constant_bit_select> p<17> l<2:13> el<2:13>
n<> u<17> t<Constant_select> p<18> c<16> l<2:13> el<2:13>
n<> u<18> t<Net_lvalue> p<23> c<15> s<22> l<2:11> el<2:12>
n<> u<19> t<Number_1Tickb1> p<20> l<2:15> el<2:19>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:15> el<2:19>
n<> u<21> t<Primary> p<22> c<20> l<2:15> el<2:19>
n<> u<22> t<Expression> p<23> c<21> l<2:15> el<2:19>
n<> u<23> t<Net_assignment> p<24> c<18> l<2:11> el<2:19>
n<> u<24> t<List_of_net_assignments> p<25> c<23> l<2:11> el<2:19>
n<> u<25> t<Continuous_assign> p<26> c<24> l<2:4> el<2:20>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:20>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:20>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:4> el<2:20>
n<> u<29> t<Module_declaration> p<30> c<13> l<1:1> el<3:10>
n<> u<30> t<Description> p<61> c<29> s<60> l<1:1> el<3:10>
n<> u<31> t<Module_keyword> p<42> s<32> l<5:1> el<5:7>
n<top> u<32> t<StringConst> p<42> s<41> l<5:8> el<5:11>
n<> u<33> t<PortDir_Out> p<38> s<37> l<5:13> el<5:19>
n<> u<34> t<IntVec_TypeLogic> p<35> l<5:20> el<5:25>
n<> u<35> t<Data_type> p<36> c<34> l<5:20> el<5:25>
n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<5:20> el<5:25>
n<> u<37> t<Net_port_type> p<38> c<36> l<5:20> el<5:25>
n<> u<38> t<Net_port_header> p<40> c<33> s<39> l<5:13> el<5:25>
n<o> u<39> t<StringConst> p<40> l<5:26> el<5:27>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<5:13> el<5:27>
n<> u<41> t<List_of_port_declarations> p<42> c<40> l<5:12> el<5:28>
n<> u<42> t<Module_ansi_header> p<59> c<31> s<58> l<5:1> el<5:29>
n<dut> u<43> t<StringConst> p<56> s<55> l<7:4> el<7:7>
n<d> u<44> t<StringConst> p<45> l<7:8> el<7:9>
n<> u<45> t<Name_of_instance> p<55> c<44> s<54> l<7:8> el<7:9>
n<o> u<46> t<StringConst> p<53> s<51> l<7:11> el<7:12>
n<15'b0> u<47> t<IntConst> p<48> l<7:13> el<7:18>
n<> u<48> t<Primary_literal> p<49> c<47> l<7:13> el<7:18>
n<> u<49> t<Primary> p<50> c<48> l<7:13> el<7:18>
n<> u<50> t<Expression> p<53> c<49> s<52> l<7:13> el<7:18>
n<> u<51> t<OpenParens> p<53> s<50> l<7:12> el<7:13>
n<> u<52> t<CloseParens> p<53> l<7:18> el<7:19>
n<> u<53> t<Named_port_connection> p<54> c<46> l<7:10> el<7:19>
n<> u<54> t<List_of_port_connections> p<55> c<53> l<7:10> el<7:19>
n<> u<55> t<Hierarchical_instance> p<56> c<45> l<7:8> el<7:20>
n<> u<56> t<Module_instantiation> p<57> c<43> l<7:4> el<7:21>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<7:4> el<7:21>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<7:4> el<7:21>
n<> u<59> t<Module_declaration> p<60> c<42> l<5:1> el<9:10>
n<> u<60> t<Description> p<61> c<59> l<5:1> el<9:10>
n<> u<61> t<Source_text> p<62> c<30> l<1:1> el<9:10>
n<> u<62> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ConstHighConn/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ConstHighConn/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ConstHighConn/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:26, endln:1:27, parent:work@dut
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:26, endln:1:27, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:19, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:15, endln:2:19
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:19, parent:work@dut
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:19, parent:work@dut
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
        |vpiTypespec:
        \_logic_typespec: , line:1:20, endln:1:25
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiNetType:36
        |vpiParent:
        \_module: work@dut (work@top.d) dut.sv:7:4: , endln:7:21, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:9:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:9:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:5:20, endln:5:25
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:5:26, endln:5:27, parent:o
      |vpiParent:
      \_port: (o), line:5:26, endln:5:27, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:5:20, endln:5:25
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10
  |vpiModule:
  \_module: work@dut (work@top.d) dut.sv:7:4: , endln:7:21, parent:work@top
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:9:10
    |vpiPort:
    \_port: (o), line:1:26, endln:1:27, parent:work@top.d
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_constant: , line:7:13, endln:7:18
        |vpiDecompile:15'b0
        |vpiSize:15
        |BIN:0
        |vpiConstType:3
      |vpiLowConn:
      \_ref_obj: (work@top.d.o), line:7:11, endln:7:12, parent:o
        |vpiParent:
        \_port: (o), line:1:26, endln:1:27, parent:work@top.d
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiActual:
        \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
      |vpiTypedef:
      \_logic_typespec: , line:1:20, endln:1:25
      |vpiInstance:
      \_module: work@dut (work@top.d) dut.sv:7:4: , endln:7:21, parent:work@top
      |vpiParent:
      \_module: work@dut (work@top.d) dut.sv:7:4: , endln:7:21, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:2:11, endln:2:19, parent:work@top.d
      |vpiParent:
      \_module: work@dut (work@top.d) dut.sv:7:4: , endln:7:21, parent:work@top
      |vpiRhs:
      \_constant: , line:2:15, endln:2:19
      |vpiLhs:
      \_ref_obj: (work@top.d.o), line:2:11, endln:2:12
        |vpiParent:
        \_cont_assign: , line:2:11, endln:2:19, parent:work@top.d
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiActual:
        \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstHighConn/dut.sv | ${SURELOG_DIR}/build/regression/ConstHighConn/roundtrip/dut_000.sv | 3 | 9 | 

