Soumyadip Bandyopadhyay , Kunal Banerjee , Dipankar Sarkar , Chittaranjan R. Mandal, Translation validation for PRES+ models of parallel behaviours via an FSMD equivalence checker, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Josefa Díaz Álvarez , José L. Risco-Martín , J. Manuel Colmenar, Multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems, Journal of Systems and Software, v.111 n.C, p.200-212, January 2016
Soumyadip Bandyopadhyay , Dipankar Sarkar , Chittaranjan Mandal, An efficient path based equivalence checking for Petri net based models of programs, Proceedings of the 9th India Software Engineering Conference, February 18-20, 2016, Goa, India
