name: case
description: A module testing case statement
should_fail: 0
tags: 12.5
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-12/12.5--case.sv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/tests/chapter-12/12.5--case.sv' to AST representation.
Generating RTLIL representation for module `\case_tb'.
Successfully finished Verilog frontend.
