//æŒ‡ä»¤å¯„å­˜å™?
`timescale 1ns / 1ps
// IRæŒ‡ä»¤å¯„å­˜å™¨ï¼Œç›®çš„æ˜¯ä½¿æŒ‡ä»¤ä»£ç ä¿æŒç¨³å®š
module IR(inIns, clk, IRWre, outIns);
  input clk, IRWre;
  input [31:0] inIns;
  output reg[31:0] outIns;
  always @(posedge clk) begin 
    if (IRWre) begin
        outIns = inIns;
     end
  end
endmodule
