

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               23108b589a9172bd01b7f6cf89845d44  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/ep_c_l2wb/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c440; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (main.1.sm_70.ptx:50) @%p4097 bra BB0_2579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2baa0 (main.1.sm_70.ptx:26684) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a8 (main.1.sm_70.ptx:55) @%p4098 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:67) shl.b64 %rd6296, %rd7656, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:67) shl.b64 %rd6296, %rd7656, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa70 (main.1.sm_70.ptx:578) @%p4099 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (main.1.sm_70.ptx:580) mov.u32 %r24703, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb28 (main.1.sm_70.ptx:604) @%p4101 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (main.1.sm_70.ptx:620) shfl.sync.idx.b32 %r15|%p5, %r6063, %r6030, %r6060, %r6061;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (main.1.sm_70.ptx:624) @%p4101 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc18 (main.1.sm_70.ptx:640) shfl.sync.idx.b32 %r19|%p9, %r6063, %r6040, %r6060, %r6061;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc38 (main.1.sm_70.ptx:644) @%p4101 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (main.1.sm_70.ptx:660) shfl.sync.idx.b32 %r23|%p13, %r6063, %r6031, %r6060, %r6061;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xcc0 (main.1.sm_70.ptx:664) @%p4101 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (main.1.sm_70.ptx:680) add.s32 %r24728, %r24728, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd38 (main.1.sm_70.ptx:682) @%p4105 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd40 (main.1.sm_70.ptx:684) xor.b32 %r6126, %r6022, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdc8 (main.1.sm_70.ptx:703) @%p4107 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (main.1.sm_70.ptx:719) shfl.sync.idx.b32 %r38|%p21, %r6135, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe50 (main.1.sm_70.ptx:723) @%p4107 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (main.1.sm_70.ptx:739) shfl.sync.idx.b32 %r42|%p25, %r6135, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xed8 (main.1.sm_70.ptx:743) @%p4107 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (main.1.sm_70.ptx:759) shfl.sync.idx.b32 %r46|%p29, %r6135, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf60 (main.1.sm_70.ptx:763) @%p4107 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (main.1.sm_70.ptx:779) add.s32 %r24729, %r24729, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfd8 (main.1.sm_70.ptx:781) @%p4111 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe0 (main.1.sm_70.ptx:783) xor.b32 %r6198, %r6022, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (main.1.sm_70.ptx:802) @%p4113 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (main.1.sm_70.ptx:818) shfl.sync.idx.b32 %r61|%p37, %r6207, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f0 (main.1.sm_70.ptx:822) @%p4113 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (main.1.sm_70.ptx:838) shfl.sync.idx.b32 %r65|%p41, %r6207, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1178 (main.1.sm_70.ptx:842) @%p4113 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e0 (main.1.sm_70.ptx:858) shfl.sync.idx.b32 %r69|%p45, %r6207, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1200 (main.1.sm_70.ptx:862) @%p4113 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (main.1.sm_70.ptx:878) add.s32 %r24730, %r24730, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1278 (main.1.sm_70.ptx:880) @%p4117 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (main.1.sm_70.ptx:882) xor.b32 %r6270, %r6022, 3;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1308 (main.1.sm_70.ptx:901) @%p4119 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (main.1.sm_70.ptx:917) shfl.sync.idx.b32 %r84|%p53, %r6279, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1390 (main.1.sm_70.ptx:921) @%p4119 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (main.1.sm_70.ptx:937) shfl.sync.idx.b32 %r88|%p57, %r6279, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1418 (main.1.sm_70.ptx:941) @%p4119 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (main.1.sm_70.ptx:957) shfl.sync.idx.b32 %r92|%p61, %r6279, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14a0 (main.1.sm_70.ptx:961) @%p4119 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (main.1.sm_70.ptx:977) add.s32 %r24731, %r24731, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1518 (main.1.sm_70.ptx:979) @%p4123 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (main.1.sm_70.ptx:981) xor.b32 %r6342, %r6022, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15a8 (main.1.sm_70.ptx:1000) @%p4125 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1610 (main.1.sm_70.ptx:1016) shfl.sync.idx.b32 %r107|%p69, %r6351, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1630 (main.1.sm_70.ptx:1020) @%p4125 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (main.1.sm_70.ptx:1036) shfl.sync.idx.b32 %r111|%p73, %r6351, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16b8 (main.1.sm_70.ptx:1040) @%p4125 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1720 (main.1.sm_70.ptx:1056) shfl.sync.idx.b32 %r115|%p77, %r6351, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1740 (main.1.sm_70.ptx:1060) @%p4125 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (main.1.sm_70.ptx:1076) add.s32 %r24732, %r24732, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17b8 (main.1.sm_70.ptx:1078) @%p4129 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (main.1.sm_70.ptx:1080) xor.b32 %r6414, %r6022, 5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1848 (main.1.sm_70.ptx:1099) @%p4131 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (main.1.sm_70.ptx:1115) shfl.sync.idx.b32 %r130|%p85, %r6423, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18d0 (main.1.sm_70.ptx:1119) @%p4131 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (main.1.sm_70.ptx:1135) shfl.sync.idx.b32 %r134|%p89, %r6423, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1958 (main.1.sm_70.ptx:1139) @%p4131 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (main.1.sm_70.ptx:1155) shfl.sync.idx.b32 %r138|%p93, %r6423, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19e0 (main.1.sm_70.ptx:1159) @%p4131 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (main.1.sm_70.ptx:1175) add.s32 %r24733, %r24733, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a58 (main.1.sm_70.ptx:1177) @%p4135 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a60 (main.1.sm_70.ptx:1179) xor.b32 %r6486, %r6022, 6;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1ae8 (main.1.sm_70.ptx:1198) @%p4137 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (main.1.sm_70.ptx:1214) shfl.sync.idx.b32 %r153|%p101, %r6495, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b70 (main.1.sm_70.ptx:1218) @%p4137 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd8 (main.1.sm_70.ptx:1234) shfl.sync.idx.b32 %r157|%p105, %r6495, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1bf8 (main.1.sm_70.ptx:1238) @%p4137 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (main.1.sm_70.ptx:1254) shfl.sync.idx.b32 %r161|%p109, %r6495, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1c80 (main.1.sm_70.ptx:1258) @%p4137 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce8 (main.1.sm_70.ptx:1274) add.s32 %r24734, %r24734, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1cf8 (main.1.sm_70.ptx:1276) @%p4141 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d00 (main.1.sm_70.ptx:1278) xor.b32 %r6558, %r6022, 7;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1d88 (main.1.sm_70.ptx:1297) @%p4143 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (main.1.sm_70.ptx:1313) shfl.sync.idx.b32 %r176|%p117, %r6567, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e10 (main.1.sm_70.ptx:1317) @%p4143 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e78 (main.1.sm_70.ptx:1333) shfl.sync.idx.b32 %r180|%p121, %r6567, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1e98 (main.1.sm_70.ptx:1337) @%p4143 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f00 (main.1.sm_70.ptx:1353) shfl.sync.idx.b32 %r184|%p125, %r6567, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f20 (main.1.sm_70.ptx:1357) @%p4143 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (main.1.sm_70.ptx:1373) add.s32 %r24735, %r24735, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1f98 (main.1.sm_70.ptx:1375) @%p4147 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (main.1.sm_70.ptx:1377) xor.b32 %r6630, %r6022, 8;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2028 (main.1.sm_70.ptx:1396) @%p4149 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2090 (main.1.sm_70.ptx:1412) shfl.sync.idx.b32 %r199|%p133, %r6639, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20b0 (main.1.sm_70.ptx:1416) @%p4149 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2118 (main.1.sm_70.ptx:1432) shfl.sync.idx.b32 %r203|%p137, %r6639, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2138 (main.1.sm_70.ptx:1436) @%p4149 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (main.1.sm_70.ptx:1452) shfl.sync.idx.b32 %r207|%p141, %r6639, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21c0 (main.1.sm_70.ptx:1456) @%p4149 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (main.1.sm_70.ptx:1472) add.s32 %r24736, %r24736, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2238 (main.1.sm_70.ptx:1474) @%p4153 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2240 (main.1.sm_70.ptx:1476) xor.b32 %r6702, %r6022, 9;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22c8 (main.1.sm_70.ptx:1495) @%p4155 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (main.1.sm_70.ptx:1511) shfl.sync.idx.b32 %r222|%p149, %r6711, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2350 (main.1.sm_70.ptx:1515) @%p4155 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (main.1.sm_70.ptx:1531) shfl.sync.idx.b32 %r226|%p153, %r6711, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x23d8 (main.1.sm_70.ptx:1535) @%p4155 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2440 (main.1.sm_70.ptx:1551) shfl.sync.idx.b32 %r230|%p157, %r6711, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2460 (main.1.sm_70.ptx:1555) @%p4155 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (main.1.sm_70.ptx:1571) add.s32 %r24737, %r24737, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x24d8 (main.1.sm_70.ptx:1573) @%p4159 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (main.1.sm_70.ptx:1575) xor.b32 %r6774, %r6022, 10;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2568 (main.1.sm_70.ptx:1594) @%p4161 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d0 (main.1.sm_70.ptx:1610) shfl.sync.idx.b32 %r245|%p165, %r6783, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x25f0 (main.1.sm_70.ptx:1614) @%p4161 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2658 (main.1.sm_70.ptx:1630) shfl.sync.idx.b32 %r249|%p169, %r6783, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2678 (main.1.sm_70.ptx:1634) @%p4161 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (main.1.sm_70.ptx:1650) shfl.sync.idx.b32 %r253|%p173, %r6783, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2700 (main.1.sm_70.ptx:1654) @%p4161 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (main.1.sm_70.ptx:1670) add.s32 %r24738, %r24738, 1;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2778 (main.1.sm_70.ptx:1672) @%p4165 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (main.1.sm_70.ptx:1674) xor.b32 %r6846, %r6022, 11;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2808 (main.1.sm_70.ptx:1693) @%p4167 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (main.1.sm_70.ptx:1709) shfl.sync.idx.b32 %r268|%p181, %r6855, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2890 (main.1.sm_70.ptx:1713) @%p4167 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f8 (main.1.sm_70.ptx:1729) shfl.sync.idx.b32 %r272|%p185, %r6855, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2918 (main.1.sm_70.ptx:1733) @%p4167 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2980 (main.1.sm_70.ptx:1749) shfl.sync.idx.b32 %r276|%p189, %r6855, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29a0 (main.1.sm_70.ptx:1753) @%p4167 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (main.1.sm_70.ptx:1769) add.s32 %r24739, %r24739, 1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a18 (main.1.sm_70.ptx:1771) @%p4171 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1773) xor.b32 %r6918, %r6022, 12;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2aa8 (main.1.sm_70.ptx:1792) @%p4173 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b10 (main.1.sm_70.ptx:1808) shfl.sync.idx.b32 %r291|%p197, %r6927, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b30 (main.1.sm_70.ptx:1812) @%p4173 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b98 (main.1.sm_70.ptx:1828) shfl.sync.idx.b32 %r295|%p201, %r6927, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bb8 (main.1.sm_70.ptx:1832) @%p4173 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (main.1.sm_70.ptx:1848) shfl.sync.idx.b32 %r299|%p205, %r6927, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c40 (main.1.sm_70.ptx:1852) @%p4173 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (main.1.sm_70.ptx:1868) add.s32 %r24740, %r24740, 1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cb8 (main.1.sm_70.ptx:1870) @%p4177 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc0 (main.1.sm_70.ptx:1872) xor.b32 %r6990, %r6022, 13;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d48 (main.1.sm_70.ptx:1891) @%p4179 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db0 (main.1.sm_70.ptx:1907) shfl.sync.idx.b32 %r314|%p213, %r6999, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2dd0 (main.1.sm_70.ptx:1911) @%p4179 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e38 (main.1.sm_70.ptx:1927) shfl.sync.idx.b32 %r318|%p217, %r6999, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e58 (main.1.sm_70.ptx:1931) @%p4179 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (main.1.sm_70.ptx:1947) shfl.sync.idx.b32 %r322|%p221, %r6999, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2ee0 (main.1.sm_70.ptx:1951) @%p4179 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (main.1.sm_70.ptx:1967) add.s32 %r24741, %r24741, 1;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f58 (main.1.sm_70.ptx:1969) @%p4183 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f60 (main.1.sm_70.ptx:1971) xor.b32 %r7062, %r6022, 14;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2fe8 (main.1.sm_70.ptx:1990) @%p4185 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (main.1.sm_70.ptx:2006) shfl.sync.idx.b32 %r337|%p229, %r7071, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3070 (main.1.sm_70.ptx:2010) @%p4185 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (main.1.sm_70.ptx:2026) shfl.sync.idx.b32 %r341|%p233, %r7071, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x30f8 (main.1.sm_70.ptx:2030) @%p4185 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3160 (main.1.sm_70.ptx:2046) shfl.sync.idx.b32 %r345|%p237, %r7071, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3180 (main.1.sm_70.ptx:2050) @%p4185 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (main.1.sm_70.ptx:2066) add.s32 %r24742, %r24742, 1;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x31f8 (main.1.sm_70.ptx:2068) @%p4189 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (main.1.sm_70.ptx:2070) xor.b32 %r7134, %r6022, 15;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3288 (main.1.sm_70.ptx:2089) @%p4191 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (main.1.sm_70.ptx:2105) shfl.sync.idx.b32 %r360|%p245, %r7143, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3310 (main.1.sm_70.ptx:2109) @%p4191 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3378 (main.1.sm_70.ptx:2125) shfl.sync.idx.b32 %r364|%p249, %r7143, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3398 (main.1.sm_70.ptx:2129) @%p4191 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3400 (main.1.sm_70.ptx:2145) shfl.sync.idx.b32 %r368|%p253, %r7143, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3420 (main.1.sm_70.ptx:2149) @%p4191 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (main.1.sm_70.ptx:2165) add.s32 %r24743, %r24743, 1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3498 (main.1.sm_70.ptx:2167) @%p4195 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a0 (main.1.sm_70.ptx:2169) xor.b32 %r7206, %r6022, 16;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3528 (main.1.sm_70.ptx:2188) @%p4197 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3590 (main.1.sm_70.ptx:2204) shfl.sync.idx.b32 %r383|%p261, %r7215, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35b0 (main.1.sm_70.ptx:2208) @%p4197 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3618 (main.1.sm_70.ptx:2224) shfl.sync.idx.b32 %r387|%p265, %r7215, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3638 (main.1.sm_70.ptx:2228) @%p4197 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (main.1.sm_70.ptx:2244) shfl.sync.idx.b32 %r391|%p269, %r7215, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36c0 (main.1.sm_70.ptx:2248) @%p4197 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3728 (main.1.sm_70.ptx:2264) add.s32 %r24744, %r24744, 1;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3738 (main.1.sm_70.ptx:2266) @%p4201 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (main.1.sm_70.ptx:2268) xor.b32 %r7278, %r6022, 17;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37c8 (main.1.sm_70.ptx:2287) @%p4203 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3830 (main.1.sm_70.ptx:2303) shfl.sync.idx.b32 %r406|%p277, %r7287, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3850 (main.1.sm_70.ptx:2307) @%p4203 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (main.1.sm_70.ptx:2323) shfl.sync.idx.b32 %r410|%p281, %r7287, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x38d8 (main.1.sm_70.ptx:2327) @%p4203 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3940 (main.1.sm_70.ptx:2343) shfl.sync.idx.b32 %r414|%p285, %r7287, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3960 (main.1.sm_70.ptx:2347) @%p4203 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c8 (main.1.sm_70.ptx:2363) add.s32 %r24745, %r24745, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x39d8 (main.1.sm_70.ptx:2365) @%p4207 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39e0 (main.1.sm_70.ptx:2367) xor.b32 %r7350, %r6022, 18;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a68 (main.1.sm_70.ptx:2386) @%p4209 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ad0 (main.1.sm_70.ptx:2402) shfl.sync.idx.b32 %r429|%p293, %r7359, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3af0 (main.1.sm_70.ptx:2406) @%p4209 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b58 (main.1.sm_70.ptx:2422) shfl.sync.idx.b32 %r433|%p297, %r7359, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3b78 (main.1.sm_70.ptx:2426) @%p4209 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be0 (main.1.sm_70.ptx:2442) shfl.sync.idx.b32 %r437|%p301, %r7359, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c00 (main.1.sm_70.ptx:2446) @%p4209 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c68 (main.1.sm_70.ptx:2462) add.s32 %r24746, %r24746, 1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c78 (main.1.sm_70.ptx:2464) @%p4213 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c80 (main.1.sm_70.ptx:2466) xor.b32 %r7422, %r6022, 19;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d08 (main.1.sm_70.ptx:2485) @%p4215 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d70 (main.1.sm_70.ptx:2501) shfl.sync.idx.b32 %r452|%p309, %r7431, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3d90 (main.1.sm_70.ptx:2505) @%p4215 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df8 (main.1.sm_70.ptx:2521) shfl.sync.idx.b32 %r456|%p313, %r7431, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e18 (main.1.sm_70.ptx:2525) @%p4215 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e80 (main.1.sm_70.ptx:2541) shfl.sync.idx.b32 %r460|%p317, %r7431, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ea0 (main.1.sm_70.ptx:2545) @%p4215 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (main.1.sm_70.ptx:2561) add.s32 %r24747, %r24747, 1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f18 (main.1.sm_70.ptx:2563) @%p4219 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (main.1.sm_70.ptx:2565) xor.b32 %r7494, %r6022, 20;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fa8 (main.1.sm_70.ptx:2584) @%p4221 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (main.1.sm_70.ptx:2600) shfl.sync.idx.b32 %r475|%p325, %r7503, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4030 (main.1.sm_70.ptx:2604) @%p4221 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4098 (main.1.sm_70.ptx:2620) shfl.sync.idx.b32 %r479|%p329, %r7503, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40b8 (main.1.sm_70.ptx:2624) @%p4221 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4120 (main.1.sm_70.ptx:2640) shfl.sync.idx.b32 %r483|%p333, %r7503, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4140 (main.1.sm_70.ptx:2644) @%p4221 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a8 (main.1.sm_70.ptx:2660) add.s32 %r24748, %r24748, 1;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41b8 (main.1.sm_70.ptx:2662) @%p4225 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (main.1.sm_70.ptx:2664) xor.b32 %r7566, %r6022, 21;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4248 (main.1.sm_70.ptx:2683) @%p4227 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b0 (main.1.sm_70.ptx:2699) shfl.sync.idx.b32 %r498|%p341, %r7575, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42d0 (main.1.sm_70.ptx:2703) @%p4227 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4338 (main.1.sm_70.ptx:2719) shfl.sync.idx.b32 %r502|%p345, %r7575, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4358 (main.1.sm_70.ptx:2723) @%p4227 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (main.1.sm_70.ptx:2739) shfl.sync.idx.b32 %r506|%p349, %r7575, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x43e0 (main.1.sm_70.ptx:2743) @%p4227 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4448 (main.1.sm_70.ptx:2759) add.s32 %r24749, %r24749, 1;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4458 (main.1.sm_70.ptx:2761) @%p4231 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4460 (main.1.sm_70.ptx:2763) xor.b32 %r7638, %r6022, 22;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x44e8 (main.1.sm_70.ptx:2782) @%p4233 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4550 (main.1.sm_70.ptx:2798) shfl.sync.idx.b32 %r521|%p357, %r7647, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4570 (main.1.sm_70.ptx:2802) @%p4233 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d8 (main.1.sm_70.ptx:2818) shfl.sync.idx.b32 %r525|%p361, %r7647, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x45f8 (main.1.sm_70.ptx:2822) @%p4233 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4660 (main.1.sm_70.ptx:2838) shfl.sync.idx.b32 %r529|%p365, %r7647, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4680 (main.1.sm_70.ptx:2842) @%p4233 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (main.1.sm_70.ptx:2858) add.s32 %r24750, %r24750, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x46f8 (main.1.sm_70.ptx:2860) @%p4237 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4700 (main.1.sm_70.ptx:2862) xor.b32 %r7710, %r6022, 23;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4788 (main.1.sm_70.ptx:2881) @%p4239 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (main.1.sm_70.ptx:2897) shfl.sync.idx.b32 %r544|%p373, %r7719, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4810 (main.1.sm_70.ptx:2901) @%p4239 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (main.1.sm_70.ptx:2917) shfl.sync.idx.b32 %r548|%p377, %r7719, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x4898 (main.1.sm_70.ptx:2921) @%p4239 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4900 (main.1.sm_70.ptx:2937) shfl.sync.idx.b32 %r552|%p381, %r7719, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4920 (main.1.sm_70.ptx:2941) @%p4239 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4988 (main.1.sm_70.ptx:2957) add.s32 %r24751, %r24751, 1;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4998 (main.1.sm_70.ptx:2959) @%p4243 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (main.1.sm_70.ptx:2961) xor.b32 %r7782, %r6022, 24;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a28 (main.1.sm_70.ptx:2980) @%p4245 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a90 (main.1.sm_70.ptx:2996) shfl.sync.idx.b32 %r567|%p389, %r7791, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4ab0 (main.1.sm_70.ptx:3000) @%p4245 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (main.1.sm_70.ptx:3016) shfl.sync.idx.b32 %r571|%p393, %r7791, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b38 (main.1.sm_70.ptx:3020) @%p4245 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba0 (main.1.sm_70.ptx:3036) shfl.sync.idx.b32 %r575|%p397, %r7791, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4bc0 (main.1.sm_70.ptx:3040) @%p4245 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (main.1.sm_70.ptx:3056) add.s32 %r24752, %r24752, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c38 (main.1.sm_70.ptx:3058) @%p4249 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c40 (main.1.sm_70.ptx:3060) xor.b32 %r7854, %r6022, 25;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4cc8 (main.1.sm_70.ptx:3079) @%p4251 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d30 (main.1.sm_70.ptx:3095) shfl.sync.idx.b32 %r590|%p405, %r7863, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d50 (main.1.sm_70.ptx:3099) @%p4251 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4db8 (main.1.sm_70.ptx:3115) shfl.sync.idx.b32 %r594|%p409, %r7863, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4dd8 (main.1.sm_70.ptx:3119) @%p4251 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e40 (main.1.sm_70.ptx:3135) shfl.sync.idx.b32 %r598|%p413, %r7863, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e60 (main.1.sm_70.ptx:3139) @%p4251 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (main.1.sm_70.ptx:3155) add.s32 %r24753, %r24753, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4ed8 (main.1.sm_70.ptx:3157) @%p4255 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee0 (main.1.sm_70.ptx:3159) xor.b32 %r7926, %r6022, 26;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f68 (main.1.sm_70.ptx:3178) @%p4257 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd0 (main.1.sm_70.ptx:3194) shfl.sync.idx.b32 %r613|%p421, %r7935, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4ff0 (main.1.sm_70.ptx:3198) @%p4257 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (main.1.sm_70.ptx:3214) shfl.sync.idx.b32 %r617|%p425, %r7935, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5078 (main.1.sm_70.ptx:3218) @%p4257 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e0 (main.1.sm_70.ptx:3234) shfl.sync.idx.b32 %r621|%p429, %r7935, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5100 (main.1.sm_70.ptx:3238) @%p4257 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5168 (main.1.sm_70.ptx:3254) add.s32 %r24754, %r24754, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5178 (main.1.sm_70.ptx:3256) @%p4261 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (main.1.sm_70.ptx:3258) xor.b32 %r7998, %r6022, 27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5208 (main.1.sm_70.ptx:3277) @%p4263 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5270 (main.1.sm_70.ptx:3293) shfl.sync.idx.b32 %r636|%p437, %r8007, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5290 (main.1.sm_70.ptx:3297) @%p4263 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f8 (main.1.sm_70.ptx:3313) shfl.sync.idx.b32 %r640|%p441, %r8007, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5318 (main.1.sm_70.ptx:3317) @%p4263 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (main.1.sm_70.ptx:3333) shfl.sync.idx.b32 %r644|%p445, %r8007, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53a0 (main.1.sm_70.ptx:3337) @%p4263 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5408 (main.1.sm_70.ptx:3353) add.s32 %r24755, %r24755, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5418 (main.1.sm_70.ptx:3355) @%p4267 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5420 (main.1.sm_70.ptx:3357) xor.b32 %r8070, %r6022, 28;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54a8 (main.1.sm_70.ptx:3376) @%p4269 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (main.1.sm_70.ptx:3392) shfl.sync.idx.b32 %r659|%p453, %r8079, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5530 (main.1.sm_70.ptx:3396) @%p4269 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5598 (main.1.sm_70.ptx:3412) shfl.sync.idx.b32 %r663|%p457, %r8079, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55b8 (main.1.sm_70.ptx:3416) @%p4269 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (main.1.sm_70.ptx:3432) shfl.sync.idx.b32 %r667|%p461, %r8079, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5640 (main.1.sm_70.ptx:3436) @%p4269 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56a8 (main.1.sm_70.ptx:3452) add.s32 %r24756, %r24756, 1;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56b8 (main.1.sm_70.ptx:3454) @%p4273 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c0 (main.1.sm_70.ptx:3456) xor.b32 %r8142, %r6022, 29;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5748 (main.1.sm_70.ptx:3475) @%p4275 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b0 (main.1.sm_70.ptx:3491) shfl.sync.idx.b32 %r682|%p469, %r8151, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57d0 (main.1.sm_70.ptx:3495) @%p4275 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5838 (main.1.sm_70.ptx:3511) shfl.sync.idx.b32 %r686|%p473, %r8151, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5858 (main.1.sm_70.ptx:3515) @%p4275 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58c0 (main.1.sm_70.ptx:3531) shfl.sync.idx.b32 %r690|%p477, %r8151, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x58e0 (main.1.sm_70.ptx:3535) @%p4275 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5948 (main.1.sm_70.ptx:3551) add.s32 %r24757, %r24757, 1;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5958 (main.1.sm_70.ptx:3553) @%p4279 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5960 (main.1.sm_70.ptx:3555) xor.b32 %r8214, %r6022, 30;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59e8 (main.1.sm_70.ptx:3574) @%p4281 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a50 (main.1.sm_70.ptx:3590) shfl.sync.idx.b32 %r705|%p485, %r8223, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a70 (main.1.sm_70.ptx:3594) @%p4281 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ad8 (main.1.sm_70.ptx:3610) shfl.sync.idx.b32 %r709|%p489, %r8223, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5af8 (main.1.sm_70.ptx:3614) @%p4281 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (main.1.sm_70.ptx:3630) shfl.sync.idx.b32 %r713|%p493, %r8223, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b80 (main.1.sm_70.ptx:3634) @%p4281 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (main.1.sm_70.ptx:3650) add.s32 %r24758, %r24758, 1;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5bf8 (main.1.sm_70.ptx:3652) @%p4285 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c00 (main.1.sm_70.ptx:3654) xor.b32 %r8286, %r6022, 31;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5c88 (main.1.sm_70.ptx:3673) @%p4287 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (main.1.sm_70.ptx:3689) shfl.sync.idx.b32 %r728|%p501, %r8295, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d10 (main.1.sm_70.ptx:3693) @%p4287 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d78 (main.1.sm_70.ptx:3709) shfl.sync.idx.b32 %r732|%p505, %r8295, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5d98 (main.1.sm_70.ptx:3713) @%p4287 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e00 (main.1.sm_70.ptx:3729) shfl.sync.idx.b32 %r736|%p509, %r8295, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e20 (main.1.sm_70.ptx:3733) @%p4287 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e88 (main.1.sm_70.ptx:3749) add.s32 %r24759, %r24759, 1;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5e98 (main.1.sm_70.ptx:3751) @%p4291 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ea0 (main.1.sm_70.ptx:3753) xor.b32 %r8358, %r6022, 32;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f28 (main.1.sm_70.ptx:3772) @%p4293 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f90 (main.1.sm_70.ptx:3788) shfl.sync.idx.b32 %r751|%p517, %r8367, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fb0 (main.1.sm_70.ptx:3792) @%p4293 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6018 (main.1.sm_70.ptx:3808) shfl.sync.idx.b32 %r755|%p521, %r8367, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6038 (main.1.sm_70.ptx:3812) @%p4293 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60a0 (main.1.sm_70.ptx:3828) shfl.sync.idx.b32 %r759|%p525, %r8367, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60c0 (main.1.sm_70.ptx:3832) @%p4293 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (main.1.sm_70.ptx:3848) add.s32 %r24760, %r24760, 1;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6138 (main.1.sm_70.ptx:3850) @%p4297 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (main.1.sm_70.ptx:3852) xor.b32 %r8430, %r6022, 33;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61c8 (main.1.sm_70.ptx:3871) @%p4299 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6230 (main.1.sm_70.ptx:3887) shfl.sync.idx.b32 %r774|%p533, %r8439, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6250 (main.1.sm_70.ptx:3891) @%p4299 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b8 (main.1.sm_70.ptx:3907) shfl.sync.idx.b32 %r778|%p537, %r8439, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x62d8 (main.1.sm_70.ptx:3911) @%p4299 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6340 (main.1.sm_70.ptx:3927) shfl.sync.idx.b32 %r782|%p541, %r8439, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6360 (main.1.sm_70.ptx:3931) @%p4299 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c8 (main.1.sm_70.ptx:3947) add.s32 %r24761, %r24761, 1;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x63d8 (main.1.sm_70.ptx:3949) @%p4303 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63e0 (main.1.sm_70.ptx:3951) xor.b32 %r8502, %r6022, 34;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6468 (main.1.sm_70.ptx:3970) @%p4305 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (main.1.sm_70.ptx:3986) shfl.sync.idx.b32 %r797|%p549, %r8511, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x64f0 (main.1.sm_70.ptx:3990) @%p4305 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6558 (main.1.sm_70.ptx:4006) shfl.sync.idx.b32 %r801|%p553, %r8511, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6578 (main.1.sm_70.ptx:4010) @%p4305 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e0 (main.1.sm_70.ptx:4026) shfl.sync.idx.b32 %r805|%p557, %r8511, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6600 (main.1.sm_70.ptx:4030) @%p4305 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6668 (main.1.sm_70.ptx:4046) add.s32 %r24762, %r24762, 1;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6678 (main.1.sm_70.ptx:4048) @%p4309 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6680 (main.1.sm_70.ptx:4050) xor.b32 %r8574, %r6022, 35;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6708 (main.1.sm_70.ptx:4069) @%p4311 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6770 (main.1.sm_70.ptx:4085) shfl.sync.idx.b32 %r820|%p565, %r8583, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6790 (main.1.sm_70.ptx:4089) @%p4311 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67f8 (main.1.sm_70.ptx:4105) shfl.sync.idx.b32 %r824|%p569, %r8583, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6818 (main.1.sm_70.ptx:4109) @%p4311 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6880 (main.1.sm_70.ptx:4125) shfl.sync.idx.b32 %r828|%p573, %r8583, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68a0 (main.1.sm_70.ptx:4129) @%p4311 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6908 (main.1.sm_70.ptx:4145) add.s32 %r24763, %r24763, 1;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6918 (main.1.sm_70.ptx:4147) @%p4315 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6920 (main.1.sm_70.ptx:4149) xor.b32 %r8646, %r6022, 36;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69a8 (main.1.sm_70.ptx:4168) @%p4317 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a10 (main.1.sm_70.ptx:4184) shfl.sync.idx.b32 %r843|%p581, %r8655, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a30 (main.1.sm_70.ptx:4188) @%p4317 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a98 (main.1.sm_70.ptx:4204) shfl.sync.idx.b32 %r847|%p585, %r8655, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ab8 (main.1.sm_70.ptx:4208) @%p4317 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b20 (main.1.sm_70.ptx:4224) shfl.sync.idx.b32 %r851|%p589, %r8655, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b40 (main.1.sm_70.ptx:4228) @%p4317 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ba8 (main.1.sm_70.ptx:4244) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bb8 (main.1.sm_70.ptx:4246) @%p4321 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (main.1.sm_70.ptx:4248) xor.b32 %r8718, %r6022, 37;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c48 (main.1.sm_70.ptx:4267) @%p4323 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (main.1.sm_70.ptx:4283) shfl.sync.idx.b32 %r866|%p597, %r8727, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cd0 (main.1.sm_70.ptx:4287) @%p4323 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (main.1.sm_70.ptx:4303) shfl.sync.idx.b32 %r870|%p601, %r8727, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d58 (main.1.sm_70.ptx:4307) @%p4323 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (main.1.sm_70.ptx:4323) shfl.sync.idx.b32 %r874|%p605, %r8727, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6de0 (main.1.sm_70.ptx:4327) @%p4323 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e48 (main.1.sm_70.ptx:4343) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e58 (main.1.sm_70.ptx:4345) @%p4327 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e60 (main.1.sm_70.ptx:4347) xor.b32 %r8790, %r6022, 38;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6ee8 (main.1.sm_70.ptx:4366) @%p4329 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f50 (main.1.sm_70.ptx:4382) shfl.sync.idx.b32 %r889|%p613, %r8799, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f70 (main.1.sm_70.ptx:4386) @%p4329 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fd8 (main.1.sm_70.ptx:4402) shfl.sync.idx.b32 %r893|%p617, %r8799, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ff8 (main.1.sm_70.ptx:4406) @%p4329 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7060 (main.1.sm_70.ptx:4422) shfl.sync.idx.b32 %r897|%p621, %r8799, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x7080 (main.1.sm_70.ptx:4426) @%p4329 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (main.1.sm_70.ptx:4442) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x70f8 (main.1.sm_70.ptx:4444) @%p4333 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7100 (main.1.sm_70.ptx:4446) xor.b32 %r8862, %r6022, 39;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7188 (main.1.sm_70.ptx:4465) @%p4335 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (main.1.sm_70.ptx:4481) shfl.sync.idx.b32 %r912|%p629, %r8871, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7210 (main.1.sm_70.ptx:4485) @%p4335 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (main.1.sm_70.ptx:4501) shfl.sync.idx.b32 %r916|%p633, %r8871, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7298 (main.1.sm_70.ptx:4505) @%p4335 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7300 (main.1.sm_70.ptx:4521) shfl.sync.idx.b32 %r920|%p637, %r8871, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7320 (main.1.sm_70.ptx:4525) @%p4335 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7388 (main.1.sm_70.ptx:4541) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x7398 (main.1.sm_70.ptx:4543) @%p4339 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (main.1.sm_70.ptx:4545) xor.b32 %r8934, %r6022, 40;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7428 (main.1.sm_70.ptx:4564) @%p4341 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7490 (main.1.sm_70.ptx:4580) shfl.sync.idx.b32 %r935|%p645, %r8943, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74b0 (main.1.sm_70.ptx:4584) @%p4341 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7518 (main.1.sm_70.ptx:4600) shfl.sync.idx.b32 %r939|%p649, %r8943, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7538 (main.1.sm_70.ptx:4604) @%p4341 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75a0 (main.1.sm_70.ptx:4620) shfl.sync.idx.b32 %r943|%p653, %r8943, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75c0 (main.1.sm_70.ptx:4624) @%p4341 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7628 (main.1.sm_70.ptx:4640) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7638 (main.1.sm_70.ptx:4642) @%p4345 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7640 (main.1.sm_70.ptx:4644) xor.b32 %r9006, %r6022, 41;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76c8 (main.1.sm_70.ptx:4663) @%p4347 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7730 (main.1.sm_70.ptx:4679) shfl.sync.idx.b32 %r958|%p661, %r9015, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7750 (main.1.sm_70.ptx:4683) @%p4347 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b8 (main.1.sm_70.ptx:4699) shfl.sync.idx.b32 %r962|%p665, %r9015, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x77d8 (main.1.sm_70.ptx:4703) @%p4347 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7840 (main.1.sm_70.ptx:4719) shfl.sync.idx.b32 %r966|%p669, %r9015, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7860 (main.1.sm_70.ptx:4723) @%p4347 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78c8 (main.1.sm_70.ptx:4739) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x78d8 (main.1.sm_70.ptx:4741) @%p4351 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e0 (main.1.sm_70.ptx:4743) xor.b32 %r9078, %r6022, 42;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7968 (main.1.sm_70.ptx:4762) @%p4353 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79d0 (main.1.sm_70.ptx:4778) shfl.sync.idx.b32 %r981|%p677, %r9087, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x79f0 (main.1.sm_70.ptx:4782) @%p4353 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a58 (main.1.sm_70.ptx:4798) shfl.sync.idx.b32 %r985|%p681, %r9087, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7a78 (main.1.sm_70.ptx:4802) @%p4353 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (main.1.sm_70.ptx:4818) shfl.sync.idx.b32 %r989|%p685, %r9087, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b00 (main.1.sm_70.ptx:4822) @%p4353 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (main.1.sm_70.ptx:4838) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7b78 (main.1.sm_70.ptx:4840) @%p4357 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (main.1.sm_70.ptx:4842) xor.b32 %r9150, %r6022, 43;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c08 (main.1.sm_70.ptx:4861) @%p4359 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (main.1.sm_70.ptx:4877) shfl.sync.idx.b32 %r1004|%p693, %r9159, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7c90 (main.1.sm_70.ptx:4881) @%p4359 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf8 (main.1.sm_70.ptx:4897) shfl.sync.idx.b32 %r1008|%p697, %r9159, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d18 (main.1.sm_70.ptx:4901) @%p4359 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d80 (main.1.sm_70.ptx:4917) shfl.sync.idx.b32 %r1012|%p701, %r9159, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7da0 (main.1.sm_70.ptx:4921) @%p4359 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (main.1.sm_70.ptx:4937) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e18 (main.1.sm_70.ptx:4939) @%p4363 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (main.1.sm_70.ptx:4941) xor.b32 %r9222, %r6022, 44;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ea8 (main.1.sm_70.ptx:4960) @%p4365 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f10 (main.1.sm_70.ptx:4976) shfl.sync.idx.b32 %r1027|%p709, %r9231, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f30 (main.1.sm_70.ptx:4980) @%p4365 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f98 (main.1.sm_70.ptx:4996) shfl.sync.idx.b32 %r1031|%p713, %r9231, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fb8 (main.1.sm_70.ptx:5000) @%p4365 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (main.1.sm_70.ptx:5016) shfl.sync.idx.b32 %r1035|%p717, %r9231, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8040 (main.1.sm_70.ptx:5020) @%p4365 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a8 (main.1.sm_70.ptx:5036) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80b8 (main.1.sm_70.ptx:5038) @%p4369 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80c0 (main.1.sm_70.ptx:5040) xor.b32 %r9294, %r6022, 45;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8148 (main.1.sm_70.ptx:5059) @%p4371 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81b0 (main.1.sm_70.ptx:5075) shfl.sync.idx.b32 %r1050|%p725, %r9303, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81d0 (main.1.sm_70.ptx:5079) @%p4371 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (main.1.sm_70.ptx:5095) shfl.sync.idx.b32 %r1054|%p729, %r9303, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8258 (main.1.sm_70.ptx:5099) @%p4371 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (main.1.sm_70.ptx:5115) shfl.sync.idx.b32 %r1058|%p733, %r9303, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x82e0 (main.1.sm_70.ptx:5119) @%p4371 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8348 (main.1.sm_70.ptx:5135) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8358 (main.1.sm_70.ptx:5137) @%p4375 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8360 (main.1.sm_70.ptx:5139) xor.b32 %r9366, %r6022, 46;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x83e8 (main.1.sm_70.ptx:5158) @%p4377 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (main.1.sm_70.ptx:5174) shfl.sync.idx.b32 %r1073|%p741, %r9375, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8470 (main.1.sm_70.ptx:5178) @%p4377 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d8 (main.1.sm_70.ptx:5194) shfl.sync.idx.b32 %r1077|%p745, %r9375, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x84f8 (main.1.sm_70.ptx:5198) @%p4377 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8560 (main.1.sm_70.ptx:5214) shfl.sync.idx.b32 %r1081|%p749, %r9375, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8580 (main.1.sm_70.ptx:5218) @%p4377 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (main.1.sm_70.ptx:5234) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x85f8 (main.1.sm_70.ptx:5236) @%p4381 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8600 (main.1.sm_70.ptx:5238) xor.b32 %r9438, %r6022, 47;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8688 (main.1.sm_70.ptx:5257) @%p4383 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86f0 (main.1.sm_70.ptx:5273) shfl.sync.idx.b32 %r1096|%p757, %r9447, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8710 (main.1.sm_70.ptx:5277) @%p4383 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8778 (main.1.sm_70.ptx:5293) shfl.sync.idx.b32 %r1100|%p761, %r9447, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8798 (main.1.sm_70.ptx:5297) @%p4383 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8800 (main.1.sm_70.ptx:5313) shfl.sync.idx.b32 %r1104|%p765, %r9447, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8820 (main.1.sm_70.ptx:5317) @%p4383 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8888 (main.1.sm_70.ptx:5333) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8898 (main.1.sm_70.ptx:5335) @%p4387 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88a0 (main.1.sm_70.ptx:5337) xor.b32 %r9510, %r6022, 48;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8928 (main.1.sm_70.ptx:5356) @%p4389 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (main.1.sm_70.ptx:5372) shfl.sync.idx.b32 %r1119|%p773, %r9519, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89b0 (main.1.sm_70.ptx:5376) @%p4389 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a18 (main.1.sm_70.ptx:5392) shfl.sync.idx.b32 %r1123|%p777, %r9519, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a38 (main.1.sm_70.ptx:5396) @%p4389 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa0 (main.1.sm_70.ptx:5412) shfl.sync.idx.b32 %r1127|%p781, %r9519, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ac0 (main.1.sm_70.ptx:5416) @%p4389 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b28 (main.1.sm_70.ptx:5432) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b38 (main.1.sm_70.ptx:5434) @%p4393 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (main.1.sm_70.ptx:5436) xor.b32 %r9582, %r6022, 49;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8bc8 (main.1.sm_70.ptx:5455) @%p4395 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c30 (main.1.sm_70.ptx:5471) shfl.sync.idx.b32 %r1142|%p789, %r9591, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c50 (main.1.sm_70.ptx:5475) @%p4395 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (main.1.sm_70.ptx:5491) shfl.sync.idx.b32 %r1146|%p793, %r9591, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8cd8 (main.1.sm_70.ptx:5495) @%p4395 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d40 (main.1.sm_70.ptx:5511) shfl.sync.idx.b32 %r1150|%p797, %r9591, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d60 (main.1.sm_70.ptx:5515) @%p4395 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (main.1.sm_70.ptx:5531) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8dd8 (main.1.sm_70.ptx:5533) @%p4399 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8de0 (main.1.sm_70.ptx:5535) xor.b32 %r9654, %r6022, 50;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e68 (main.1.sm_70.ptx:5554) @%p4401 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ed0 (main.1.sm_70.ptx:5570) shfl.sync.idx.b32 %r1165|%p805, %r9663, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8ef0 (main.1.sm_70.ptx:5574) @%p4401 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f58 (main.1.sm_70.ptx:5590) shfl.sync.idx.b32 %r1169|%p809, %r9663, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8f78 (main.1.sm_70.ptx:5594) @%p4401 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fe0 (main.1.sm_70.ptx:5610) shfl.sync.idx.b32 %r1173|%p813, %r9663, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9000 (main.1.sm_70.ptx:5614) @%p4401 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9068 (main.1.sm_70.ptx:5630) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9078 (main.1.sm_70.ptx:5632) @%p4405 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9080 (main.1.sm_70.ptx:5634) xor.b32 %r9726, %r6022, 51;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9108 (main.1.sm_70.ptx:5653) @%p4407 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9170 (main.1.sm_70.ptx:5669) shfl.sync.idx.b32 %r1188|%p821, %r9735, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9190 (main.1.sm_70.ptx:5673) @%p4407 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91f8 (main.1.sm_70.ptx:5689) shfl.sync.idx.b32 %r1192|%p825, %r9735, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9218 (main.1.sm_70.ptx:5693) @%p4407 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9280 (main.1.sm_70.ptx:5709) shfl.sync.idx.b32 %r1196|%p829, %r9735, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92a0 (main.1.sm_70.ptx:5713) @%p4407 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9308 (main.1.sm_70.ptx:5729) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9318 (main.1.sm_70.ptx:5731) @%p4411 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (main.1.sm_70.ptx:5733) xor.b32 %r9798, %r6022, 52;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93a8 (main.1.sm_70.ptx:5752) @%p4413 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9410 (main.1.sm_70.ptx:5768) shfl.sync.idx.b32 %r1211|%p837, %r9807, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9430 (main.1.sm_70.ptx:5772) @%p4413 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9498 (main.1.sm_70.ptx:5788) shfl.sync.idx.b32 %r1215|%p841, %r9807, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94b8 (main.1.sm_70.ptx:5792) @%p4413 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9520 (main.1.sm_70.ptx:5808) shfl.sync.idx.b32 %r1219|%p845, %r9807, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9540 (main.1.sm_70.ptx:5812) @%p4413 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95a8 (main.1.sm_70.ptx:5828) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95b8 (main.1.sm_70.ptx:5830) @%p4417 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95c0 (main.1.sm_70.ptx:5832) xor.b32 %r9870, %r6022, 53;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9648 (main.1.sm_70.ptx:5851) @%p4419 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96b0 (main.1.sm_70.ptx:5867) shfl.sync.idx.b32 %r1234|%p853, %r9879, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96d0 (main.1.sm_70.ptx:5871) @%p4419 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9738 (main.1.sm_70.ptx:5887) shfl.sync.idx.b32 %r1238|%p857, %r9879, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9758 (main.1.sm_70.ptx:5891) @%p4419 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (main.1.sm_70.ptx:5907) shfl.sync.idx.b32 %r1242|%p861, %r9879, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x97e0 (main.1.sm_70.ptx:5911) @%p4419 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9848 (main.1.sm_70.ptx:5927) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9858 (main.1.sm_70.ptx:5929) @%p4423 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9860 (main.1.sm_70.ptx:5931) xor.b32 %r9942, %r6022, 54;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x98e8 (main.1.sm_70.ptx:5950) @%p4425 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9950 (main.1.sm_70.ptx:5966) shfl.sync.idx.b32 %r1257|%p869, %r9951, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9970 (main.1.sm_70.ptx:5970) @%p4425 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (main.1.sm_70.ptx:5986) shfl.sync.idx.b32 %r1261|%p873, %r9951, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x99f8 (main.1.sm_70.ptx:5990) @%p4425 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a60 (main.1.sm_70.ptx:6006) shfl.sync.idx.b32 %r1265|%p877, %r9951, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9a80 (main.1.sm_70.ptx:6010) @%p4425 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae8 (main.1.sm_70.ptx:6026) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9af8 (main.1.sm_70.ptx:6028) @%p4429 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (main.1.sm_70.ptx:6030) xor.b32 %r10014, %r6022, 55;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9b88 (main.1.sm_70.ptx:6049) @%p4431 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bf0 (main.1.sm_70.ptx:6065) shfl.sync.idx.b32 %r1280|%p885, %r10023, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c10 (main.1.sm_70.ptx:6069) @%p4431 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c78 (main.1.sm_70.ptx:6085) shfl.sync.idx.b32 %r1284|%p889, %r10023, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9c98 (main.1.sm_70.ptx:6089) @%p4431 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d00 (main.1.sm_70.ptx:6105) shfl.sync.idx.b32 %r1288|%p893, %r10023, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d20 (main.1.sm_70.ptx:6109) @%p4431 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d88 (main.1.sm_70.ptx:6125) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9d98 (main.1.sm_70.ptx:6127) @%p4435 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9da0 (main.1.sm_70.ptx:6129) xor.b32 %r10086, %r6022, 56;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e28 (main.1.sm_70.ptx:6148) @%p4437 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e90 (main.1.sm_70.ptx:6164) shfl.sync.idx.b32 %r1303|%p901, %r10095, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9eb0 (main.1.sm_70.ptx:6168) @%p4437 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (main.1.sm_70.ptx:6184) shfl.sync.idx.b32 %r1307|%p905, %r10095, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f38 (main.1.sm_70.ptx:6188) @%p4437 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fa0 (main.1.sm_70.ptx:6204) shfl.sync.idx.b32 %r1311|%p909, %r10095, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fc0 (main.1.sm_70.ptx:6208) @%p4437 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (main.1.sm_70.ptx:6224) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa038 (main.1.sm_70.ptx:6226) @%p4441 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa040 (main.1.sm_70.ptx:6228) xor.b32 %r10158, %r6022, 57;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0c8 (main.1.sm_70.ptx:6247) @%p4443 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa130 (main.1.sm_70.ptx:6263) shfl.sync.idx.b32 %r1326|%p917, %r10167, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa150 (main.1.sm_70.ptx:6267) @%p4443 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (main.1.sm_70.ptx:6283) shfl.sync.idx.b32 %r1330|%p921, %r10167, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa1d8 (main.1.sm_70.ptx:6287) @%p4443 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa240 (main.1.sm_70.ptx:6303) shfl.sync.idx.b32 %r1334|%p925, %r10167, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa260 (main.1.sm_70.ptx:6307) @%p4443 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2c8 (main.1.sm_70.ptx:6323) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa2d8 (main.1.sm_70.ptx:6325) @%p4447 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2e0 (main.1.sm_70.ptx:6327) xor.b32 %r10230, %r6022, 58;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa368 (main.1.sm_70.ptx:6346) @%p4449 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3d0 (main.1.sm_70.ptx:6362) shfl.sync.idx.b32 %r1349|%p933, %r10239, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa3f0 (main.1.sm_70.ptx:6366) @%p4449 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa458 (main.1.sm_70.ptx:6382) shfl.sync.idx.b32 %r1353|%p937, %r10239, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa478 (main.1.sm_70.ptx:6386) @%p4449 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4e0 (main.1.sm_70.ptx:6402) shfl.sync.idx.b32 %r1357|%p941, %r10239, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa500 (main.1.sm_70.ptx:6406) @%p4449 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa568 (main.1.sm_70.ptx:6422) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa578 (main.1.sm_70.ptx:6424) @%p4453 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa580 (main.1.sm_70.ptx:6426) xor.b32 %r10302, %r6022, 59;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa608 (main.1.sm_70.ptx:6445) @%p4455 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa670 (main.1.sm_70.ptx:6461) shfl.sync.idx.b32 %r1372|%p949, %r10311, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa690 (main.1.sm_70.ptx:6465) @%p4455 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (main.1.sm_70.ptx:6481) shfl.sync.idx.b32 %r1376|%p953, %r10311, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa718 (main.1.sm_70.ptx:6485) @%p4455 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa780 (main.1.sm_70.ptx:6501) shfl.sync.idx.b32 %r1380|%p957, %r10311, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7a0 (main.1.sm_70.ptx:6505) @%p4455 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa808 (main.1.sm_70.ptx:6521) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa818 (main.1.sm_70.ptx:6523) @%p4459 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa820 (main.1.sm_70.ptx:6525) xor.b32 %r10374, %r6022, 60;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8a8 (main.1.sm_70.ptx:6544) @%p4461 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa910 (main.1.sm_70.ptx:6560) shfl.sync.idx.b32 %r1395|%p965, %r10383, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa930 (main.1.sm_70.ptx:6564) @%p4461 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa998 (main.1.sm_70.ptx:6580) shfl.sync.idx.b32 %r1399|%p969, %r10383, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9b8 (main.1.sm_70.ptx:6584) @%p4461 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa20 (main.1.sm_70.ptx:6600) shfl.sync.idx.b32 %r1403|%p973, %r10383, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa40 (main.1.sm_70.ptx:6604) @%p4461 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa8 (main.1.sm_70.ptx:6620) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaab8 (main.1.sm_70.ptx:6622) @%p4465 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaac0 (main.1.sm_70.ptx:6624) xor.b32 %r10446, %r6022, 61;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab48 (main.1.sm_70.ptx:6643) @%p4467 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabb0 (main.1.sm_70.ptx:6659) shfl.sync.idx.b32 %r1418|%p981, %r10455, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabd0 (main.1.sm_70.ptx:6663) @%p4467 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac38 (main.1.sm_70.ptx:6679) shfl.sync.idx.b32 %r1422|%p985, %r10455, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac58 (main.1.sm_70.ptx:6683) @%p4467 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacc0 (main.1.sm_70.ptx:6699) shfl.sync.idx.b32 %r1426|%p989, %r10455, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xace0 (main.1.sm_70.ptx:6703) @%p4467 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad48 (main.1.sm_70.ptx:6719) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad58 (main.1.sm_70.ptx:6721) @%p4471 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad60 (main.1.sm_70.ptx:6723) xor.b32 %r10518, %r6022, 62;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xade8 (main.1.sm_70.ptx:6742) @%p4473 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae50 (main.1.sm_70.ptx:6758) shfl.sync.idx.b32 %r1441|%p997, %r10527, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae70 (main.1.sm_70.ptx:6762) @%p4473 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaed8 (main.1.sm_70.ptx:6778) shfl.sync.idx.b32 %r1445|%p1001, %r10527, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaef8 (main.1.sm_70.ptx:6782) @%p4473 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf60 (main.1.sm_70.ptx:6798) shfl.sync.idx.b32 %r1449|%p1005, %r10527, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xaf80 (main.1.sm_70.ptx:6802) @%p4473 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafe8 (main.1.sm_70.ptx:6818) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xaff8 (main.1.sm_70.ptx:6820) @%p4477 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb000 (main.1.sm_70.ptx:6822) xor.b32 %r10590, %r6022, 63;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb088 (main.1.sm_70.ptx:6841) @%p4479 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0f0 (main.1.sm_70.ptx:6857) shfl.sync.idx.b32 %r1464|%p1013, %r10599, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb110 (main.1.sm_70.ptx:6861) @%p4479 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb178 (main.1.sm_70.ptx:6877) shfl.sync.idx.b32 %r1468|%p1017, %r10599, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb198 (main.1.sm_70.ptx:6881) @%p4479 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb200 (main.1.sm_70.ptx:6897) shfl.sync.idx.b32 %r1472|%p1021, %r10599, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb220 (main.1.sm_70.ptx:6901) @%p4479 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb288 (main.1.sm_70.ptx:6917) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb298 (main.1.sm_70.ptx:6919) @%p4483 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a0 (main.1.sm_70.ptx:6921) xor.b32 %r10662, %r6022, 64;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb328 (main.1.sm_70.ptx:6940) @%p4485 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb390 (main.1.sm_70.ptx:6956) shfl.sync.idx.b32 %r1487|%p1029, %r10671, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3b0 (main.1.sm_70.ptx:6960) @%p4485 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (main.1.sm_70.ptx:6976) shfl.sync.idx.b32 %r1491|%p1033, %r10671, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb438 (main.1.sm_70.ptx:6980) @%p4485 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4a0 (main.1.sm_70.ptx:6996) shfl.sync.idx.b32 %r1495|%p1037, %r10671, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4c0 (main.1.sm_70.ptx:7000) @%p4485 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb528 (main.1.sm_70.ptx:7016) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb538 (main.1.sm_70.ptx:7018) @%p4489 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb540 (main.1.sm_70.ptx:7020) xor.b32 %r10734, %r6022, 65;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5c8 (main.1.sm_70.ptx:7039) @%p4491 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb630 (main.1.sm_70.ptx:7055) shfl.sync.idx.b32 %r1510|%p1045, %r10743, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb650 (main.1.sm_70.ptx:7059) @%p4491 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6b8 (main.1.sm_70.ptx:7075) shfl.sync.idx.b32 %r1514|%p1049, %r10743, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb6d8 (main.1.sm_70.ptx:7079) @%p4491 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb740 (main.1.sm_70.ptx:7095) shfl.sync.idx.b32 %r1518|%p1053, %r10743, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb760 (main.1.sm_70.ptx:7099) @%p4491 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7c8 (main.1.sm_70.ptx:7115) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb7d8 (main.1.sm_70.ptx:7117) @%p4495 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7e0 (main.1.sm_70.ptx:7119) xor.b32 %r10806, %r6022, 66;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb868 (main.1.sm_70.ptx:7138) @%p4497 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8d0 (main.1.sm_70.ptx:7154) shfl.sync.idx.b32 %r1533|%p1061, %r10815, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb8f0 (main.1.sm_70.ptx:7158) @%p4497 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb958 (main.1.sm_70.ptx:7174) shfl.sync.idx.b32 %r1537|%p1065, %r10815, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb978 (main.1.sm_70.ptx:7178) @%p4497 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9e0 (main.1.sm_70.ptx:7194) shfl.sync.idx.b32 %r1541|%p1069, %r10815, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba00 (main.1.sm_70.ptx:7198) @%p4497 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba68 (main.1.sm_70.ptx:7214) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xba78 (main.1.sm_70.ptx:7216) @%p4501 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba80 (main.1.sm_70.ptx:7218) xor.b32 %r10878, %r6022, 67;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb08 (main.1.sm_70.ptx:7237) @%p4503 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb70 (main.1.sm_70.ptx:7253) shfl.sync.idx.b32 %r1556|%p1077, %r10887, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbb90 (main.1.sm_70.ptx:7257) @%p4503 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbf8 (main.1.sm_70.ptx:7273) shfl.sync.idx.b32 %r1560|%p1081, %r10887, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc18 (main.1.sm_70.ptx:7277) @%p4503 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc80 (main.1.sm_70.ptx:7293) shfl.sync.idx.b32 %r1564|%p1085, %r10887, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbca0 (main.1.sm_70.ptx:7297) @%p4503 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd08 (main.1.sm_70.ptx:7313) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd18 (main.1.sm_70.ptx:7315) @%p4507 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd20 (main.1.sm_70.ptx:7317) xor.b32 %r10950, %r6022, 68;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbda8 (main.1.sm_70.ptx:7336) @%p4509 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe10 (main.1.sm_70.ptx:7352) shfl.sync.idx.b32 %r1579|%p1093, %r10959, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe30 (main.1.sm_70.ptx:7356) @%p4509 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe98 (main.1.sm_70.ptx:7372) shfl.sync.idx.b32 %r1583|%p1097, %r10959, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbeb8 (main.1.sm_70.ptx:7376) @%p4509 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf20 (main.1.sm_70.ptx:7392) shfl.sync.idx.b32 %r1587|%p1101, %r10959, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf40 (main.1.sm_70.ptx:7396) @%p4509 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfa8 (main.1.sm_70.ptx:7412) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbfb8 (main.1.sm_70.ptx:7414) @%p4513 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfc0 (main.1.sm_70.ptx:7416) xor.b32 %r11022, %r6022, 69;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc048 (main.1.sm_70.ptx:7435) @%p4515 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0b0 (main.1.sm_70.ptx:7451) shfl.sync.idx.b32 %r1602|%p1109, %r11031, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0d0 (main.1.sm_70.ptx:7455) @%p4515 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc138 (main.1.sm_70.ptx:7471) shfl.sync.idx.b32 %r1606|%p1113, %r11031, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc158 (main.1.sm_70.ptx:7475) @%p4515 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1c0 (main.1.sm_70.ptx:7491) shfl.sync.idx.b32 %r1610|%p1117, %r11031, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc1e0 (main.1.sm_70.ptx:7495) @%p4515 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc248 (main.1.sm_70.ptx:7511) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc258 (main.1.sm_70.ptx:7513) @%p4519 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc260 (main.1.sm_70.ptx:7515) xor.b32 %r11094, %r6022, 70;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc2e8 (main.1.sm_70.ptx:7534) @%p4521 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc350 (main.1.sm_70.ptx:7550) shfl.sync.idx.b32 %r1625|%p1125, %r11103, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc370 (main.1.sm_70.ptx:7554) @%p4521 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3d8 (main.1.sm_70.ptx:7570) shfl.sync.idx.b32 %r1629|%p1129, %r11103, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc3f8 (main.1.sm_70.ptx:7574) @%p4521 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc460 (main.1.sm_70.ptx:7590) shfl.sync.idx.b32 %r1633|%p1133, %r11103, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc480 (main.1.sm_70.ptx:7594) @%p4521 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4e8 (main.1.sm_70.ptx:7610) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc4f8 (main.1.sm_70.ptx:7612) @%p4525 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc500 (main.1.sm_70.ptx:7614) xor.b32 %r11166, %r6022, 71;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc588 (main.1.sm_70.ptx:7633) @%p4527 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5f0 (main.1.sm_70.ptx:7649) shfl.sync.idx.b32 %r1648|%p1141, %r11175, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc610 (main.1.sm_70.ptx:7653) @%p4527 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc678 (main.1.sm_70.ptx:7669) shfl.sync.idx.b32 %r1652|%p1145, %r11175, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc698 (main.1.sm_70.ptx:7673) @%p4527 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc700 (main.1.sm_70.ptx:7689) shfl.sync.idx.b32 %r1656|%p1149, %r11175, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc720 (main.1.sm_70.ptx:7693) @%p4527 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc788 (main.1.sm_70.ptx:7709) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc798 (main.1.sm_70.ptx:7711) @%p4531 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7a0 (main.1.sm_70.ptx:7713) xor.b32 %r11238, %r6022, 72;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc828 (main.1.sm_70.ptx:7732) @%p4533 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc890 (main.1.sm_70.ptx:7748) shfl.sync.idx.b32 %r1671|%p1157, %r11247, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8b0 (main.1.sm_70.ptx:7752) @%p4533 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc918 (main.1.sm_70.ptx:7768) shfl.sync.idx.b32 %r1675|%p1161, %r11247, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc938 (main.1.sm_70.ptx:7772) @%p4533 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9a0 (main.1.sm_70.ptx:7788) shfl.sync.idx.b32 %r1679|%p1165, %r11247, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9c0 (main.1.sm_70.ptx:7792) @%p4533 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca28 (main.1.sm_70.ptx:7808) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca38 (main.1.sm_70.ptx:7810) @%p4537 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca40 (main.1.sm_70.ptx:7812) xor.b32 %r11310, %r6022, 73;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcac8 (main.1.sm_70.ptx:7831) @%p4539 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb30 (main.1.sm_70.ptx:7847) shfl.sync.idx.b32 %r1694|%p1173, %r11319, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb50 (main.1.sm_70.ptx:7851) @%p4539 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbb8 (main.1.sm_70.ptx:7867) shfl.sync.idx.b32 %r1698|%p1177, %r11319, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcbd8 (main.1.sm_70.ptx:7871) @%p4539 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc40 (main.1.sm_70.ptx:7887) shfl.sync.idx.b32 %r1702|%p1181, %r11319, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc60 (main.1.sm_70.ptx:7891) @%p4539 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc8 (main.1.sm_70.ptx:7907) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xccd8 (main.1.sm_70.ptx:7909) @%p4543 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcce0 (main.1.sm_70.ptx:7911) xor.b32 %r11382, %r6022, 74;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd68 (main.1.sm_70.ptx:7930) @%p4545 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdd0 (main.1.sm_70.ptx:7946) shfl.sync.idx.b32 %r1717|%p1189, %r11391, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xcdf0 (main.1.sm_70.ptx:7950) @%p4545 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce58 (main.1.sm_70.ptx:7966) shfl.sync.idx.b32 %r1721|%p1193, %r11391, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xce78 (main.1.sm_70.ptx:7970) @%p4545 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcee0 (main.1.sm_70.ptx:7986) shfl.sync.idx.b32 %r1725|%p1197, %r11391, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf00 (main.1.sm_70.ptx:7990) @%p4545 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf68 (main.1.sm_70.ptx:8006) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcf78 (main.1.sm_70.ptx:8008) @%p4549 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf80 (main.1.sm_70.ptx:8010) xor.b32 %r11454, %r6022, 75;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd008 (main.1.sm_70.ptx:8029) @%p4551 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd070 (main.1.sm_70.ptx:8045) shfl.sync.idx.b32 %r1740|%p1205, %r11463, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd090 (main.1.sm_70.ptx:8049) @%p4551 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0f8 (main.1.sm_70.ptx:8065) shfl.sync.idx.b32 %r1744|%p1209, %r11463, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd118 (main.1.sm_70.ptx:8069) @%p4551 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd180 (main.1.sm_70.ptx:8085) shfl.sync.idx.b32 %r1748|%p1213, %r11463, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1a0 (main.1.sm_70.ptx:8089) @%p4551 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd208 (main.1.sm_70.ptx:8105) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd218 (main.1.sm_70.ptx:8107) @%p4555 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd220 (main.1.sm_70.ptx:8109) xor.b32 %r11526, %r6022, 76;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2a8 (main.1.sm_70.ptx:8128) @%p4557 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd310 (main.1.sm_70.ptx:8144) shfl.sync.idx.b32 %r1763|%p1221, %r11535, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd330 (main.1.sm_70.ptx:8148) @%p4557 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd398 (main.1.sm_70.ptx:8164) shfl.sync.idx.b32 %r1767|%p1225, %r11535, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3b8 (main.1.sm_70.ptx:8168) @%p4557 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd420 (main.1.sm_70.ptx:8184) shfl.sync.idx.b32 %r1771|%p1229, %r11535, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd440 (main.1.sm_70.ptx:8188) @%p4557 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4a8 (main.1.sm_70.ptx:8204) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4b8 (main.1.sm_70.ptx:8206) @%p4561 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4c0 (main.1.sm_70.ptx:8208) xor.b32 %r11598, %r6022, 77;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd548 (main.1.sm_70.ptx:8227) @%p4563 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5b0 (main.1.sm_70.ptx:8243) shfl.sync.idx.b32 %r1786|%p1237, %r11607, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5d0 (main.1.sm_70.ptx:8247) @%p4563 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd638 (main.1.sm_70.ptx:8263) shfl.sync.idx.b32 %r1790|%p1241, %r11607, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd658 (main.1.sm_70.ptx:8267) @%p4563 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6c0 (main.1.sm_70.ptx:8283) shfl.sync.idx.b32 %r1794|%p1245, %r11607, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd6e0 (main.1.sm_70.ptx:8287) @%p4563 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd748 (main.1.sm_70.ptx:8303) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd758 (main.1.sm_70.ptx:8305) @%p4567 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd760 (main.1.sm_70.ptx:8307) xor.b32 %r11670, %r6022, 78;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd7e8 (main.1.sm_70.ptx:8326) @%p4569 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd850 (main.1.sm_70.ptx:8342) shfl.sync.idx.b32 %r1809|%p1253, %r11679, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd870 (main.1.sm_70.ptx:8346) @%p4569 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8d8 (main.1.sm_70.ptx:8362) shfl.sync.idx.b32 %r1813|%p1257, %r11679, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd8f8 (main.1.sm_70.ptx:8366) @%p4569 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd960 (main.1.sm_70.ptx:8382) shfl.sync.idx.b32 %r1817|%p1261, %r11679, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd980 (main.1.sm_70.ptx:8386) @%p4569 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e8 (main.1.sm_70.ptx:8402) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xd9f8 (main.1.sm_70.ptx:8404) @%p4573 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda00 (main.1.sm_70.ptx:8406) xor.b32 %r11742, %r6022, 79;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xda88 (main.1.sm_70.ptx:8425) @%p4575 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdaf0 (main.1.sm_70.ptx:8441) shfl.sync.idx.b32 %r1832|%p1269, %r11751, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb10 (main.1.sm_70.ptx:8445) @%p4575 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb78 (main.1.sm_70.ptx:8461) shfl.sync.idx.b32 %r1836|%p1273, %r11751, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdb98 (main.1.sm_70.ptx:8465) @%p4575 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc00 (main.1.sm_70.ptx:8481) shfl.sync.idx.b32 %r1840|%p1277, %r11751, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc20 (main.1.sm_70.ptx:8485) @%p4575 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc88 (main.1.sm_70.ptx:8501) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdc98 (main.1.sm_70.ptx:8503) @%p4579 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdca0 (main.1.sm_70.ptx:8505) xor.b32 %r11814, %r6022, 80;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd28 (main.1.sm_70.ptx:8524) @%p4581 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd90 (main.1.sm_70.ptx:8540) shfl.sync.idx.b32 %r1855|%p1285, %r11823, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddb0 (main.1.sm_70.ptx:8544) @%p4581 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde18 (main.1.sm_70.ptx:8560) shfl.sync.idx.b32 %r1859|%p1289, %r11823, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde38 (main.1.sm_70.ptx:8564) @%p4581 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdea0 (main.1.sm_70.ptx:8580) shfl.sync.idx.b32 %r1863|%p1293, %r11823, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdec0 (main.1.sm_70.ptx:8584) @%p4581 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf28 (main.1.sm_70.ptx:8600) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf38 (main.1.sm_70.ptx:8602) @%p4585 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf40 (main.1.sm_70.ptx:8604) xor.b32 %r11886, %r6022, 81;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfc8 (main.1.sm_70.ptx:8623) @%p4587 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe030 (main.1.sm_70.ptx:8639) shfl.sync.idx.b32 %r1878|%p1301, %r11895, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe050 (main.1.sm_70.ptx:8643) @%p4587 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b8 (main.1.sm_70.ptx:8659) shfl.sync.idx.b32 %r1882|%p1305, %r11895, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe0d8 (main.1.sm_70.ptx:8663) @%p4587 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe140 (main.1.sm_70.ptx:8679) shfl.sync.idx.b32 %r1886|%p1309, %r11895, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe160 (main.1.sm_70.ptx:8683) @%p4587 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (main.1.sm_70.ptx:8699) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe1d8 (main.1.sm_70.ptx:8701) @%p4591 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1e0 (main.1.sm_70.ptx:8703) xor.b32 %r11958, %r6022, 82;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe268 (main.1.sm_70.ptx:8722) @%p4593 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2d0 (main.1.sm_70.ptx:8738) shfl.sync.idx.b32 %r1901|%p1317, %r11967, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe2f0 (main.1.sm_70.ptx:8742) @%p4593 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe358 (main.1.sm_70.ptx:8758) shfl.sync.idx.b32 %r1905|%p1321, %r11967, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe378 (main.1.sm_70.ptx:8762) @%p4593 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3e0 (main.1.sm_70.ptx:8778) shfl.sync.idx.b32 %r1909|%p1325, %r11967, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe400 (main.1.sm_70.ptx:8782) @%p4593 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (main.1.sm_70.ptx:8798) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe478 (main.1.sm_70.ptx:8800) @%p4597 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe480 (main.1.sm_70.ptx:8802) xor.b32 %r12030, %r6022, 83;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe508 (main.1.sm_70.ptx:8821) @%p4599 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe570 (main.1.sm_70.ptx:8837) shfl.sync.idx.b32 %r1924|%p1333, %r12039, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe590 (main.1.sm_70.ptx:8841) @%p4599 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5f8 (main.1.sm_70.ptx:8857) shfl.sync.idx.b32 %r1928|%p1337, %r12039, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe618 (main.1.sm_70.ptx:8861) @%p4599 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe680 (main.1.sm_70.ptx:8877) shfl.sync.idx.b32 %r1932|%p1341, %r12039, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6a0 (main.1.sm_70.ptx:8881) @%p4599 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe708 (main.1.sm_70.ptx:8897) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe718 (main.1.sm_70.ptx:8899) @%p4603 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe720 (main.1.sm_70.ptx:8901) xor.b32 %r12102, %r6022, 84;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7a8 (main.1.sm_70.ptx:8920) @%p4605 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe810 (main.1.sm_70.ptx:8936) shfl.sync.idx.b32 %r1947|%p1349, %r12111, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe830 (main.1.sm_70.ptx:8940) @%p4605 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe898 (main.1.sm_70.ptx:8956) shfl.sync.idx.b32 %r1951|%p1353, %r12111, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8b8 (main.1.sm_70.ptx:8960) @%p4605 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe920 (main.1.sm_70.ptx:8976) shfl.sync.idx.b32 %r1955|%p1357, %r12111, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe940 (main.1.sm_70.ptx:8980) @%p4605 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a8 (main.1.sm_70.ptx:8996) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9b8 (main.1.sm_70.ptx:8998) @%p4609 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9c0 (main.1.sm_70.ptx:9000) xor.b32 %r12174, %r6022, 85;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea48 (main.1.sm_70.ptx:9019) @%p4611 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab0 (main.1.sm_70.ptx:9035) shfl.sync.idx.b32 %r1970|%p1365, %r12183, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xead0 (main.1.sm_70.ptx:9039) @%p4611 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb38 (main.1.sm_70.ptx:9055) shfl.sync.idx.b32 %r1974|%p1369, %r12183, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb58 (main.1.sm_70.ptx:9059) @%p4611 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebc0 (main.1.sm_70.ptx:9075) shfl.sync.idx.b32 %r1978|%p1373, %r12183, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xebe0 (main.1.sm_70.ptx:9079) @%p4611 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec48 (main.1.sm_70.ptx:9095) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec58 (main.1.sm_70.ptx:9097) @%p4615 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec60 (main.1.sm_70.ptx:9099) xor.b32 %r12246, %r6022, 86;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xece8 (main.1.sm_70.ptx:9118) @%p4617 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed50 (main.1.sm_70.ptx:9134) shfl.sync.idx.b32 %r1993|%p1381, %r12255, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed70 (main.1.sm_70.ptx:9138) @%p4617 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedd8 (main.1.sm_70.ptx:9154) shfl.sync.idx.b32 %r1997|%p1385, %r12255, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xedf8 (main.1.sm_70.ptx:9158) @%p4617 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee60 (main.1.sm_70.ptx:9174) shfl.sync.idx.b32 %r2001|%p1389, %r12255, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xee80 (main.1.sm_70.ptx:9178) @%p4617 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeee8 (main.1.sm_70.ptx:9194) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xeef8 (main.1.sm_70.ptx:9196) @%p4621 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef00 (main.1.sm_70.ptx:9198) xor.b32 %r12318, %r6022, 87;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xef88 (main.1.sm_70.ptx:9217) @%p4623 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeff0 (main.1.sm_70.ptx:9233) shfl.sync.idx.b32 %r2016|%p1397, %r12327, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf010 (main.1.sm_70.ptx:9237) @%p4623 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf078 (main.1.sm_70.ptx:9253) shfl.sync.idx.b32 %r2020|%p1401, %r12327, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf098 (main.1.sm_70.ptx:9257) @%p4623 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf100 (main.1.sm_70.ptx:9273) shfl.sync.idx.b32 %r2024|%p1405, %r12327, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf120 (main.1.sm_70.ptx:9277) @%p4623 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf188 (main.1.sm_70.ptx:9293) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf198 (main.1.sm_70.ptx:9295) @%p4627 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1a0 (main.1.sm_70.ptx:9297) xor.b32 %r12390, %r6022, 88;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf228 (main.1.sm_70.ptx:9316) @%p4629 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (main.1.sm_70.ptx:9332) shfl.sync.idx.b32 %r2039|%p1413, %r12399, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2b0 (main.1.sm_70.ptx:9336) @%p4629 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf318 (main.1.sm_70.ptx:9352) shfl.sync.idx.b32 %r2043|%p1417, %r12399, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf338 (main.1.sm_70.ptx:9356) @%p4629 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3a0 (main.1.sm_70.ptx:9372) shfl.sync.idx.b32 %r2047|%p1421, %r12399, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3c0 (main.1.sm_70.ptx:9376) @%p4629 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf428 (main.1.sm_70.ptx:9392) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf438 (main.1.sm_70.ptx:9394) @%p4633 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (main.1.sm_70.ptx:9396) xor.b32 %r12462, %r6022, 89;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4c8 (main.1.sm_70.ptx:9415) @%p4635 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf530 (main.1.sm_70.ptx:9431) shfl.sync.idx.b32 %r2062|%p1429, %r12471, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf550 (main.1.sm_70.ptx:9435) @%p4635 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5b8 (main.1.sm_70.ptx:9451) shfl.sync.idx.b32 %r2066|%p1433, %r12471, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf5d8 (main.1.sm_70.ptx:9455) @%p4635 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf640 (main.1.sm_70.ptx:9471) shfl.sync.idx.b32 %r2070|%p1437, %r12471, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf660 (main.1.sm_70.ptx:9475) @%p4635 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c8 (main.1.sm_70.ptx:9491) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf6d8 (main.1.sm_70.ptx:9493) @%p4639 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e0 (main.1.sm_70.ptx:9495) xor.b32 %r12534, %r6022, 90;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf768 (main.1.sm_70.ptx:9514) @%p4641 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7d0 (main.1.sm_70.ptx:9530) shfl.sync.idx.b32 %r2085|%p1445, %r12543, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf7f0 (main.1.sm_70.ptx:9534) @%p4641 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf858 (main.1.sm_70.ptx:9550) shfl.sync.idx.b32 %r2089|%p1449, %r12543, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf878 (main.1.sm_70.ptx:9554) @%p4641 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8e0 (main.1.sm_70.ptx:9570) shfl.sync.idx.b32 %r2093|%p1453, %r12543, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf900 (main.1.sm_70.ptx:9574) @%p4641 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf968 (main.1.sm_70.ptx:9590) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf978 (main.1.sm_70.ptx:9592) @%p4645 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf980 (main.1.sm_70.ptx:9594) xor.b32 %r12606, %r6022, 91;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa08 (main.1.sm_70.ptx:9613) @%p4647 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa70 (main.1.sm_70.ptx:9629) shfl.sync.idx.b32 %r2108|%p1461, %r12615, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfa90 (main.1.sm_70.ptx:9633) @%p4647 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfaf8 (main.1.sm_70.ptx:9649) shfl.sync.idx.b32 %r2112|%p1465, %r12615, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb18 (main.1.sm_70.ptx:9653) @%p4647 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb80 (main.1.sm_70.ptx:9669) shfl.sync.idx.b32 %r2116|%p1469, %r12615, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfba0 (main.1.sm_70.ptx:9673) @%p4647 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc08 (main.1.sm_70.ptx:9689) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc18 (main.1.sm_70.ptx:9691) @%p4651 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc20 (main.1.sm_70.ptx:9693) xor.b32 %r12678, %r6022, 92;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfca8 (main.1.sm_70.ptx:9712) @%p4653 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd10 (main.1.sm_70.ptx:9728) shfl.sync.idx.b32 %r2131|%p1477, %r12687, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd30 (main.1.sm_70.ptx:9732) @%p4653 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd98 (main.1.sm_70.ptx:9748) shfl.sync.idx.b32 %r2135|%p1481, %r12687, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdb8 (main.1.sm_70.ptx:9752) @%p4653 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe20 (main.1.sm_70.ptx:9768) shfl.sync.idx.b32 %r2139|%p1485, %r12687, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe40 (main.1.sm_70.ptx:9772) @%p4653 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfea8 (main.1.sm_70.ptx:9788) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfeb8 (main.1.sm_70.ptx:9790) @%p4657 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfec0 (main.1.sm_70.ptx:9792) xor.b32 %r12750, %r6022, 93;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff48 (main.1.sm_70.ptx:9811) @%p4659 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffb0 (main.1.sm_70.ptx:9827) shfl.sync.idx.b32 %r2154|%p1493, %r12759, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xffd0 (main.1.sm_70.ptx:9831) @%p4659 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10038 (main.1.sm_70.ptx:9847) shfl.sync.idx.b32 %r2158|%p1497, %r12759, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10058 (main.1.sm_70.ptx:9851) @%p4659 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100c0 (main.1.sm_70.ptx:9867) shfl.sync.idx.b32 %r2162|%p1501, %r12759, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x100e0 (main.1.sm_70.ptx:9871) @%p4659 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10148 (main.1.sm_70.ptx:9887) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10158 (main.1.sm_70.ptx:9889) @%p4663 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10160 (main.1.sm_70.ptx:9891) xor.b32 %r12822, %r6022, 94;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x101e8 (main.1.sm_70.ptx:9910) @%p4665 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10250 (main.1.sm_70.ptx:9926) shfl.sync.idx.b32 %r2177|%p1509, %r12831, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10270 (main.1.sm_70.ptx:9930) @%p4665 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102d8 (main.1.sm_70.ptx:9946) shfl.sync.idx.b32 %r2181|%p1513, %r12831, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x102f8 (main.1.sm_70.ptx:9950) @%p4665 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10360 (main.1.sm_70.ptx:9966) shfl.sync.idx.b32 %r2185|%p1517, %r12831, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x10380 (main.1.sm_70.ptx:9970) @%p4665 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103e8 (main.1.sm_70.ptx:9986) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x103f8 (main.1.sm_70.ptx:9988) @%p4669 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10400 (main.1.sm_70.ptx:9990) xor.b32 %r12894, %r6022, 95;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x10488 (main.1.sm_70.ptx:10009) @%p4671 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104f0 (main.1.sm_70.ptx:10025) shfl.sync.idx.b32 %r2200|%p1525, %r12903, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10510 (main.1.sm_70.ptx:10029) @%p4671 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10578 (main.1.sm_70.ptx:10045) shfl.sync.idx.b32 %r2204|%p1529, %r12903, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x10598 (main.1.sm_70.ptx:10049) @%p4671 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10600 (main.1.sm_70.ptx:10065) shfl.sync.idx.b32 %r2208|%p1533, %r12903, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10620 (main.1.sm_70.ptx:10069) @%p4671 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10688 (main.1.sm_70.ptx:10085) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x10698 (main.1.sm_70.ptx:10087) @%p4675 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106a0 (main.1.sm_70.ptx:10089) xor.b32 %r12966, %r6022, 96;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10728 (main.1.sm_70.ptx:10108) @%p4677 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10790 (main.1.sm_70.ptx:10124) shfl.sync.idx.b32 %r2223|%p1541, %r12975, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107b0 (main.1.sm_70.ptx:10128) @%p4677 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10818 (main.1.sm_70.ptx:10144) shfl.sync.idx.b32 %r2227|%p1545, %r12975, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10838 (main.1.sm_70.ptx:10148) @%p4677 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108a0 (main.1.sm_70.ptx:10164) shfl.sync.idx.b32 %r2231|%p1549, %r12975, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108c0 (main.1.sm_70.ptx:10168) @%p4677 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10928 (main.1.sm_70.ptx:10184) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10938 (main.1.sm_70.ptx:10186) @%p4681 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10940 (main.1.sm_70.ptx:10188) xor.b32 %r13038, %r6022, 97;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109c8 (main.1.sm_70.ptx:10207) @%p4683 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a30 (main.1.sm_70.ptx:10223) shfl.sync.idx.b32 %r2246|%p1557, %r13047, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a50 (main.1.sm_70.ptx:10227) @%p4683 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ab8 (main.1.sm_70.ptx:10243) shfl.sync.idx.b32 %r2250|%p1561, %r13047, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10ad8 (main.1.sm_70.ptx:10247) @%p4683 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b40 (main.1.sm_70.ptx:10263) shfl.sync.idx.b32 %r2254|%p1565, %r13047, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b60 (main.1.sm_70.ptx:10267) @%p4683 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bc8 (main.1.sm_70.ptx:10283) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10bd8 (main.1.sm_70.ptx:10285) @%p4687 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10be0 (main.1.sm_70.ptx:10287) xor.b32 %r13110, %r6022, 98;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c68 (main.1.sm_70.ptx:10306) @%p4689 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd0 (main.1.sm_70.ptx:10322) shfl.sync.idx.b32 %r2269|%p1573, %r13119, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10cf0 (main.1.sm_70.ptx:10326) @%p4689 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d58 (main.1.sm_70.ptx:10342) shfl.sync.idx.b32 %r2273|%p1577, %r13119, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10d78 (main.1.sm_70.ptx:10346) @%p4689 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de0 (main.1.sm_70.ptx:10362) shfl.sync.idx.b32 %r2277|%p1581, %r13119, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e00 (main.1.sm_70.ptx:10366) @%p4689 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e68 (main.1.sm_70.ptx:10382) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10e78 (main.1.sm_70.ptx:10384) @%p4693 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e80 (main.1.sm_70.ptx:10386) xor.b32 %r13182, %r6022, 99;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f08 (main.1.sm_70.ptx:10405) @%p4695 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (main.1.sm_70.ptx:10421) shfl.sync.idx.b32 %r2292|%p1589, %r13191, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10f90 (main.1.sm_70.ptx:10425) @%p4695 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ff8 (main.1.sm_70.ptx:10441) shfl.sync.idx.b32 %r2296|%p1593, %r13191, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11018 (main.1.sm_70.ptx:10445) @%p4695 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11080 (main.1.sm_70.ptx:10461) shfl.sync.idx.b32 %r2300|%p1597, %r13191, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110a0 (main.1.sm_70.ptx:10465) @%p4695 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11108 (main.1.sm_70.ptx:10481) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11118 (main.1.sm_70.ptx:10483) @%p4699 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11120 (main.1.sm_70.ptx:10485) xor.b32 %r13254, %r6022, 100;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111a8 (main.1.sm_70.ptx:10504) @%p4701 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11210 (main.1.sm_70.ptx:10520) shfl.sync.idx.b32 %r2315|%p1605, %r13263, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11230 (main.1.sm_70.ptx:10524) @%p4701 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11298 (main.1.sm_70.ptx:10540) shfl.sync.idx.b32 %r2319|%p1609, %r13263, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112b8 (main.1.sm_70.ptx:10544) @%p4701 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11320 (main.1.sm_70.ptx:10560) shfl.sync.idx.b32 %r2323|%p1613, %r13263, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11340 (main.1.sm_70.ptx:10564) @%p4701 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113a8 (main.1.sm_70.ptx:10580) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113b8 (main.1.sm_70.ptx:10582) @%p4705 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113c0 (main.1.sm_70.ptx:10584) xor.b32 %r13326, %r6022, 101;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11448 (main.1.sm_70.ptx:10603) @%p4707 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b0 (main.1.sm_70.ptx:10619) shfl.sync.idx.b32 %r2338|%p1621, %r13335, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114d0 (main.1.sm_70.ptx:10623) @%p4707 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11538 (main.1.sm_70.ptx:10639) shfl.sync.idx.b32 %r2342|%p1625, %r13335, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11558 (main.1.sm_70.ptx:10643) @%p4707 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115c0 (main.1.sm_70.ptx:10659) shfl.sync.idx.b32 %r2346|%p1629, %r13335, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x115e0 (main.1.sm_70.ptx:10663) @%p4707 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11648 (main.1.sm_70.ptx:10679) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11658 (main.1.sm_70.ptx:10681) @%p4711 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11660 (main.1.sm_70.ptx:10683) xor.b32 %r13398, %r6022, 102;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x116e8 (main.1.sm_70.ptx:10702) @%p4713 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11750 (main.1.sm_70.ptx:10718) shfl.sync.idx.b32 %r2361|%p1637, %r13407, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11770 (main.1.sm_70.ptx:10722) @%p4713 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x117d8 (main.1.sm_70.ptx:10738) shfl.sync.idx.b32 %r2365|%p1641, %r13407, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x117f8 (main.1.sm_70.ptx:10742) @%p4713 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11860 (main.1.sm_70.ptx:10758) shfl.sync.idx.b32 %r2369|%p1645, %r13407, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x11880 (main.1.sm_70.ptx:10762) @%p4713 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118e8 (main.1.sm_70.ptx:10778) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x118f8 (main.1.sm_70.ptx:10780) @%p4717 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11900 (main.1.sm_70.ptx:10782) xor.b32 %r13470, %r6022, 103;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x11988 (main.1.sm_70.ptx:10801) @%p4719 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119f0 (main.1.sm_70.ptx:10817) shfl.sync.idx.b32 %r2384|%p1653, %r13479, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a10 (main.1.sm_70.ptx:10821) @%p4719 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a78 (main.1.sm_70.ptx:10837) shfl.sync.idx.b32 %r2388|%p1657, %r13479, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11a98 (main.1.sm_70.ptx:10841) @%p4719 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b00 (main.1.sm_70.ptx:10857) shfl.sync.idx.b32 %r2392|%p1661, %r13479, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b20 (main.1.sm_70.ptx:10861) @%p4719 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b88 (main.1.sm_70.ptx:10877) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11b98 (main.1.sm_70.ptx:10879) @%p4723 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ba0 (main.1.sm_70.ptx:10881) xor.b32 %r13542, %r6022, 104;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c28 (main.1.sm_70.ptx:10900) @%p4725 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c90 (main.1.sm_70.ptx:10916) shfl.sync.idx.b32 %r2407|%p1669, %r13551, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cb0 (main.1.sm_70.ptx:10920) @%p4725 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d18 (main.1.sm_70.ptx:10936) shfl.sync.idx.b32 %r2411|%p1673, %r13551, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d38 (main.1.sm_70.ptx:10940) @%p4725 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11da0 (main.1.sm_70.ptx:10956) shfl.sync.idx.b32 %r2415|%p1677, %r13551, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11dc0 (main.1.sm_70.ptx:10960) @%p4725 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e28 (main.1.sm_70.ptx:10976) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e38 (main.1.sm_70.ptx:10978) @%p4729 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e40 (main.1.sm_70.ptx:10980) xor.b32 %r13614, %r6022, 105;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ec8 (main.1.sm_70.ptx:10999) @%p4731 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f30 (main.1.sm_70.ptx:11015) shfl.sync.idx.b32 %r2430|%p1685, %r13623, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f50 (main.1.sm_70.ptx:11019) @%p4731 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fb8 (main.1.sm_70.ptx:11035) shfl.sync.idx.b32 %r2434|%p1689, %r13623, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x11fd8 (main.1.sm_70.ptx:11039) @%p4731 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12040 (main.1.sm_70.ptx:11055) shfl.sync.idx.b32 %r2438|%p1693, %r13623, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12060 (main.1.sm_70.ptx:11059) @%p4731 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120c8 (main.1.sm_70.ptx:11075) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x120d8 (main.1.sm_70.ptx:11077) @%p4735 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120e0 (main.1.sm_70.ptx:11079) xor.b32 %r13686, %r6022, 106;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12168 (main.1.sm_70.ptx:11098) @%p4737 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d0 (main.1.sm_70.ptx:11114) shfl.sync.idx.b32 %r2453|%p1701, %r13695, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x121f0 (main.1.sm_70.ptx:11118) @%p4737 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12258 (main.1.sm_70.ptx:11134) shfl.sync.idx.b32 %r2457|%p1705, %r13695, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x12278 (main.1.sm_70.ptx:11138) @%p4737 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122e0 (main.1.sm_70.ptx:11154) shfl.sync.idx.b32 %r2461|%p1709, %r13695, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12300 (main.1.sm_70.ptx:11158) @%p4737 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12368 (main.1.sm_70.ptx:11174) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x12378 (main.1.sm_70.ptx:11176) @%p4741 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12380 (main.1.sm_70.ptx:11178) xor.b32 %r13758, %r6022, 107;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12408 (main.1.sm_70.ptx:11197) @%p4743 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (main.1.sm_70.ptx:11213) shfl.sync.idx.b32 %r2476|%p1717, %r13767, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x12490 (main.1.sm_70.ptx:11217) @%p4743 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124f8 (main.1.sm_70.ptx:11233) shfl.sync.idx.b32 %r2480|%p1721, %r13767, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12518 (main.1.sm_70.ptx:11237) @%p4743 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12580 (main.1.sm_70.ptx:11253) shfl.sync.idx.b32 %r2484|%p1725, %r13767, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125a0 (main.1.sm_70.ptx:11257) @%p4743 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12608 (main.1.sm_70.ptx:11273) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12618 (main.1.sm_70.ptx:11275) @%p4747 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12620 (main.1.sm_70.ptx:11277) xor.b32 %r13830, %r6022, 108;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126a8 (main.1.sm_70.ptx:11296) @%p4749 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12710 (main.1.sm_70.ptx:11312) shfl.sync.idx.b32 %r2499|%p1733, %r13839, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12730 (main.1.sm_70.ptx:11316) @%p4749 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (main.1.sm_70.ptx:11332) shfl.sync.idx.b32 %r2503|%p1737, %r13839, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127b8 (main.1.sm_70.ptx:11336) @%p4749 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12820 (main.1.sm_70.ptx:11352) shfl.sync.idx.b32 %r2507|%p1741, %r13839, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12840 (main.1.sm_70.ptx:11356) @%p4749 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128a8 (main.1.sm_70.ptx:11372) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128b8 (main.1.sm_70.ptx:11374) @%p4753 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128c0 (main.1.sm_70.ptx:11376) xor.b32 %r13902, %r6022, 109;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12948 (main.1.sm_70.ptx:11395) @%p4755 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129b0 (main.1.sm_70.ptx:11411) shfl.sync.idx.b32 %r2522|%p1749, %r13911, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129d0 (main.1.sm_70.ptx:11415) @%p4755 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a38 (main.1.sm_70.ptx:11431) shfl.sync.idx.b32 %r2526|%p1753, %r13911, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a58 (main.1.sm_70.ptx:11435) @%p4755 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ac0 (main.1.sm_70.ptx:11451) shfl.sync.idx.b32 %r2530|%p1757, %r13911, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12ae0 (main.1.sm_70.ptx:11455) @%p4755 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b48 (main.1.sm_70.ptx:11471) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b58 (main.1.sm_70.ptx:11473) @%p4759 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b60 (main.1.sm_70.ptx:11475) xor.b32 %r13974, %r6022, 110;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12be8 (main.1.sm_70.ptx:11494) @%p4761 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c50 (main.1.sm_70.ptx:11510) shfl.sync.idx.b32 %r2545|%p1765, %r13983, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c70 (main.1.sm_70.ptx:11514) @%p4761 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12cd8 (main.1.sm_70.ptx:11530) shfl.sync.idx.b32 %r2549|%p1769, %r13983, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12cf8 (main.1.sm_70.ptx:11534) @%p4761 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d60 (main.1.sm_70.ptx:11550) shfl.sync.idx.b32 %r2553|%p1773, %r13983, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12d80 (main.1.sm_70.ptx:11554) @%p4761 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12de8 (main.1.sm_70.ptx:11570) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12df8 (main.1.sm_70.ptx:11572) @%p4765 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e00 (main.1.sm_70.ptx:11574) xor.b32 %r14046, %r6022, 111;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12e88 (main.1.sm_70.ptx:11593) @%p4767 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ef0 (main.1.sm_70.ptx:11609) shfl.sync.idx.b32 %r2568|%p1781, %r14055, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f10 (main.1.sm_70.ptx:11613) @%p4767 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f78 (main.1.sm_70.ptx:11629) shfl.sync.idx.b32 %r2572|%p1785, %r14055, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12f98 (main.1.sm_70.ptx:11633) @%p4767 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13000 (main.1.sm_70.ptx:11649) shfl.sync.idx.b32 %r2576|%p1789, %r14055, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13020 (main.1.sm_70.ptx:11653) @%p4767 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13088 (main.1.sm_70.ptx:11669) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x13098 (main.1.sm_70.ptx:11671) @%p4771 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130a0 (main.1.sm_70.ptx:11673) xor.b32 %r14118, %r6022, 112;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13128 (main.1.sm_70.ptx:11692) @%p4773 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13190 (main.1.sm_70.ptx:11708) shfl.sync.idx.b32 %r2591|%p1797, %r14127, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131b0 (main.1.sm_70.ptx:11712) @%p4773 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13218 (main.1.sm_70.ptx:11728) shfl.sync.idx.b32 %r2595|%p1801, %r14127, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13238 (main.1.sm_70.ptx:11732) @%p4773 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a0 (main.1.sm_70.ptx:11748) shfl.sync.idx.b32 %r2599|%p1805, %r14127, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132c0 (main.1.sm_70.ptx:11752) @%p4773 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13328 (main.1.sm_70.ptx:11768) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13338 (main.1.sm_70.ptx:11770) @%p4777 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13340 (main.1.sm_70.ptx:11772) xor.b32 %r14190, %r6022, 113;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133c8 (main.1.sm_70.ptx:11791) @%p4779 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13430 (main.1.sm_70.ptx:11807) shfl.sync.idx.b32 %r2614|%p1813, %r14199, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13450 (main.1.sm_70.ptx:11811) @%p4779 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134b8 (main.1.sm_70.ptx:11827) shfl.sync.idx.b32 %r2618|%p1817, %r14199, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x134d8 (main.1.sm_70.ptx:11831) @%p4779 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13540 (main.1.sm_70.ptx:11847) shfl.sync.idx.b32 %r2622|%p1821, %r14199, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13560 (main.1.sm_70.ptx:11851) @%p4779 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135c8 (main.1.sm_70.ptx:11867) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x135d8 (main.1.sm_70.ptx:11869) @%p4783 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135e0 (main.1.sm_70.ptx:11871) xor.b32 %r14262, %r6022, 114;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13668 (main.1.sm_70.ptx:11890) @%p4785 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136d0 (main.1.sm_70.ptx:11906) shfl.sync.idx.b32 %r2637|%p1829, %r14271, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x136f0 (main.1.sm_70.ptx:11910) @%p4785 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13758 (main.1.sm_70.ptx:11926) shfl.sync.idx.b32 %r2641|%p1833, %r14271, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x13778 (main.1.sm_70.ptx:11930) @%p4785 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (main.1.sm_70.ptx:11946) shfl.sync.idx.b32 %r2645|%p1837, %r14271, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13800 (main.1.sm_70.ptx:11950) @%p4785 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13868 (main.1.sm_70.ptx:11966) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x13878 (main.1.sm_70.ptx:11968) @%p4789 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13880 (main.1.sm_70.ptx:11970) xor.b32 %r14334, %r6022, 115;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13908 (main.1.sm_70.ptx:11989) @%p4791 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13970 (main.1.sm_70.ptx:12005) shfl.sync.idx.b32 %r2660|%p1845, %r14343, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x13990 (main.1.sm_70.ptx:12009) @%p4791 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x139f8 (main.1.sm_70.ptx:12025) shfl.sync.idx.b32 %r2664|%p1849, %r14343, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a18 (main.1.sm_70.ptx:12029) @%p4791 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a80 (main.1.sm_70.ptx:12045) shfl.sync.idx.b32 %r2668|%p1853, %r14343, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13aa0 (main.1.sm_70.ptx:12049) @%p4791 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b08 (main.1.sm_70.ptx:12065) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b18 (main.1.sm_70.ptx:12067) @%p4795 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b20 (main.1.sm_70.ptx:12069) xor.b32 %r14406, %r6022, 116;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13ba8 (main.1.sm_70.ptx:12088) @%p4797 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c10 (main.1.sm_70.ptx:12104) shfl.sync.idx.b32 %r2683|%p1861, %r14415, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c30 (main.1.sm_70.ptx:12108) @%p4797 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c98 (main.1.sm_70.ptx:12124) shfl.sync.idx.b32 %r2687|%p1865, %r14415, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cb8 (main.1.sm_70.ptx:12128) @%p4797 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d20 (main.1.sm_70.ptx:12144) shfl.sync.idx.b32 %r2691|%p1869, %r14415, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d40 (main.1.sm_70.ptx:12148) @%p4797 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13da8 (main.1.sm_70.ptx:12164) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13db8 (main.1.sm_70.ptx:12166) @%p4801 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (main.1.sm_70.ptx:12168) xor.b32 %r14478, %r6022, 117;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e48 (main.1.sm_70.ptx:12187) @%p4803 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb0 (main.1.sm_70.ptx:12203) shfl.sync.idx.b32 %r2706|%p1877, %r14487, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ed0 (main.1.sm_70.ptx:12207) @%p4803 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f38 (main.1.sm_70.ptx:12223) shfl.sync.idx.b32 %r2710|%p1881, %r14487, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f58 (main.1.sm_70.ptx:12227) @%p4803 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fc0 (main.1.sm_70.ptx:12243) shfl.sync.idx.b32 %r2714|%p1885, %r14487, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x13fe0 (main.1.sm_70.ptx:12247) @%p4803 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14048 (main.1.sm_70.ptx:12263) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14058 (main.1.sm_70.ptx:12265) @%p4807 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14060 (main.1.sm_70.ptx:12267) xor.b32 %r14550, %r6022, 118;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x140e8 (main.1.sm_70.ptx:12286) @%p4809 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14150 (main.1.sm_70.ptx:12302) shfl.sync.idx.b32 %r2729|%p1893, %r14559, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14170 (main.1.sm_70.ptx:12306) @%p4809 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141d8 (main.1.sm_70.ptx:12322) shfl.sync.idx.b32 %r2733|%p1897, %r14559, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x141f8 (main.1.sm_70.ptx:12326) @%p4809 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14260 (main.1.sm_70.ptx:12342) shfl.sync.idx.b32 %r2737|%p1901, %r14559, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x14280 (main.1.sm_70.ptx:12346) @%p4809 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142e8 (main.1.sm_70.ptx:12362) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x142f8 (main.1.sm_70.ptx:12364) @%p4813 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14300 (main.1.sm_70.ptx:12366) xor.b32 %r14622, %r6022, 119;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x14388 (main.1.sm_70.ptx:12385) @%p4815 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (main.1.sm_70.ptx:12401) shfl.sync.idx.b32 %r2752|%p1909, %r14631, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14410 (main.1.sm_70.ptx:12405) @%p4815 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14478 (main.1.sm_70.ptx:12421) shfl.sync.idx.b32 %r2756|%p1913, %r14631, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x14498 (main.1.sm_70.ptx:12425) @%p4815 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14500 (main.1.sm_70.ptx:12441) shfl.sync.idx.b32 %r2760|%p1917, %r14631, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14520 (main.1.sm_70.ptx:12445) @%p4815 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14588 (main.1.sm_70.ptx:12461) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x14598 (main.1.sm_70.ptx:12463) @%p4819 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145a0 (main.1.sm_70.ptx:12465) xor.b32 %r14694, %r6022, 120;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14628 (main.1.sm_70.ptx:12484) @%p4821 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14690 (main.1.sm_70.ptx:12500) shfl.sync.idx.b32 %r2775|%p1925, %r14703, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146b0 (main.1.sm_70.ptx:12504) @%p4821 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14718 (main.1.sm_70.ptx:12520) shfl.sync.idx.b32 %r2779|%p1929, %r14703, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14738 (main.1.sm_70.ptx:12524) @%p4821 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147a0 (main.1.sm_70.ptx:12540) shfl.sync.idx.b32 %r2783|%p1933, %r14703, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147c0 (main.1.sm_70.ptx:12544) @%p4821 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14828 (main.1.sm_70.ptx:12560) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14838 (main.1.sm_70.ptx:12562) @%p4825 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14840 (main.1.sm_70.ptx:12564) xor.b32 %r14766, %r6022, 121;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148c8 (main.1.sm_70.ptx:12583) @%p4827 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14930 (main.1.sm_70.ptx:12599) shfl.sync.idx.b32 %r2798|%p1941, %r14775, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14950 (main.1.sm_70.ptx:12603) @%p4827 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149b8 (main.1.sm_70.ptx:12619) shfl.sync.idx.b32 %r2802|%p1945, %r14775, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x149d8 (main.1.sm_70.ptx:12623) @%p4827 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a40 (main.1.sm_70.ptx:12639) shfl.sync.idx.b32 %r2806|%p1949, %r14775, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a60 (main.1.sm_70.ptx:12643) @%p4827 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac8 (main.1.sm_70.ptx:12659) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14ad8 (main.1.sm_70.ptx:12661) @%p4831 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae0 (main.1.sm_70.ptx:12663) xor.b32 %r14838, %r6022, 122;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b68 (main.1.sm_70.ptx:12682) @%p4833 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd0 (main.1.sm_70.ptx:12698) shfl.sync.idx.b32 %r2821|%p1957, %r14847, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14bf0 (main.1.sm_70.ptx:12702) @%p4833 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c58 (main.1.sm_70.ptx:12718) shfl.sync.idx.b32 %r2825|%p1961, %r14847, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14c78 (main.1.sm_70.ptx:12722) @%p4833 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce0 (main.1.sm_70.ptx:12738) shfl.sync.idx.b32 %r2829|%p1965, %r14847, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d00 (main.1.sm_70.ptx:12742) @%p4833 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d68 (main.1.sm_70.ptx:12758) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14d78 (main.1.sm_70.ptx:12760) @%p4837 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d80 (main.1.sm_70.ptx:12762) xor.b32 %r14910, %r6022, 123;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e08 (main.1.sm_70.ptx:12781) @%p4839 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e70 (main.1.sm_70.ptx:12797) shfl.sync.idx.b32 %r2844|%p1973, %r14919, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14e90 (main.1.sm_70.ptx:12801) @%p4839 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ef8 (main.1.sm_70.ptx:12817) shfl.sync.idx.b32 %r2848|%p1977, %r14919, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f18 (main.1.sm_70.ptx:12821) @%p4839 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f80 (main.1.sm_70.ptx:12837) shfl.sync.idx.b32 %r2852|%p1981, %r14919, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fa0 (main.1.sm_70.ptx:12841) @%p4839 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15008 (main.1.sm_70.ptx:12857) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15018 (main.1.sm_70.ptx:12859) @%p4843 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15020 (main.1.sm_70.ptx:12861) xor.b32 %r14982, %r6022, 124;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150a8 (main.1.sm_70.ptx:12880) @%p4845 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15110 (main.1.sm_70.ptx:12896) shfl.sync.idx.b32 %r2867|%p1989, %r14991, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15130 (main.1.sm_70.ptx:12900) @%p4845 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15198 (main.1.sm_70.ptx:12916) shfl.sync.idx.b32 %r2871|%p1993, %r14991, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151b8 (main.1.sm_70.ptx:12920) @%p4845 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15220 (main.1.sm_70.ptx:12936) shfl.sync.idx.b32 %r2875|%p1997, %r14991, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15240 (main.1.sm_70.ptx:12940) @%p4845 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a8 (main.1.sm_70.ptx:12956) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152b8 (main.1.sm_70.ptx:12958) @%p4849 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152c0 (main.1.sm_70.ptx:12960) xor.b32 %r15054, %r6022, 125;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15348 (main.1.sm_70.ptx:12979) @%p4851 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153b0 (main.1.sm_70.ptx:12995) shfl.sync.idx.b32 %r2890|%p2005, %r15063, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153d0 (main.1.sm_70.ptx:12999) @%p4851 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15438 (main.1.sm_70.ptx:13015) shfl.sync.idx.b32 %r2894|%p2009, %r15063, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15458 (main.1.sm_70.ptx:13019) @%p4851 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154c0 (main.1.sm_70.ptx:13035) shfl.sync.idx.b32 %r2898|%p2013, %r15063, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x154e0 (main.1.sm_70.ptx:13039) @%p4851 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15548 (main.1.sm_70.ptx:13055) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15558 (main.1.sm_70.ptx:13057) @%p4855 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15560 (main.1.sm_70.ptx:13059) xor.b32 %r15126, %r6022, 126;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x155e8 (main.1.sm_70.ptx:13078) @%p4857 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15650 (main.1.sm_70.ptx:13094) shfl.sync.idx.b32 %r2913|%p2021, %r15135, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15670 (main.1.sm_70.ptx:13098) @%p4857 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156d8 (main.1.sm_70.ptx:13114) shfl.sync.idx.b32 %r2917|%p2025, %r15135, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x156f8 (main.1.sm_70.ptx:13118) @%p4857 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15760 (main.1.sm_70.ptx:13134) shfl.sync.idx.b32 %r2921|%p2029, %r15135, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x15780 (main.1.sm_70.ptx:13138) @%p4857 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157e8 (main.1.sm_70.ptx:13154) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x157f8 (main.1.sm_70.ptx:13156) @%p4861 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15800 (main.1.sm_70.ptx:13158) xor.b32 %r15198, %r6022, 127;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x15888 (main.1.sm_70.ptx:13177) @%p4863 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158f0 (main.1.sm_70.ptx:13193) shfl.sync.idx.b32 %r2936|%p2037, %r15207, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15910 (main.1.sm_70.ptx:13197) @%p4863 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15978 (main.1.sm_70.ptx:13213) shfl.sync.idx.b32 %r2940|%p2041, %r15207, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x15998 (main.1.sm_70.ptx:13217) @%p4863 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a00 (main.1.sm_70.ptx:13233) shfl.sync.idx.b32 %r2944|%p2045, %r15207, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a20 (main.1.sm_70.ptx:13237) @%p4863 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (main.1.sm_70.ptx:13253) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15a98 (main.1.sm_70.ptx:13255) @%p4867 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15aa0 (main.1.sm_70.ptx:13257) xor.b32 %r15270, %r6022, 128;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b28 (main.1.sm_70.ptx:13276) @%p4869 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b90 (main.1.sm_70.ptx:13292) shfl.sync.idx.b32 %r2959|%p2053, %r15279, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bb0 (main.1.sm_70.ptx:13296) @%p4869 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c18 (main.1.sm_70.ptx:13312) shfl.sync.idx.b32 %r2963|%p2057, %r15279, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c38 (main.1.sm_70.ptx:13316) @%p4869 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ca0 (main.1.sm_70.ptx:13332) shfl.sync.idx.b32 %r2967|%p2061, %r15279, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15cc0 (main.1.sm_70.ptx:13336) @%p4869 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d28 (main.1.sm_70.ptx:13352) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d38 (main.1.sm_70.ptx:13354) @%p4873 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d40 (main.1.sm_70.ptx:13356) xor.b32 %r15342, %r6022, 129;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15dc8 (main.1.sm_70.ptx:13375) @%p4875 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e30 (main.1.sm_70.ptx:13391) shfl.sync.idx.b32 %r2982|%p2069, %r15351, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e50 (main.1.sm_70.ptx:13395) @%p4875 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15eb8 (main.1.sm_70.ptx:13411) shfl.sync.idx.b32 %r2986|%p2073, %r15351, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15ed8 (main.1.sm_70.ptx:13415) @%p4875 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f40 (main.1.sm_70.ptx:13431) shfl.sync.idx.b32 %r2990|%p2077, %r15351, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f60 (main.1.sm_70.ptx:13435) @%p4875 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fc8 (main.1.sm_70.ptx:13451) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x15fd8 (main.1.sm_70.ptx:13453) @%p4879 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fe0 (main.1.sm_70.ptx:13455) xor.b32 %r15414, %r6022, 130;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16068 (main.1.sm_70.ptx:13474) @%p4881 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d0 (main.1.sm_70.ptx:13490) shfl.sync.idx.b32 %r3005|%p2085, %r15423, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x160f0 (main.1.sm_70.ptx:13494) @%p4881 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16158 (main.1.sm_70.ptx:13510) shfl.sync.idx.b32 %r3009|%p2089, %r15423, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x16178 (main.1.sm_70.ptx:13514) @%p4881 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (main.1.sm_70.ptx:13530) shfl.sync.idx.b32 %r3013|%p2093, %r15423, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16200 (main.1.sm_70.ptx:13534) @%p4881 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16268 (main.1.sm_70.ptx:13550) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x16278 (main.1.sm_70.ptx:13552) @%p4885 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16280 (main.1.sm_70.ptx:13554) xor.b32 %r15486, %r6022, 131;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16308 (main.1.sm_70.ptx:13573) @%p4887 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16370 (main.1.sm_70.ptx:13589) shfl.sync.idx.b32 %r3028|%p2101, %r15495, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x16390 (main.1.sm_70.ptx:13593) @%p4887 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x163f8 (main.1.sm_70.ptx:13609) shfl.sync.idx.b32 %r3032|%p2105, %r15495, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16418 (main.1.sm_70.ptx:13613) @%p4887 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16480 (main.1.sm_70.ptx:13629) shfl.sync.idx.b32 %r3036|%p2109, %r15495, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164a0 (main.1.sm_70.ptx:13633) @%p4887 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16508 (main.1.sm_70.ptx:13649) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16518 (main.1.sm_70.ptx:13651) @%p4891 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16520 (main.1.sm_70.ptx:13653) xor.b32 %r15558, %r6022, 132;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165a8 (main.1.sm_70.ptx:13672) @%p4893 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16610 (main.1.sm_70.ptx:13688) shfl.sync.idx.b32 %r3051|%p2117, %r15567, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16630 (main.1.sm_70.ptx:13692) @%p4893 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (main.1.sm_70.ptx:13708) shfl.sync.idx.b32 %r3055|%p2121, %r15567, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166b8 (main.1.sm_70.ptx:13712) @%p4893 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16720 (main.1.sm_70.ptx:13728) shfl.sync.idx.b32 %r3059|%p2125, %r15567, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16740 (main.1.sm_70.ptx:13732) @%p4893 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167a8 (main.1.sm_70.ptx:13748) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167b8 (main.1.sm_70.ptx:13750) @%p4897 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167c0 (main.1.sm_70.ptx:13752) xor.b32 %r15630, %r6022, 133;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16848 (main.1.sm_70.ptx:13771) @%p4899 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168b0 (main.1.sm_70.ptx:13787) shfl.sync.idx.b32 %r3074|%p2133, %r15639, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168d0 (main.1.sm_70.ptx:13791) @%p4899 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16938 (main.1.sm_70.ptx:13807) shfl.sync.idx.b32 %r3078|%p2137, %r15639, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16958 (main.1.sm_70.ptx:13811) @%p4899 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c0 (main.1.sm_70.ptx:13827) shfl.sync.idx.b32 %r3082|%p2141, %r15639, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x169e0 (main.1.sm_70.ptx:13831) @%p4899 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a48 (main.1.sm_70.ptx:13847) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a58 (main.1.sm_70.ptx:13849) @%p4903 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a60 (main.1.sm_70.ptx:13851) xor.b32 %r15702, %r6022, 134;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16ae8 (main.1.sm_70.ptx:13870) @%p4905 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b50 (main.1.sm_70.ptx:13886) shfl.sync.idx.b32 %r3097|%p2149, %r15711, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b70 (main.1.sm_70.ptx:13890) @%p4905 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16bd8 (main.1.sm_70.ptx:13906) shfl.sync.idx.b32 %r3101|%p2153, %r15711, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16bf8 (main.1.sm_70.ptx:13910) @%p4905 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c60 (main.1.sm_70.ptx:13926) shfl.sync.idx.b32 %r3105|%p2157, %r15711, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16c80 (main.1.sm_70.ptx:13930) @%p4905 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ce8 (main.1.sm_70.ptx:13946) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16cf8 (main.1.sm_70.ptx:13948) @%p4909 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d00 (main.1.sm_70.ptx:13950) xor.b32 %r15774, %r6022, 135;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16d88 (main.1.sm_70.ptx:13969) @%p4911 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16df0 (main.1.sm_70.ptx:13985) shfl.sync.idx.b32 %r3120|%p2165, %r15783, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e10 (main.1.sm_70.ptx:13989) @%p4911 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e78 (main.1.sm_70.ptx:14005) shfl.sync.idx.b32 %r3124|%p2169, %r15783, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16e98 (main.1.sm_70.ptx:14009) @%p4911 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f00 (main.1.sm_70.ptx:14025) shfl.sync.idx.b32 %r3128|%p2173, %r15783, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f20 (main.1.sm_70.ptx:14029) @%p4911 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f88 (main.1.sm_70.ptx:14045) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16f98 (main.1.sm_70.ptx:14047) @%p4915 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fa0 (main.1.sm_70.ptx:14049) xor.b32 %r15846, %r6022, 136;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17028 (main.1.sm_70.ptx:14068) @%p4917 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17090 (main.1.sm_70.ptx:14084) shfl.sync.idx.b32 %r3143|%p2181, %r15855, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170b0 (main.1.sm_70.ptx:14088) @%p4917 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17118 (main.1.sm_70.ptx:14104) shfl.sync.idx.b32 %r3147|%p2185, %r15855, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17138 (main.1.sm_70.ptx:14108) @%p4917 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171a0 (main.1.sm_70.ptx:14124) shfl.sync.idx.b32 %r3151|%p2189, %r15855, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171c0 (main.1.sm_70.ptx:14128) @%p4917 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17228 (main.1.sm_70.ptx:14144) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17238 (main.1.sm_70.ptx:14146) @%p4921 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17240 (main.1.sm_70.ptx:14148) xor.b32 %r15918, %r6022, 137;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172c8 (main.1.sm_70.ptx:14167) @%p4923 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17330 (main.1.sm_70.ptx:14183) shfl.sync.idx.b32 %r3166|%p2197, %r15927, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17350 (main.1.sm_70.ptx:14187) @%p4923 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173b8 (main.1.sm_70.ptx:14203) shfl.sync.idx.b32 %r3170|%p2201, %r15927, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x173d8 (main.1.sm_70.ptx:14207) @%p4923 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17440 (main.1.sm_70.ptx:14223) shfl.sync.idx.b32 %r3174|%p2205, %r15927, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17460 (main.1.sm_70.ptx:14227) @%p4923 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174c8 (main.1.sm_70.ptx:14243) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x174d8 (main.1.sm_70.ptx:14245) @%p4927 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174e0 (main.1.sm_70.ptx:14247) xor.b32 %r15990, %r6022, 138;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17568 (main.1.sm_70.ptx:14266) @%p4929 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175d0 (main.1.sm_70.ptx:14282) shfl.sync.idx.b32 %r3189|%p2213, %r15999, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x175f0 (main.1.sm_70.ptx:14286) @%p4929 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17658 (main.1.sm_70.ptx:14302) shfl.sync.idx.b32 %r3193|%p2217, %r15999, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x17678 (main.1.sm_70.ptx:14306) @%p4929 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176e0 (main.1.sm_70.ptx:14322) shfl.sync.idx.b32 %r3197|%p2221, %r15999, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17700 (main.1.sm_70.ptx:14326) @%p4929 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17768 (main.1.sm_70.ptx:14342) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x17778 (main.1.sm_70.ptx:14344) @%p4933 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17780 (main.1.sm_70.ptx:14346) xor.b32 %r16062, %r6022, 139;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17808 (main.1.sm_70.ptx:14365) @%p4935 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17870 (main.1.sm_70.ptx:14381) shfl.sync.idx.b32 %r3212|%p2229, %r16071, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x17890 (main.1.sm_70.ptx:14385) @%p4935 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f8 (main.1.sm_70.ptx:14401) shfl.sync.idx.b32 %r3216|%p2233, %r16071, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17918 (main.1.sm_70.ptx:14405) @%p4935 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17980 (main.1.sm_70.ptx:14421) shfl.sync.idx.b32 %r3220|%p2237, %r16071, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179a0 (main.1.sm_70.ptx:14425) @%p4935 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a08 (main.1.sm_70.ptx:14441) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a18 (main.1.sm_70.ptx:14443) @%p4939 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a20 (main.1.sm_70.ptx:14445) xor.b32 %r16134, %r6022, 140;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17aa8 (main.1.sm_70.ptx:14464) @%p4941 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b10 (main.1.sm_70.ptx:14480) shfl.sync.idx.b32 %r3235|%p2245, %r16143, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b30 (main.1.sm_70.ptx:14484) @%p4941 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b98 (main.1.sm_70.ptx:14500) shfl.sync.idx.b32 %r3239|%p2249, %r16143, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bb8 (main.1.sm_70.ptx:14504) @%p4941 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (main.1.sm_70.ptx:14520) shfl.sync.idx.b32 %r3243|%p2253, %r16143, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c40 (main.1.sm_70.ptx:14524) @%p4941 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca8 (main.1.sm_70.ptx:14540) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cb8 (main.1.sm_70.ptx:14542) @%p4945 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cc0 (main.1.sm_70.ptx:14544) xor.b32 %r16206, %r6022, 141;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d48 (main.1.sm_70.ptx:14563) @%p4947 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17db0 (main.1.sm_70.ptx:14579) shfl.sync.idx.b32 %r3258|%p2261, %r16215, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17dd0 (main.1.sm_70.ptx:14583) @%p4947 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e38 (main.1.sm_70.ptx:14599) shfl.sync.idx.b32 %r3262|%p2265, %r16215, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e58 (main.1.sm_70.ptx:14603) @%p4947 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ec0 (main.1.sm_70.ptx:14619) shfl.sync.idx.b32 %r3266|%p2269, %r16215, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17ee0 (main.1.sm_70.ptx:14623) @%p4947 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f48 (main.1.sm_70.ptx:14639) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f58 (main.1.sm_70.ptx:14641) @%p4951 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (main.1.sm_70.ptx:14643) xor.b32 %r16278, %r6022, 142;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x17fe8 (main.1.sm_70.ptx:14662) @%p4953 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18050 (main.1.sm_70.ptx:14678) shfl.sync.idx.b32 %r3281|%p2277, %r16287, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18070 (main.1.sm_70.ptx:14682) @%p4953 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180d8 (main.1.sm_70.ptx:14698) shfl.sync.idx.b32 %r3285|%p2281, %r16287, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x180f8 (main.1.sm_70.ptx:14702) @%p4953 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18160 (main.1.sm_70.ptx:14718) shfl.sync.idx.b32 %r3289|%p2285, %r16287, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x18180 (main.1.sm_70.ptx:14722) @%p4953 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181e8 (main.1.sm_70.ptx:14738) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x181f8 (main.1.sm_70.ptx:14740) @%p4957 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18200 (main.1.sm_70.ptx:14742) xor.b32 %r16350, %r6022, 143;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x18288 (main.1.sm_70.ptx:14761) @%p4959 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182f0 (main.1.sm_70.ptx:14777) shfl.sync.idx.b32 %r3304|%p2293, %r16359, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18310 (main.1.sm_70.ptx:14781) @%p4959 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18378 (main.1.sm_70.ptx:14797) shfl.sync.idx.b32 %r3308|%p2297, %r16359, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x18398 (main.1.sm_70.ptx:14801) @%p4959 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18400 (main.1.sm_70.ptx:14817) shfl.sync.idx.b32 %r3312|%p2301, %r16359, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18420 (main.1.sm_70.ptx:14821) @%p4959 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18488 (main.1.sm_70.ptx:14837) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x18498 (main.1.sm_70.ptx:14839) @%p4963 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184a0 (main.1.sm_70.ptx:14841) xor.b32 %r16422, %r6022, 144;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18528 (main.1.sm_70.ptx:14860) @%p4965 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18590 (main.1.sm_70.ptx:14876) shfl.sync.idx.b32 %r3327|%p2309, %r16431, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185b0 (main.1.sm_70.ptx:14880) @%p4965 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18618 (main.1.sm_70.ptx:14896) shfl.sync.idx.b32 %r3331|%p2313, %r16431, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18638 (main.1.sm_70.ptx:14900) @%p4965 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186a0 (main.1.sm_70.ptx:14916) shfl.sync.idx.b32 %r3335|%p2317, %r16431, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186c0 (main.1.sm_70.ptx:14920) @%p4965 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18728 (main.1.sm_70.ptx:14936) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18738 (main.1.sm_70.ptx:14938) @%p4969 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18740 (main.1.sm_70.ptx:14940) xor.b32 %r16494, %r6022, 145;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187c8 (main.1.sm_70.ptx:14959) @%p4971 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18830 (main.1.sm_70.ptx:14975) shfl.sync.idx.b32 %r3350|%p2325, %r16503, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18850 (main.1.sm_70.ptx:14979) @%p4971 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188b8 (main.1.sm_70.ptx:14995) shfl.sync.idx.b32 %r3354|%p2329, %r16503, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x188d8 (main.1.sm_70.ptx:14999) @%p4971 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18940 (main.1.sm_70.ptx:15015) shfl.sync.idx.b32 %r3358|%p2333, %r16503, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18960 (main.1.sm_70.ptx:15019) @%p4971 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189c8 (main.1.sm_70.ptx:15035) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x189d8 (main.1.sm_70.ptx:15037) @%p4975 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189e0 (main.1.sm_70.ptx:15039) xor.b32 %r16566, %r6022, 146;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a68 (main.1.sm_70.ptx:15058) @%p4977 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (main.1.sm_70.ptx:15074) shfl.sync.idx.b32 %r3373|%p2341, %r16575, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18af0 (main.1.sm_70.ptx:15078) @%p4977 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b58 (main.1.sm_70.ptx:15094) shfl.sync.idx.b32 %r3377|%p2345, %r16575, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18b78 (main.1.sm_70.ptx:15098) @%p4977 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18be0 (main.1.sm_70.ptx:15114) shfl.sync.idx.b32 %r3381|%p2349, %r16575, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c00 (main.1.sm_70.ptx:15118) @%p4977 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c68 (main.1.sm_70.ptx:15134) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18c78 (main.1.sm_70.ptx:15136) @%p4981 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c80 (main.1.sm_70.ptx:15138) xor.b32 %r16638, %r6022, 147;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d08 (main.1.sm_70.ptx:15157) @%p4983 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d70 (main.1.sm_70.ptx:15173) shfl.sync.idx.b32 %r3396|%p2357, %r16647, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18d90 (main.1.sm_70.ptx:15177) @%p4983 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18df8 (main.1.sm_70.ptx:15193) shfl.sync.idx.b32 %r3400|%p2361, %r16647, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e18 (main.1.sm_70.ptx:15197) @%p4983 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e80 (main.1.sm_70.ptx:15213) shfl.sync.idx.b32 %r3404|%p2365, %r16647, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ea0 (main.1.sm_70.ptx:15217) @%p4983 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f08 (main.1.sm_70.ptx:15233) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f18 (main.1.sm_70.ptx:15235) @%p4987 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f20 (main.1.sm_70.ptx:15237) xor.b32 %r16710, %r6022, 148;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fa8 (main.1.sm_70.ptx:15256) @%p4989 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19010 (main.1.sm_70.ptx:15272) shfl.sync.idx.b32 %r3419|%p2373, %r16719, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19030 (main.1.sm_70.ptx:15276) @%p4989 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19098 (main.1.sm_70.ptx:15292) shfl.sync.idx.b32 %r3423|%p2377, %r16719, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190b8 (main.1.sm_70.ptx:15296) @%p4989 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19120 (main.1.sm_70.ptx:15312) shfl.sync.idx.b32 %r3427|%p2381, %r16719, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19140 (main.1.sm_70.ptx:15316) @%p4989 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191a8 (main.1.sm_70.ptx:15332) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191b8 (main.1.sm_70.ptx:15334) @%p4993 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191c0 (main.1.sm_70.ptx:15336) xor.b32 %r16782, %r6022, 149;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19248 (main.1.sm_70.ptx:15355) @%p4995 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192b0 (main.1.sm_70.ptx:15371) shfl.sync.idx.b32 %r3442|%p2389, %r16791, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192d0 (main.1.sm_70.ptx:15375) @%p4995 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19338 (main.1.sm_70.ptx:15391) shfl.sync.idx.b32 %r3446|%p2393, %r16791, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19358 (main.1.sm_70.ptx:15395) @%p4995 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193c0 (main.1.sm_70.ptx:15411) shfl.sync.idx.b32 %r3450|%p2397, %r16791, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x193e0 (main.1.sm_70.ptx:15415) @%p4995 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19448 (main.1.sm_70.ptx:15431) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19458 (main.1.sm_70.ptx:15433) @%p4999 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19460 (main.1.sm_70.ptx:15435) xor.b32 %r16854, %r6022, 150;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x194e8 (main.1.sm_70.ptx:15454) @%p5001 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19550 (main.1.sm_70.ptx:15470) shfl.sync.idx.b32 %r3465|%p2405, %r16863, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19570 (main.1.sm_70.ptx:15474) @%p5001 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195d8 (main.1.sm_70.ptx:15490) shfl.sync.idx.b32 %r3469|%p2409, %r16863, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x195f8 (main.1.sm_70.ptx:15494) @%p5001 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19660 (main.1.sm_70.ptx:15510) shfl.sync.idx.b32 %r3473|%p2413, %r16863, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x19680 (main.1.sm_70.ptx:15514) @%p5001 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196e8 (main.1.sm_70.ptx:15530) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x196f8 (main.1.sm_70.ptx:15532) @%p5005 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19700 (main.1.sm_70.ptx:15534) xor.b32 %r16926, %r6022, 151;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x19788 (main.1.sm_70.ptx:15553) @%p5007 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197f0 (main.1.sm_70.ptx:15569) shfl.sync.idx.b32 %r3488|%p2421, %r16935, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19810 (main.1.sm_70.ptx:15573) @%p5007 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19878 (main.1.sm_70.ptx:15589) shfl.sync.idx.b32 %r3492|%p2425, %r16935, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x19898 (main.1.sm_70.ptx:15593) @%p5007 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19900 (main.1.sm_70.ptx:15609) shfl.sync.idx.b32 %r3496|%p2429, %r16935, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19920 (main.1.sm_70.ptx:15613) @%p5007 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19988 (main.1.sm_70.ptx:15629) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x19998 (main.1.sm_70.ptx:15631) @%p5011 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a0 (main.1.sm_70.ptx:15633) xor.b32 %r16998, %r6022, 152;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a28 (main.1.sm_70.ptx:15652) @%p5013 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a90 (main.1.sm_70.ptx:15668) shfl.sync.idx.b32 %r3511|%p2437, %r17007, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19ab0 (main.1.sm_70.ptx:15672) @%p5013 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b18 (main.1.sm_70.ptx:15688) shfl.sync.idx.b32 %r3515|%p2441, %r17007, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b38 (main.1.sm_70.ptx:15692) @%p5013 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ba0 (main.1.sm_70.ptx:15708) shfl.sync.idx.b32 %r3519|%p2445, %r17007, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19bc0 (main.1.sm_70.ptx:15712) @%p5013 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c28 (main.1.sm_70.ptx:15728) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c38 (main.1.sm_70.ptx:15730) @%p5017 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (main.1.sm_70.ptx:15732) xor.b32 %r17070, %r6022, 153;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19cc8 (main.1.sm_70.ptx:15751) @%p5019 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d30 (main.1.sm_70.ptx:15767) shfl.sync.idx.b32 %r3534|%p2453, %r17079, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d50 (main.1.sm_70.ptx:15771) @%p5019 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19db8 (main.1.sm_70.ptx:15787) shfl.sync.idx.b32 %r3538|%p2457, %r17079, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19dd8 (main.1.sm_70.ptx:15791) @%p5019 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e40 (main.1.sm_70.ptx:15807) shfl.sync.idx.b32 %r3542|%p2461, %r17079, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e60 (main.1.sm_70.ptx:15811) @%p5019 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ec8 (main.1.sm_70.ptx:15827) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19ed8 (main.1.sm_70.ptx:15829) @%p5023 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ee0 (main.1.sm_70.ptx:15831) xor.b32 %r17142, %r6022, 154;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f68 (main.1.sm_70.ptx:15850) @%p5025 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd0 (main.1.sm_70.ptx:15866) shfl.sync.idx.b32 %r3557|%p2469, %r17151, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x19ff0 (main.1.sm_70.ptx:15870) @%p5025 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a058 (main.1.sm_70.ptx:15886) shfl.sync.idx.b32 %r3561|%p2473, %r17151, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a078 (main.1.sm_70.ptx:15890) @%p5025 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (main.1.sm_70.ptx:15906) shfl.sync.idx.b32 %r3565|%p2477, %r17151, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a100 (main.1.sm_70.ptx:15910) @%p5025 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a168 (main.1.sm_70.ptx:15926) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a178 (main.1.sm_70.ptx:15928) @%p5029 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a180 (main.1.sm_70.ptx:15930) xor.b32 %r17214, %r6022, 155;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a208 (main.1.sm_70.ptx:15949) @%p5031 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a270 (main.1.sm_70.ptx:15965) shfl.sync.idx.b32 %r3580|%p2485, %r17223, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a290 (main.1.sm_70.ptx:15969) @%p5031 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2f8 (main.1.sm_70.ptx:15985) shfl.sync.idx.b32 %r3584|%p2489, %r17223, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a318 (main.1.sm_70.ptx:15989) @%p5031 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a380 (main.1.sm_70.ptx:16005) shfl.sync.idx.b32 %r3588|%p2493, %r17223, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3a0 (main.1.sm_70.ptx:16009) @%p5031 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a408 (main.1.sm_70.ptx:16025) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a418 (main.1.sm_70.ptx:16027) @%p5035 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a420 (main.1.sm_70.ptx:16029) xor.b32 %r17286, %r6022, 156;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4a8 (main.1.sm_70.ptx:16048) @%p5037 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a510 (main.1.sm_70.ptx:16064) shfl.sync.idx.b32 %r3603|%p2501, %r17295, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a530 (main.1.sm_70.ptx:16068) @%p5037 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a598 (main.1.sm_70.ptx:16084) shfl.sync.idx.b32 %r3607|%p2505, %r17295, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5b8 (main.1.sm_70.ptx:16088) @%p5037 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a620 (main.1.sm_70.ptx:16104) shfl.sync.idx.b32 %r3611|%p2509, %r17295, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a640 (main.1.sm_70.ptx:16108) @%p5037 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6a8 (main.1.sm_70.ptx:16124) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6b8 (main.1.sm_70.ptx:16126) @%p5041 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6c0 (main.1.sm_70.ptx:16128) xor.b32 %r17358, %r6022, 157;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a748 (main.1.sm_70.ptx:16147) @%p5043 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7b0 (main.1.sm_70.ptx:16163) shfl.sync.idx.b32 %r3626|%p2517, %r17367, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7d0 (main.1.sm_70.ptx:16167) @%p5043 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a838 (main.1.sm_70.ptx:16183) shfl.sync.idx.b32 %r3630|%p2521, %r17367, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a858 (main.1.sm_70.ptx:16187) @%p5043 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8c0 (main.1.sm_70.ptx:16203) shfl.sync.idx.b32 %r3634|%p2525, %r17367, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a8e0 (main.1.sm_70.ptx:16207) @%p5043 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a948 (main.1.sm_70.ptx:16223) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a958 (main.1.sm_70.ptx:16225) @%p5047 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a960 (main.1.sm_70.ptx:16227) xor.b32 %r17430, %r6022, 158;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1a9e8 (main.1.sm_70.ptx:16246) @%p5049 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa50 (main.1.sm_70.ptx:16262) shfl.sync.idx.b32 %r3649|%p2533, %r17439, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa70 (main.1.sm_70.ptx:16266) @%p5049 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aad8 (main.1.sm_70.ptx:16282) shfl.sync.idx.b32 %r3653|%p2537, %r17439, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1aaf8 (main.1.sm_70.ptx:16286) @%p5049 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab60 (main.1.sm_70.ptx:16302) shfl.sync.idx.b32 %r3657|%p2541, %r17439, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1ab80 (main.1.sm_70.ptx:16306) @%p5049 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abe8 (main.1.sm_70.ptx:16322) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1abf8 (main.1.sm_70.ptx:16324) @%p5053 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac00 (main.1.sm_70.ptx:16326) xor.b32 %r17502, %r6022, 159;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ac88 (main.1.sm_70.ptx:16345) @%p5055 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acf0 (main.1.sm_70.ptx:16361) shfl.sync.idx.b32 %r3672|%p2549, %r17511, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad10 (main.1.sm_70.ptx:16365) @%p5055 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad78 (main.1.sm_70.ptx:16381) shfl.sync.idx.b32 %r3676|%p2553, %r17511, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1ad98 (main.1.sm_70.ptx:16385) @%p5055 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae00 (main.1.sm_70.ptx:16401) shfl.sync.idx.b32 %r3680|%p2557, %r17511, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae20 (main.1.sm_70.ptx:16405) @%p5055 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae88 (main.1.sm_70.ptx:16421) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1ae98 (main.1.sm_70.ptx:16423) @%p5059 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (main.1.sm_70.ptx:16425) xor.b32 %r17574, %r6022, 160;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af28 (main.1.sm_70.ptx:16444) @%p5061 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af90 (main.1.sm_70.ptx:16460) shfl.sync.idx.b32 %r3695|%p2565, %r17583, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afb0 (main.1.sm_70.ptx:16464) @%p5061 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b018 (main.1.sm_70.ptx:16480) shfl.sync.idx.b32 %r3699|%p2569, %r17583, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b038 (main.1.sm_70.ptx:16484) @%p5061 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0a0 (main.1.sm_70.ptx:16500) shfl.sync.idx.b32 %r3703|%p2573, %r17583, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0c0 (main.1.sm_70.ptx:16504) @%p5061 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b128 (main.1.sm_70.ptx:16520) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b138 (main.1.sm_70.ptx:16522) @%p5065 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b140 (main.1.sm_70.ptx:16524) xor.b32 %r17646, %r6022, 161;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1c8 (main.1.sm_70.ptx:16543) @%p5067 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b230 (main.1.sm_70.ptx:16559) shfl.sync.idx.b32 %r3718|%p2581, %r17655, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b250 (main.1.sm_70.ptx:16563) @%p5067 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (main.1.sm_70.ptx:16579) shfl.sync.idx.b32 %r3722|%p2585, %r17655, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b2d8 (main.1.sm_70.ptx:16583) @%p5067 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b340 (main.1.sm_70.ptx:16599) shfl.sync.idx.b32 %r3726|%p2589, %r17655, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b360 (main.1.sm_70.ptx:16603) @%p5067 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (main.1.sm_70.ptx:16619) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b3d8 (main.1.sm_70.ptx:16621) @%p5071 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3e0 (main.1.sm_70.ptx:16623) xor.b32 %r17718, %r6022, 162;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b468 (main.1.sm_70.ptx:16642) @%p5073 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4d0 (main.1.sm_70.ptx:16658) shfl.sync.idx.b32 %r3741|%p2597, %r17727, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b4f0 (main.1.sm_70.ptx:16662) @%p5073 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b558 (main.1.sm_70.ptx:16678) shfl.sync.idx.b32 %r3745|%p2601, %r17727, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b578 (main.1.sm_70.ptx:16682) @%p5073 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5e0 (main.1.sm_70.ptx:16698) shfl.sync.idx.b32 %r3749|%p2605, %r17727, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b600 (main.1.sm_70.ptx:16702) @%p5073 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b668 (main.1.sm_70.ptx:16718) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b678 (main.1.sm_70.ptx:16720) @%p5077 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b680 (main.1.sm_70.ptx:16722) xor.b32 %r17790, %r6022, 163;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b708 (main.1.sm_70.ptx:16741) @%p5079 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b770 (main.1.sm_70.ptx:16757) shfl.sync.idx.b32 %r3764|%p2613, %r17799, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b790 (main.1.sm_70.ptx:16761) @%p5079 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7f8 (main.1.sm_70.ptx:16777) shfl.sync.idx.b32 %r3768|%p2617, %r17799, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b818 (main.1.sm_70.ptx:16781) @%p5079 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b880 (main.1.sm_70.ptx:16797) shfl.sync.idx.b32 %r3772|%p2621, %r17799, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8a0 (main.1.sm_70.ptx:16801) @%p5079 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b908 (main.1.sm_70.ptx:16817) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b918 (main.1.sm_70.ptx:16819) @%p5083 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b920 (main.1.sm_70.ptx:16821) xor.b32 %r17862, %r6022, 164;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9a8 (main.1.sm_70.ptx:16840) @%p5085 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba10 (main.1.sm_70.ptx:16856) shfl.sync.idx.b32 %r3787|%p2629, %r17871, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba30 (main.1.sm_70.ptx:16860) @%p5085 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba98 (main.1.sm_70.ptx:16876) shfl.sync.idx.b32 %r3791|%p2633, %r17871, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bab8 (main.1.sm_70.ptx:16880) @%p5085 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb20 (main.1.sm_70.ptx:16896) shfl.sync.idx.b32 %r3795|%p2637, %r17871, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb40 (main.1.sm_70.ptx:16900) @%p5085 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bba8 (main.1.sm_70.ptx:16916) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbb8 (main.1.sm_70.ptx:16918) @%p5089 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbc0 (main.1.sm_70.ptx:16920) xor.b32 %r17934, %r6022, 165;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc48 (main.1.sm_70.ptx:16939) @%p5091 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb0 (main.1.sm_70.ptx:16955) shfl.sync.idx.b32 %r3810|%p2645, %r17943, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcd0 (main.1.sm_70.ptx:16959) @%p5091 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd38 (main.1.sm_70.ptx:16975) shfl.sync.idx.b32 %r3814|%p2649, %r17943, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd58 (main.1.sm_70.ptx:16979) @%p5091 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bdc0 (main.1.sm_70.ptx:16995) shfl.sync.idx.b32 %r3818|%p2653, %r17943, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1bde0 (main.1.sm_70.ptx:16999) @%p5091 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be48 (main.1.sm_70.ptx:17015) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be58 (main.1.sm_70.ptx:17017) @%p5095 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be60 (main.1.sm_70.ptx:17019) xor.b32 %r18006, %r6022, 166;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bee8 (main.1.sm_70.ptx:17038) @%p5097 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf50 (main.1.sm_70.ptx:17054) shfl.sync.idx.b32 %r3833|%p2661, %r18015, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf70 (main.1.sm_70.ptx:17058) @%p5097 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfd8 (main.1.sm_70.ptx:17074) shfl.sync.idx.b32 %r3837|%p2665, %r18015, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1bff8 (main.1.sm_70.ptx:17078) @%p5097 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c060 (main.1.sm_70.ptx:17094) shfl.sync.idx.b32 %r3841|%p2669, %r18015, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c080 (main.1.sm_70.ptx:17098) @%p5097 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e8 (main.1.sm_70.ptx:17114) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c0f8 (main.1.sm_70.ptx:17116) @%p5101 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c100 (main.1.sm_70.ptx:17118) xor.b32 %r18078, %r6022, 167;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c188 (main.1.sm_70.ptx:17137) @%p5103 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1f0 (main.1.sm_70.ptx:17153) shfl.sync.idx.b32 %r3856|%p2677, %r18087, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c210 (main.1.sm_70.ptx:17157) @%p5103 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (main.1.sm_70.ptx:17173) shfl.sync.idx.b32 %r3860|%p2681, %r18087, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c298 (main.1.sm_70.ptx:17177) @%p5103 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c300 (main.1.sm_70.ptx:17193) shfl.sync.idx.b32 %r3864|%p2685, %r18087, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c320 (main.1.sm_70.ptx:17197) @%p5103 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c388 (main.1.sm_70.ptx:17213) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c398 (main.1.sm_70.ptx:17215) @%p5107 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3a0 (main.1.sm_70.ptx:17217) xor.b32 %r18150, %r6022, 168;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c428 (main.1.sm_70.ptx:17236) @%p5109 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c490 (main.1.sm_70.ptx:17252) shfl.sync.idx.b32 %r3879|%p2693, %r18159, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4b0 (main.1.sm_70.ptx:17256) @%p5109 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c518 (main.1.sm_70.ptx:17272) shfl.sync.idx.b32 %r3883|%p2697, %r18159, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c538 (main.1.sm_70.ptx:17276) @%p5109 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5a0 (main.1.sm_70.ptx:17292) shfl.sync.idx.b32 %r3887|%p2701, %r18159, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5c0 (main.1.sm_70.ptx:17296) @%p5109 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c628 (main.1.sm_70.ptx:17312) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c638 (main.1.sm_70.ptx:17314) @%p5113 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c640 (main.1.sm_70.ptx:17316) xor.b32 %r18222, %r6022, 169;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6c8 (main.1.sm_70.ptx:17335) @%p5115 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c730 (main.1.sm_70.ptx:17351) shfl.sync.idx.b32 %r3902|%p2709, %r18231, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c750 (main.1.sm_70.ptx:17355) @%p5115 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7b8 (main.1.sm_70.ptx:17371) shfl.sync.idx.b32 %r3906|%p2713, %r18231, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c7d8 (main.1.sm_70.ptx:17375) @%p5115 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c840 (main.1.sm_70.ptx:17391) shfl.sync.idx.b32 %r3910|%p2717, %r18231, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c860 (main.1.sm_70.ptx:17395) @%p5115 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8c8 (main.1.sm_70.ptx:17411) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c8d8 (main.1.sm_70.ptx:17413) @%p5119 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8e0 (main.1.sm_70.ptx:17415) xor.b32 %r18294, %r6022, 170;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c968 (main.1.sm_70.ptx:17434) @%p5121 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9d0 (main.1.sm_70.ptx:17450) shfl.sync.idx.b32 %r3925|%p2725, %r18303, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1c9f0 (main.1.sm_70.ptx:17454) @%p5121 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca58 (main.1.sm_70.ptx:17470) shfl.sync.idx.b32 %r3929|%p2729, %r18303, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1ca78 (main.1.sm_70.ptx:17474) @%p5121 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cae0 (main.1.sm_70.ptx:17490) shfl.sync.idx.b32 %r3933|%p2733, %r18303, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb00 (main.1.sm_70.ptx:17494) @%p5121 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb68 (main.1.sm_70.ptx:17510) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cb78 (main.1.sm_70.ptx:17512) @%p5125 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb80 (main.1.sm_70.ptx:17514) xor.b32 %r18366, %r6022, 171;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc08 (main.1.sm_70.ptx:17533) @%p5127 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc70 (main.1.sm_70.ptx:17549) shfl.sync.idx.b32 %r3948|%p2741, %r18375, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1cc90 (main.1.sm_70.ptx:17553) @%p5127 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ccf8 (main.1.sm_70.ptx:17569) shfl.sync.idx.b32 %r3952|%p2745, %r18375, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd18 (main.1.sm_70.ptx:17573) @%p5127 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd80 (main.1.sm_70.ptx:17589) shfl.sync.idx.b32 %r3956|%p2749, %r18375, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cda0 (main.1.sm_70.ptx:17593) @%p5127 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce08 (main.1.sm_70.ptx:17609) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce18 (main.1.sm_70.ptx:17611) @%p5131 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce20 (main.1.sm_70.ptx:17613) xor.b32 %r18438, %r6022, 172;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cea8 (main.1.sm_70.ptx:17632) @%p5133 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf10 (main.1.sm_70.ptx:17648) shfl.sync.idx.b32 %r3971|%p2757, %r18447, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf30 (main.1.sm_70.ptx:17652) @%p5133 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf98 (main.1.sm_70.ptx:17668) shfl.sync.idx.b32 %r3975|%p2761, %r18447, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfb8 (main.1.sm_70.ptx:17672) @%p5133 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d020 (main.1.sm_70.ptx:17688) shfl.sync.idx.b32 %r3979|%p2765, %r18447, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d040 (main.1.sm_70.ptx:17692) @%p5133 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0a8 (main.1.sm_70.ptx:17708) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0b8 (main.1.sm_70.ptx:17710) @%p5137 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0c0 (main.1.sm_70.ptx:17712) xor.b32 %r18510, %r6022, 173;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d148 (main.1.sm_70.ptx:17731) @%p5139 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1b0 (main.1.sm_70.ptx:17747) shfl.sync.idx.b32 %r3994|%p2773, %r18519, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1d0 (main.1.sm_70.ptx:17751) @%p5139 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d238 (main.1.sm_70.ptx:17767) shfl.sync.idx.b32 %r3998|%p2777, %r18519, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d258 (main.1.sm_70.ptx:17771) @%p5139 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2c0 (main.1.sm_70.ptx:17787) shfl.sync.idx.b32 %r4002|%p2781, %r18519, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d2e0 (main.1.sm_70.ptx:17791) @%p5139 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d348 (main.1.sm_70.ptx:17807) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d358 (main.1.sm_70.ptx:17809) @%p5143 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d360 (main.1.sm_70.ptx:17811) xor.b32 %r18582, %r6022, 174;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d3e8 (main.1.sm_70.ptx:17830) @%p5145 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d450 (main.1.sm_70.ptx:17846) shfl.sync.idx.b32 %r4017|%p2789, %r18591, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d470 (main.1.sm_70.ptx:17850) @%p5145 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4d8 (main.1.sm_70.ptx:17866) shfl.sync.idx.b32 %r4021|%p2793, %r18591, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d4f8 (main.1.sm_70.ptx:17870) @%p5145 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d560 (main.1.sm_70.ptx:17886) shfl.sync.idx.b32 %r4025|%p2797, %r18591, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d580 (main.1.sm_70.ptx:17890) @%p5145 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5e8 (main.1.sm_70.ptx:17906) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d5f8 (main.1.sm_70.ptx:17908) @%p5149 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d600 (main.1.sm_70.ptx:17910) xor.b32 %r18654, %r6022, 175;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d688 (main.1.sm_70.ptx:17929) @%p5151 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6f0 (main.1.sm_70.ptx:17945) shfl.sync.idx.b32 %r4040|%p2805, %r18663, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d710 (main.1.sm_70.ptx:17949) @%p5151 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d778 (main.1.sm_70.ptx:17965) shfl.sync.idx.b32 %r4044|%p2809, %r18663, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d798 (main.1.sm_70.ptx:17969) @%p5151 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d800 (main.1.sm_70.ptx:17985) shfl.sync.idx.b32 %r4048|%p2813, %r18663, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d820 (main.1.sm_70.ptx:17989) @%p5151 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d888 (main.1.sm_70.ptx:18005) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d898 (main.1.sm_70.ptx:18007) @%p5155 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8a0 (main.1.sm_70.ptx:18009) xor.b32 %r18726, %r6022, 176;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d928 (main.1.sm_70.ptx:18028) @%p5157 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d990 (main.1.sm_70.ptx:18044) shfl.sync.idx.b32 %r4063|%p2821, %r18735, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9b0 (main.1.sm_70.ptx:18048) @%p5157 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da18 (main.1.sm_70.ptx:18064) shfl.sync.idx.b32 %r4067|%p2825, %r18735, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da38 (main.1.sm_70.ptx:18068) @%p5157 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1daa0 (main.1.sm_70.ptx:18084) shfl.sync.idx.b32 %r4071|%p2829, %r18735, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dac0 (main.1.sm_70.ptx:18088) @%p5157 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db28 (main.1.sm_70.ptx:18104) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db38 (main.1.sm_70.ptx:18106) @%p5161 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db40 (main.1.sm_70.ptx:18108) xor.b32 %r18798, %r6022, 177;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbc8 (main.1.sm_70.ptx:18127) @%p5163 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc30 (main.1.sm_70.ptx:18143) shfl.sync.idx.b32 %r4086|%p2837, %r18807, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc50 (main.1.sm_70.ptx:18147) @%p5163 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcb8 (main.1.sm_70.ptx:18163) shfl.sync.idx.b32 %r4090|%p2841, %r18807, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dcd8 (main.1.sm_70.ptx:18167) @%p5163 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd40 (main.1.sm_70.ptx:18183) shfl.sync.idx.b32 %r4094|%p2845, %r18807, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd60 (main.1.sm_70.ptx:18187) @%p5163 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddc8 (main.1.sm_70.ptx:18203) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1ddd8 (main.1.sm_70.ptx:18205) @%p5167 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dde0 (main.1.sm_70.ptx:18207) xor.b32 %r18870, %r6022, 178;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de68 (main.1.sm_70.ptx:18226) @%p5169 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ded0 (main.1.sm_70.ptx:18242) shfl.sync.idx.b32 %r4109|%p2853, %r18879, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1def0 (main.1.sm_70.ptx:18246) @%p5169 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df58 (main.1.sm_70.ptx:18262) shfl.sync.idx.b32 %r4113|%p2857, %r18879, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1df78 (main.1.sm_70.ptx:18266) @%p5169 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfe0 (main.1.sm_70.ptx:18282) shfl.sync.idx.b32 %r4117|%p2861, %r18879, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e000 (main.1.sm_70.ptx:18286) @%p5169 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e068 (main.1.sm_70.ptx:18302) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e078 (main.1.sm_70.ptx:18304) @%p5173 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e080 (main.1.sm_70.ptx:18306) xor.b32 %r18942, %r6022, 179;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e108 (main.1.sm_70.ptx:18325) @%p5175 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e170 (main.1.sm_70.ptx:18341) shfl.sync.idx.b32 %r4132|%p2869, %r18951, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e190 (main.1.sm_70.ptx:18345) @%p5175 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e1f8 (main.1.sm_70.ptx:18361) shfl.sync.idx.b32 %r4136|%p2873, %r18951, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e218 (main.1.sm_70.ptx:18365) @%p5175 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e280 (main.1.sm_70.ptx:18381) shfl.sync.idx.b32 %r4140|%p2877, %r18951, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2a0 (main.1.sm_70.ptx:18385) @%p5175 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e308 (main.1.sm_70.ptx:18401) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e318 (main.1.sm_70.ptx:18403) @%p5179 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (main.1.sm_70.ptx:18405) xor.b32 %r19014, %r6022, 180;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3a8 (main.1.sm_70.ptx:18424) @%p5181 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e410 (main.1.sm_70.ptx:18440) shfl.sync.idx.b32 %r4155|%p2885, %r19023, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e430 (main.1.sm_70.ptx:18444) @%p5181 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e498 (main.1.sm_70.ptx:18460) shfl.sync.idx.b32 %r4159|%p2889, %r19023, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4b8 (main.1.sm_70.ptx:18464) @%p5181 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e520 (main.1.sm_70.ptx:18480) shfl.sync.idx.b32 %r4163|%p2893, %r19023, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e540 (main.1.sm_70.ptx:18484) @%p5181 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (main.1.sm_70.ptx:18500) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5b8 (main.1.sm_70.ptx:18502) @%p5185 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5c0 (main.1.sm_70.ptx:18504) xor.b32 %r19086, %r6022, 181;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e648 (main.1.sm_70.ptx:18523) @%p5187 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6b0 (main.1.sm_70.ptx:18539) shfl.sync.idx.b32 %r4178|%p2901, %r19095, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6d0 (main.1.sm_70.ptx:18543) @%p5187 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e738 (main.1.sm_70.ptx:18559) shfl.sync.idx.b32 %r4182|%p2905, %r19095, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e758 (main.1.sm_70.ptx:18563) @%p5187 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7c0 (main.1.sm_70.ptx:18579) shfl.sync.idx.b32 %r4186|%p2909, %r19095, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e7e0 (main.1.sm_70.ptx:18583) @%p5187 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e848 (main.1.sm_70.ptx:18599) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e858 (main.1.sm_70.ptx:18601) @%p5191 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e860 (main.1.sm_70.ptx:18603) xor.b32 %r19158, %r6022, 182;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e8e8 (main.1.sm_70.ptx:18622) @%p5193 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e950 (main.1.sm_70.ptx:18638) shfl.sync.idx.b32 %r4201|%p2917, %r19167, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e970 (main.1.sm_70.ptx:18642) @%p5193 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e9d8 (main.1.sm_70.ptx:18658) shfl.sync.idx.b32 %r4205|%p2921, %r19167, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1e9f8 (main.1.sm_70.ptx:18662) @%p5193 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea60 (main.1.sm_70.ptx:18678) shfl.sync.idx.b32 %r4209|%p2925, %r19167, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1ea80 (main.1.sm_70.ptx:18682) @%p5193 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eae8 (main.1.sm_70.ptx:18698) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eaf8 (main.1.sm_70.ptx:18700) @%p5197 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb00 (main.1.sm_70.ptx:18702) xor.b32 %r19230, %r6022, 183;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eb88 (main.1.sm_70.ptx:18721) @%p5199 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebf0 (main.1.sm_70.ptx:18737) shfl.sync.idx.b32 %r4224|%p2933, %r19239, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec10 (main.1.sm_70.ptx:18741) @%p5199 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec78 (main.1.sm_70.ptx:18757) shfl.sync.idx.b32 %r4228|%p2937, %r19239, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ec98 (main.1.sm_70.ptx:18761) @%p5199 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed00 (main.1.sm_70.ptx:18777) shfl.sync.idx.b32 %r4232|%p2941, %r19239, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed20 (main.1.sm_70.ptx:18781) @%p5199 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed88 (main.1.sm_70.ptx:18797) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ed98 (main.1.sm_70.ptx:18799) @%p5203 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eda0 (main.1.sm_70.ptx:18801) xor.b32 %r19302, %r6022, 184;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee28 (main.1.sm_70.ptx:18820) @%p5205 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee90 (main.1.sm_70.ptx:18836) shfl.sync.idx.b32 %r4247|%p2949, %r19311, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eeb0 (main.1.sm_70.ptx:18840) @%p5205 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef18 (main.1.sm_70.ptx:18856) shfl.sync.idx.b32 %r4251|%p2953, %r19311, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef38 (main.1.sm_70.ptx:18860) @%p5205 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efa0 (main.1.sm_70.ptx:18876) shfl.sync.idx.b32 %r4255|%p2957, %r19311, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efc0 (main.1.sm_70.ptx:18880) @%p5205 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f028 (main.1.sm_70.ptx:18896) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f038 (main.1.sm_70.ptx:18898) @%p5209 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f040 (main.1.sm_70.ptx:18900) xor.b32 %r19374, %r6022, 185;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0c8 (main.1.sm_70.ptx:18919) @%p5211 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f130 (main.1.sm_70.ptx:18935) shfl.sync.idx.b32 %r4270|%p2965, %r19383, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f150 (main.1.sm_70.ptx:18939) @%p5211 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1b8 (main.1.sm_70.ptx:18955) shfl.sync.idx.b32 %r4274|%p2969, %r19383, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f1d8 (main.1.sm_70.ptx:18959) @%p5211 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f240 (main.1.sm_70.ptx:18975) shfl.sync.idx.b32 %r4278|%p2973, %r19383, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f260 (main.1.sm_70.ptx:18979) @%p5211 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (main.1.sm_70.ptx:18995) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f2d8 (main.1.sm_70.ptx:18997) @%p5215 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2e0 (main.1.sm_70.ptx:18999) xor.b32 %r19446, %r6022, 186;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f368 (main.1.sm_70.ptx:19018) @%p5217 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3d0 (main.1.sm_70.ptx:19034) shfl.sync.idx.b32 %r4293|%p2981, %r19455, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f3f0 (main.1.sm_70.ptx:19038) @%p5217 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f458 (main.1.sm_70.ptx:19054) shfl.sync.idx.b32 %r4297|%p2985, %r19455, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f478 (main.1.sm_70.ptx:19058) @%p5217 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4e0 (main.1.sm_70.ptx:19074) shfl.sync.idx.b32 %r4301|%p2989, %r19455, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f500 (main.1.sm_70.ptx:19078) @%p5217 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f568 (main.1.sm_70.ptx:19094) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f578 (main.1.sm_70.ptx:19096) @%p5221 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f580 (main.1.sm_70.ptx:19098) xor.b32 %r19518, %r6022, 187;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f608 (main.1.sm_70.ptx:19117) @%p5223 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f670 (main.1.sm_70.ptx:19133) shfl.sync.idx.b32 %r4316|%p2997, %r19527, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f690 (main.1.sm_70.ptx:19137) @%p5223 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f6f8 (main.1.sm_70.ptx:19153) shfl.sync.idx.b32 %r4320|%p3001, %r19527, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f718 (main.1.sm_70.ptx:19157) @%p5223 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f780 (main.1.sm_70.ptx:19173) shfl.sync.idx.b32 %r4324|%p3005, %r19527, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7a0 (main.1.sm_70.ptx:19177) @%p5223 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f808 (main.1.sm_70.ptx:19193) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f818 (main.1.sm_70.ptx:19195) @%p5227 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f820 (main.1.sm_70.ptx:19197) xor.b32 %r19590, %r6022, 188;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8a8 (main.1.sm_70.ptx:19216) @%p5229 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f910 (main.1.sm_70.ptx:19232) shfl.sync.idx.b32 %r4339|%p3013, %r19599, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f930 (main.1.sm_70.ptx:19236) @%p5229 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f998 (main.1.sm_70.ptx:19252) shfl.sync.idx.b32 %r4343|%p3017, %r19599, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9b8 (main.1.sm_70.ptx:19256) @%p5229 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa20 (main.1.sm_70.ptx:19272) shfl.sync.idx.b32 %r4347|%p3021, %r19599, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa40 (main.1.sm_70.ptx:19276) @%p5229 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1faa8 (main.1.sm_70.ptx:19292) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fab8 (main.1.sm_70.ptx:19294) @%p5233 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fac0 (main.1.sm_70.ptx:19296) xor.b32 %r19662, %r6022, 189;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb48 (main.1.sm_70.ptx:19315) @%p5235 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbb0 (main.1.sm_70.ptx:19331) shfl.sync.idx.b32 %r4362|%p3029, %r19671, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbd0 (main.1.sm_70.ptx:19335) @%p5235 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc38 (main.1.sm_70.ptx:19351) shfl.sync.idx.b32 %r4366|%p3033, %r19671, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc58 (main.1.sm_70.ptx:19355) @%p5235 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcc0 (main.1.sm_70.ptx:19371) shfl.sync.idx.b32 %r4370|%p3037, %r19671, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fce0 (main.1.sm_70.ptx:19375) @%p5235 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd48 (main.1.sm_70.ptx:19391) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd58 (main.1.sm_70.ptx:19393) @%p5239 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd60 (main.1.sm_70.ptx:19395) xor.b32 %r19734, %r6022, 190;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fde8 (main.1.sm_70.ptx:19414) @%p5241 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe50 (main.1.sm_70.ptx:19430) shfl.sync.idx.b32 %r4385|%p3045, %r19743, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe70 (main.1.sm_70.ptx:19434) @%p5241 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fed8 (main.1.sm_70.ptx:19450) shfl.sync.idx.b32 %r4389|%p3049, %r19743, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1fef8 (main.1.sm_70.ptx:19454) @%p5241 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff60 (main.1.sm_70.ptx:19470) shfl.sync.idx.b32 %r4393|%p3053, %r19743, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ff80 (main.1.sm_70.ptx:19474) @%p5241 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffe8 (main.1.sm_70.ptx:19490) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x1fff8 (main.1.sm_70.ptx:19492) @%p5245 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20000 (main.1.sm_70.ptx:19494) xor.b32 %r19806, %r6022, 191;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x20088 (main.1.sm_70.ptx:19513) @%p5247 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200f0 (main.1.sm_70.ptx:19529) shfl.sync.idx.b32 %r4408|%p3061, %r19815, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20110 (main.1.sm_70.ptx:19533) @%p5247 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (main.1.sm_70.ptx:19549) shfl.sync.idx.b32 %r4412|%p3065, %r19815, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x20198 (main.1.sm_70.ptx:19553) @%p5247 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20200 (main.1.sm_70.ptx:19569) shfl.sync.idx.b32 %r4416|%p3069, %r19815, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20220 (main.1.sm_70.ptx:19573) @%p5247 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20288 (main.1.sm_70.ptx:19589) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x20298 (main.1.sm_70.ptx:19591) @%p5251 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202a0 (main.1.sm_70.ptx:19593) xor.b32 %r19878, %r6022, 192;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20328 (main.1.sm_70.ptx:19612) @%p5253 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20390 (main.1.sm_70.ptx:19628) shfl.sync.idx.b32 %r4431|%p3077, %r19887, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203b0 (main.1.sm_70.ptx:19632) @%p5253 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20418 (main.1.sm_70.ptx:19648) shfl.sync.idx.b32 %r4435|%p3081, %r19887, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20438 (main.1.sm_70.ptx:19652) @%p5253 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204a0 (main.1.sm_70.ptx:19668) shfl.sync.idx.b32 %r4439|%p3085, %r19887, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204c0 (main.1.sm_70.ptx:19672) @%p5253 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20528 (main.1.sm_70.ptx:19688) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20538 (main.1.sm_70.ptx:19690) @%p5257 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20540 (main.1.sm_70.ptx:19692) xor.b32 %r19950, %r6022, 193;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205c8 (main.1.sm_70.ptx:19711) @%p5259 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20630 (main.1.sm_70.ptx:19727) shfl.sync.idx.b32 %r4454|%p3093, %r19959, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20650 (main.1.sm_70.ptx:19731) @%p5259 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206b8 (main.1.sm_70.ptx:19747) shfl.sync.idx.b32 %r4458|%p3097, %r19959, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x206d8 (main.1.sm_70.ptx:19751) @%p5259 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20740 (main.1.sm_70.ptx:19767) shfl.sync.idx.b32 %r4462|%p3101, %r19959, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20760 (main.1.sm_70.ptx:19771) @%p5259 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (main.1.sm_70.ptx:19787) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x207d8 (main.1.sm_70.ptx:19789) @%p5263 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207e0 (main.1.sm_70.ptx:19791) xor.b32 %r20022, %r6022, 194;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20868 (main.1.sm_70.ptx:19810) @%p5265 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208d0 (main.1.sm_70.ptx:19826) shfl.sync.idx.b32 %r4477|%p3109, %r20031, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x208f0 (main.1.sm_70.ptx:19830) @%p5265 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20958 (main.1.sm_70.ptx:19846) shfl.sync.idx.b32 %r4481|%p3113, %r20031, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x20978 (main.1.sm_70.ptx:19850) @%p5265 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209e0 (main.1.sm_70.ptx:19866) shfl.sync.idx.b32 %r4485|%p3117, %r20031, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a00 (main.1.sm_70.ptx:19870) @%p5265 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a68 (main.1.sm_70.ptx:19886) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20a78 (main.1.sm_70.ptx:19888) @%p5269 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a80 (main.1.sm_70.ptx:19890) xor.b32 %r20094, %r6022, 195;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b08 (main.1.sm_70.ptx:19909) @%p5271 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b70 (main.1.sm_70.ptx:19925) shfl.sync.idx.b32 %r4500|%p3125, %r20103, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20b90 (main.1.sm_70.ptx:19929) @%p5271 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf8 (main.1.sm_70.ptx:19945) shfl.sync.idx.b32 %r4504|%p3129, %r20103, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c18 (main.1.sm_70.ptx:19949) @%p5271 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c80 (main.1.sm_70.ptx:19965) shfl.sync.idx.b32 %r4508|%p3133, %r20103, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20ca0 (main.1.sm_70.ptx:19969) @%p5271 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d08 (main.1.sm_70.ptx:19985) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d18 (main.1.sm_70.ptx:19987) @%p5275 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d20 (main.1.sm_70.ptx:19989) xor.b32 %r20166, %r6022, 196;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20da8 (main.1.sm_70.ptx:20008) @%p5277 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e10 (main.1.sm_70.ptx:20024) shfl.sync.idx.b32 %r4523|%p3141, %r20175, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e30 (main.1.sm_70.ptx:20028) @%p5277 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e98 (main.1.sm_70.ptx:20044) shfl.sync.idx.b32 %r4527|%p3145, %r20175, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20eb8 (main.1.sm_70.ptx:20048) @%p5277 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f20 (main.1.sm_70.ptx:20064) shfl.sync.idx.b32 %r4531|%p3149, %r20175, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f40 (main.1.sm_70.ptx:20068) @%p5277 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa8 (main.1.sm_70.ptx:20084) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20fb8 (main.1.sm_70.ptx:20086) @%p5281 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fc0 (main.1.sm_70.ptx:20088) xor.b32 %r20238, %r6022, 197;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21048 (main.1.sm_70.ptx:20107) @%p5283 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210b0 (main.1.sm_70.ptx:20123) shfl.sync.idx.b32 %r4546|%p3157, %r20247, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210d0 (main.1.sm_70.ptx:20127) @%p5283 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21138 (main.1.sm_70.ptx:20143) shfl.sync.idx.b32 %r4550|%p3161, %r20247, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21158 (main.1.sm_70.ptx:20147) @%p5283 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211c0 (main.1.sm_70.ptx:20163) shfl.sync.idx.b32 %r4554|%p3165, %r20247, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x211e0 (main.1.sm_70.ptx:20167) @%p5283 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21248 (main.1.sm_70.ptx:20183) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21258 (main.1.sm_70.ptx:20185) @%p5287 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21260 (main.1.sm_70.ptx:20187) xor.b32 %r20310, %r6022, 198;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x212e8 (main.1.sm_70.ptx:20206) @%p5289 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21350 (main.1.sm_70.ptx:20222) shfl.sync.idx.b32 %r4569|%p3173, %r20319, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21370 (main.1.sm_70.ptx:20226) @%p5289 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x213d8 (main.1.sm_70.ptx:20242) shfl.sync.idx.b32 %r4573|%p3177, %r20319, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x213f8 (main.1.sm_70.ptx:20246) @%p5289 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (main.1.sm_70.ptx:20262) shfl.sync.idx.b32 %r4577|%p3181, %r20319, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x21480 (main.1.sm_70.ptx:20266) @%p5289 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214e8 (main.1.sm_70.ptx:20282) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x214f8 (main.1.sm_70.ptx:20284) @%p5293 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21500 (main.1.sm_70.ptx:20286) xor.b32 %r20382, %r6022, 199;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x21588 (main.1.sm_70.ptx:20305) @%p5295 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f0 (main.1.sm_70.ptx:20321) shfl.sync.idx.b32 %r4592|%p3189, %r20391, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21610 (main.1.sm_70.ptx:20325) @%p5295 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21678 (main.1.sm_70.ptx:20341) shfl.sync.idx.b32 %r4596|%p3193, %r20391, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x21698 (main.1.sm_70.ptx:20345) @%p5295 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21700 (main.1.sm_70.ptx:20361) shfl.sync.idx.b32 %r4600|%p3197, %r20391, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21720 (main.1.sm_70.ptx:20365) @%p5295 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21788 (main.1.sm_70.ptx:20381) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x21798 (main.1.sm_70.ptx:20383) @%p5299 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a0 (main.1.sm_70.ptx:20385) xor.b32 %r20454, %r6022, 200;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21828 (main.1.sm_70.ptx:20404) @%p5301 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21890 (main.1.sm_70.ptx:20420) shfl.sync.idx.b32 %r4615|%p3205, %r20463, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218b0 (main.1.sm_70.ptx:20424) @%p5301 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21918 (main.1.sm_70.ptx:20440) shfl.sync.idx.b32 %r4619|%p3209, %r20463, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21938 (main.1.sm_70.ptx:20444) @%p5301 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219a0 (main.1.sm_70.ptx:20460) shfl.sync.idx.b32 %r4623|%p3213, %r20463, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219c0 (main.1.sm_70.ptx:20464) @%p5301 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a28 (main.1.sm_70.ptx:20480) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a38 (main.1.sm_70.ptx:20482) @%p5305 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a40 (main.1.sm_70.ptx:20484) xor.b32 %r20526, %r6022, 201;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ac8 (main.1.sm_70.ptx:20503) @%p5307 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b30 (main.1.sm_70.ptx:20519) shfl.sync.idx.b32 %r4638|%p3221, %r20535, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b50 (main.1.sm_70.ptx:20523) @%p5307 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bb8 (main.1.sm_70.ptx:20539) shfl.sync.idx.b32 %r4642|%p3225, %r20535, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21bd8 (main.1.sm_70.ptx:20543) @%p5307 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c40 (main.1.sm_70.ptx:20559) shfl.sync.idx.b32 %r4646|%p3229, %r20535, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c60 (main.1.sm_70.ptx:20563) @%p5307 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cc8 (main.1.sm_70.ptx:20579) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21cd8 (main.1.sm_70.ptx:20581) @%p5311 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ce0 (main.1.sm_70.ptx:20583) xor.b32 %r20598, %r6022, 202;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d68 (main.1.sm_70.ptx:20602) @%p5313 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd0 (main.1.sm_70.ptx:20618) shfl.sync.idx.b32 %r4661|%p3237, %r20607, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21df0 (main.1.sm_70.ptx:20622) @%p5313 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e58 (main.1.sm_70.ptx:20638) shfl.sync.idx.b32 %r4665|%p3241, %r20607, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21e78 (main.1.sm_70.ptx:20642) @%p5313 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ee0 (main.1.sm_70.ptx:20658) shfl.sync.idx.b32 %r4669|%p3245, %r20607, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f00 (main.1.sm_70.ptx:20662) @%p5313 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f68 (main.1.sm_70.ptx:20678) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21f78 (main.1.sm_70.ptx:20680) @%p5317 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f80 (main.1.sm_70.ptx:20682) xor.b32 %r20670, %r6022, 203;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22008 (main.1.sm_70.ptx:20701) @%p5319 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22070 (main.1.sm_70.ptx:20717) shfl.sync.idx.b32 %r4684|%p3253, %r20679, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x22090 (main.1.sm_70.ptx:20721) @%p5319 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220f8 (main.1.sm_70.ptx:20737) shfl.sync.idx.b32 %r4688|%p3257, %r20679, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22118 (main.1.sm_70.ptx:20741) @%p5319 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22180 (main.1.sm_70.ptx:20757) shfl.sync.idx.b32 %r4692|%p3261, %r20679, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221a0 (main.1.sm_70.ptx:20761) @%p5319 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22208 (main.1.sm_70.ptx:20777) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22218 (main.1.sm_70.ptx:20779) @%p5323 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22220 (main.1.sm_70.ptx:20781) xor.b32 %r20742, %r6022, 204;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222a8 (main.1.sm_70.ptx:20800) @%p5325 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22310 (main.1.sm_70.ptx:20816) shfl.sync.idx.b32 %r4707|%p3269, %r20751, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22330 (main.1.sm_70.ptx:20820) @%p5325 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22398 (main.1.sm_70.ptx:20836) shfl.sync.idx.b32 %r4711|%p3273, %r20751, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223b8 (main.1.sm_70.ptx:20840) @%p5325 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22420 (main.1.sm_70.ptx:20856) shfl.sync.idx.b32 %r4715|%p3277, %r20751, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22440 (main.1.sm_70.ptx:20860) @%p5325 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224a8 (main.1.sm_70.ptx:20876) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224b8 (main.1.sm_70.ptx:20878) @%p5329 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224c0 (main.1.sm_70.ptx:20880) xor.b32 %r20814, %r6022, 205;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22548 (main.1.sm_70.ptx:20899) @%p5331 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225b0 (main.1.sm_70.ptx:20915) shfl.sync.idx.b32 %r4730|%p3285, %r20823, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225d0 (main.1.sm_70.ptx:20919) @%p5331 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22638 (main.1.sm_70.ptx:20935) shfl.sync.idx.b32 %r4734|%p3289, %r20823, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22658 (main.1.sm_70.ptx:20939) @%p5331 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226c0 (main.1.sm_70.ptx:20955) shfl.sync.idx.b32 %r4738|%p3293, %r20823, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x226e0 (main.1.sm_70.ptx:20959) @%p5331 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22748 (main.1.sm_70.ptx:20975) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22758 (main.1.sm_70.ptx:20977) @%p5335 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22760 (main.1.sm_70.ptx:20979) xor.b32 %r20886, %r6022, 206;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x227e8 (main.1.sm_70.ptx:20998) @%p5337 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22850 (main.1.sm_70.ptx:21014) shfl.sync.idx.b32 %r4753|%p3301, %r20895, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22870 (main.1.sm_70.ptx:21018) @%p5337 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d8 (main.1.sm_70.ptx:21034) shfl.sync.idx.b32 %r4757|%p3305, %r20895, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x228f8 (main.1.sm_70.ptx:21038) @%p5337 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22960 (main.1.sm_70.ptx:21054) shfl.sync.idx.b32 %r4761|%p3309, %r20895, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x22980 (main.1.sm_70.ptx:21058) @%p5337 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229e8 (main.1.sm_70.ptx:21074) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x229f8 (main.1.sm_70.ptx:21076) @%p5341 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a00 (main.1.sm_70.ptx:21078) xor.b32 %r20958, %r6022, 207;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22a88 (main.1.sm_70.ptx:21097) @%p5343 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22af0 (main.1.sm_70.ptx:21113) shfl.sync.idx.b32 %r4776|%p3317, %r20967, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b10 (main.1.sm_70.ptx:21117) @%p5343 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b78 (main.1.sm_70.ptx:21133) shfl.sync.idx.b32 %r4780|%p3321, %r20967, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22b98 (main.1.sm_70.ptx:21137) @%p5343 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c00 (main.1.sm_70.ptx:21153) shfl.sync.idx.b32 %r4784|%p3325, %r20967, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c20 (main.1.sm_70.ptx:21157) @%p5343 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c88 (main.1.sm_70.ptx:21173) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22c98 (main.1.sm_70.ptx:21175) @%p5347 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ca0 (main.1.sm_70.ptx:21177) xor.b32 %r21030, %r6022, 208;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d28 (main.1.sm_70.ptx:21196) @%p5349 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d90 (main.1.sm_70.ptx:21212) shfl.sync.idx.b32 %r4799|%p3333, %r21039, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22db0 (main.1.sm_70.ptx:21216) @%p5349 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e18 (main.1.sm_70.ptx:21232) shfl.sync.idx.b32 %r4803|%p3337, %r21039, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e38 (main.1.sm_70.ptx:21236) @%p5349 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ea0 (main.1.sm_70.ptx:21252) shfl.sync.idx.b32 %r4807|%p3341, %r21039, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22ec0 (main.1.sm_70.ptx:21256) @%p5349 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f28 (main.1.sm_70.ptx:21272) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f38 (main.1.sm_70.ptx:21274) @%p5353 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f40 (main.1.sm_70.ptx:21276) xor.b32 %r21102, %r6022, 209;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fc8 (main.1.sm_70.ptx:21295) @%p5355 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23030 (main.1.sm_70.ptx:21311) shfl.sync.idx.b32 %r4822|%p3349, %r21111, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23050 (main.1.sm_70.ptx:21315) @%p5355 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230b8 (main.1.sm_70.ptx:21331) shfl.sync.idx.b32 %r4826|%p3353, %r21111, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x230d8 (main.1.sm_70.ptx:21335) @%p5355 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23140 (main.1.sm_70.ptx:21351) shfl.sync.idx.b32 %r4830|%p3357, %r21111, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23160 (main.1.sm_70.ptx:21355) @%p5355 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231c8 (main.1.sm_70.ptx:21371) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x231d8 (main.1.sm_70.ptx:21373) @%p5359 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231e0 (main.1.sm_70.ptx:21375) xor.b32 %r21174, %r6022, 210;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23268 (main.1.sm_70.ptx:21394) @%p5361 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232d0 (main.1.sm_70.ptx:21410) shfl.sync.idx.b32 %r4845|%p3365, %r21183, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x232f0 (main.1.sm_70.ptx:21414) @%p5361 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23358 (main.1.sm_70.ptx:21430) shfl.sync.idx.b32 %r4849|%p3369, %r21183, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x23378 (main.1.sm_70.ptx:21434) @%p5361 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233e0 (main.1.sm_70.ptx:21450) shfl.sync.idx.b32 %r4853|%p3373, %r21183, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23400 (main.1.sm_70.ptx:21454) @%p5361 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23468 (main.1.sm_70.ptx:21470) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x23478 (main.1.sm_70.ptx:21472) @%p5365 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23480 (main.1.sm_70.ptx:21474) xor.b32 %r21246, %r6022, 211;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23508 (main.1.sm_70.ptx:21493) @%p5367 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23570 (main.1.sm_70.ptx:21509) shfl.sync.idx.b32 %r4868|%p3381, %r21255, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x23590 (main.1.sm_70.ptx:21513) @%p5367 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235f8 (main.1.sm_70.ptx:21529) shfl.sync.idx.b32 %r4872|%p3385, %r21255, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23618 (main.1.sm_70.ptx:21533) @%p5367 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23680 (main.1.sm_70.ptx:21549) shfl.sync.idx.b32 %r4876|%p3389, %r21255, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236a0 (main.1.sm_70.ptx:21553) @%p5367 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23708 (main.1.sm_70.ptx:21569) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23718 (main.1.sm_70.ptx:21571) @%p5371 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23720 (main.1.sm_70.ptx:21573) xor.b32 %r21318, %r6022, 212;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237a8 (main.1.sm_70.ptx:21592) @%p5373 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23810 (main.1.sm_70.ptx:21608) shfl.sync.idx.b32 %r4891|%p3397, %r21327, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23830 (main.1.sm_70.ptx:21612) @%p5373 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23898 (main.1.sm_70.ptx:21628) shfl.sync.idx.b32 %r4895|%p3401, %r21327, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238b8 (main.1.sm_70.ptx:21632) @%p5373 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (main.1.sm_70.ptx:21648) shfl.sync.idx.b32 %r4899|%p3405, %r21327, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23940 (main.1.sm_70.ptx:21652) @%p5373 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239a8 (main.1.sm_70.ptx:21668) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239b8 (main.1.sm_70.ptx:21670) @%p5377 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239c0 (main.1.sm_70.ptx:21672) xor.b32 %r21390, %r6022, 213;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a48 (main.1.sm_70.ptx:21691) @%p5379 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ab0 (main.1.sm_70.ptx:21707) shfl.sync.idx.b32 %r4914|%p3413, %r21399, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23ad0 (main.1.sm_70.ptx:21711) @%p5379 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b38 (main.1.sm_70.ptx:21727) shfl.sync.idx.b32 %r4918|%p3417, %r21399, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b58 (main.1.sm_70.ptx:21731) @%p5379 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23bc0 (main.1.sm_70.ptx:21747) shfl.sync.idx.b32 %r4922|%p3421, %r21399, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23be0 (main.1.sm_70.ptx:21751) @%p5379 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c48 (main.1.sm_70.ptx:21767) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c58 (main.1.sm_70.ptx:21769) @%p5383 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c60 (main.1.sm_70.ptx:21771) xor.b32 %r21462, %r6022, 214;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23ce8 (main.1.sm_70.ptx:21790) @%p5385 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d50 (main.1.sm_70.ptx:21806) shfl.sync.idx.b32 %r4937|%p3429, %r21471, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d70 (main.1.sm_70.ptx:21810) @%p5385 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd8 (main.1.sm_70.ptx:21826) shfl.sync.idx.b32 %r4941|%p3433, %r21471, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23df8 (main.1.sm_70.ptx:21830) @%p5385 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e60 (main.1.sm_70.ptx:21846) shfl.sync.idx.b32 %r4945|%p3437, %r21471, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23e80 (main.1.sm_70.ptx:21850) @%p5385 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ee8 (main.1.sm_70.ptx:21866) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23ef8 (main.1.sm_70.ptx:21868) @%p5389 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f00 (main.1.sm_70.ptx:21870) xor.b32 %r21534, %r6022, 215;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23f88 (main.1.sm_70.ptx:21889) @%p5391 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ff0 (main.1.sm_70.ptx:21905) shfl.sync.idx.b32 %r4960|%p3445, %r21543, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24010 (main.1.sm_70.ptx:21909) @%p5391 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24078 (main.1.sm_70.ptx:21925) shfl.sync.idx.b32 %r4964|%p3449, %r21543, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x24098 (main.1.sm_70.ptx:21929) @%p5391 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24100 (main.1.sm_70.ptx:21945) shfl.sync.idx.b32 %r4968|%p3453, %r21543, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24120 (main.1.sm_70.ptx:21949) @%p5391 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24188 (main.1.sm_70.ptx:21965) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x24198 (main.1.sm_70.ptx:21967) @%p5395 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241a0 (main.1.sm_70.ptx:21969) xor.b32 %r21606, %r6022, 216;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24228 (main.1.sm_70.ptx:21988) @%p5397 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24290 (main.1.sm_70.ptx:22004) shfl.sync.idx.b32 %r4983|%p3461, %r21615, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242b0 (main.1.sm_70.ptx:22008) @%p5397 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24318 (main.1.sm_70.ptx:22024) shfl.sync.idx.b32 %r4987|%p3465, %r21615, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24338 (main.1.sm_70.ptx:22028) @%p5397 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243a0 (main.1.sm_70.ptx:22044) shfl.sync.idx.b32 %r4991|%p3469, %r21615, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243c0 (main.1.sm_70.ptx:22048) @%p5397 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24428 (main.1.sm_70.ptx:22064) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24438 (main.1.sm_70.ptx:22066) @%p5401 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24440 (main.1.sm_70.ptx:22068) xor.b32 %r21678, %r6022, 217;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244c8 (main.1.sm_70.ptx:22087) @%p5403 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24530 (main.1.sm_70.ptx:22103) shfl.sync.idx.b32 %r5006|%p3477, %r21687, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24550 (main.1.sm_70.ptx:22107) @%p5403 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b8 (main.1.sm_70.ptx:22123) shfl.sync.idx.b32 %r5010|%p3481, %r21687, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x245d8 (main.1.sm_70.ptx:22127) @%p5403 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24640 (main.1.sm_70.ptx:22143) shfl.sync.idx.b32 %r5014|%p3485, %r21687, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24660 (main.1.sm_70.ptx:22147) @%p5403 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246c8 (main.1.sm_70.ptx:22163) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x246d8 (main.1.sm_70.ptx:22165) @%p5407 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246e0 (main.1.sm_70.ptx:22167) xor.b32 %r21750, %r6022, 218;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24768 (main.1.sm_70.ptx:22186) @%p5409 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247d0 (main.1.sm_70.ptx:22202) shfl.sync.idx.b32 %r5029|%p3493, %r21759, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x247f0 (main.1.sm_70.ptx:22206) @%p5409 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24858 (main.1.sm_70.ptx:22222) shfl.sync.idx.b32 %r5033|%p3497, %r21759, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x24878 (main.1.sm_70.ptx:22226) @%p5409 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248e0 (main.1.sm_70.ptx:22242) shfl.sync.idx.b32 %r5037|%p3501, %r21759, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24900 (main.1.sm_70.ptx:22246) @%p5409 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24968 (main.1.sm_70.ptx:22262) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x24978 (main.1.sm_70.ptx:22264) @%p5413 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24980 (main.1.sm_70.ptx:22266) xor.b32 %r21822, %r6022, 219;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a08 (main.1.sm_70.ptx:22285) @%p5415 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a70 (main.1.sm_70.ptx:22301) shfl.sync.idx.b32 %r5052|%p3509, %r21831, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24a90 (main.1.sm_70.ptx:22305) @%p5415 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24af8 (main.1.sm_70.ptx:22321) shfl.sync.idx.b32 %r5056|%p3513, %r21831, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b18 (main.1.sm_70.ptx:22325) @%p5415 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b80 (main.1.sm_70.ptx:22341) shfl.sync.idx.b32 %r5060|%p3517, %r21831, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24ba0 (main.1.sm_70.ptx:22345) @%p5415 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c08 (main.1.sm_70.ptx:22361) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c18 (main.1.sm_70.ptx:22363) @%p5419 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c20 (main.1.sm_70.ptx:22365) xor.b32 %r21894, %r6022, 220;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24ca8 (main.1.sm_70.ptx:22384) @%p5421 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d10 (main.1.sm_70.ptx:22400) shfl.sync.idx.b32 %r5075|%p3525, %r21903, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d30 (main.1.sm_70.ptx:22404) @%p5421 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d98 (main.1.sm_70.ptx:22420) shfl.sync.idx.b32 %r5079|%p3529, %r21903, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24db8 (main.1.sm_70.ptx:22424) @%p5421 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e20 (main.1.sm_70.ptx:22440) shfl.sync.idx.b32 %r5083|%p3533, %r21903, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e40 (main.1.sm_70.ptx:22444) @%p5421 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ea8 (main.1.sm_70.ptx:22460) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24eb8 (main.1.sm_70.ptx:22462) @%p5425 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ec0 (main.1.sm_70.ptx:22464) xor.b32 %r21966, %r6022, 221;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f48 (main.1.sm_70.ptx:22483) @%p5427 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fb0 (main.1.sm_70.ptx:22499) shfl.sync.idx.b32 %r5098|%p3541, %r21975, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24fd0 (main.1.sm_70.ptx:22503) @%p5427 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25038 (main.1.sm_70.ptx:22519) shfl.sync.idx.b32 %r5102|%p3545, %r21975, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25058 (main.1.sm_70.ptx:22523) @%p5427 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250c0 (main.1.sm_70.ptx:22539) shfl.sync.idx.b32 %r5106|%p3549, %r21975, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x250e0 (main.1.sm_70.ptx:22543) @%p5427 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25148 (main.1.sm_70.ptx:22559) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25158 (main.1.sm_70.ptx:22561) @%p5431 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25160 (main.1.sm_70.ptx:22563) xor.b32 %r22038, %r6022, 222;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x251e8 (main.1.sm_70.ptx:22582) @%p5433 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25250 (main.1.sm_70.ptx:22598) shfl.sync.idx.b32 %r5121|%p3557, %r22047, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25270 (main.1.sm_70.ptx:22602) @%p5433 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x252d8 (main.1.sm_70.ptx:22618) shfl.sync.idx.b32 %r5125|%p3561, %r22047, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x252f8 (main.1.sm_70.ptx:22622) @%p5433 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25360 (main.1.sm_70.ptx:22638) shfl.sync.idx.b32 %r5129|%p3565, %r22047, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x25380 (main.1.sm_70.ptx:22642) @%p5433 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253e8 (main.1.sm_70.ptx:22658) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x253f8 (main.1.sm_70.ptx:22660) @%p5437 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25400 (main.1.sm_70.ptx:22662) xor.b32 %r22110, %r6022, 223;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x25488 (main.1.sm_70.ptx:22681) @%p5439 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254f0 (main.1.sm_70.ptx:22697) shfl.sync.idx.b32 %r5144|%p3573, %r22119, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25510 (main.1.sm_70.ptx:22701) @%p5439 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25578 (main.1.sm_70.ptx:22717) shfl.sync.idx.b32 %r5148|%p3577, %r22119, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x25598 (main.1.sm_70.ptx:22721) @%p5439 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25600 (main.1.sm_70.ptx:22737) shfl.sync.idx.b32 %r5152|%p3581, %r22119, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25620 (main.1.sm_70.ptx:22741) @%p5439 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25688 (main.1.sm_70.ptx:22757) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x25698 (main.1.sm_70.ptx:22759) @%p5443 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256a0 (main.1.sm_70.ptx:22761) xor.b32 %r22182, %r6022, 224;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25728 (main.1.sm_70.ptx:22780) @%p5445 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25790 (main.1.sm_70.ptx:22796) shfl.sync.idx.b32 %r5167|%p3589, %r22191, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257b0 (main.1.sm_70.ptx:22800) @%p5445 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25818 (main.1.sm_70.ptx:22816) shfl.sync.idx.b32 %r5171|%p3593, %r22191, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25838 (main.1.sm_70.ptx:22820) @%p5445 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (main.1.sm_70.ptx:22836) shfl.sync.idx.b32 %r5175|%p3597, %r22191, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258c0 (main.1.sm_70.ptx:22840) @%p5445 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25928 (main.1.sm_70.ptx:22856) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25938 (main.1.sm_70.ptx:22858) @%p5449 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25940 (main.1.sm_70.ptx:22860) xor.b32 %r22254, %r6022, 225;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259c8 (main.1.sm_70.ptx:22879) @%p5451 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a30 (main.1.sm_70.ptx:22895) shfl.sync.idx.b32 %r5190|%p3605, %r22263, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a50 (main.1.sm_70.ptx:22899) @%p5451 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ab8 (main.1.sm_70.ptx:22915) shfl.sync.idx.b32 %r5194|%p3609, %r22263, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25ad8 (main.1.sm_70.ptx:22919) @%p5451 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b40 (main.1.sm_70.ptx:22935) shfl.sync.idx.b32 %r5198|%p3613, %r22263, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b60 (main.1.sm_70.ptx:22939) @%p5451 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bc8 (main.1.sm_70.ptx:22955) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25bd8 (main.1.sm_70.ptx:22957) @%p5455 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25be0 (main.1.sm_70.ptx:22959) xor.b32 %r22326, %r6022, 226;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c68 (main.1.sm_70.ptx:22978) @%p5457 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (main.1.sm_70.ptx:22994) shfl.sync.idx.b32 %r5213|%p3621, %r22335, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25cf0 (main.1.sm_70.ptx:22998) @%p5457 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d58 (main.1.sm_70.ptx:23014) shfl.sync.idx.b32 %r5217|%p3625, %r22335, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25d78 (main.1.sm_70.ptx:23018) @%p5457 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25de0 (main.1.sm_70.ptx:23034) shfl.sync.idx.b32 %r5221|%p3629, %r22335, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e00 (main.1.sm_70.ptx:23038) @%p5457 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e68 (main.1.sm_70.ptx:23054) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25e78 (main.1.sm_70.ptx:23056) @%p5461 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e80 (main.1.sm_70.ptx:23058) xor.b32 %r22398, %r6022, 227;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f08 (main.1.sm_70.ptx:23077) @%p5463 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f70 (main.1.sm_70.ptx:23093) shfl.sync.idx.b32 %r5236|%p3637, %r22407, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25f90 (main.1.sm_70.ptx:23097) @%p5463 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ff8 (main.1.sm_70.ptx:23113) shfl.sync.idx.b32 %r5240|%p3641, %r22407, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26018 (main.1.sm_70.ptx:23117) @%p5463 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26080 (main.1.sm_70.ptx:23133) shfl.sync.idx.b32 %r5244|%p3645, %r22407, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260a0 (main.1.sm_70.ptx:23137) @%p5463 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26108 (main.1.sm_70.ptx:23153) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26118 (main.1.sm_70.ptx:23155) @%p5467 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26120 (main.1.sm_70.ptx:23157) xor.b32 %r22470, %r6022, 228;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261a8 (main.1.sm_70.ptx:23176) @%p5469 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26210 (main.1.sm_70.ptx:23192) shfl.sync.idx.b32 %r5259|%p3653, %r22479, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26230 (main.1.sm_70.ptx:23196) @%p5469 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26298 (main.1.sm_70.ptx:23212) shfl.sync.idx.b32 %r5263|%p3657, %r22479, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262b8 (main.1.sm_70.ptx:23216) @%p5469 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26320 (main.1.sm_70.ptx:23232) shfl.sync.idx.b32 %r5267|%p3661, %r22479, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26340 (main.1.sm_70.ptx:23236) @%p5469 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263a8 (main.1.sm_70.ptx:23252) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263b8 (main.1.sm_70.ptx:23254) @%p5473 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263c0 (main.1.sm_70.ptx:23256) xor.b32 %r22542, %r6022, 229;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26448 (main.1.sm_70.ptx:23275) @%p5475 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264b0 (main.1.sm_70.ptx:23291) shfl.sync.idx.b32 %r5282|%p3669, %r22551, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264d0 (main.1.sm_70.ptx:23295) @%p5475 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26538 (main.1.sm_70.ptx:23311) shfl.sync.idx.b32 %r5286|%p3673, %r22551, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26558 (main.1.sm_70.ptx:23315) @%p5475 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265c0 (main.1.sm_70.ptx:23331) shfl.sync.idx.b32 %r5290|%p3677, %r22551, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x265e0 (main.1.sm_70.ptx:23335) @%p5475 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26648 (main.1.sm_70.ptx:23351) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26658 (main.1.sm_70.ptx:23353) @%p5479 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26660 (main.1.sm_70.ptx:23355) xor.b32 %r22614, %r6022, 230;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x266e8 (main.1.sm_70.ptx:23374) @%p5481 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26750 (main.1.sm_70.ptx:23390) shfl.sync.idx.b32 %r5305|%p3685, %r22623, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x26770 (main.1.sm_70.ptx:23394) @%p5481 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (main.1.sm_70.ptx:23410) shfl.sync.idx.b32 %r5309|%p3689, %r22623, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x267f8 (main.1.sm_70.ptx:23414) @%p5481 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26860 (main.1.sm_70.ptx:23430) shfl.sync.idx.b32 %r5313|%p3693, %r22623, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x26880 (main.1.sm_70.ptx:23434) @%p5481 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268e8 (main.1.sm_70.ptx:23450) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x268f8 (main.1.sm_70.ptx:23452) @%p5485 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26900 (main.1.sm_70.ptx:23454) xor.b32 %r22686, %r6022, 231;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x26990 (main.1.sm_70.ptx:23474) @%p5487 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269f8 (main.1.sm_70.ptx:23490) shfl.sync.idx.b32 %r5329|%p3701, %r22695, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a18 (main.1.sm_70.ptx:23494) @%p5487 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a80 (main.1.sm_70.ptx:23510) shfl.sync.idx.b32 %r5333|%p3705, %r22695, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26aa0 (main.1.sm_70.ptx:23514) @%p5487 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b08 (main.1.sm_70.ptx:23530) shfl.sync.idx.b32 %r5337|%p3709, %r22695, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b28 (main.1.sm_70.ptx:23534) @%p5487 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b90 (main.1.sm_70.ptx:23550) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26ba0 (main.1.sm_70.ptx:23552) @%p5491 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ba8 (main.1.sm_70.ptx:23554) xor.b32 %r22758, %r6022, 232;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c38 (main.1.sm_70.ptx:23574) @%p5493 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ca0 (main.1.sm_70.ptx:23590) shfl.sync.idx.b32 %r5354|%p3717, %r22769, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cc0 (main.1.sm_70.ptx:23594) @%p5493 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d28 (main.1.sm_70.ptx:23610) shfl.sync.idx.b32 %r5358|%p3721, %r22769, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d48 (main.1.sm_70.ptx:23614) @%p5493 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db0 (main.1.sm_70.ptx:23630) shfl.sync.idx.b32 %r5362|%p3725, %r22769, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26dd0 (main.1.sm_70.ptx:23634) @%p5493 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e38 (main.1.sm_70.ptx:23650) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e50 (main.1.sm_70.ptx:23653) @%p5497 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e58 (main.1.sm_70.ptx:23655) xor.b32 %r22832, %r6022, 233;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26ee8 (main.1.sm_70.ptx:23675) @%p5499 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f50 (main.1.sm_70.ptx:23691) shfl.sync.idx.b32 %r5380|%p3733, %r22843, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26f70 (main.1.sm_70.ptx:23695) @%p5499 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fd8 (main.1.sm_70.ptx:23711) shfl.sync.idx.b32 %r5384|%p3737, %r22843, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x26ff8 (main.1.sm_70.ptx:23715) @%p5499 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27060 (main.1.sm_70.ptx:23731) shfl.sync.idx.b32 %r5388|%p3741, %r22843, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x27080 (main.1.sm_70.ptx:23735) @%p5499 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270e8 (main.1.sm_70.ptx:23751) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27100 (main.1.sm_70.ptx:23754) @%p5503 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27108 (main.1.sm_70.ptx:23756) xor.b32 %r22906, %r6022, 234;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x27198 (main.1.sm_70.ptx:23776) @%p5505 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27200 (main.1.sm_70.ptx:23792) shfl.sync.idx.b32 %r5406|%p3749, %r22917, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27220 (main.1.sm_70.ptx:23796) @%p5505 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27288 (main.1.sm_70.ptx:23812) shfl.sync.idx.b32 %r5410|%p3753, %r22917, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272a8 (main.1.sm_70.ptx:23816) @%p5505 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27310 (main.1.sm_70.ptx:23832) shfl.sync.idx.b32 %r5414|%p3757, %r22917, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27330 (main.1.sm_70.ptx:23836) @%p5505 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27398 (main.1.sm_70.ptx:23852) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273b0 (main.1.sm_70.ptx:23855) @%p5509 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273b8 (main.1.sm_70.ptx:23857) xor.b32 %r22980, %r6022, 235;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27448 (main.1.sm_70.ptx:23877) @%p5511 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274b0 (main.1.sm_70.ptx:23893) shfl.sync.idx.b32 %r5432|%p3765, %r22991, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x274d0 (main.1.sm_70.ptx:23897) @%p5511 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27538 (main.1.sm_70.ptx:23913) shfl.sync.idx.b32 %r5436|%p3769, %r22991, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27558 (main.1.sm_70.ptx:23917) @%p5511 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275c0 (main.1.sm_70.ptx:23933) shfl.sync.idx.b32 %r5440|%p3773, %r22991, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x275e0 (main.1.sm_70.ptx:23937) @%p5511 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27648 (main.1.sm_70.ptx:23953) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x27660 (main.1.sm_70.ptx:23956) @%p5515 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27668 (main.1.sm_70.ptx:23958) xor.b32 %r23054, %r6022, 236;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x276f8 (main.1.sm_70.ptx:23978) @%p5517 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27760 (main.1.sm_70.ptx:23994) shfl.sync.idx.b32 %r5458|%p3781, %r23065, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x27780 (main.1.sm_70.ptx:23998) @%p5517 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277e8 (main.1.sm_70.ptx:24014) shfl.sync.idx.b32 %r5462|%p3785, %r23065, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27808 (main.1.sm_70.ptx:24018) @%p5517 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27870 (main.1.sm_70.ptx:24034) shfl.sync.idx.b32 %r5466|%p3789, %r23065, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x27890 (main.1.sm_70.ptx:24038) @%p5517 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278f8 (main.1.sm_70.ptx:24054) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27910 (main.1.sm_70.ptx:24057) @%p5521 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27918 (main.1.sm_70.ptx:24059) xor.b32 %r23128, %r6022, 237;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279a8 (main.1.sm_70.ptx:24079) @%p5523 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a10 (main.1.sm_70.ptx:24095) shfl.sync.idx.b32 %r5484|%p3797, %r23139, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a30 (main.1.sm_70.ptx:24099) @%p5523 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a98 (main.1.sm_70.ptx:24115) shfl.sync.idx.b32 %r5488|%p3801, %r23139, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27ab8 (main.1.sm_70.ptx:24119) @%p5523 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b20 (main.1.sm_70.ptx:24135) shfl.sync.idx.b32 %r5492|%p3805, %r23139, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b40 (main.1.sm_70.ptx:24139) @%p5523 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ba8 (main.1.sm_70.ptx:24155) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27bc0 (main.1.sm_70.ptx:24158) @%p5527 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bc8 (main.1.sm_70.ptx:24160) xor.b32 %r23202, %r6022, 238;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c58 (main.1.sm_70.ptx:24180) @%p5529 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cc0 (main.1.sm_70.ptx:24196) shfl.sync.idx.b32 %r5510|%p3813, %r23213, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27ce0 (main.1.sm_70.ptx:24200) @%p5529 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d48 (main.1.sm_70.ptx:24216) shfl.sync.idx.b32 %r5514|%p3817, %r23213, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27d68 (main.1.sm_70.ptx:24220) @%p5529 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27dd0 (main.1.sm_70.ptx:24236) shfl.sync.idx.b32 %r5518|%p3821, %r23213, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27df0 (main.1.sm_70.ptx:24240) @%p5529 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e58 (main.1.sm_70.ptx:24256) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27e70 (main.1.sm_70.ptx:24259) @%p5533 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e78 (main.1.sm_70.ptx:24261) xor.b32 %r23276, %r6022, 239;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f08 (main.1.sm_70.ptx:24281) @%p5535 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f70 (main.1.sm_70.ptx:24297) shfl.sync.idx.b32 %r5536|%p3829, %r23287, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27f90 (main.1.sm_70.ptx:24301) @%p5535 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ff8 (main.1.sm_70.ptx:24317) shfl.sync.idx.b32 %r5540|%p3833, %r23287, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28018 (main.1.sm_70.ptx:24321) @%p5535 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28080 (main.1.sm_70.ptx:24337) shfl.sync.idx.b32 %r5544|%p3837, %r23287, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280a0 (main.1.sm_70.ptx:24341) @%p5535 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28108 (main.1.sm_70.ptx:24357) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28120 (main.1.sm_70.ptx:24360) @%p5539 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28128 (main.1.sm_70.ptx:24362) xor.b32 %r23350, %r6022, 240;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281b8 (main.1.sm_70.ptx:24382) @%p5541 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28220 (main.1.sm_70.ptx:24398) shfl.sync.idx.b32 %r5562|%p3845, %r23361, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28240 (main.1.sm_70.ptx:24402) @%p5541 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282a8 (main.1.sm_70.ptx:24418) shfl.sync.idx.b32 %r5566|%p3849, %r23361, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x282c8 (main.1.sm_70.ptx:24422) @%p5541 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28330 (main.1.sm_70.ptx:24438) shfl.sync.idx.b32 %r5570|%p3853, %r23361, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28350 (main.1.sm_70.ptx:24442) @%p5541 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283b8 (main.1.sm_70.ptx:24458) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x283d0 (main.1.sm_70.ptx:24461) @%p5545 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283d8 (main.1.sm_70.ptx:24463) xor.b32 %r23424, %r6022, 241;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28468 (main.1.sm_70.ptx:24483) @%p5547 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284d0 (main.1.sm_70.ptx:24499) shfl.sync.idx.b32 %r5588|%p3861, %r23435, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x284f0 (main.1.sm_70.ptx:24503) @%p5547 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28558 (main.1.sm_70.ptx:24519) shfl.sync.idx.b32 %r5592|%p3865, %r23435, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x28578 (main.1.sm_70.ptx:24523) @%p5547 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285e0 (main.1.sm_70.ptx:24539) shfl.sync.idx.b32 %r5596|%p3869, %r23435, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28600 (main.1.sm_70.ptx:24543) @%p5547 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28668 (main.1.sm_70.ptx:24559) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x28680 (main.1.sm_70.ptx:24562) @%p5551 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28688 (main.1.sm_70.ptx:24564) xor.b32 %r23498, %r6022, 242;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28718 (main.1.sm_70.ptx:24584) @%p5553 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28780 (main.1.sm_70.ptx:24600) shfl.sync.idx.b32 %r5614|%p3877, %r23509, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287a0 (main.1.sm_70.ptx:24604) @%p5553 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28808 (main.1.sm_70.ptx:24620) shfl.sync.idx.b32 %r5618|%p3881, %r23509, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28828 (main.1.sm_70.ptx:24624) @%p5553 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28890 (main.1.sm_70.ptx:24640) shfl.sync.idx.b32 %r5622|%p3885, %r23509, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288b0 (main.1.sm_70.ptx:24644) @%p5553 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28918 (main.1.sm_70.ptx:24660) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28930 (main.1.sm_70.ptx:24663) @%p5557 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28938 (main.1.sm_70.ptx:24665) xor.b32 %r23572, %r6022, 243;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289c8 (main.1.sm_70.ptx:24685) @%p5559 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a30 (main.1.sm_70.ptx:24701) shfl.sync.idx.b32 %r5640|%p3893, %r23583, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a50 (main.1.sm_70.ptx:24705) @%p5559 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ab8 (main.1.sm_70.ptx:24721) shfl.sync.idx.b32 %r5644|%p3897, %r23583, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28ad8 (main.1.sm_70.ptx:24725) @%p5559 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b40 (main.1.sm_70.ptx:24741) shfl.sync.idx.b32 %r5648|%p3901, %r23583, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b60 (main.1.sm_70.ptx:24745) @%p5559 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bc8 (main.1.sm_70.ptx:24761) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28be0 (main.1.sm_70.ptx:24764) @%p5563 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28be8 (main.1.sm_70.ptx:24766) xor.b32 %r23646, %r6022, 244;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28c78 (main.1.sm_70.ptx:24786) @%p5565 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ce0 (main.1.sm_70.ptx:24802) shfl.sync.idx.b32 %r5666|%p3909, %r23657, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d00 (main.1.sm_70.ptx:24806) @%p5565 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d68 (main.1.sm_70.ptx:24822) shfl.sync.idx.b32 %r5670|%p3913, %r23657, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28d88 (main.1.sm_70.ptx:24826) @%p5565 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28df0 (main.1.sm_70.ptx:24842) shfl.sync.idx.b32 %r5674|%p3917, %r23657, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e10 (main.1.sm_70.ptx:24846) @%p5565 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e78 (main.1.sm_70.ptx:24862) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28e90 (main.1.sm_70.ptx:24865) @%p5569 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e98 (main.1.sm_70.ptx:24867) xor.b32 %r23720, %r6022, 245;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f28 (main.1.sm_70.ptx:24887) @%p5571 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f90 (main.1.sm_70.ptx:24903) shfl.sync.idx.b32 %r5692|%p3925, %r23731, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fb0 (main.1.sm_70.ptx:24907) @%p5571 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29018 (main.1.sm_70.ptx:24923) shfl.sync.idx.b32 %r5696|%p3929, %r23731, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29038 (main.1.sm_70.ptx:24927) @%p5571 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a0 (main.1.sm_70.ptx:24943) shfl.sync.idx.b32 %r5700|%p3933, %r23731, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290c0 (main.1.sm_70.ptx:24947) @%p5571 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29128 (main.1.sm_70.ptx:24963) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29140 (main.1.sm_70.ptx:24966) @%p5575 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29148 (main.1.sm_70.ptx:24968) xor.b32 %r23794, %r6022, 246;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x291d8 (main.1.sm_70.ptx:24988) @%p5577 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29240 (main.1.sm_70.ptx:25004) shfl.sync.idx.b32 %r5718|%p3941, %r23805, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29260 (main.1.sm_70.ptx:25008) @%p5577 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292c8 (main.1.sm_70.ptx:25024) shfl.sync.idx.b32 %r5722|%p3945, %r23805, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x292e8 (main.1.sm_70.ptx:25028) @%p5577 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29350 (main.1.sm_70.ptx:25044) shfl.sync.idx.b32 %r5726|%p3949, %r23805, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x29370 (main.1.sm_70.ptx:25048) @%p5577 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293d8 (main.1.sm_70.ptx:25064) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x293f0 (main.1.sm_70.ptx:25067) @%p5581 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293f8 (main.1.sm_70.ptx:25069) xor.b32 %r23868, %r6022, 247;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x29488 (main.1.sm_70.ptx:25089) @%p5583 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294f0 (main.1.sm_70.ptx:25105) shfl.sync.idx.b32 %r5744|%p3957, %r23879, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29510 (main.1.sm_70.ptx:25109) @%p5583 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29578 (main.1.sm_70.ptx:25125) shfl.sync.idx.b32 %r5748|%p3961, %r23879, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x29598 (main.1.sm_70.ptx:25129) @%p5583 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29600 (main.1.sm_70.ptx:25145) shfl.sync.idx.b32 %r5752|%p3965, %r23879, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29620 (main.1.sm_70.ptx:25149) @%p5583 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29688 (main.1.sm_70.ptx:25165) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296a0 (main.1.sm_70.ptx:25168) @%p5587 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296a8 (main.1.sm_70.ptx:25170) xor.b32 %r23942, %r6022, 248;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29738 (main.1.sm_70.ptx:25190) @%p5589 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297a0 (main.1.sm_70.ptx:25206) shfl.sync.idx.b32 %r5770|%p3973, %r23953, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297c0 (main.1.sm_70.ptx:25210) @%p5589 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29828 (main.1.sm_70.ptx:25226) shfl.sync.idx.b32 %r5774|%p3977, %r23953, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29848 (main.1.sm_70.ptx:25230) @%p5589 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298b0 (main.1.sm_70.ptx:25246) shfl.sync.idx.b32 %r5778|%p3981, %r23953, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x298d0 (main.1.sm_70.ptx:25250) @%p5589 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29938 (main.1.sm_70.ptx:25266) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29950 (main.1.sm_70.ptx:25269) @%p5593 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29958 (main.1.sm_70.ptx:25271) xor.b32 %r24016, %r6022, 249;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x299e8 (main.1.sm_70.ptx:25291) @%p5595 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a50 (main.1.sm_70.ptx:25307) shfl.sync.idx.b32 %r5796|%p3989, %r24027, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29a70 (main.1.sm_70.ptx:25311) @%p5595 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ad8 (main.1.sm_70.ptx:25327) shfl.sync.idx.b32 %r5800|%p3993, %r24027, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29af8 (main.1.sm_70.ptx:25331) @%p5595 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b60 (main.1.sm_70.ptx:25347) shfl.sync.idx.b32 %r5804|%p3997, %r24027, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29b80 (main.1.sm_70.ptx:25351) @%p5595 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29be8 (main.1.sm_70.ptx:25367) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c00 (main.1.sm_70.ptx:25370) @%p5599 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c08 (main.1.sm_70.ptx:25372) xor.b32 %r24090, %r6022, 250;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29c98 (main.1.sm_70.ptx:25392) @%p5601 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d00 (main.1.sm_70.ptx:25408) shfl.sync.idx.b32 %r5822|%p4005, %r24101, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d20 (main.1.sm_70.ptx:25412) @%p5601 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d88 (main.1.sm_70.ptx:25428) shfl.sync.idx.b32 %r5826|%p4009, %r24101, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29da8 (main.1.sm_70.ptx:25432) @%p5601 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e10 (main.1.sm_70.ptx:25448) shfl.sync.idx.b32 %r5830|%p4013, %r24101, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e30 (main.1.sm_70.ptx:25452) @%p5601 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e98 (main.1.sm_70.ptx:25468) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29eb0 (main.1.sm_70.ptx:25471) @%p5605 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29eb8 (main.1.sm_70.ptx:25473) xor.b32 %r24164, %r6022, 251;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f48 (main.1.sm_70.ptx:25493) @%p5607 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fb0 (main.1.sm_70.ptx:25509) shfl.sync.idx.b32 %r5848|%p4021, %r24175, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x29fd0 (main.1.sm_70.ptx:25513) @%p5607 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a038 (main.1.sm_70.ptx:25529) shfl.sync.idx.b32 %r5852|%p4025, %r24175, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a058 (main.1.sm_70.ptx:25533) @%p5607 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0c0 (main.1.sm_70.ptx:25549) shfl.sync.idx.b32 %r5856|%p4029, %r24175, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a0e0 (main.1.sm_70.ptx:25553) @%p5607 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a148 (main.1.sm_70.ptx:25569) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a160 (main.1.sm_70.ptx:25572) @%p5611 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a168 (main.1.sm_70.ptx:25574) xor.b32 %r24238, %r6022, 252;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a1f8 (main.1.sm_70.ptx:25594) @%p5613 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a260 (main.1.sm_70.ptx:25610) shfl.sync.idx.b32 %r5874|%p4037, %r24249, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a280 (main.1.sm_70.ptx:25614) @%p5613 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2e8 (main.1.sm_70.ptx:25630) shfl.sync.idx.b32 %r5878|%p4041, %r24249, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a308 (main.1.sm_70.ptx:25634) @%p5613 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a370 (main.1.sm_70.ptx:25650) shfl.sync.idx.b32 %r5882|%p4045, %r24249, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a390 (main.1.sm_70.ptx:25654) @%p5613 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3f8 (main.1.sm_70.ptx:25670) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a410 (main.1.sm_70.ptx:25673) @%p5617 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a418 (main.1.sm_70.ptx:25675) xor.b32 %r24312, %r6022, 253;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4a8 (main.1.sm_70.ptx:25695) @%p5619 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a510 (main.1.sm_70.ptx:25711) shfl.sync.idx.b32 %r5900|%p4053, %r24323, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a530 (main.1.sm_70.ptx:25715) @%p5619 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a598 (main.1.sm_70.ptx:25731) shfl.sync.idx.b32 %r5904|%p4057, %r24323, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5b8 (main.1.sm_70.ptx:25735) @%p5619 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a620 (main.1.sm_70.ptx:25751) shfl.sync.idx.b32 %r5908|%p4061, %r24323, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a640 (main.1.sm_70.ptx:25755) @%p5619 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6a8 (main.1.sm_70.ptx:25771) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a6c0 (main.1.sm_70.ptx:25774) @%p5623 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6c8 (main.1.sm_70.ptx:25776) xor.b32 %r24386, %r6022, 254;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a758 (main.1.sm_70.ptx:25796) @%p5625 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7c0 (main.1.sm_70.ptx:25812) shfl.sync.idx.b32 %r5926|%p4069, %r24397, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a7e0 (main.1.sm_70.ptx:25816) @%p5625 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a848 (main.1.sm_70.ptx:25832) shfl.sync.idx.b32 %r5930|%p4073, %r24397, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a868 (main.1.sm_70.ptx:25836) @%p5625 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8d0 (main.1.sm_70.ptx:25852) shfl.sync.idx.b32 %r5934|%p4077, %r24397, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a8f0 (main.1.sm_70.ptx:25856) @%p5625 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a958 (main.1.sm_70.ptx:25872) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a970 (main.1.sm_70.ptx:25875) @%p5629 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a978 (main.1.sm_70.ptx:25877) xor.b32 %r24460, %r6022, 255;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa08 (main.1.sm_70.ptx:25897) @%p5631 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa70 (main.1.sm_70.ptx:25913) shfl.sync.idx.b32 %r5952|%p4085, %r24471, %r6030, %r6060, %r6061;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aa90 (main.1.sm_70.ptx:25917) @%p5631 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aaf8 (main.1.sm_70.ptx:25933) shfl.sync.idx.b32 %r5956|%p4089, %r24471, %r6040, %r6060, %r6061;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab18 (main.1.sm_70.ptx:25937) @%p5631 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab80 (main.1.sm_70.ptx:25953) shfl.sync.idx.b32 %r5960|%p4093, %r24471, %r6031, %r6060, %r6061;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2aba0 (main.1.sm_70.ptx:25957) @%p5631 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac08 (main.1.sm_70.ptx:25973) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac38 (main.1.sm_70.ptx:25979) @%p5635 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac40 (main.1.sm_70.ptx:25981) mov.u64 %rd11778, keccakf_rndc;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2b518 (main.1.sm_70.ptx:26469) @%p5636 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b520 (main.1.sm_70.ptx:26471) ld.param.u64 %rd7652, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b6a0 (main.1.sm_70.ptx:26523) @%p5655 bra BB0_2570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b6d8 (main.1.sm_70.ptx:26533) ld.param.u64 %rd7653, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b7b8 (main.1.sm_70.ptx:26565) @%p5674 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7f0 (main.1.sm_70.ptx:26575) ld.param.u64 %rd7654, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b8d0 (main.1.sm_70.ptx:26607) @%p5693 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b908 (main.1.sm_70.ptx:26617) ld.param.u64 %rd7655, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b9e8 (main.1.sm_70.ptx:26649) @%p5712 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba20 (main.1.sm_70.ptx:26659) bar.sync 0;
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2ba78 (main.1.sm_70.ptx:26670) @%p5713 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba98 (main.1.sm_70.ptx:26680) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 453268
gpu_sim_insn = 60344680
gpu_ipc =     133.1324
gpu_tot_sim_cycle = 453268
gpu_tot_sim_insn = 60344680
gpu_tot_ipc =     133.1324
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       1.1255
partiton_level_parallism_util_total  =       1.1255
L2_BW  =       0.3484 GB/Sec
L2_BW_total  =       0.3484 GB/Sec
gpu_total_sim_rate=56291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71682
	L1D_total_cache_misses = 4110
	L1D_total_cache_miss_rate = 0.0573
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 99407584
gpgpu_n_tot_w_icount = 3106487
gpgpu_n_stall_shd_mem = 38526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 2048
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 16388
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:825014	W0_Idle:9173	W0_Scoreboard:3198957	W1:12	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1435136
single_issue_nums: WS0:752012	WS1:752000	WS2:752000	WS3:752000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82240 {40:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 1025 
max_icnt2mem_latency = 599 
maxmrqlatency = 36 
max_icnt2sh_latency = 6 
averagemflatency = 432 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:242 	98 	195 	388 	993 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2312 	129 	1918 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	256 	0 	0 	2067 	59 	113 	466 	1246 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4336 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505         0         0         0    444517         0    444513         0         0         0    444501         0         0         0 
dram[1]:      6317      5903    444504         0         0         0    444516         0    444513         0         0         0    444501         0         0         0 
dram[2]:      6305      5890    444502         0         0         0    444516         0    444512         0         0         0    444501         0         0         0 
dram[3]:      6290      5876    444501         0         0         0    444513         0    444512         0         0         0    444500         0         0         0 
dram[4]:      6277      5863    444501         0         0         0    444513         0    444509         0         0         0    444497         0         0         0 
dram[5]:      6265      5851    444500         0         0         0    444512         0    444509         0         0         0    444497         0         0         0 
dram[6]:      6253      5839    444498         0         0         0    444510         0    444508         0         0         0    444496         0         0         0 
dram[7]:      6238      5824    444498         0         0         0    444510         0    444508         0         0         0    444496         0         0         0 
dram[8]:      5708      6124    438748         0         0         0    438760         0    438757         0         0         0    438745         0         0         0 
dram[9]:      5695      6109    438746         0         0         0    438758         0    438756         0         0         0    438744         0         0         0 
dram[10]:      5683      6096    438746         0         0         0    438758         0    438756         0         0         0    438744         0         0         0 
dram[11]:      5671      6084    438745         0         0         0    438757         0    438753         0         0         0    438741         0         0         0 
dram[12]:      5657      6072         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5643      6057         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5630      6044         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5618      6032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5811      6225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5799      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5787      6200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5772      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5759      6173         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5747      6160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5735      6148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5720      6136         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5605      6020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5591      6005         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5578      5992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5566      5980         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5554      5968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5539      5953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5526      5940         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5514      5927         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  3.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000  3.000000      -nan      -nan      -nan  3.000000      -nan  3.000000      -nan      -nan      -nan  3.000000      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2149/112 = 19.187500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         8         0         0         0         8         0        12         0         0         0         8         0         0         0 
dram[1]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[2]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[3]:         0         0        12         0         0         0        12         0        12         0         0         0        12         0         0         0 
dram[4]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[5]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[6]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[7]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[8]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[9]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[10]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[11]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 404
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        927       737       748    none      none      none         748    none         498    none      none      none         757    none      none      none  
dram[1]:        872       728       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[2]:        864       720       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[3]:        854       711       507    none      none      none         499    none         498    none      none      none         498    none      none      none  
dram[4]:        844       701       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[5]:        835       692       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[6]:        828       684       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[7]:        818       675       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[8]:        666       809       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[9]:        656       800       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[10]:        648       790       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[11]:        639       781       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[12]:        630       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        620       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        611       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        603       745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        701       844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        692       835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        684       826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        675       818    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        665       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        656       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        648       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        639       782    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        630       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        621       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        611       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        603       745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        595       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        585       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        575       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        567       708    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1025       739       187         0         0         0       187         0       187         0         0         0       208         0         0         0
dram[1]:       1017       731       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:       1009       722       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        999       712       215         0         0         0       191         0       187         0         0         0       187         0         0         0
dram[4]:        989       703       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        981       695       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        973       687       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        963       677       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        721       884       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        710       874       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        701       864       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        692       856       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        684       848       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        674       838       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        665       828       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        656       820       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        720       953         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        710       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        702       936         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        694       927         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        684       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        674       908         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        666       900         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        658       892         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        720       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        712       802         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701       792         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        692       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        684       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        676       766         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        665       756         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        656       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340247 n_act=6 n_pre=0 n_ref_event=0 n_req=73 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0002938
n_activity=270 dram_eff=0.3704
bk0: 32a 340310i bk1: 32a 340309i bk2: 0a 340329i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340330i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340330i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917808
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 1.263959
Bank_Level_Parallism_Col = 1.252577
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.252577
GrpLevelPara = 1.185567 

BW Util details:
bwutil = 0.000294 
total_CMD = 340351 
util_bw = 100 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 340154 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 19 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340247 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.019231 
queue_avg = 0.002251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.361257
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00247392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340250 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=270 dram_eff=0.3556
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340327i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340329i bk7: 0a 340351i bk8: 0a 340329i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340330i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.269430
Bank_Level_Parallism_Col = 1.247368
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.231579
GrpLevelPara = 1.173684 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 340158 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340250 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000297 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.009901 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340235 n_act=6 n_pre=0 n_ref_event=0 n_req=76 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.0003291
n_activity=287 dram_eff=0.3902
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340319i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340313i bk7: 0a 340351i bk8: 0a 340320i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340307i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.452381
Bank_Level_Parallism_Col = 1.425121
Bank_Level_Parallism_Ready = 1.133929
write_to_read_ratio_blp_rw_average = 0.294686
GrpLevelPara = 1.241546 

BW Util details:
bwutil = 0.000329 
total_CMD = 340351 
util_bw = 112 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 340141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 19 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340235 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.017241 
queue_avg = 0.002353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00235345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340310i bk1: 32a 340310i bk2: 0a 340329i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340322i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.354497
Bank_Level_Parallism_Col = 1.344086
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.225806
GrpLevelPara = 1.193548 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 340162 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0023799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.361257
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00243278
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.361257
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00251505
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.361257
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00240634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.361257
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00247098
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340310i bk1: 32a 340309i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.363158
Bank_Level_Parallism_Col = 1.342246
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.224599
GrpLevelPara = 1.192513 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 340161 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00238871
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340310i bk2: 0a 340328i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340321i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.363158
Bank_Level_Parallism_Col = 1.342246
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.224599
GrpLevelPara = 1.192513 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 340161 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00239165
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340251 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002821
n_activity=248 dram_eff=0.3871
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340329i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340322i bk7: 0a 340351i bk8: 0a 340322i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340329i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.350785
Bank_Level_Parallism_Col = 1.340425
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.223404
GrpLevelPara = 1.191489 

BW Util details:
bwutil = 0.000282 
total_CMD = 340351 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 340160 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340251 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020000 
queue_avg = 0.002450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00245041
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 453816 -   mf: uid=1629044, sid4294967295:w4294967295, part=12, addr=0x1f8d0c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453216), 
Ready @ 453817 -   mf: uid=1629048, sid4294967295:w4294967295, part=12, addr=0x1f8d0c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453217), 
Ready @ 453819 -   mf: uid=1629051, sid4294967295:w4294967295, part=12, addr=0x1f920c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453219), 
Ready @ 453820 -   mf: uid=1629053, sid4294967295:w4294967295, part=12, addr=0x1f920c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453220), 
Ready @ 453828 -   mf: uid=1629060, sid4294967295:w4294967295, part=12, addr=0x1f880c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453228), 
Ready @ 453829 -   mf: uid=1629064, sid4294967295:w4294967295, part=12, addr=0x1f880c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453229), 
Ready @ 453831 -   mf: uid=1629067, sid4294967295:w4294967295, part=12, addr=0x1f970c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453231), 
Ready @ 453832 -   mf: uid=1629069, sid4294967295:w4294967295, part=12, addr=0x1f970c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453232), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225649
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 453815 -   mf: uid=1629041, sid4294967295:w4294967295, part=13, addr=0x1f8d0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453215), 
Ready @ 453816 -   mf: uid=1629045, sid4294967295:w4294967295, part=13, addr=0x1f8d0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453216), 
Ready @ 453817 -   mf: uid=1629049, sid4294967295:w4294967295, part=13, addr=0x1f920d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453217), 
Ready @ 453819 -   mf: uid=1629052, sid4294967295:w4294967295, part=13, addr=0x1f920d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453219), 
Ready @ 453827 -   mf: uid=1629057, sid4294967295:w4294967295, part=13, addr=0x1f880d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453227), 
Ready @ 453828 -   mf: uid=1629061, sid4294967295:w4294967295, part=13, addr=0x1f880d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453228), 
Ready @ 453829 -   mf: uid=1629065, sid4294967295:w4294967295, part=13, addr=0x1f970d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453229), 
Ready @ 453831 -   mf: uid=1629068, sid4294967295:w4294967295, part=13, addr=0x1f970d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453231), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022418
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 453815 -   mf: uid=1629039, sid4294967295:w4294967295, part=14, addr=0x1f8d0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453215), 
Ready @ 453816 -   mf: uid=1629042, sid4294967295:w4294967295, part=14, addr=0x1f8d0e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453216), 
Ready @ 453817 -   mf: uid=1629046, sid4294967295:w4294967295, part=14, addr=0x1f920e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453217), 
Ready @ 453819 -   mf: uid=1629050, sid4294967295:w4294967295, part=14, addr=0x1f920e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453219), 
Ready @ 453827 -   mf: uid=1629055, sid4294967295:w4294967295, part=14, addr=0x1f880e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453227), 
Ready @ 453828 -   mf: uid=1629058, sid4294967295:w4294967295, part=14, addr=0x1f880e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453228), 
Ready @ 453829 -   mf: uid=1629062, sid4294967295:w4294967295, part=14, addr=0x1f970e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453229), 
Ready @ 453831 -   mf: uid=1629066, sid4294967295:w4294967295, part=14, addr=0x1f970e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453231), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340310i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220948
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 453813 -   mf: uid=1629038, sid4294967295:w4294967295, part=15, addr=0x1f8d0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453213), 
Ready @ 453815 -   mf: uid=1629040, sid4294967295:w4294967295, part=15, addr=0x1f8d0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453215), 
Ready @ 453816 -   mf: uid=1629043, sid4294967295:w4294967295, part=15, addr=0x1f920f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453216), 
Ready @ 453817 -   mf: uid=1629047, sid4294967295:w4294967295, part=15, addr=0x1f920f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453217), 
Ready @ 453825 -   mf: uid=1629054, sid4294967295:w4294967295, part=15, addr=0x1f880f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453225), 
Ready @ 453827 -   mf: uid=1629056, sid4294967295:w4294967295, part=15, addr=0x1f880f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453227), 
Ready @ 453828 -   mf: uid=1629059, sid4294967295:w4294967295, part=15, addr=0x1f970f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453228), 
Ready @ 453829 -   mf: uid=1629063, sid4294967295:w4294967295, part=15, addr=0x1f970f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (453229), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225062
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340310i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00216835
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223887
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229175
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224768
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340310i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220948
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340310i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220948
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225062
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224768
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229175
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224768
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340310i bk1: 32a 340310i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340205 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00216835
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220948
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229175
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218304
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340310i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217716
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340351 n_nop=340285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=196 dram_eff=0.3265
bk0: 32a 340309i bk1: 32a 340309i bk2: 0a 340351i bk3: 0a 340351i bk4: 0a 340351i bk5: 0a 340351i bk6: 0a 340351i bk7: 0a 340351i bk8: 0a 340351i bk9: 0a 340351i bk10: 0a 340351i bk11: 0a 340351i bk12: 0a 340351i bk13: 0a 340351i bk14: 0a 340351i bk15: 0a 340351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340351 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340351 
n_nop = 340285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 64, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4104
L2_total_cache_misses = 2560
L2_total_cache_miss_rate = 0.6238
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4360
icnt_total_pkts_simt_to_mem=4360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4360
Req_Network_cycles = 453268
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       1.1856
Req_Bank_Level_Parallism =       1.1255
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0152
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 4360
Reply_Network_cycles = 453268
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0185
Reply_Bank_Level_Parallism =       1.2835
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 52 sec (1072 sec)
gpgpu_simulation_rate = 56291 (inst/sec)
gpgpu_simulation_rate = 422 (cycle/sec)
gpgpu_silicon_slowdown = 2682464x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 452805
gpu_sim_insn = 60344488
gpu_ipc =     133.2682
gpu_tot_sim_cycle = 906073
gpu_tot_sim_insn = 120689168
gpu_tot_ipc =     133.2003
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4937% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       1.1586
partiton_level_parallism_util_total  =       1.1418
L2_BW  =       0.3490 GB/Sec
L2_BW_total  =       0.3487 GB/Sec
gpu_total_sim_rate=56928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143364
	L1D_total_cache_misses = 8224
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2066
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 198814976
gpgpu_n_tot_w_icount = 6212968
gpgpu_n_stall_shd_mem = 77052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 4096
gpgpu_n_mem_read_global = 4114
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 32776
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 76548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1723823	W0_Idle:19878	W0_Scoreboard:6375959	W1:24	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2870272
single_issue_nums: WS0:1504024	WS1:1504000	WS2:1504000	WS3:1504000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32912 {8:4114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164560 {40:4114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 1025 
max_icnt2mem_latency = 599 
maxmrqlatency = 36 
max_icnt2sh_latency = 6 
averagemflatency = 432 
avg_icnt2mem_latency = 153 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:556 	261 	585 	1161 	1489 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4626 	288 	3807 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	512 	0 	0 	4136 	118 	226 	719 	2705 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8634 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505         0         0         0    444517         0    444513         0         0         0    444501         0         0         0 
dram[1]:      6317      5903    444504         0         0         0    444516         0    444513         0         0         0    444501         0         0         0 
dram[2]:      6305      5890    444502         0         0         0    444516         0    444512         0         0         0    444501         0         0         0 
dram[3]:      6290      5876    444501         0         0         0    444513         0    444512         0         0         0    444500         0         0         0 
dram[4]:      6277      5863    444501         0         0         0    444513         0    444509         0         0         0    444497         0         0         0 
dram[5]:      6265      5851    444500         0         0         0    444512         0    444509         0         0         0    444497         0         0         0 
dram[6]:      6253      5839    444498         0         0         0    444510         0    444508         0         0         0    444496         0         0         0 
dram[7]:      6238      5824    444498         0         0         0    444510         0    444508         0         0         0    444496         0         0         0 
dram[8]:      5708      6124    438748         0         0         0    438760         0    438757         0         0         0    438745         0         0         0 
dram[9]:      5695      6109    438746         0         0         0    438758         0    438756         0         0         0    438744         0         0         0 
dram[10]:      5683      6096    438746         0         0         0    438758         0    438756         0         0         0    438744         0         0         0 
dram[11]:      5671      6084    438745         0         0         0    438757         0    438753         0         0         0    438741         0         0         0 
dram[12]:      5657      6072       552         0         0         0       564         0       561         0         0         0       549         0         0         0 
dram[13]:      5643      6057       551         0         0         0       563         0       560         0         0         0       548         0         0         0 
dram[14]:      5630      6044       551         0         0         0       563         0       560         0         0         0       548         0         0         0 
dram[15]:      5618      6032       549         0         0         0       561         0       559         0         0         0       547         0         0         0 
dram[16]:      5811      6225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5799      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5787      6200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5772      6187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5759      6173    450411         0         0         0    450423         0    450421         0         0         0    450409         0         0         0 
dram[21]:      5747      6160    450411         0         0         0    450423         0    450421         0         0         0    450409         0         0         0 
dram[22]:      5735      6148    450410         0         0         0    450422         0    450418         0         0         0    450406         0         0         0 
dram[23]:      5720      6136    450409         0         0         0    450421         0    450418         0         0         0    450406         0         0         0 
dram[24]:      5605      6020    438732         0         0         0    438744         0    438741         0         0         0    438729         0         0         0 
dram[25]:      5591      6005    438730         0         0         0    438742         0    438740         0         0         0    438728         0         0         0 
dram[26]:      5578      5992    438730         0         0         0    438742         0    438740         0         0         0    438728         0         0         0 
dram[27]:      5566      5980    438729         0         0         0    438741         0    438737         0         0         0    438725         0         0         0 
dram[28]:      5554      5968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5539      5953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5526      5940         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5514      5927         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  3.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  3.000000      -nan      -nan      -nan  3.000000      -nan  3.000000      -nan      -nan      -nan  3.000000      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4293/160 = 26.831249
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         8         0         0         0         8         0        12         0         0         0         8         0         0         0 
dram[1]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[2]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[3]:         0         0        12         0         0         0        12         0        12         0         0         0        12         0         0         0 
dram[4]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[5]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[6]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[7]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[8]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[9]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[10]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[11]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[12]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[13]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[14]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[15]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[21]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[22]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[23]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[24]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[25]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[26]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[27]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 788
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        933       737       748    none      none      none         748    none         498    none      none      none         757    none      none      none  
dram[1]:        872       729       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[2]:        864       720       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[3]:        855       711       507    none      none      none         499    none         498    none      none      none         498    none      none      none  
dram[4]:        845       702       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[5]:        836       693       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[6]:        828       685       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[7]:        818       676       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[8]:        667       809       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[9]:        657       800       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[10]:        648       790       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[11]:        639       781       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[12]:        630       773       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[13]:        621       764       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[14]:        612       754       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[15]:        603       745       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[16]:        702       844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        693       835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        685       827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        676       818    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        665       809       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[21]:        657       799       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[22]:        649       791       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[23]:        640       783       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[24]:        630       773       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[25]:        622       764       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[26]:        612       754       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[27]:        603       745       748    none      none      none         748    none         748    none      none      none         748    none      none      none  
dram[28]:        595       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        586       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        576       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        567       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1025       739       187         0         0         0       187         0       187         0         0         0       208         0         0         0
dram[1]:       1017       731       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:       1009       722       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        999       712       215         0         0         0       191         0       187         0         0         0       187         0         0         0
dram[4]:        989       703       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        981       695       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        973       687       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        963       677       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        737       884       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        726       874       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        717       864       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        708       856       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        700       848       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        690       838       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        681       828       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        672       820       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        736       953       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        726       944       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        718       936       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        710       927       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        700       917       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        690       908       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        682       900       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        674       892       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        736       812       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        728       802       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        717       792       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        708       784       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        700       776       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        692       766       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        681       756       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        672       747       187         0         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680187 n_act=6 n_pre=0 n_ref_event=0 n_req=137 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0002411
n_activity=442 dram_eff=0.371
bk0: 64a 680285i bk1: 64a 680283i bk2: 0a 680333i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680334i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680334i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956204
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 1.162500
Bank_Level_Parallism_Col = 1.154574
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.154574
GrpLevelPara = 1.113565 

BW Util details:
bwutil = 0.000241 
total_CMD = 680355 
util_bw = 164 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 680035 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 19 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680187 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011905 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680190 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=442 dram_eff=0.362
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680331i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680333i bk7: 0a 680355i bk8: 0a 680333i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680334i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.164038
Bank_Level_Parallism_Col = 1.149682
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.140127
GrpLevelPara = 1.105096 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 680038 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680190 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006061 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680175 n_act=6 n_pre=0 n_ref_event=0 n_req=140 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.0002587
n_activity=459 dram_eff=0.3834
bk0: 64a 680284i bk1: 64a 680283i bk2: 0a 680323i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680317i bk7: 0a 680355i bk8: 0a 680324i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680311i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.285285
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.085227
write_to_read_ratio_blp_rw_average = 0.184848
GrpLevelPara = 1.151515 

BW Util details:
bwutil = 0.000259 
total_CMD = 680355 
util_bw = 176 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 680022 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 19 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680175 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011111 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680285i bk1: 64a 680285i bk2: 0a 680333i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680326i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.215434
Bank_Level_Parallism_Col = 1.207792
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.136364
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 680044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179318
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187549
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680284i bk1: 64a 680284i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220447
Bank_Level_Parallism_Col = 1.206452
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135484
GrpLevelPara = 1.116129 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 680042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176966
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680284i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219745
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135048
GrpLevelPara = 1.115756 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 680041 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680285i bk1: 64a 680284i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.221154
Bank_Level_Parallism_Col = 1.207120
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135922
GrpLevelPara = 1.116505 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 680043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680285i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220447
Bank_Level_Parallism_Col = 1.206452
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135484
GrpLevelPara = 1.116129 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 680042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175203
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680333i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680326i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.212698
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018167
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184022
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680284i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219745
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135048
GrpLevelPara = 1.115756 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 680041 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182699
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680285i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220447
Bank_Level_Parallism_Col = 1.206452
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135484
GrpLevelPara = 1.116129 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 680042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179318
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183434
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906585 -   mf: uid=3258098, sid4294967295:w4294967295, part=16, addr=0x1f8d1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258106, sid4294967295:w4294967295, part=16, addr=0x1f8d1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258112, sid4294967295:w4294967295, part=16, addr=0x1f921000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
Ready @ 906589 -   mf: uid=3258116, sid4294967295:w4294967295, part=16, addr=0x1f921080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905989), 
Ready @ 906597 -   mf: uid=3258124, sid4294967295:w4294967295, part=16, addr=0x1f881000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905997), 
Ready @ 906598 -   mf: uid=3258128, sid4294967295:w4294967295, part=16, addr=0x1f881080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905998), 
Ready @ 906599 -   mf: uid=3258131, sid4294967295:w4294967295, part=16, addr=0x1f971080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905999), 
Ready @ 906601 -   mf: uid=3258133, sid4294967295:w4294967295, part=16, addr=0x1f971000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (906001), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680285i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164032
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906585 -   mf: uid=3258092, sid4294967295:w4294967295, part=17, addr=0x1f8d1180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258099, sid4294967295:w4294967295, part=17, addr=0x1f8d1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258107, sid4294967295:w4294967295, part=17, addr=0x1f921100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
Ready @ 906589 -   mf: uid=3258113, sid4294967295:w4294967295, part=17, addr=0x1f921180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905989), 
Ready @ 906597 -   mf: uid=3258121, sid4294967295:w4294967295, part=17, addr=0x1f881100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905997), 
Ready @ 906598 -   mf: uid=3258125, sid4294967295:w4294967295, part=17, addr=0x1f881180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905998), 
Ready @ 906599 -   mf: uid=3258129, sid4294967295:w4294967295, part=17, addr=0x1f971180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905999), 
Ready @ 906601 -   mf: uid=3258132, sid4294967295:w4294967295, part=17, addr=0x1f971100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (906001), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171087
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906583 -   mf: uid=3258088, sid4294967295:w4294967295, part=18, addr=0x1f8d1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905983), 
Ready @ 906585 -   mf: uid=3258093, sid4294967295:w4294967295, part=18, addr=0x1f8d1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258100, sid4294967295:w4294967295, part=18, addr=0x1f921200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258108, sid4294967295:w4294967295, part=18, addr=0x1f921280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
Ready @ 906595 -   mf: uid=3258119, sid4294967295:w4294967295, part=18, addr=0x1f881200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905995), 
Ready @ 906597 -   mf: uid=3258122, sid4294967295:w4294967295, part=18, addr=0x1f881280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905997), 
Ready @ 906598 -   mf: uid=3258126, sid4294967295:w4294967295, part=18, addr=0x1f971280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905998), 
Ready @ 906599 -   mf: uid=3258130, sid4294967295:w4294967295, part=18, addr=0x1f971200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905999), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176379
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906582 -   mf: uid=3258086, sid4294967295:w4294967295, part=19, addr=0x1f8d1380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905982), 
Ready @ 906583 -   mf: uid=3258089, sid4294967295:w4294967295, part=19, addr=0x1f8d1300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905983), 
Ready @ 906585 -   mf: uid=3258094, sid4294967295:w4294967295, part=19, addr=0x1f921300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258101, sid4294967295:w4294967295, part=19, addr=0x1f921380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906594 -   mf: uid=3258118, sid4294967295:w4294967295, part=19, addr=0x1f881300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905994), 
Ready @ 906595 -   mf: uid=3258120, sid4294967295:w4294967295, part=19, addr=0x1f881380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905995), 
Ready @ 906597 -   mf: uid=3258123, sid4294967295:w4294967295, part=19, addr=0x1f971380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905997), 
Ready @ 906598 -   mf: uid=3258127, sid4294967295:w4294967295, part=19, addr=0x1f971300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905998), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680284i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172116
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680285i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220447
Bank_Level_Parallism_Col = 1.206452
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135484
GrpLevelPara = 1.116129 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 680042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179318
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680285i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.220447
Bank_Level_Parallism_Col = 1.206452
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135484
GrpLevelPara = 1.116129 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 680042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179318
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680333i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680326i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.212698
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182846
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680284i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219745
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135048
GrpLevelPara = 1.115756 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 680041 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183287
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219048
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187549
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680284i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.219745
Bank_Level_Parallism_Col = 1.205788
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.135048
GrpLevelPara = 1.115756 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 680041 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183287
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680285i bk1: 64a 680285i bk2: 0a 680332i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680325i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.221865
Bank_Level_Parallism_Col = 1.207792
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.136364
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 680044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175203
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680191 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002352
n_activity=420 dram_eff=0.381
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680333i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680326i bk7: 0a 680355i bk8: 0a 680326i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680333i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.212698
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.134615
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000235 
total_CMD = 680355 
util_bw = 160 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 680040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680191 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.001787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017873
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906573 -   mf: uid=3258076, sid4294967295:w4294967295, part=28, addr=0x1f8d1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905973), 
Ready @ 906574 -   mf: uid=3258080, sid4294967295:w4294967295, part=28, addr=0x1f8d1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905974), 
Ready @ 906575 -   mf: uid=3258083, sid4294967295:w4294967295, part=28, addr=0x1f921c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905975), 
Ready @ 906577 -   mf: uid=3258085, sid4294967295:w4294967295, part=28, addr=0x1f921c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905977), 
Ready @ 906585 -   mf: uid=3258102, sid4294967295:w4294967295, part=28, addr=0x1f881c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258109, sid4294967295:w4294967295, part=28, addr=0x1f881c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258114, sid4294967295:w4294967295, part=28, addr=0x1f971c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
Ready @ 906589 -   mf: uid=3258117, sid4294967295:w4294967295, part=28, addr=0x1f971c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905989), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176379
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906573 -   mf: uid=3258073, sid4294967295:w4294967295, part=29, addr=0x1f8d1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905973), 
Ready @ 906574 -   mf: uid=3258077, sid4294967295:w4294967295, part=29, addr=0x1f8d1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905974), 
Ready @ 906575 -   mf: uid=3258081, sid4294967295:w4294967295, part=29, addr=0x1f921d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905975), 
Ready @ 906577 -   mf: uid=3258084, sid4294967295:w4294967295, part=29, addr=0x1f921d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905977), 
Ready @ 906585 -   mf: uid=3258095, sid4294967295:w4294967295, part=29, addr=0x1f881d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258103, sid4294967295:w4294967295, part=29, addr=0x1f881d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258110, sid4294967295:w4294967295, part=29, addr=0x1f971d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
Ready @ 906589 -   mf: uid=3258115, sid4294967295:w4294967295, part=29, addr=0x1f971d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905989), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680284i bk1: 64a 680284i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165796
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906571 -   mf: uid=3258071, sid4294967295:w4294967295, part=30, addr=0x1f8d1e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905971), 
Ready @ 906573 -   mf: uid=3258074, sid4294967295:w4294967295, part=30, addr=0x1f8d1e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905973), 
Ready @ 906574 -   mf: uid=3258078, sid4294967295:w4294967295, part=30, addr=0x1f921e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905974), 
Ready @ 906575 -   mf: uid=3258082, sid4294967295:w4294967295, part=30, addr=0x1f921e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905975), 
Ready @ 906583 -   mf: uid=3258090, sid4294967295:w4294967295, part=30, addr=0x1f881e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905983), 
Ready @ 906585 -   mf: uid=3258096, sid4294967295:w4294967295, part=30, addr=0x1f881e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258104, sid4294967295:w4294967295, part=30, addr=0x1f971e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
Ready @ 906587 -   mf: uid=3258111, sid4294967295:w4294967295, part=30, addr=0x1f971e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905987), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680285i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164914
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 906570 -   mf: uid=3258070, sid4294967295:w4294967295, part=31, addr=0x1f8d1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905970), 
Ready @ 906571 -   mf: uid=3258072, sid4294967295:w4294967295, part=31, addr=0x1f8d1f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905971), 
Ready @ 906573 -   mf: uid=3258075, sid4294967295:w4294967295, part=31, addr=0x1f921f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905973), 
Ready @ 906574 -   mf: uid=3258079, sid4294967295:w4294967295, part=31, addr=0x1f921f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905974), 
Ready @ 906582 -   mf: uid=3258087, sid4294967295:w4294967295, part=31, addr=0x1f881f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905982), 
Ready @ 906583 -   mf: uid=3258091, sid4294967295:w4294967295, part=31, addr=0x1f881f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905983), 
Ready @ 906585 -   mf: uid=3258097, sid4294967295:w4294967295, part=31, addr=0x1f971f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905985), 
Ready @ 906586 -   mf: uid=3258105, sid4294967295:w4294967295, part=31, addr=0x1f971f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (905986), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680355 n_nop=680225 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=368 dram_eff=0.3478
bk0: 64a 680283i bk1: 64a 680283i bk2: 0a 680355i bk3: 0a 680355i bk4: 0a 680355i bk5: 0a 680355i bk6: 0a 680355i bk7: 0a 680355i bk8: 0a 680355i bk9: 0a 680355i bk10: 0a 680355i bk11: 0a 680355i bk12: 0a 680355i bk13: 0a 680355i bk14: 0a 680355i bk15: 0a 680355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680355 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680355 
n_nop = 680225 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210, Miss = 96, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8210
L2_total_cache_misses = 5120
L2_total_cache_miss_rate = 0.6236
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4114
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8722
icnt_total_pkts_simt_to_mem=8722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8722
Req_Network_cycles = 906073
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       1.2025
Req_Bank_Level_Parallism =       1.1418
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0155
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 8722
Reply_Network_cycles = 906073
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0003
Reply_Network_conflicts_per_cycle_util =       0.0368
Reply_Bank_Level_Parallism =       1.3012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 20 sec (2120 sec)
gpgpu_simulation_rate = 56928 (inst/sec)
gpgpu_simulation_rate = 427 (cycle/sec)
gpgpu_silicon_slowdown = 2651053x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 448117
gpu_sim_insn = 60344392
gpu_ipc =     134.6621
gpu_tot_sim_cycle = 1354190
gpu_tot_sim_insn = 181033560
gpu_tot_ipc =     133.6840
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4938% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0097
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.2049
partiton_level_parallism_util_total  =       1.1621
L2_BW  =       0.3528 GB/Sec
L2_BW_total  =       0.3500 GB/Sec
gpu_total_sim_rate=57307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 215048
	L1D_total_cache_misses = 12340
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3102
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 298222272
gpgpu_n_tot_w_icount = 9319446
gpgpu_n_stall_shd_mem = 115580
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 6144
gpgpu_n_mem_read_global = 6174
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 49164
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 114824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 756
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2596992	W0_Idle:26789	W0_Scoreboard:9556559	W1:36	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4305408
single_issue_nums: WS0:2256036	WS1:2256000	WS2:2256000	WS3:2256000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49392 {8:6174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 246960 {40:6174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 21 
averagemflatency = 429 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:830 	376 	780 	1556 	2144 	852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6942 	387 	5742 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	768 	0 	0 	6207 	177 	339 	1299 	3837 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12829 	204 	37 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581         0         0    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592         0         0    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603         0         0    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617         0         0    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    440629         0         0    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    440640         0         0    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    440650         0         0    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    440664         0         0    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500         0         0    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515         0         0    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746      6096         0         0    438758         0    438756    447631         0         0    438744         0         0         0 
dram[11]:      5671      6084    438745    441539         0         0    438757         0    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072      5105    440412         0         0       564    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057      5092    440426         0         0       563    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044      5079    440437         0         0       563    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032      5069    440449         0         0       561    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225         0         0       528         0       525         0         0         0       513         0         0         0 
dram[17]:      5799      6212      5283      6212         0         0       528         0       525         0         0         0       513         0         0         0 
dram[18]:      5787      6200      5272      6200         0         0       527         0       524         0         0         0       512         0         0         0 
dram[19]:      5772      6187      5259      6187         0         0       525         0       523         0         0         0       511         0         0         0 
dram[20]:      5759      6173    450411      6173         0         0    450423         0    450421         0         0         0    450409         0         0         0 
dram[21]:      5747      6160    450411      6160         0         0    450423         0    450421         0         0         0    450409         0         0         0 
dram[22]:      5735      6148    450410      6148         0         0    450422         0    450418         0         0         0    450406         0         0         0 
dram[23]:      5720      6136    450409      6136         0         0    450421         0    450418         0         0         0    450406         0         0         0 
dram[24]:      5605      6020    438732      6020         0         0    438744         0    438741         0         0         0    438729         0         0         0 
dram[25]:      5591      6005    438730      6005         0         0    438742         0    438740         0         0         0    438728         0         0         0 
dram[26]:      5578      5992    438730      5992         0         0    438742         0    438740         0         0         0    438728         0         0         0 
dram[27]:      5566      5980    438729      5980         0         0    438741         0    438737         0         0         0    438725         0         0         0 
dram[28]:      5554      5968      5050      5968         0         0       516         0       513         0         0         0       501         0         0         0 
dram[29]:      5539      5953      5035      5953         0         0       516         0       513         0         0         0       501         0         0         0 
dram[30]:      5526      5940      5023      5940         0         0       515         0       512         0         0         0       500         0         0         0 
dram[31]:      5514      5927      5013      5927         0         0       513         0       511         0         0         0       499         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  3.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 17.500000 17.000000      -nan      -nan  3.000000  2.000000  3.000000  2.000000      -nan      -nan  3.000000  2.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 17.000000 17.500000      -nan      -nan  2.000000  2.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 17.000000 18.000000      -nan      -nan  2.000000  4.000000  2.000000  5.000000      -nan      -nan  2.000000  4.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 17.000000 17.500000      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  4.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 17.000000 17.500000      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 17.000000 16.500000      -nan      -nan  2.000000  1.000000  2.000000  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 17.000000 16.500000      -nan      -nan  2.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 17.000000 17.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 17.000000 32.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
average row locality = 6538/316 = 20.689873
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8         0         0         8         8        12         8         0         0         8         8         0         0 
dram[1]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[2]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[3]:         0         0        12         8         0         0        12         8        12         8         0         0        12         8         0         0 
dram[4]:         0         0         8        12         0         0         8         8         8        12         0         0         8        12         0         0 
dram[5]:         0         0         8        16         0         0         8        16         8        20         0         0         8        16         0         0 
dram[6]:         0         0         8        12         0         0         8        12         8        12         0         0         8        16         0         0 
dram[7]:         0         0         8        12         0         0         8        12         8        12         0         0         8        12         0         0 
dram[8]:         0         0         8         4         0         0         8         4         8         4         0         0         8         4         0         0 
dram[9]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[10]:         0         0         8         0         0         0         8         0         8         4         0         0         8         0         0         0 
dram[11]:         0         0         8         4         0         0         8         0         8         4         0         0         8         4         0         0 
dram[12]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[13]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[14]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[15]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[16]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[17]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[18]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[19]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[20]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[21]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[22]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[23]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[24]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[25]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[26]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[27]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[28]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[29]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[30]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[31]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
total dram writes = 1576
min_bank_accesses = 0!
chip skew: 100/32 = 3.12
average mf latency per bank:
dram[0]:        981       750       834       719    none      none         748       748       498       748    none      none         757       748    none      none  
dram[1]:        885       742       827       712    none      none         748       748       748       748    none      none         748       748    none      none  
dram[2]:        877       733       820       705    none      none         748       748       748       748    none      none         748       748    none      none  
dram[3]:        867       724       742       699    none      none         499       748       498       748    none      none         498       748    none      none  
dram[4]:        857       714       805       628    none      none         748       770       748       498    none      none         748       498    none      none  
dram[5]:        849       706       798       577    none      none         748       385       748       306    none      none         748       388    none      none  
dram[6]:        841       698       792       619    none      none         748       505       748       498    none      none         748       383    none      none  
dram[7]:        831       688       784       612    none      none         748       504       748       498    none      none         748       517    none      none  
dram[8]:        680       822       663       863    none      none         748      1496       748      1496    none      none         748      1512    none      none  
dram[9]:        670       813       655       769    none      none         748       748       748       757    none      none         748       754    none      none  
dram[10]:        661       803       648       952    none      none         748    none         748      1496    none      none         748    none      none      none  
dram[11]:        652       794       641       838    none      none         748    none         748      1496    none      none         748      1496    none      none  
dram[12]:        643       786       634       748    none      none         748       748       748       748    none      none         748       748    none      none  
dram[13]:        634       777       626       741    none      none         748       748       748       748    none      none         748       748    none      none  
dram[14]:        625       767       619       733    none      none         748       748       748       748    none      none         748       748    none      none  
dram[15]:        616       758       612       726    none      none         748       748       748       748    none      none         748       748    none      none  
dram[16]:        714       857       691       819    none      none         748    none         748    none      none      none         748    none      none      none  
dram[17]:        706       848       684       810    none      none         748    none         748    none      none      none         748    none      none      none  
dram[18]:        698       839       677       802    none      none         748    none         748    none      none      none         748    none      none      none  
dram[19]:        688       831       670       793    none      none         748    none         748    none      none      none         748    none      none      none  
dram[20]:        678       821       662       784    none      none         748    none         748    none      none      none         748    none      none      none  
dram[21]:        670       812       655       774    none      none         748    none         748    none      none      none         748    none      none      none  
dram[22]:        662       803       648       766    none      none         748    none         748    none      none      none         748    none      none      none  
dram[23]:        652       795       641       758    none      none         748    none         748    none      none      none         748    none      none      none  
dram[24]:        643       786       634       748    none      none         748    none         748    none      none      none         748    none      none      none  
dram[25]:        635       777       627       739    none      none         748    none         748    none      none      none         748    none      none      none  
dram[26]:        625       767       619       729    none      none         748    none         748    none      none      none         748    none      none      none  
dram[27]:        616       758       612       720    none      none         748    none         748    none      none      none         748    none      none      none  
dram[28]:        608       750       606       712    none      none         748    none         748    none      none      none         748    none      none      none  
dram[29]:        599       740       598       702    none      none         748    none         748    none      none      none         748    none      none      none  
dram[30]:        589       731       590       693    none      none         748    none         748    none      none      none         748    none      none      none  
dram[31]:        580       721       583       684    none      none         748    none         748    none      none      none         748    none      none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       739         0         0       187       187       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       731         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       722         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       712         0         0       191       187       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       703         0         0       187       235       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       695         0         0       187       225       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       687         0         0       187       209       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       677         0         0       187       206       187       187         0         0       187       245         0         0
dram[8]:        737       884       705       884         0         0       187       187       187       187         0         0       187       206         0         0
dram[9]:        726       874       694       874         0         0       187       187       187       226         0         0       187       200         0         0
dram[10]:        717       864       685       864         0         0       187       187       187       187         0         0       187       198         0         0
dram[11]:        708       856       676       856         0         0       187       217       187       187         0         0       187       187         0         0
dram[12]:        700       848       668       848         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        690       838       658       838         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        681       828       649       828         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        672       820       640       820         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        736       953       704       953         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        726       944       694       944         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        718       936       686       936         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        710       927       678       927         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        700       917       668       917         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        690       908       658       908         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        682       900       650       900         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        674       892       642       892         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        736       812       704       812         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        728       802       696       802         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        717       792       685       792         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        708       784       676       784         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        700       776       668       776         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        692       766       660       766         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        681       756       649       756         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        672       747       640       747         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016568 n_act=12 n_pre=2 n_ref_event=0 n_req=209 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.0002557
n_activity=707 dram_eff=0.3678
bk0: 64a 1016768i bk1: 64a 1016766i bk2: 32a 1016763i bk3: 32a 1016749i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016817i bk7: 0a 1016816i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016817i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942584
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.529412
Bank_Level_Parallism = 1.263654
Bank_Level_Parallism_Col = 1.237817
Bank_Level_Parallism_Ready = 1.069231
write_to_read_ratio_blp_rw_average = 0.194932
GrpLevelPara = 1.124756 

BW Util details:
bwutil = 0.000256 
total_CMD = 1016838 
util_bw = 260 
Wasted_Col = 259 
Wasted_Row = 12 
Idle = 1016307 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016568 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 209 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 260 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.014815 
queue_avg = 0.002139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00213898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016815i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.301708
Bank_Level_Parallism_Col = 1.269155
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.182711
GrpLevelPara = 1.125737 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 259 
Wasted_Row = 12 
Idle = 1016311 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0022452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016571 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=707 dram_eff=0.3621
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016760i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016816i bk7: 0a 1016815i bk8: 0a 1016816i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016817i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.268431
Bank_Level_Parallism_Col = 1.234834
Bank_Level_Parallism_Ready = 1.070312
write_to_read_ratio_blp_rw_average = 0.185910
GrpLevelPara = 1.119374 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 261 
Wasted_Row = 12 
Idle = 1016309 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016571 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011236 
queue_avg = 0.002212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016556 n_act=12 n_pre=2 n_ref_event=0 n_req=212 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002675
n_activity=724 dram_eff=0.3757
bk0: 64a 1016767i bk1: 64a 1016766i bk2: 32a 1016752i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016800i bk7: 0a 1016815i bk8: 0a 1016807i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016794i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943396
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.339450
Bank_Level_Parallism_Col = 1.305503
Bank_Level_Parallism_Ready = 1.113971
write_to_read_ratio_blp_rw_average = 0.212524
GrpLevelPara = 1.148008 

BW Util details:
bwutil = 0.000267 
total_CMD = 1016838 
util_bw = 272 
Wasted_Col = 261 
Wasted_Row = 12 
Idle = 1016293 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016556 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 212 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 272 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.014184 
queue_avg = 0.002204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016561 n_act=12 n_pre=2 n_ref_event=0 n_req=211 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.0002636
n_activity=734 dram_eff=0.3651
bk0: 64a 1016768i bk1: 64a 1016768i bk2: 32a 1016763i bk3: 32a 1016755i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016809i bk7: 0a 1016815i bk8: 0a 1016809i bk9: 0a 1016809i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016794i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943128
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.578947
Bank_Level_Parallism = 1.275605
Bank_Level_Parallism_Col = 1.250482
Bank_Level_Parallism_Ready = 1.063433
write_to_read_ratio_blp_rw_average = 0.210019
GrpLevelPara = 1.146435 

BW Util details:
bwutil = 0.000264 
total_CMD = 1016838 
util_bw = 268 
Wasted_Col = 257 
Wasted_Row = 12 
Idle = 1016301 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016561 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 211 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 268 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.018051 
queue_avg = 0.002107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00210653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016536 n_act=12 n_pre=2 n_ref_event=0 n_req=217 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0002872
n_activity=724 dram_eff=0.4033
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016735i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016795i bk8: 0a 1016809i bk9: 0a 1016794i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016762i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944700
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.399287
Bank_Level_Parallism_Col = 1.372007
Bank_Level_Parallism_Ready = 1.126712
write_to_read_ratio_blp_rw_average = 0.233886
GrpLevelPara = 1.184162 

BW Util details:
bwutil = 0.000287 
total_CMD = 1016838 
util_bw = 292 
Wasted_Col = 257 
Wasted_Row = 12 
Idle = 1016277 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016536 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 217 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 292 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000297 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.013245 
queue_avg = 0.002233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223339
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016551 n_act=12 n_pre=2 n_ref_event=0 n_req=213 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.0002714
n_activity=721 dram_eff=0.3828
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016749i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016802i bk8: 0a 1016809i bk9: 0a 1016803i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016804i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.619048
Bank_Level_Parallism = 1.303309
Bank_Level_Parallism_Col = 1.273764
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.209125
GrpLevelPara = 1.159696 

BW Util details:
bwutil = 0.000271 
total_CMD = 1016838 
util_bw = 276 
Wasted_Col = 256 
Wasted_Row = 12 
Idle = 1016294 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016551 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 213 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 276 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010453 
queue_avg = 0.002238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016556 n_act=12 n_pre=2 n_ref_event=0 n_req=212 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002675
n_activity=722 dram_eff=0.3767
bk0: 64a 1016767i bk1: 64a 1016767i bk2: 32a 1016761i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016800i bk8: 0a 1016809i bk9: 0a 1016803i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016808i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943396
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.298343
Bank_Level_Parallism_Col = 1.262857
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.211429
GrpLevelPara = 1.146667 

BW Util details:
bwutil = 0.000267 
total_CMD = 1016838 
util_bw = 272 
Wasted_Col = 259 
Wasted_Row = 12 
Idle = 1016295 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016556 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 212 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 272 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.014184 
queue_avg = 0.002131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00213112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1354710 -   mf: uid=4887212, sid4294967295:w4294967295, part=8, addr=0x1f8d2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354110), 
Ready @ 1354711 -   mf: uid=4887216, sid4294967295:w4294967295, part=8, addr=0x1f8d2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354111), 
Ready @ 1354712 -   mf: uid=4887219, sid4294967295:w4294967295, part=8, addr=0x1f922800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354112), 
Ready @ 1354714 -   mf: uid=4887220, sid4294967295:w4294967295, part=8, addr=0x1f922880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354114), 
Ready @ 1354722 -   mf: uid=4887227, sid4294967295:w4294967295, part=8, addr=0x1f882800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354122), 
Ready @ 1354723 -   mf: uid=4887230, sid4294967295:w4294967295, part=8, addr=0x1f882880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354123), 
Ready @ 1354724 -   mf: uid=4887232, sid4294967295:w4294967295, part=8, addr=0x1f972880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354124), 
Ready @ 1354726 -   mf: uid=4887234, sid4294967295:w4294967295, part=8, addr=0x1f972800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354126), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016588 n_act=12 n_pre=2 n_ref_event=0 n_req=204 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.000236
n_activity=683 dram_eff=0.3514
bk0: 64a 1016767i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016762i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016821i bk8: 0a 1016809i bk9: 0a 1016823i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016823i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.231373
Bank_Level_Parallism_Col = 1.191057
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.156504
GrpLevelPara = 1.097561 

BW Util details:
bwutil = 0.000236 
total_CMD = 1016838 
util_bw = 240 
Wasted_Col = 258 
Wasted_Row = 12 
Idle = 1016328 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016588 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 204 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 240 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.016000 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1354710 -   mf: uid=4887213, sid4294967295:w4294967295, part=9, addr=0x1f8d2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354110), 
Ready @ 1354711 -   mf: uid=4887217, sid4294967295:w4294967295, part=9, addr=0x1f922900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354111), 
Ready @ 1354722 -   mf: uid=4887224, sid4294967295:w4294967295, part=9, addr=0x1f882900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354122), 
Ready @ 1354724 -   mf: uid=4887233, sid4294967295:w4294967295, part=9, addr=0x1f972900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354124), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016768i bk1: 64a 1016767i bk2: 32a 1016762i bk3: 32a 1016749i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016816i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.300191
Bank_Level_Parallism_Col = 1.271287
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.184158
GrpLevelPara = 1.126733 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 255 
Wasted_Row = 12 
Idle = 1016315 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215669
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1354708 -   mf: uid=4887208, sid4294967295:w4294967295, part=10, addr=0x1f8d2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354108), 
Ready @ 1354710 -   mf: uid=4887210, sid4294967295:w4294967295, part=10, addr=0x1f8d2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354110), 
Ready @ 1354711 -   mf: uid=4887214, sid4294967295:w4294967295, part=10, addr=0x1f922a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354111), 
Ready @ 1354712 -   mf: uid=4887218, sid4294967295:w4294967295, part=10, addr=0x1f922a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354112), 
Ready @ 1354720 -   mf: uid=4887222, sid4294967295:w4294967295, part=10, addr=0x1f882a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354120), 
Ready @ 1354722 -   mf: uid=4887225, sid4294967295:w4294967295, part=10, addr=0x1f882a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354122), 
Ready @ 1354723 -   mf: uid=4887228, sid4294967295:w4294967295, part=10, addr=0x1f972a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354123), 
Ready @ 1354724 -   mf: uid=4887231, sid4294967295:w4294967295, part=10, addr=0x1f972a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354124), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016602 n_act=9 n_pre=1 n_ref_event=0 n_req=201 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0002242
n_activity=668 dram_eff=0.3413
bk0: 64a 1016766i bk1: 64a 1016768i bk2: 32a 1016761i bk3: 32a 1016797i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016823i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.141393
Bank_Level_Parallism_Col = 1.136170
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.121277
GrpLevelPara = 1.076596 

BW Util details:
bwutil = 0.000224 
total_CMD = 1016838 
util_bw = 228 
Wasted_Col = 248 
Wasted_Row = 12 
Idle = 1016350 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016602 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 201 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 228 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008475 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207506
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1354707 -   mf: uid=4887207, sid4294967295:w4294967295, part=11, addr=0x1f8d2b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354107), 
Ready @ 1354708 -   mf: uid=4887209, sid4294967295:w4294967295, part=11, addr=0x1f8d2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354108), 
Ready @ 1354710 -   mf: uid=4887211, sid4294967295:w4294967295, part=11, addr=0x1f922b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354110), 
Ready @ 1354711 -   mf: uid=4887215, sid4294967295:w4294967295, part=11, addr=0x1f922b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354111), 
Ready @ 1354719 -   mf: uid=4887221, sid4294967295:w4294967295, part=11, addr=0x1f882b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354119), 
Ready @ 1354720 -   mf: uid=4887223, sid4294967295:w4294967295, part=11, addr=0x1f882b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354120), 
Ready @ 1354722 -   mf: uid=4887226, sid4294967295:w4294967295, part=11, addr=0x1f972b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354122), 
Ready @ 1354723 -   mf: uid=4887229, sid4294967295:w4294967295, part=11, addr=0x1f972b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354123), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016592 n_act=11 n_pre=2 n_ref_event=0 n_req=203 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.0002321
n_activity=683 dram_eff=0.3455
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016769i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016809i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016823i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016823i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945813
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 1.189723
Bank_Level_Parallism_Col = 1.161885
Bank_Level_Parallism_Ready = 1.025424
write_to_read_ratio_blp_rw_average = 0.147541
GrpLevelPara = 1.094262 

BW Util details:
bwutil = 0.000232 
total_CMD = 1016838 
util_bw = 236 
Wasted_Col = 258 
Wasted_Row = 12 
Idle = 1016332 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 37 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016592 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 203 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 236 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012195 
queue_avg = 0.002142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00214193
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016749i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016816i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.297913
Bank_Level_Parallism_Col = 1.269155
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.182711
GrpLevelPara = 1.125737 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 259 
Wasted_Row = 12 
Idle = 1016311 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224716
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016766i bk1: 64a 1016767i bk2: 32a 1016761i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016815i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.302281
Bank_Level_Parallism_Col = 1.269685
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.183071
GrpLevelPara = 1.125984 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 258 
Wasted_Row = 12 
Idle = 1016312 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223733
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016766i bk1: 64a 1016768i bk2: 32a 1016761i bk3: 32a 1016749i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016815i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.303435
Bank_Level_Parallism_Col = 1.270751
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.183794
GrpLevelPara = 1.126482 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 256 
Wasted_Row = 12 
Idle = 1016314 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220389
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016572 n_act=12 n_pre=2 n_ref_event=0 n_req=208 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002518
n_activity=685 dram_eff=0.3737
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016748i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016815i bk8: 0a 1016809i bk9: 0a 1016814i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016799i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.301708
Bank_Level_Parallism_Col = 1.269155
Bank_Level_Parallism_Ready = 1.085938
write_to_read_ratio_blp_rw_average = 0.182711
GrpLevelPara = 1.125737 

BW Util details:
bwutil = 0.000252 
total_CMD = 1016838 
util_bw = 256 
Wasted_Col = 259 
Wasted_Row = 12 
Idle = 1016311 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016572 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 208 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 256 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.015038 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0022452
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016768i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.146186
Bank_Level_Parallism_Col = 1.140659
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092308
GrpLevelPara = 1.079121 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 236 
Wasted_Row = 12 
Idle = 1016366 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207506
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145263
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00214587
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145263
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219897
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016767i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145570
Bank_Level_Parallism_Col = 1.140044
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091904
GrpLevelPara = 1.078775 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 238 
Wasted_Row = 12 
Idle = 1016364 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021557
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016768i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.146186
Bank_Level_Parallism_Col = 1.140659
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092308
GrpLevelPara = 1.079121 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 236 
Wasted_Row = 12 
Idle = 1016366 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211636
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016768i bk2: 32a 1016761i bk3: 32a 1016797i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.146186
Bank_Level_Parallism_Col = 1.140659
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092308
GrpLevelPara = 1.079121 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 236 
Wasted_Row = 12 
Idle = 1016366 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211636
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016809i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.141053
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215374
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016767i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145570
Bank_Level_Parallism_Col = 1.140044
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091904
GrpLevelPara = 1.078775 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 238 
Wasted_Row = 12 
Idle = 1016364 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021557
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145263
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219897
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016767i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145570
Bank_Level_Parallism_Col = 1.140044
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091904
GrpLevelPara = 1.078775 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 238 
Wasted_Row = 12 
Idle = 1016364 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021557
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016768i bk1: 64a 1016768i bk2: 32a 1016762i bk3: 32a 1016797i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.147122
Bank_Level_Parallism_Col = 1.141593
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092920
GrpLevelPara = 1.079646 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 233 
Wasted_Row = 12 
Idle = 1016369 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207506
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016809i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.141053
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211243
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145263
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219897
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016767i bk1: 64a 1016767i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145877
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092105
GrpLevelPara = 1.078947 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 237 
Wasted_Row = 12 
Idle = 1016365 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00209178
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016768i bk1: 64a 1016766i bk2: 32a 1016762i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.146186
Bank_Level_Parallism_Col = 1.140659
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.092308
GrpLevelPara = 1.079121 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 236 
Wasted_Row = 12 
Idle = 1016366 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00208391
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016838 n_nop=1016607 n_act=8 n_pre=1 n_ref_event=0 n_req=200 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002203
n_activity=628 dram_eff=0.3567
bk0: 64a 1016766i bk1: 64a 1016766i bk2: 32a 1016761i bk3: 32a 1016796i bk4: 0a 1016838i bk5: 0a 1016838i bk6: 0a 1016808i bk7: 0a 1016838i bk8: 0a 1016809i bk9: 0a 1016838i bk10: 0a 1016838i bk11: 0a 1016838i bk12: 0a 1016816i bk13: 0a 1016838i bk14: 0a 1016838i bk15: 0a 1016838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.145263
Bank_Level_Parallism_Col = 1.139738
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.091703
GrpLevelPara = 1.078603 

BW Util details:
bwutil = 0.000220 
total_CMD = 1016838 
util_bw = 224 
Wasted_Col = 239 
Wasted_Row = 12 
Idle = 1016363 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1016838 
n_nop = 1016607 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 200 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 224 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008658 
queue_avg = 0.002155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 254, Miss = 128, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12318
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1152
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6174
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13086
icnt_total_pkts_simt_to_mem=13086
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13086
Req_Network_cycles = 1354190
Req_Network_injected_packets_per_cycle =       0.0097 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2239
Req_Bank_Level_Parallism =       1.1621
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 13086
Reply_Network_cycles = 1354190
Reply_Network_injected_packets_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle =        0.0006
Reply_Network_conflicts_per_cycle_util =       0.0758
Reply_Bank_Level_Parallism =       1.3283
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 39 sec (3159 sec)
gpgpu_simulation_rate = 57307 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)
gpgpu_silicon_slowdown = 2644859x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 452805
gpu_sim_insn = 60344584
gpu_ipc =     133.2684
gpu_tot_sim_cycle = 1806995
gpu_tot_sim_insn = 241378144
gpu_tot_ipc =     133.5799
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4936% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.1587
partiton_level_parallism_util_total  =       1.1612
L2_BW  =       0.3488 GB/Sec
L2_BW_total  =       0.3497 GB/Sec
gpu_total_sim_rate=57402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 286728
	L1D_total_cache_misses = 16452
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 270276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4134
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 397629760
gpgpu_n_tot_w_icount = 12425930
gpgpu_n_stall_shd_mem = 154104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 8192
gpgpu_n_mem_read_global = 8230
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 65552
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 153096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3463540	W0_Idle:36922	W0_Scoreboard:12742686	W1:48	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5740544
single_issue_nums: WS0:3008048	WS1:3008000	WS2:3008000	WS3:3008000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65840 {8:8230,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 329200 {40:8230,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 21 
averagemflatency = 430 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:1125 	521 	1122 	2238 	2570 	1102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9254 	546 	7631 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1024 	0 	0 	8274 	236 	452 	1723 	5125 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17036 	357 	37 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581         0         0    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592         0         0    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603         0         0    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617         0         0    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    440629         0         0    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    440640         0         0    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    440650         0         0    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    440664         0         0    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500         0         0    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515         0         0    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746      6096         0         0    438758       535    438756    447631         0         0    438744       520         0         0 
dram[11]:      5671      6084    438745    441539         0         0    438757       533    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072      5105    440412         0         0       564    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057      5092    440426         0         0       563    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044      5079    440437         0         0       563    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032      5069    440449         0         0       561    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225         0         0       528         0       525         0         0         0       513         0         0         0 
dram[17]:      5799      6212      5283      6212         0         0       528         0       525         0         0         0       513         0         0         0 
dram[18]:      5787      6200      5272      6200         0         0       527         0       524         0         0         0       512         0         0         0 
dram[19]:      5772      6187      5259      6187         0         0       525         0       523         0         0         0       511         0         0         0 
dram[20]:      5759      6173    450411    438280         0         0    450423    444465    450421    444461         0         0    450409    444449         0         0 
dram[21]:      5747      6160    450411    438292         0         0    450423    444464    450421    444461         0         0    450409    444449         0         0 
dram[22]:      5735      6148    450410    438302         0         0    450422    444462    450418    444460         0         0    450406    444448         0         0 
dram[23]:      5720      6136    450409    438314         0         0    450421    444462    450418    444460         0         0    450406    444448         0         0 
dram[24]:      5605      6020    438732    432680         0         0    438744    438712    438741    438709         0         0    438729    438697         0         0 
dram[25]:      5591      6005    438730    432693         0         0    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[26]:      5578      5992    438730    432706         0         0    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[27]:      5566      5980    438729    432717         0         0    438741    438709    438737    438705         0         0    438725    438693         0         0 
dram[28]:      5554      5968      5050      5968         0         0       516         0       513         0         0         0       501         0         0         0 
dram[29]:      5539      5953      5035      5953         0         0       516         0       513         0         0         0       501         0         0         0 
dram[30]:      5526      5940      5023      5940         0         0       515         0       512         0         0         0       500         0         0         0 
dram[31]:      5514      5927      5013      5927         0         0       513         0       511         0         0         0       499         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  3.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 33.500000 22.000000      -nan      -nan  3.000000  2.000000  3.000000  2.000000      -nan      -nan  3.000000  2.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  2.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 33.000000 22.666666      -nan      -nan  2.000000  4.000000  2.000000  5.000000      -nan      -nan  2.000000  4.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  4.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  3.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  3.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 33.000000 22.333334      -nan      -nan  2.000000  2.000000  2.000000  3.000000      -nan      -nan  2.000000  3.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 33.000000 22.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[21]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[22]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[23]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[24]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[25]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[26]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[27]: 64.000000 64.000000 33.000000 33.000000      -nan      -nan  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[28]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 33.000000 64.000000      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
average row locality = 8678/368 = 23.581522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8         0         0         8         8        12         8         0         0         8         8         0         0 
dram[1]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[2]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[3]:         0         0        12         8         0         0        12         8        12         8         0         0        12         8         0         0 
dram[4]:         0         0         8        12         0         0         8         8         8        12         0         0         8        12         0         0 
dram[5]:         0         0         8        16         0         0         8        16         8        20         0         0         8        16         0         0 
dram[6]:         0         0         8        12         0         0         8        12         8        12         0         0         8        16         0         0 
dram[7]:         0         0         8        12         0         0         8        12         8        12         0         0         8        12         0         0 
dram[8]:         0         0         8        12         0         0         8        12         8        12         0         0         8        12         0         0 
dram[9]:         0         0         8        12         0         0         8        12         8        12         0         0         8        12         0         0 
dram[10]:         0         0         8         8         0         0         8         8         8        12         0         0         8         8         0         0 
dram[11]:         0         0         8        12         0         0         8         8         8        12         0         0         8        12         0         0 
dram[12]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[13]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[14]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[15]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[16]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[17]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[18]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[19]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[20]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[21]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[22]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[23]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[24]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[25]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[26]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[27]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[28]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[29]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[30]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
dram[31]:         0         0         8         0         0         0         8         0         8         0         0         0         8         0         0         0 
total dram writes = 1944
min_bank_accesses = 0!
chip skew: 100/32 = 3.12
average mf latency per bank:
dram[0]:       1017       763       843       716    none      none         748       748       498       748    none      none         757       748    none      none  
dram[1]:        898       754       835       708    none      none         748       748       748       748    none      none         748       748    none      none  
dram[2]:        890       746       828       701    none      none         748       748       748       748    none      none         748       748    none      none  
dram[3]:        880       737       778       693    none      none         499       748       498       748    none      none         498       748    none      none  
dram[4]:        870       727       811       648    none      none         748       770       748       498    none      none         748       498    none      none  
dram[5]:        862       719       803       613    none      none         748       385       748       306    none      none         748       388    none      none  
dram[6]:        854       711       796       636    none      none         748       505       748       498    none      none         748       383    none      none  
dram[7]:        844       701       787       628    none      none         748       504       748       498    none      none         748       517    none      none  
dram[8]:        692       835       653       739    none      none         748       498       748       498    none      none         748       504    none      none  
dram[9]:        683       826       645       731    none      none         748       498       748       504    none      none         748       502    none      none  
dram[10]:        674       816       637       763    none      none         748       748       748       498    none      none         748       751    none      none  
dram[11]:        665       807       629       715    none      none         748       761       748       498    none      none         748       498    none      none  
dram[12]:        656       799       621       748    none      none         748       748       748       748    none      none         748       748    none      none  
dram[13]:        647       790       613       740    none      none         748       748       748       748    none      none         748       748    none      none  
dram[14]:        637       779       604       731    none      none         748       748       748       748    none      none         748       748    none      none  
dram[15]:        629       771       597       723    none      none         748       748       748       748    none      none         748       748    none      none  
dram[16]:        727       870       684       908    none      none         748    none         748    none      none      none         748    none      none      none  
dram[17]:        718       861       677       899    none      none         748    none         748    none      none      none         748    none      none      none  
dram[18]:        711       852       670       890    none      none         748    none         748    none      none      none         748    none      none      none  
dram[19]:        701       843       661       882    none      none         748    none         748    none      none      none         748    none      none      none  
dram[20]:        691       834       652       775    none      none         748       748       748       748    none      none         748       748    none      none  
dram[21]:        682       825       645       767    none      none         748       748       748       748    none      none         748       748    none      none  
dram[22]:        675       816       637       760    none      none         748       748       748       748    none      none         748       748    none      none  
dram[23]:        665       808       629       752    none      none         748       748       748       748    none      none         748       748    none      none  
dram[24]:        656       799       621       745    none      none         748       748       748       748    none      none         748       748    none      none  
dram[25]:        647       789       613       737    none      none         748       748       748       748    none      none         748       748    none      none  
dram[26]:        637       779       604       728    none      none         748       748       748       748    none      none         748       748    none      none  
dram[27]:        629       771       597       720    none      none         748       748       748       748    none      none         748       748    none      none  
dram[28]:        621       763       590       802    none      none         748    none         748    none      none      none         748    none      none      none  
dram[29]:        611       753       581       792    none      none         748    none         748    none      none      none         748    none      none      none  
dram[30]:        601       743       573       783    none      none         748    none         748    none      none      none         748    none      none      none  
dram[31]:        593       734       565       774    none      none         748    none         748    none      none      none         748    none      none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       755         0         0       187       187       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       747         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       738         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       728         0         0       191       187       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       719         0         0       187       235       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       711         0         0       187       225       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       703         0         0       187       209       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       693         0         0       187       206       187       187         0         0       187       245         0         0
dram[8]:        737       884       737       900         0         0       187       187       187       187         0         0       187       206         0         0
dram[9]:        726       874       726       890         0         0       187       187       187       226         0         0       187       200         0         0
dram[10]:        717       864       717       880         0         0       187       187       187       187         0         0       187       198         0         0
dram[11]:        708       856       708       872         0         0       187       217       187       187         0         0       187       187         0         0
dram[12]:        700       848       700       864         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        690       838       690       854         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        681       828       681       844         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        672       820       672       836         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        736       953       736       953         0         0       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       944       726       944         0         0       187       187       187       187         0         0       187       187         0         0
dram[18]:        718       936       718       936         0         0       187       187       187       187         0         0       187       187         0         0
dram[19]:        710       927       710       927         0         0       187       187       187       187         0         0       187       187         0         0
dram[20]:        700       917       700       917         0         0       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       908       690       908         0         0       187       187       187       187         0         0       187       187         0         0
dram[22]:        682       900       682       900         0         0       187       187       187       187         0         0       187       187         0         0
dram[23]:        674       892       674       892         0         0       187       187       187       187         0         0       187       187         0         0
dram[24]:        736       812       736       812         0         0       187       187       187       187         0         0       187       187         0         0
dram[25]:        728       802       728       802         0         0       187       187       187       187         0         0       187       187         0         0
dram[26]:        717       792       717       792         0         0       187       187       187       187         0         0       187       187         0         0
dram[27]:        708       784       708       784         0         0       187       187       187       187         0         0       187       187         0         0
dram[28]:        700       776       700       776         0         0       187       187       187       187         0         0       187       187         0         0
dram[29]:        692       766       692       766         0         0       187       187       187       187         0         0       187       187         0         0
dram[30]:        681       756       681       756         0         0       187       187       187       187         0         0       187       187         0         0
dram[31]:        672       747       672       747         0         0       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356506 n_act=13 n_pre=3 n_ref_event=0 n_req=273 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.0002388
n_activity=903 dram_eff=0.3588
bk0: 64a 1356772i bk1: 64a 1356770i bk2: 64a 1356738i bk3: 64a 1356699i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356821i bk7: 0a 1356820i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356821i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.529412
Bank_Level_Parallism = 1.206490
Bank_Level_Parallism_Col = 1.188563
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.154560
GrpLevelPara = 1.098918 

BW Util details:
bwutil = 0.000239 
total_CMD = 1356842 
util_bw = 324 
Wasted_Col = 330 
Wasted_Row = 24 
Idle = 1356164 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356506 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 273 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 324 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011905 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356510 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=881 dram_eff=0.3632
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.235556
Bank_Level_Parallism_Col = 1.212733
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.144410
GrpLevelPara = 1.099379 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 331 
Wasted_Row = 24 
Idle = 1356167 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356510 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356509 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=903 dram_eff=0.3544
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356734i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356820i bk7: 0a 1356819i bk8: 0a 1356820i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356821i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.209749
Bank_Level_Parallism_Col = 1.185758
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.147059
GrpLevelPara = 1.094427 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 333 
Wasted_Row = 24 
Idle = 1356165 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 262 
rwq = 0 
CCDLc_limit_alone = 262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356509 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009009 
queue_avg = 0.002232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356494 n_act=13 n_pre=3 n_ref_event=0 n_req=276 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002476
n_activity=920 dram_eff=0.3652
bk0: 64a 1356771i bk1: 64a 1356770i bk2: 64a 1356727i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356804i bk7: 0a 1356819i bk8: 0a 1356811i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356798i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952899
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.267341
Bank_Level_Parallism_Col = 1.243570
Bank_Level_Parallism_Ready = 1.092262
write_to_read_ratio_blp_rw_average = 0.169440
GrpLevelPara = 1.118003 

BW Util details:
bwutil = 0.000248 
total_CMD = 1356842 
util_bw = 336 
Wasted_Col = 332 
Wasted_Row = 24 
Idle = 1356150 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 262 
rwq = 0 
CCDLc_limit_alone = 262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356494 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 276 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 336 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011494 
queue_avg = 0.002216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356499 n_act=13 n_pre=3 n_ref_event=0 n_req=275 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.0002447
n_activity=930 dram_eff=0.357
bk0: 64a 1356772i bk1: 64a 1356772i bk2: 64a 1356738i bk3: 64a 1356706i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356813i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356813i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356798i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952727
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.578947
Bank_Level_Parallism = 1.216691
Bank_Level_Parallism_Col = 1.199386
Bank_Level_Parallism_Ready = 1.051205
write_to_read_ratio_blp_rw_average = 0.167178
GrpLevelPara = 1.116564 

BW Util details:
bwutil = 0.000245 
total_CMD = 1356842 
util_bw = 332 
Wasted_Col = 327 
Wasted_Row = 24 
Idle = 1356159 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356499 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 275 
total_req = 332 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 332 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.014577 
queue_avg = 0.002123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00212258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356474 n_act=13 n_pre=3 n_ref_event=0 n_req=281 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0002624
n_activity=920 dram_eff=0.387
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356685i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356799i bk8: 0a 1356813i bk9: 0a 1356798i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356766i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953737
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.680000
Bank_Level_Parallism = 1.315938
Bank_Level_Parallism_Col = 1.297935
Bank_Level_Parallism_Ready = 1.103933
write_to_read_ratio_blp_rw_average = 0.187316
GrpLevelPara = 1.147493 

BW Util details:
bwutil = 0.000262 
total_CMD = 1356842 
util_bw = 356 
Wasted_Col = 329 
Wasted_Row = 24 
Idle = 1356133 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356474 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 281 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 356 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010870 
queue_avg = 0.002228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00222797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356489 n_act=13 n_pre=3 n_ref_event=0 n_req=277 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.0002506
n_activity=917 dram_eff=0.3708
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356699i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356806i bk8: 0a 1356813i bk9: 0a 1356807i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356808i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953069
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.619048
Bank_Level_Parallism = 1.238439
Bank_Level_Parallism_Col = 1.217852
Bank_Level_Parallism_Ready = 1.047059
write_to_read_ratio_blp_rw_average = 0.166415
GrpLevelPara = 1.127080 

BW Util details:
bwutil = 0.000251 
total_CMD = 1356842 
util_bw = 340 
Wasted_Col = 328 
Wasted_Row = 24 
Idle = 1356150 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356489 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 277 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 340 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008499 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00225229
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356494 n_act=13 n_pre=3 n_ref_event=0 n_req=276 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002476
n_activity=918 dram_eff=0.366
bk0: 64a 1356771i bk1: 64a 1356771i bk2: 64a 1356736i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356804i bk8: 0a 1356813i bk9: 0a 1356807i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356812i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952899
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.234783
Bank_Level_Parallism_Col = 1.209408
Bank_Level_Parallism_Ready = 1.050595
write_to_read_ratio_blp_rw_average = 0.168437
GrpLevelPara = 1.116844 

BW Util details:
bwutil = 0.000248 
total_CMD = 1356842 
util_bw = 336 
Wasted_Col = 330 
Wasted_Row = 24 
Idle = 1356152 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356494 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 276 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 336 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011494 
queue_avg = 0.002145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00214542
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356494 n_act=13 n_pre=3 n_ref_event=0 n_req=276 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002476
n_activity=918 dram_eff=0.366
bk0: 64a 1356771i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356804i bk8: 0a 1356813i bk9: 0a 1356807i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356812i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952899
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.234443
Bank_Level_Parallism_Col = 1.209091
Bank_Level_Parallism_Ready = 1.050595
write_to_read_ratio_blp_rw_average = 0.168182
GrpLevelPara = 1.116667 

BW Util details:
bwutil = 0.000248 
total_CMD = 1356842 
util_bw = 336 
Wasted_Col = 331 
Wasted_Row = 24 
Idle = 1356151 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356494 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 276 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 336 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011494 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356494 n_act=13 n_pre=3 n_ref_event=0 n_req=276 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002476
n_activity=904 dram_eff=0.3717
bk0: 64a 1356772i bk1: 64a 1356771i bk2: 64a 1356737i bk3: 64a 1356693i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356814i bk8: 0a 1356813i bk9: 0a 1356811i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356797i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952899
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.245997
Bank_Level_Parallism_Col = 1.227134
Bank_Level_Parallism_Ready = 1.068452
write_to_read_ratio_blp_rw_average = 0.167683
GrpLevelPara = 1.115854 

BW Util details:
bwutil = 0.000248 
total_CMD = 1356842 
util_bw = 336 
Wasted_Col = 327 
Wasted_Row = 24 
Idle = 1356155 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356494 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 276 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 336 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011494 
queue_avg = 0.002159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00215943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356505 n_act=13 n_pre=3 n_ref_event=0 n_req=273 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.0002388
n_activity=920 dram_eff=0.3522
bk0: 64a 1356770i bk1: 64a 1356772i bk2: 64a 1356735i bk3: 64a 1356701i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356820i bk8: 0a 1356813i bk9: 0a 1356814i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356804i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.529412
Bank_Level_Parallism = 1.212828
Bank_Level_Parallism_Col = 1.194190
Bank_Level_Parallism_Ready = 1.061728
write_to_read_ratio_blp_rw_average = 0.163609
GrpLevelPara = 1.097859 

BW Util details:
bwutil = 0.000239 
total_CMD = 1356842 
util_bw = 324 
Wasted_Col = 338 
Wasted_Row = 24 
Idle = 1356156 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356505 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 273 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 324 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008902 
queue_avg = 0.002167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021668
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356498 n_act=13 n_pre=3 n_ref_event=0 n_req=275 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.0002447
n_activity=930 dram_eff=0.357
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356705i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356813i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356813i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356798i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952727
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.578947
Bank_Level_Parallism = 1.214493
Bank_Level_Parallism_Col = 1.197269
Bank_Level_Parallism_Ready = 1.048193
write_to_read_ratio_blp_rw_average = 0.163885
GrpLevelPara = 1.113809 

BW Util details:
bwutil = 0.000245 
total_CMD = 1356842 
util_bw = 332 
Wasted_Col = 334 
Wasted_Row = 24 
Idle = 1356152 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356498 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 275 
total_req = 332 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 332 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011628 
queue_avg = 0.002193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219333
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356510 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=881 dram_eff=0.3632
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356699i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356820i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.232593
Bank_Level_Parallism_Col = 1.212733
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.144410
GrpLevelPara = 1.099379 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 331 
Wasted_Row = 24 
Idle = 1356167 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356510 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00225008
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356510 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=881 dram_eff=0.3632
bk0: 64a 1356770i bk1: 64a 1356771i bk2: 64a 1356735i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.235905
Bank_Level_Parallism_Col = 1.213064
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.144635
GrpLevelPara = 1.099533 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 330 
Wasted_Row = 24 
Idle = 1356168 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356510 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223902
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356510 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=881 dram_eff=0.3632
bk0: 64a 1356770i bk1: 64a 1356772i bk2: 64a 1356735i bk3: 64a 1356700i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.236960
Bank_Level_Parallism_Col = 1.214062
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.145313
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 327 
Wasted_Row = 24 
Idle = 1356171 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356510 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220586
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356510 n_act=13 n_pre=3 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=881 dram_eff=0.3632
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356698i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952206
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.235556
Bank_Level_Parallism_Col = 1.212733
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.144410
GrpLevelPara = 1.099379 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 331 
Wasted_Row = 24 
Idle = 1356167 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356510 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 320 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807475 -   mf: uid=6516259, sid4294967295:w4294967295, part=16, addr=0x1f8d3080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516267, sid4294967295:w4294967295, part=16, addr=0x1f8d3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516273, sid4294967295:w4294967295, part=16, addr=0x1f923000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
Ready @ 1807479 -   mf: uid=6516277, sid4294967295:w4294967295, part=16, addr=0x1f923080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806879), 
Ready @ 1807487 -   mf: uid=6516285, sid4294967295:w4294967295, part=16, addr=0x1f883000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806887), 
Ready @ 1807488 -   mf: uid=6516289, sid4294967295:w4294967295, part=16, addr=0x1f883080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806888), 
Ready @ 1807489 -   mf: uid=6516292, sid4294967295:w4294967295, part=16, addr=0x1f973080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806889), 
Ready @ 1807491 -   mf: uid=6516294, sid4294967295:w4294967295, part=16, addr=0x1f973000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806891), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356772i bk1: 64a 1356770i bk2: 64a 1356737i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115966
Bank_Level_Parallism_Col = 1.110727
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072664
GrpLevelPara = 1.062284 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 295 
Wasted_Row = 12 
Idle = 1356247 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00183367
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807475 -   mf: uid=6516253, sid4294967295:w4294967295, part=17, addr=0x1f8d3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516260, sid4294967295:w4294967295, part=17, addr=0x1f8d3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516268, sid4294967295:w4294967295, part=17, addr=0x1f923100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
Ready @ 1807479 -   mf: uid=6516274, sid4294967295:w4294967295, part=17, addr=0x1f923180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806879), 
Ready @ 1807487 -   mf: uid=6516282, sid4294967295:w4294967295, part=17, addr=0x1f883100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806887), 
Ready @ 1807488 -   mf: uid=6516286, sid4294967295:w4294967295, part=17, addr=0x1f883180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806888), 
Ready @ 1807489 -   mf: uid=6516290, sid4294967295:w4294967295, part=17, addr=0x1f973180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806889), 
Ready @ 1807491 -   mf: uid=6516293, sid4294967295:w4294967295, part=17, addr=0x1f973100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806891), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115192
Bank_Level_Parallism_Col = 1.109966
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072165
GrpLevelPara = 1.061856 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 299 
Wasted_Row = 12 
Idle = 1356243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00190442
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807473 -   mf: uid=6516249, sid4294967295:w4294967295, part=18, addr=0x1f8d3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806873), 
Ready @ 1807475 -   mf: uid=6516254, sid4294967295:w4294967295, part=18, addr=0x1f8d3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516261, sid4294967295:w4294967295, part=18, addr=0x1f923200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516269, sid4294967295:w4294967295, part=18, addr=0x1f923280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
Ready @ 1807485 -   mf: uid=6516280, sid4294967295:w4294967295, part=18, addr=0x1f883200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806885), 
Ready @ 1807487 -   mf: uid=6516283, sid4294967295:w4294967295, part=18, addr=0x1f883280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806887), 
Ready @ 1807488 -   mf: uid=6516287, sid4294967295:w4294967295, part=18, addr=0x1f973280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806888), 
Ready @ 1807489 -   mf: uid=6516291, sid4294967295:w4294967295, part=18, addr=0x1f973200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806889), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115192
Bank_Level_Parallism_Col = 1.109966
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072165
GrpLevelPara = 1.061856 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 299 
Wasted_Row = 12 
Idle = 1356243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00195749
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807472 -   mf: uid=6516247, sid4294967295:w4294967295, part=19, addr=0x1f8d3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806872), 
Ready @ 1807473 -   mf: uid=6516250, sid4294967295:w4294967295, part=19, addr=0x1f8d3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806873), 
Ready @ 1807475 -   mf: uid=6516255, sid4294967295:w4294967295, part=19, addr=0x1f923300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516262, sid4294967295:w4294967295, part=19, addr=0x1f923380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807484 -   mf: uid=6516279, sid4294967295:w4294967295, part=19, addr=0x1f883300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806884), 
Ready @ 1807485 -   mf: uid=6516281, sid4294967295:w4294967295, part=19, addr=0x1f883380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806885), 
Ready @ 1807487 -   mf: uid=6516284, sid4294967295:w4294967295, part=19, addr=0x1f973380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806887), 
Ready @ 1807488 -   mf: uid=6516288, sid4294967295:w4294967295, part=19, addr=0x1f973300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806888), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356771i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115578
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072414
GrpLevelPara = 1.062069 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 297 
Wasted_Row = 12 
Idle = 1356245 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00191474
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356772i bk1: 64a 1356770i bk2: 64a 1356737i bk3: 64a 1356723i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356820i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.242658
Bank_Level_Parallism_Col = 1.217806
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.147854
GrpLevelPara = 1.101749 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 315 
Wasted_Row = 12 
Idle = 1356195 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00193759
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356770i bk1: 64a 1356772i bk2: 64a 1356735i bk3: 64a 1356724i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.245750
Bank_Level_Parallism_Col = 1.217806
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.147854
GrpLevelPara = 1.101749 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 315 
Wasted_Row = 12 
Idle = 1356195 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00194054
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356722i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356813i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.241167
Bank_Level_Parallism_Col = 1.216430
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.146919
GrpLevelPara = 1.101106 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 319 
Wasted_Row = 12 
Idle = 1356191 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00197886
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356771i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356722i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.244992
Bank_Level_Parallism_Col = 1.217116
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.147385
GrpLevelPara = 1.101426 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 317 
Wasted_Row = 12 
Idle = 1356193 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198033
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356722i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.244240
Bank_Level_Parallism_Col = 1.216430
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.146919
GrpLevelPara = 1.101106 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 319 
Wasted_Row = 12 
Idle = 1356191 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.002023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202308
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356770i bk1: 64a 1356771i bk2: 64a 1356735i bk3: 64a 1356723i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.244992
Bank_Level_Parallism_Col = 1.217116
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.147385
GrpLevelPara = 1.101426 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 317 
Wasted_Row = 12 
Idle = 1356193 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198033
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356772i bk1: 64a 1356772i bk2: 64a 1356737i bk3: 64a 1356724i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356819i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.247278
Bank_Level_Parallism_Col = 1.219200
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.148800
GrpLevelPara = 1.102400 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 311 
Wasted_Row = 12 
Idle = 1356199 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 252 
rwq = 0 
CCDLc_limit_alone = 252 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00189926
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356512 n_act=12 n_pre=2 n_ref_event=0 n_req=272 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002358
n_activity=857 dram_eff=0.3734
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356736i bk3: 64a 1356723i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356813i bk7: 0a 1356820i bk8: 0a 1356813i bk9: 0a 1356818i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356803i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.238095
Bank_Level_Parallism_Col = 1.216430
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.146919
GrpLevelPara = 1.101106 

BW Util details:
bwutil = 0.000236 
total_CMD = 1356842 
util_bw = 320 
Wasted_Col = 319 
Wasted_Row = 12 
Idle = 1356191 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 320 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012121 
queue_avg = 0.001935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00193464
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807463 -   mf: uid=6516237, sid4294967295:w4294967295, part=28, addr=0x1f8d3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806863), 
Ready @ 1807464 -   mf: uid=6516241, sid4294967295:w4294967295, part=28, addr=0x1f8d3c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806864), 
Ready @ 1807465 -   mf: uid=6516244, sid4294967295:w4294967295, part=28, addr=0x1f923c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806865), 
Ready @ 1807467 -   mf: uid=6516246, sid4294967295:w4294967295, part=28, addr=0x1f923c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806867), 
Ready @ 1807475 -   mf: uid=6516263, sid4294967295:w4294967295, part=28, addr=0x1f883c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516270, sid4294967295:w4294967295, part=28, addr=0x1f883c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516275, sid4294967295:w4294967295, part=28, addr=0x1f973c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
Ready @ 1807479 -   mf: uid=6516278, sid4294967295:w4294967295, part=28, addr=0x1f973c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806879), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115192
Bank_Level_Parallism_Col = 1.109966
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072165
GrpLevelPara = 1.061856 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 299 
Wasted_Row = 12 
Idle = 1356243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00195749
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807463 -   mf: uid=6516234, sid4294967295:w4294967295, part=29, addr=0x1f8d3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806863), 
Ready @ 1807464 -   mf: uid=6516238, sid4294967295:w4294967295, part=29, addr=0x1f8d3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806864), 
Ready @ 1807465 -   mf: uid=6516242, sid4294967295:w4294967295, part=29, addr=0x1f923d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806865), 
Ready @ 1807467 -   mf: uid=6516245, sid4294967295:w4294967295, part=29, addr=0x1f923d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806867), 
Ready @ 1807475 -   mf: uid=6516256, sid4294967295:w4294967295, part=29, addr=0x1f883d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516264, sid4294967295:w4294967295, part=29, addr=0x1f883d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516271, sid4294967295:w4294967295, part=29, addr=0x1f973d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
Ready @ 1807479 -   mf: uid=6516276, sid4294967295:w4294967295, part=29, addr=0x1f973d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806879), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356771i bk1: 64a 1356771i bk2: 64a 1356736i bk3: 64a 1356771i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115966
Bank_Level_Parallism_Col = 1.110727
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072664
GrpLevelPara = 1.062284 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 295 
Wasted_Row = 12 
Idle = 1356247 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00185136
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807461 -   mf: uid=6516232, sid4294967295:w4294967295, part=30, addr=0x1f8d3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806861), 
Ready @ 1807463 -   mf: uid=6516235, sid4294967295:w4294967295, part=30, addr=0x1f8d3e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806863), 
Ready @ 1807464 -   mf: uid=6516239, sid4294967295:w4294967295, part=30, addr=0x1f923e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806864), 
Ready @ 1807465 -   mf: uid=6516243, sid4294967295:w4294967295, part=30, addr=0x1f923e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806865), 
Ready @ 1807473 -   mf: uid=6516251, sid4294967295:w4294967295, part=30, addr=0x1f883e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806873), 
Ready @ 1807475 -   mf: uid=6516257, sid4294967295:w4294967295, part=30, addr=0x1f883e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516265, sid4294967295:w4294967295, part=30, addr=0x1f973e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
Ready @ 1807477 -   mf: uid=6516272, sid4294967295:w4294967295, part=30, addr=0x1f973e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806877), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356772i bk1: 64a 1356770i bk2: 64a 1356737i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115966
Bank_Level_Parallism_Col = 1.110727
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072664
GrpLevelPara = 1.062284 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 295 
Wasted_Row = 12 
Idle = 1356247 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00184251
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1807460 -   mf: uid=6516231, sid4294967295:w4294967295, part=31, addr=0x1f8d3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806860), 
Ready @ 1807461 -   mf: uid=6516233, sid4294967295:w4294967295, part=31, addr=0x1f8d3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806861), 
Ready @ 1807463 -   mf: uid=6516236, sid4294967295:w4294967295, part=31, addr=0x1f923f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806863), 
Ready @ 1807464 -   mf: uid=6516240, sid4294967295:w4294967295, part=31, addr=0x1f923f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806864), 
Ready @ 1807472 -   mf: uid=6516248, sid4294967295:w4294967295, part=31, addr=0x1f883f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806872), 
Ready @ 1807473 -   mf: uid=6516252, sid4294967295:w4294967295, part=31, addr=0x1f883f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806873), 
Ready @ 1807475 -   mf: uid=6516258, sid4294967295:w4294967295, part=31, addr=0x1f973f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806875), 
Ready @ 1807476 -   mf: uid=6516266, sid4294967295:w4294967295, part=31, addr=0x1f973f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806876), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356842 n_nop=1356547 n_act=8 n_pre=1 n_ref_event=0 n_req=264 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002123
n_activity=800 dram_eff=0.36
bk0: 64a 1356770i bk1: 64a 1356770i bk2: 64a 1356735i bk3: 64a 1356770i bk4: 0a 1356842i bk5: 0a 1356842i bk6: 0a 1356812i bk7: 0a 1356842i bk8: 0a 1356813i bk9: 0a 1356842i bk10: 0a 1356842i bk11: 0a 1356842i bk12: 0a 1356820i bk13: 0a 1356842i bk14: 0a 1356842i bk15: 0a 1356842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.115192
Bank_Level_Parallism_Col = 1.109966
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.072165
GrpLevelPara = 1.061856 

BW Util details:
bwutil = 0.000212 
total_CMD = 1356842 
util_bw = 288 
Wasted_Col = 299 
Wasted_Row = 12 
Idle = 1356243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356842 
n_nop = 1356547 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 264 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 288 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.006780 
queue_avg = 0.001913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00191327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 160, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16422
L2_total_cache_misses = 10240
L2_total_cache_miss_rate = 0.6236
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8230
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17446
icnt_total_pkts_simt_to_mem=17446
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17446
Req_Network_cycles = 1806995
Req_Network_injected_packets_per_cycle =       0.0097 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2230
Req_Bank_Level_Parallism =       1.1612
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 17446
Reply_Network_cycles = 1806995
Reply_Network_injected_packets_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.0935
Reply_Bank_Level_Parallism =       1.3257
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 5 sec (4205 sec)
gpgpu_simulation_rate = 57402 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 452773
gpu_sim_insn = 60344488
gpu_ipc =     133.2776
gpu_tot_sim_cycle = 2259768
gpu_tot_sim_insn = 301722632
gpu_tot_ipc =     133.5193
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4938% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.0976
partiton_level_parallism_util_total  =       1.1479
L2_BW  =       0.3490 GB/Sec
L2_BW_total  =       0.3496 GB/Sec
gpu_total_sim_rate=57383

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 358410
	L1D_total_cache_misses = 20566
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 497037152
gpgpu_n_tot_w_icount = 15532411
gpgpu_n_stall_shd_mem = 192630
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 10240
gpgpu_n_mem_read_global = 10288
gpgpu_n_mem_write_global = 1280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 81940
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 191370
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4318834	W0_Idle:46130	W0_Scoreboard:15932180	W1:60	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7175680
single_issue_nums: WS0:3760060	WS1:3760000	WS2:3760000	WS3:3760000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82304 {8:10288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 411520 {40:10288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 21 
averagemflatency = 429 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:1383 	623 	1317 	2659 	3556 	1348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11568 	675 	9549 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1280 	0 	0 	10343 	295 	565 	2189 	6371 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21378 	377 	37 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         2        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581      6329      5915    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592      6317      5903    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603      6305      5890    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617      6290      5876    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    440629      6277      5863    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    440640      6265      5851    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    440650      6253      5839    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    440664      6238      5824    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500      5708      6124    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515      5695      6109    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746      6096      5683      6096    438758       535    438756    447631         0         0    438744       520         0         0 
dram[11]:      5671      6084    438745    441539      5671      6084    438757       533    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072    445495    440412      5657      6072       564    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057    445509    440426      5643      6057       563    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044    445519    440437      5630      6044       563    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032    445531    440449      5618      6032       561    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225      5811      6225       528       496       525       493         0         0       513       481         0         0 
dram[17]:      5799      6212      5283      6212      5799      6212       528       496       525       493         0         0       513       481         0         0 
dram[18]:      5787      6200      5272      6200      5787      6200       527       495       524       492         0         0       512       480         0         0 
dram[19]:      5772      6187      5259      6187      5772      6187       525       493       523       491         0         0       511       479         0         0 
dram[20]:      5759      6173    450411    438280      5759      6173    450423    444465    450421    444461         0         0    450409    444449         0         0 
dram[21]:      5747      6160    450411    438292      5747      6160    450423    444464    450421    444461         0         0    450409    444449         0         0 
dram[22]:      5735      6148    450410    438302      5735      6148    450422    444462    450418    444460         0         0    450406    444448         0         0 
dram[23]:      5720      6136    450409    438314      5720      6136    450421    444462    450418    444460         0         0    450406    444448         0         0 
dram[24]:      5605      6020    438732    432680      5605      6020    438744    438712    438741    438709         0         0    438729    438697         0         0 
dram[25]:      5591      6005    438730    432693      5591      6005    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[26]:      5578      5992    438730    432706      5578      5992    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[27]:      5566      5980    438729    432717      5566      5980    438741    438709    438737    438705         0         0    438725    438693         0         0 
dram[28]:      5554      5968      5050      5968      5554      5968       516       484       513       481         0         0       501       469         0         0 
dram[29]:      5539      5953      5035      5953      5539      5953       516       484       513       481         0         0       501       469         0         0 
dram[30]:      5526      5940      5023      5940      5526      5940       515       483       512       480         0         0       500       468         0         0 
dram[31]:      5514      5927      5013      5927      5514      5927       513       481       511       479         0         0       499       467         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 33.000000 22.000000 32.000000 32.000000  2.000000  2.000000  3.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 33.000000 22.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 33.000000 22.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 33.500000 22.000000 32.000000 32.000000  3.000000  2.000000  3.000000  2.000000      -nan      -nan  3.000000  2.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 22.666666 22.666666 32.000000 32.000000  4.000000  4.000000  4.000000  5.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 22.666666 22.000000 32.000000 32.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 22.666666 22.333334 32.000000 32.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 22.666666 22.000000 32.000000 32.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 22.666666 22.000000 32.000000 32.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 22.666666 22.000000 32.000000 32.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 22.666666 22.000000 32.000000 32.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[17]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[18]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[19]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[20]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[21]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[22]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[23]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[24]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[25]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[26]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[27]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[28]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[29]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[30]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[31]: 64.000000 64.000000 33.000000 33.000000 32.000000 32.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
average row locality = 10886/476 = 22.869747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         8         8         0         0         8         8        12         8         0         0         8         8         0         0 
dram[1]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[2]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[3]:         0         0        12         8         0         0        12         8        12         8         0         0        12         8         0         0 
dram[4]:         0         0        16        12         0         0        16         8        16        12         0         0        16        12         0         0 
dram[5]:         0         0        16        16         0         0        16        16        16        20         0         0        16        16         0         0 
dram[6]:         0         0        16        12         0         0        16        12        16        12         0         0        16        16         0         0 
dram[7]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[8]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[9]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[10]:         0         0        16         8         0         0        16         8        16        12         0         0        16         8         0         0 
dram[11]:         0         0        16        12         0         0        16         8        16        12         0         0        16        12         0         0 
dram[12]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[13]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[14]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[15]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[16]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[17]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[18]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[19]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[20]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[21]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[22]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[23]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[24]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[25]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[26]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[27]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[28]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[29]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[30]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[31]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
total dram writes = 2584
min_bank_accesses = 0!
chip skew: 132/64 = 2.06
average mf latency per bank:
dram[0]:       1059       775       926       716       855       712      1496       748       997       748    none      none        1505       748    none      none  
dram[1]:        910       767       918       708       847       704      1496       748      1496       748    none      none        1496       748    none      none  
dram[2]:        902       758       911       701       839       695      1496       748      1496       748    none      none        1496       748    none      none  
dram[3]:        893       749       857       693       829       686       998       748       997       748    none      none         997       748    none      none  
dram[4]:        883       739       804       648       819       677       748       770       748       498    none      none         748       498    none      none  
dram[5]:        874       731       797       613       811       668       748       385       748       306    none      none         748       388    none      none  
dram[6]:        866       723       791       636       803       660       748       505       748       498    none      none         748       383    none      none  
dram[7]:        856       713       783       628       793       651       748       504       748       498    none      none         748       517    none      none  
dram[8]:        705       847       663       739       642       784       748       498       748       498    none      none         748       504    none      none  
dram[9]:        695       838       655       731       632       775       748       498       748       504    none      none         748       502    none      none  
dram[10]:        686       828       648       763       623       765       748       748       748       498    none      none         748       751    none      none  
dram[11]:        677       819       641       715       614       756       748       761       748       498    none      none         748       498    none      none  
dram[12]:        668       811       634       748       605       748       748       748       748       748    none      none         748       748    none      none  
dram[13]:        659       802       626       740       596       739       748       748       748       748    none      none         748       748    none      none  
dram[14]:        650       792       619       731       586       729       748       748       748       748    none      none         748       748    none      none  
dram[15]:        641       783       612       723       578       720       748       748       748       748    none      none         748       748    none      none  
dram[16]:        739       882       684       807       676       819       748       748       748       748    none      none         748       748    none      none  
dram[17]:        731       873       677       799       668       810       748       748       748       748    none      none         748       748    none      none  
dram[18]:        723       864       670       791       660       802       748       748       748       748    none      none         748       748    none      none  
dram[19]:        714       856       661       784       650       793       748       748       748       748    none      none         748       748    none      none  
dram[20]:        703       846       652       775       640       784       748       748       748       748    none      none         748       748    none      none  
dram[21]:        695       837       645       767       632       774       748       748       748       748    none      none         748       748    none      none  
dram[22]:        687       829       637       760       624       766       748       748       748       748    none      none         748       748    none      none  
dram[23]:        677       821       629       752       614       758       748       748       748       748    none      none         748       748    none      none  
dram[24]:        668       811       621       745       605       748       748       748       748       748    none      none         748       748    none      none  
dram[25]:        660       802       613       737       597       739       748       748       748       748    none      none         748       748    none      none  
dram[26]:        650       792       604       728       587       729       748       748       748       748    none      none         748       748    none      none  
dram[27]:        641       783       597       720       578       720       748       748       748       748    none      none         748       748    none      none  
dram[28]:        633       775       590       713       570       712       748       748       748       748    none      none         748       748    none      none  
dram[29]:        624       765       581       704       561       702       748       748       748       748    none      none         748       748    none      none  
dram[30]:        614       756       573       696       551       693       748       748       748       748    none      none         748       748    none      none  
dram[31]:        605       746       565       688       542       684       748       748       748       748    none      none         748       748    none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       755      1025       739       187       187       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       747      1017       731       187       187       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       738      1009       722       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       728       999       712       191       187       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       719       989       703       187       235       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       711       981       695       187       225       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       703       973       687       187       209       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       693       963       677       187       206       187       187         0         0       187       245         0         0
dram[8]:        737       884       737       900       721       884       187       187       187       187         0         0       187       206         0         0
dram[9]:        726       874       726       890       710       874       187       187       187       226         0         0       187       200         0         0
dram[10]:        717       864       717       880       701       864       187       187       187       187         0         0       187       198         0         0
dram[11]:        708       856       708       872       692       856       187       217       187       187         0         0       187       187         0         0
dram[12]:        700       848       700       864       684       848       187       187       187       187         0         0       187       187         0         0
dram[13]:        690       838       690       854       674       838       187       187       187       187         0         0       187       187         0         0
dram[14]:        681       828       681       844       665       828       187       187       187       187         0         0       187       187         0         0
dram[15]:        672       820       672       836       656       820       187       187       187       187         0         0       187       187         0         0
dram[16]:        736       953       736       953       720       953       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       944       726       944       710       944       187       187       187       187         0         0       187       187         0         0
dram[18]:        718       936       718       936       702       936       187       187       187       187         0         0       187       187         0         0
dram[19]:        710       927       710       927       694       927       187       187       187       187         0         0       187       187         0         0
dram[20]:        700       917       700       917       684       917       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       908       690       908       674       908       187       187       187       187         0         0       187       187         0         0
dram[22]:        682       900       682       900       666       900       187       187       187       187         0         0       187       187         0         0
dram[23]:        674       892       674       892       658       892       187       187       187       187         0         0       187       187         0         0
dram[24]:        736       812       736       812       720       812       187       187       187       187         0         0       187       187         0         0
dram[25]:        728       802       728       802       712       802       187       187       187       187         0         0       187       187         0         0
dram[26]:        717       792       717       792       701       792       187       187       187       187         0         0       187       187         0         0
dram[27]:        708       784       708       784       692       784       187       187       187       187         0         0       187       187         0         0
dram[28]:        700       776       700       776       684       776       187       187       187       187         0         0       187       187         0         0
dram[29]:        692       766       692       766       676       766       187       187       187       187         0         0       187       187         0         0
dram[30]:        681       756       681       756       665       756       187       187       187       187         0         0       187       187         0         0
dram[31]:        672       747       672       747       656       747       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2260328 -   mf: uid=8145333, sid4294967295:w4294967295, part=0, addr=0x1f924000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259728), 
Ready @ 2260329 -   mf: uid=8145337, sid4294967295:w4294967295, part=0, addr=0x1f924080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259729), 
Ready @ 2260330 -   mf: uid=8145340, sid4294967295:w4294967295, part=0, addr=0x1f8d4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259730), 
Ready @ 2260332 -   mf: uid=8145342, sid4294967295:w4294967295, part=0, addr=0x1f8d4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259732), 
Ready @ 2260340 -   mf: uid=8145349, sid4294967295:w4294967295, part=0, addr=0x1f974080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259740), 
Ready @ 2260341 -   mf: uid=8145353, sid4294967295:w4294967295, part=0, addr=0x1f974000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259741), 
Ready @ 2260342 -   mf: uid=8145356, sid4294967295:w4294967295, part=0, addr=0x1f884000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259742), 
Ready @ 2260344 -   mf: uid=8145358, sid4294967295:w4294967295, part=0, addr=0x1f884080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259744), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696419 n_act=15 n_pre=3 n_ref_event=0 n_req=337 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.0002287
n_activity=1099 dram_eff=0.353
bk0: 64a 1696751i bk1: 64a 1696749i bk2: 64a 1696717i bk3: 64a 1696678i bk4: 32a 1696780i bk5: 32a 1696779i bk6: 0a 1696800i bk7: 0a 1696799i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696800i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955490
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.529412
Bank_Level_Parallism = 1.169697
Bank_Level_Parallism_Col = 1.154040
Bank_Level_Parallism_Ready = 1.046392
write_to_read_ratio_blp_rw_average = 0.126263
GrpLevelPara = 1.080808 

BW Util details:
bwutil = 0.000229 
total_CMD = 1696821 
util_bw = 388 
Wasted_Col = 413 
Wasted_Row = 24 
Idle = 1695996 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 319 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696419 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 337 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 388 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009950 
queue_avg = 0.002168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2260328 -   mf: uid=8145330, sid4294967295:w4294967295, part=1, addr=0x1f924100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259728), 
Ready @ 2260329 -   mf: uid=8145334, sid4294967295:w4294967295, part=1, addr=0x1f924180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259729), 
Ready @ 2260330 -   mf: uid=8145338, sid4294967295:w4294967295, part=1, addr=0x1f8d4180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259730), 
Ready @ 2260332 -   mf: uid=8145341, sid4294967295:w4294967295, part=1, addr=0x1f8d4100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259732), 
Ready @ 2260340 -   mf: uid=8145346, sid4294967295:w4294967295, part=1, addr=0x1f974180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259740), 
Ready @ 2260341 -   mf: uid=8145350, sid4294967295:w4294967295, part=1, addr=0x1f974100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259741), 
Ready @ 2260342 -   mf: uid=8145354, sid4294967295:w4294967295, part=1, addr=0x1f884100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259742), 
Ready @ 2260344 -   mf: uid=8145357, sid4294967295:w4294967295, part=1, addr=0x1f884180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259744), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696423 n_act=15 n_pre=3 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1077 dram_eff=0.3565
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955357
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.193196
Bank_Level_Parallism_Col = 1.173418
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.117722
GrpLevelPara = 1.081013 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 415 
Wasted_Row = 24 
Idle = 1695998 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696423 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 384 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010050 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2260326 -   mf: uid=8145328, sid4294967295:w4294967295, part=2, addr=0x1f924200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259726), 
Ready @ 2260328 -   mf: uid=8145331, sid4294967295:w4294967295, part=2, addr=0x1f924280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259728), 
Ready @ 2260329 -   mf: uid=8145335, sid4294967295:w4294967295, part=2, addr=0x1f8d4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259729), 
Ready @ 2260330 -   mf: uid=8145339, sid4294967295:w4294967295, part=2, addr=0x1f8d4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259730), 
Ready @ 2260338 -   mf: uid=8145344, sid4294967295:w4294967295, part=2, addr=0x1f974280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259738), 
Ready @ 2260340 -   mf: uid=8145347, sid4294967295:w4294967295, part=2, addr=0x1f974200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259740), 
Ready @ 2260341 -   mf: uid=8145351, sid4294967295:w4294967295, part=2, addr=0x1f884200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259741), 
Ready @ 2260342 -   mf: uid=8145355, sid4294967295:w4294967295, part=2, addr=0x1f884280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259742), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696422 n_act=15 n_pre=3 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1099 dram_eff=0.3494
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696713i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696799i bk7: 0a 1696798i bk8: 0a 1696799i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696800i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955357
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172121
Bank_Level_Parallism_Col = 1.151515
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.119949
GrpLevelPara = 1.077020 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 417 
Wasted_Row = 24 
Idle = 1695996 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696422 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 384 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007519 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224479
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2260325 -   mf: uid=8145327, sid4294967295:w4294967295, part=3, addr=0x1f924300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259725), 
Ready @ 2260326 -   mf: uid=8145329, sid4294967295:w4294967295, part=3, addr=0x1f924380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259726), 
Ready @ 2260328 -   mf: uid=8145332, sid4294967295:w4294967295, part=3, addr=0x1f8d4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259728), 
Ready @ 2260329 -   mf: uid=8145336, sid4294967295:w4294967295, part=3, addr=0x1f8d4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259729), 
Ready @ 2260337 -   mf: uid=8145343, sid4294967295:w4294967295, part=3, addr=0x1f974380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259737), 
Ready @ 2260338 -   mf: uid=8145345, sid4294967295:w4294967295, part=3, addr=0x1f974300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259738), 
Ready @ 2260340 -   mf: uid=8145348, sid4294967295:w4294967295, part=3, addr=0x1f884300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259740), 
Ready @ 2260341 -   mf: uid=8145352, sid4294967295:w4294967295, part=3, addr=0x1f884380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2259741), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696407 n_act=15 n_pre=3 n_ref_event=0 n_req=340 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0002357
n_activity=1116 dram_eff=0.3584
bk0: 64a 1696750i bk1: 64a 1696749i bk2: 64a 1696706i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696783i bk7: 0a 1696798i bk8: 0a 1696790i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696777i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.220238
Bank_Level_Parallism_Col = 1.199504
Bank_Level_Parallism_Ready = 1.077500
write_to_read_ratio_blp_rw_average = 0.138786
GrpLevelPara = 1.096654 

BW Util details:
bwutil = 0.000236 
total_CMD = 1696821 
util_bw = 400 
Wasted_Col = 416 
Wasted_Row = 24 
Idle = 1695981 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696407 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 340 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 400 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009662 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00222298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696379 n_act=16 n_pre=4 n_ref_event=0 n_req=347 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.0002522
n_activity=1178 dram_eff=0.3633
bk0: 64a 1696751i bk1: 64a 1696751i bk2: 64a 1696679i bk3: 64a 1696685i bk4: 32a 1696780i bk5: 32a 1696780i bk6: 0a 1696779i bk7: 0a 1696798i bk8: 0a 1696779i bk9: 0a 1696792i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696769i bk13: 0a 1696777i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953891
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.241657
Bank_Level_Parallism_Col = 1.218487
Bank_Level_Parallism_Ready = 1.065421
write_to_read_ratio_blp_rw_average = 0.175270
GrpLevelPara = 1.122449 

BW Util details:
bwutil = 0.000252 
total_CMD = 1696821 
util_bw = 428 
Wasted_Col = 414 
Wasted_Row = 27 
Idle = 1695952 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 313 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696379 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 347 
total_req = 428 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 428 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.013575 
queue_avg = 0.002161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696354 n_act=16 n_pre=4 n_ref_event=0 n_req=353 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.0002664
n_activity=1168 dram_eff=0.387
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696676i bk3: 64a 1696664i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696778i bk8: 0a 1696778i bk9: 0a 1696777i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696745i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954674
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 1.317726
Bank_Level_Parallism_Col = 1.292343
Bank_Level_Parallism_Ready = 1.103982
write_to_read_ratio_blp_rw_average = 0.191415
GrpLevelPara = 1.142691 

BW Util details:
bwutil = 0.000266 
total_CMD = 1696821 
util_bw = 452 
Wasted_Col = 419 
Wasted_Row = 26 
Idle = 1695924 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696354 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 353 
total_req = 452 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 452 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010707 
queue_avg = 0.002255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0022548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696369 n_act=16 n_pre=4 n_ref_event=0 n_req=349 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.000257
n_activity=1165 dram_eff=0.3742
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696676i bk3: 64a 1696678i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696785i bk8: 0a 1696778i bk9: 0a 1696786i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696787i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954155
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.689655
Bank_Level_Parallism = 1.256818
Bank_Level_Parallism_Col = 1.229586
Bank_Level_Parallism_Ready = 1.059633
write_to_read_ratio_blp_rw_average = 0.175148
GrpLevelPara = 1.126627 

BW Util details:
bwutil = 0.000257 
total_CMD = 1696821 
util_bw = 436 
Wasted_Col = 418 
Wasted_Row = 26 
Idle = 1695941 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696369 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 349 
total_req = 436 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 436 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008850 
queue_avg = 0.002291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00229075
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696374 n_act=16 n_pre=4 n_ref_event=0 n_req=348 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002546
n_activity=1166 dram_eff=0.3705
bk0: 64a 1696750i bk1: 64a 1696750i bk2: 64a 1696677i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696783i bk8: 0a 1696778i bk9: 0a 1696786i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696791i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954023
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.253986
Bank_Level_Parallism_Col = 1.223013
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.176750
GrpLevelPara = 1.118624 

BW Util details:
bwutil = 0.000255 
total_CMD = 1696821 
util_bw = 432 
Wasted_Col = 420 
Wasted_Row = 26 
Idle = 1695943 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696374 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 348 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 432 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011186 
queue_avg = 0.002183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00218349
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696374 n_act=16 n_pre=4 n_ref_event=0 n_req=348 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002546
n_activity=1166 dram_eff=0.3705
bk0: 64a 1696750i bk1: 64a 1696749i bk2: 64a 1696677i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696783i bk8: 0a 1696778i bk9: 0a 1696786i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696791i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954023
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.253697
Bank_Level_Parallism_Col = 1.222749
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.176540
GrpLevelPara = 1.118483 

BW Util details:
bwutil = 0.000255 
total_CMD = 1696821 
util_bw = 432 
Wasted_Col = 421 
Wasted_Row = 26 
Idle = 1695942 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696374 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 348 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 432 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011186 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224773
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696374 n_act=16 n_pre=4 n_ref_event=0 n_req=348 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002546
n_activity=1152 dram_eff=0.375
bk0: 64a 1696751i bk1: 64a 1696750i bk2: 64a 1696678i bk3: 64a 1696672i bk4: 32a 1696780i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696793i bk8: 0a 1696778i bk9: 0a 1696790i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696776i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954023
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.263158
Bank_Level_Parallism_Col = 1.237187
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.176400
GrpLevelPara = 1.117998 

BW Util details:
bwutil = 0.000255 
total_CMD = 1696821 
util_bw = 432 
Wasted_Col = 416 
Wasted_Row = 26 
Idle = 1695947 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696374 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 348 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 432 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011186 
queue_avg = 0.002191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696385 n_act=16 n_pre=4 n_ref_event=0 n_req=345 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0002475
n_activity=1168 dram_eff=0.3596
bk0: 64a 1696749i bk1: 64a 1696751i bk2: 64a 1696676i bk3: 64a 1696680i bk4: 32a 1696779i bk5: 32a 1696780i bk6: 0a 1696778i bk7: 0a 1696799i bk8: 0a 1696778i bk9: 0a 1696793i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696783i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953623
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.237113
Bank_Level_Parallism_Col = 1.211470
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.173238
GrpLevelPara = 1.103943 

BW Util details:
bwutil = 0.000248 
total_CMD = 1696821 
util_bw = 420 
Wasted_Col = 427 
Wasted_Row = 26 
Idle = 1695948 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696385 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 345 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 420 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009174 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219764
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696378 n_act=16 n_pre=4 n_ref_event=0 n_req=347 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.0002522
n_activity=1178 dram_eff=0.3633
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696677i bk3: 64a 1696684i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696779i bk7: 0a 1696798i bk8: 0a 1696779i bk9: 0a 1696792i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696769i bk13: 0a 1696777i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953891
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.239180
Bank_Level_Parallism_Col = 1.216152
Bank_Level_Parallism_Ready = 1.063084
write_to_read_ratio_blp_rw_average = 0.172209
GrpLevelPara = 1.119952 

BW Util details:
bwutil = 0.000252 
total_CMD = 1696821 
util_bw = 428 
Wasted_Col = 423 
Wasted_Row = 27 
Idle = 1695943 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696378 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 347 
total_req = 428 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 428 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011287 
queue_avg = 0.002231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223123
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696390 n_act=16 n_pre=4 n_ref_event=0 n_req=344 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002452
n_activity=1129 dram_eff=0.3685
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696676i bk3: 64a 1696678i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696799i bk8: 0a 1696778i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.252607
Bank_Level_Parallism_Col = 1.225845
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.158213
GrpLevelPara = 1.105072 

BW Util details:
bwutil = 0.000245 
total_CMD = 1696821 
util_bw = 416 
Wasted_Col = 421 
Wasted_Row = 26 
Idle = 1695958 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696390 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 344 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 416 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011601 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00228191
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696390 n_act=16 n_pre=4 n_ref_event=0 n_req=344 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002452
n_activity=1129 dram_eff=0.3685
bk0: 64a 1696749i bk1: 64a 1696750i bk2: 64a 1696676i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696798i bk8: 0a 1696778i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.255220
Bank_Level_Parallism_Col = 1.226118
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.158404
GrpLevelPara = 1.105200 

BW Util details:
bwutil = 0.000245 
total_CMD = 1696821 
util_bw = 416 
Wasted_Col = 420 
Wasted_Row = 26 
Idle = 1695959 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696390 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 344 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 416 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011601 
queue_avg = 0.002270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227013
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696390 n_act=16 n_pre=4 n_ref_event=0 n_req=344 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002452
n_activity=1129 dram_eff=0.3685
bk0: 64a 1696749i bk1: 64a 1696751i bk2: 64a 1696676i bk3: 64a 1696679i bk4: 32a 1696779i bk5: 32a 1696780i bk6: 0a 1696778i bk7: 0a 1696798i bk8: 0a 1696779i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696769i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.257576
Bank_Level_Parallism_Col = 1.229927
Bank_Level_Parallism_Ready = 1.079327
write_to_read_ratio_blp_rw_average = 0.158151
GrpLevelPara = 1.109489 

BW Util details:
bwutil = 0.000245 
total_CMD = 1696821 
util_bw = 416 
Wasted_Col = 415 
Wasted_Row = 27 
Idle = 1695963 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696390 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 344 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 416 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011601 
queue_avg = 0.002235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223536
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696390 n_act=16 n_pre=4 n_ref_event=0 n_req=344 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002452
n_activity=1129 dram_eff=0.3685
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696676i bk3: 64a 1696677i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696778i bk7: 0a 1696798i bk8: 0a 1696778i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696771i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.254925
Bank_Level_Parallism_Col = 1.225845
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.158213
GrpLevelPara = 1.105072 

BW Util details:
bwutil = 0.000245 
total_CMD = 1696821 
util_bw = 416 
Wasted_Col = 421 
Wasted_Row = 26 
Idle = 1695958 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696390 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 344 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 416 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011601 
queue_avg = 0.002278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227838
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696751i bk1: 64a 1696749i bk2: 64a 1696716i bk3: 64a 1696701i bk4: 32a 1696780i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.200252
Bank_Level_Parallism_Col = 1.177003
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120155
GrpLevelPara = 1.082687 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 398 
Wasted_Row = 12 
Idle = 1696027 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00195365
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.198999
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202437
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.198999
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207741
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696750i bk1: 64a 1696749i bk2: 64a 1696715i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.199498
Bank_Level_Parallism_Col = 1.176319
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119691
GrpLevelPara = 1.082368 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 401 
Wasted_Row = 12 
Idle = 1696024 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203439
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696751i bk1: 64a 1696749i bk2: 64a 1696716i bk3: 64a 1696702i bk4: 32a 1696780i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696799i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.197733
Bank_Level_Parallism_Col = 1.177003
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120155
GrpLevelPara = 1.082687 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 398 
Wasted_Row = 12 
Idle = 1696027 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00199255
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696751i bk2: 64a 1696714i bk3: 64a 1696703i bk4: 32a 1696779i bk5: 32a 1696780i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.200252
Bank_Level_Parallism_Col = 1.177003
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120155
GrpLevelPara = 1.082687 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 398 
Wasted_Row = 12 
Idle = 1696027 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00199491
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696715i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696792i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.196496
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0020338
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696750i bk1: 64a 1696749i bk2: 64a 1696715i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.199498
Bank_Level_Parallism_Col = 1.176319
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119691
GrpLevelPara = 1.082368 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 401 
Wasted_Row = 12 
Idle = 1696024 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203439
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.198999
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207741
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696750i bk2: 64a 1696714i bk3: 64a 1696702i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.199498
Bank_Level_Parallism_Col = 1.176319
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119691
GrpLevelPara = 1.082368 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 401 
Wasted_Row = 12 
Idle = 1696024 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203439
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696751i bk1: 64a 1696751i bk2: 64a 1696716i bk3: 64a 1696703i bk4: 32a 1696780i bk5: 32a 1696780i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.201521
Bank_Level_Parallism_Col = 1.178153
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120936
GrpLevelPara = 1.083225 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 393 
Wasted_Row = 12 
Idle = 1696032 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00195365
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696715i bk3: 64a 1696702i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696792i bk7: 0a 1696799i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.193992
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00199019
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.198999
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207741
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696750i bk1: 64a 1696750i bk2: 64a 1696715i bk3: 64a 1696702i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.176774
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120000
GrpLevelPara = 1.082581 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 399 
Wasted_Row = 12 
Idle = 1696026 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 316 
rwq = 0 
CCDLc_limit_alone = 316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00197074
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696751i bk1: 64a 1696749i bk2: 64a 1696716i bk3: 64a 1696701i bk4: 32a 1696780i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.200252
Bank_Level_Parallism_Col = 1.177003
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.120155
GrpLevelPara = 1.082687 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 398 
Wasted_Row = 12 
Idle = 1696027 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.001962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00196249
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1696821 n_nop=1696425 n_act=14 n_pre=2 n_ref_event=0 n_req=336 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.0002263
n_activity=1053 dram_eff=0.3647
bk0: 64a 1696749i bk1: 64a 1696749i bk2: 64a 1696714i bk3: 64a 1696701i bk4: 32a 1696779i bk5: 32a 1696779i bk6: 0a 1696791i bk7: 0a 1696798i bk8: 0a 1696792i bk9: 0a 1696797i bk10: 0a 1696821i bk11: 0a 1696821i bk12: 0a 1696799i bk13: 0a 1696782i bk14: 0a 1696821i bk15: 0a 1696821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.198999
Bank_Level_Parallism_Col = 1.175866
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.119384
GrpLevelPara = 1.082157 

BW Util details:
bwutil = 0.000226 
total_CMD = 1696821 
util_bw = 384 
Wasted_Col = 403 
Wasted_Row = 12 
Idle = 1696022 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1696821 
n_nop = 1696425 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 384 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203321

========= L2 cache stats =========
L2_cache_bank[0]: Access = 464, Miss = 224, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20528
L2_total_cache_misses = 12800
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1920
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10288
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21808
icnt_total_pkts_simt_to_mem=21808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21808
Req_Network_cycles = 2259768
Req_Network_injected_packets_per_cycle =       0.0097 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2090
Req_Bank_Level_Parallism =       1.1479
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 21808
Reply_Network_cycles = 2259768
Reply_Network_injected_packets_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle =        0.0006
Reply_Network_conflicts_per_cycle_util =       0.0775
Reply_Bank_Level_Parallism =       1.3104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 38 sec (5258 sec)
gpgpu_simulation_rate = 57383 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 452805
gpu_sim_insn = 60344488
gpu_ipc =     133.2682
gpu_tot_sim_cycle = 2712573
gpu_tot_sim_insn = 362067120
gpu_tot_ipc =     133.4774
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4937% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       1.1586
partiton_level_parallism_util_total  =       1.1497
L2_BW  =       0.3490 GB/Sec
L2_BW_total  =       0.3495 GB/Sec
gpu_total_sim_rate=57334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 430092
	L1D_total_cache_misses = 24680
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6202
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 596444544
gpgpu_n_tot_w_icount = 18638892
gpgpu_n_stall_shd_mem = 231156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 12288
gpgpu_n_mem_read_global = 12346
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 98328
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 229644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5178991	W0_Idle:56097	W0_Scoreboard:19120488	W1:72	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8610816
single_issue_nums: WS0:4512072	WS1:4512000	WS2:4512000	WS3:4512000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98768 {8:12346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 493840 {40:12346,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 21 
averagemflatency = 429 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:1698 	785 	1707 	3468 	4012 	1360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13882 	834 	11438 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1536 	0 	0 	12412 	354 	678 	2442 	7830 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25676 	441 	37 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	0 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         2        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581      6329      5915    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592      6317      5903    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603      6305      5890    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617      6290      5876    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    440629      6277      5863    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    440640      6265      5851    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    440650      6253      5839    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    440664      6238      5824    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500      5708      6124    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515      5695      6109    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746      6096      5683      6096    438758       535    438756    447631         0         0    438744       520         0         0 
dram[11]:      5671      6084    438745    441539      5671      6084    438757       533    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072    445495    440412      5657      6072       564    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057    445509    440426      5643      6057       563    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044    445519    440437      5630      6044       563    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032    445531    440449      5618      6032       561    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225      5811      6225       528       496       525       493         0         0       513       481         0         0 
dram[17]:      5799      6212      5283      6212      5799      6212       528       496       525       493         0         0       513       481         0         0 
dram[18]:      5787      6200      5272      6200      5787      6200       527       495       524       492         0         0       512       480         0         0 
dram[19]:      5772      6187      5259      6187      5772      6187       525       493       523       491         0         0       511       479         0         0 
dram[20]:      5759      6173    450411    438280      5759      6173    450423    444465    450421    444461         0         0    450409    444449         0         0 
dram[21]:      5747      6160    450411    438292      5747      6160    450423    444464    450421    444461         0         0    450409    444449         0         0 
dram[22]:      5735      6148    450410    438302      5735      6148    450422    444462    450418    444460         0         0    450406    444448         0         0 
dram[23]:      5720      6136    450409    438314      5720      6136    450421    444462    450418    444460         0         0    450406    444448         0         0 
dram[24]:      5605      6020    438732    432680      5605      6020    438744    438712    438741    438709         0         0    438729    438697         0         0 
dram[25]:      5591      6005    438730    432693      5591      6005    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[26]:      5578      5992    438730    432706      5578      5992    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[27]:      5566      5980    438729    432717      5566      5980    438741    438709    438737    438705         0         0    438725    438693         0         0 
dram[28]:      5554      5968      5050      5968      5554      5968       516       484       513       481         0         0       501       469         0         0 
dram[29]:      5539      5953      5035      5953      5539      5953       516       484       513       481         0         0       501       469         0         0 
dram[30]:      5526      5940      5023      5940      5526      5940       515       483       512       480         0         0       500       468         0         0 
dram[31]:      5514      5927      5013      5927      5514      5927       513       481       511       479         0         0       499       467         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  5.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 23.000000 22.000000 64.000000 64.000000  5.000000  2.000000  5.000000  2.000000      -nan      -nan  5.000000  2.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 22.666666 22.666666 64.000000 64.000000  4.000000  4.000000  4.000000  5.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  3.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 22.666666 22.333334 64.000000 64.000000  4.000000  2.000000  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 22.666666 22.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[17]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[18]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[19]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[20]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[21]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[22]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[23]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[24]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[25]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[26]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[27]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000  4.000000  2.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[28]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[29]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[30]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
dram[31]: 64.000000 64.000000 33.000000 33.000000 64.000000 64.000000  2.000000  2.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000      -nan      -nan 
average row locality = 13030/488 = 26.700819
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0        16         8         0         0        16         8        20         8         0         0        16         8         0         0 
dram[1]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[2]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[3]:         0         0        20         8         0         0        20         8        20         8         0         0        20         8         0         0 
dram[4]:         0         0        16        12         0         0        16         8        16        12         0         0        16        12         0         0 
dram[5]:         0         0        16        16         0         0        16        16        16        20         0         0        16        16         0         0 
dram[6]:         0         0        16        12         0         0        16        12        16        12         0         0        16        16         0         0 
dram[7]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[8]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[9]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[10]:         0         0        16         8         0         0        16         8        16        12         0         0        16         8         0         0 
dram[11]:         0         0        16        12         0         0        16         8        16        12         0         0        16        12         0         0 
dram[12]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[13]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[14]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[15]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[16]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[17]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[18]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[19]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[20]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[21]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[22]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[23]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[24]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[25]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[26]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[27]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[28]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[29]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[30]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
dram[31]:         0         0         8         8         0         0         8         8         8         8         0         0         8         8         0         0 
total dram writes = 2968
min_bank_accesses = 0!
chip skew: 132/64 = 2.06
average mf latency per bank:
dram[0]:       1101       788       833       716       855       712       748       748       598       748    none      none         752       748    none      none  
dram[1]:        923       779       826       708       847       704       748       748       748       748    none      none         748       748    none      none  
dram[2]:        915       771       820       701       839       695       748       748       748       748    none      none         748       748    none      none  
dram[3]:        906       762       775       693       829       686       599       748       598       748    none      none         598       748    none      none  
dram[4]:        896       752       804       648       819       677       748       770       748       498    none      none         748       498    none      none  
dram[5]:        887       744       797       613       811       668       748       385       748       306    none      none         748       388    none      none  
dram[6]:        879       736       791       636       803       660       748       505       748       498    none      none         748       383    none      none  
dram[7]:        869       726       783       628       793       651       748       504       748       498    none      none         748       517    none      none  
dram[8]:        718       860       663       739       642       784       748       498       748       498    none      none         748       504    none      none  
dram[9]:        708       851       655       731       632       775       748       498       748       504    none      none         748       502    none      none  
dram[10]:        699       841       648       763       623       765       748       748       748       498    none      none         748       751    none      none  
dram[11]:        690       832       641       715       614       756       748       761       748       498    none      none         748       498    none      none  
dram[12]:        681       824       634       748       605       748       748       748       748       748    none      none         748       748    none      none  
dram[13]:        672       815       626       740       596       739       748       748       748       748    none      none         748       748    none      none  
dram[14]:        662       804       619       731       586       729       748       748       748       748    none      none         748       748    none      none  
dram[15]:        654       796       612       723       578       720       748       748       748       748    none      none         748       748    none      none  
dram[16]:        752       895       767       807       676       819      1496       748      1496       748    none      none        1496       748    none      none  
dram[17]:        744       886       760       799       668       810      1496       748      1496       748    none      none        1496       748    none      none  
dram[18]:        736       877       753       791       660       802      1496       748      1496       748    none      none        1496       748    none      none  
dram[19]:        726       868       744       784       650       793      1496       748      1496       748    none      none        1496       748    none      none  
dram[20]:        716       859       662       775       640       784       748       748       748       748    none      none         748       748    none      none  
dram[21]:        707       850       655       767       632       774       748       748       748       748    none      none         748       748    none      none  
dram[22]:        700       841       648       760       624       766       748       748       748       748    none      none         748       748    none      none  
dram[23]:        690       833       641       752       614       758       748       748       748       748    none      none         748       748    none      none  
dram[24]:        681       824       634       745       605       748       748       748       748       748    none      none         748       748    none      none  
dram[25]:        673       814       627       737       597       739       748       748       748       748    none      none         748       748    none      none  
dram[26]:        662       804       619       728       587       729       748       748       748       748    none      none         748       748    none      none  
dram[27]:        654       796       612       720       578       720       748       748       748       748    none      none         748       748    none      none  
dram[28]:        646       788       673       713       570       712      1496       748      1496       748    none      none        1496       748    none      none  
dram[29]:        636       778       665       704       561       702      1496       748      1496       748    none      none        1496       748    none      none  
dram[30]:        626       768       656       696       551       693      1496       748      1496       748    none      none        1496       748    none      none  
dram[31]:        618       759       648       688       542       684      1496       748      1496       748    none      none        1496       748    none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       755      1025       739       187       187       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       747      1017       731       187       187       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       738      1009       722       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       728       999       712       191       187       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       719       989       703       187       235       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       711       981       695       187       225       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       703       973       687       187       209       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       693       963       677       187       206       187       187         0         0       187       245         0         0
dram[8]:        737       884       737       900       737       884       187       187       187       187         0         0       187       206         0         0
dram[9]:        726       874       726       890       726       874       187       187       187       226         0         0       187       200         0         0
dram[10]:        717       864       717       880       717       864       187       187       187       187         0         0       187       198         0         0
dram[11]:        708       856       708       872       708       856       187       217       187       187         0         0       187       187         0         0
dram[12]:        700       848       700       864       700       848       187       187       187       187         0         0       187       187         0         0
dram[13]:        690       838       690       854       690       838       187       187       187       187         0         0       187       187         0         0
dram[14]:        681       828       681       844       681       828       187       187       187       187         0         0       187       187         0         0
dram[15]:        672       820       672       836       672       820       187       187       187       187         0         0       187       187         0         0
dram[16]:        736       953       736       953       736       953       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       944       726       944       726       944       187       187       187       187         0         0       187       187         0         0
dram[18]:        718       936       718       936       718       936       187       187       187       187         0         0       187       187         0         0
dram[19]:        710       927       710       927       710       927       187       187       187       187         0         0       187       187         0         0
dram[20]:        700       917       700       917       700       917       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       908       690       908       690       908       187       187       187       187         0         0       187       187         0         0
dram[22]:        682       900       682       900       682       900       187       187       187       187         0         0       187       187         0         0
dram[23]:        674       892       674       892       674       892       187       187       187       187         0         0       187       187         0         0
dram[24]:        736       812       736       812       736       812       187       187       187       187         0         0       187       187         0         0
dram[25]:        728       802       728       802       728       802       187       187       187       187         0         0       187       187         0         0
dram[26]:        717       792       717       792       717       792       187       187       187       187         0         0       187       187         0         0
dram[27]:        708       784       708       784       708       784       187       187       187       187         0         0       187       187         0         0
dram[28]:        700       776       700       776       700       776       187       187       187       187         0         0       187       187         0         0
dram[29]:        692       766       692       766       692       766       187       187       187       187         0         0       187       187         0         0
dram[30]:        681       756       681       756       681       756       187       187       187       187         0         0       187       187         0         0
dram[31]:        672       747       672       747       672       747       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036326 n_act=16 n_pre=4 n_ref_event=0 n_req=409 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0002376
n_activity=1323 dram_eff=0.3658
bk0: 64a 2036755i bk1: 64a 2036753i bk2: 64a 2036683i bk3: 64a 2036682i bk4: 64a 2036755i bk5: 64a 2036753i bk6: 0a 2036791i bk7: 0a 2036803i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036776i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960880
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.203441
Bank_Level_Parallism_Col = 1.180483
Bank_Level_Parallism_Ready = 1.057851
write_to_read_ratio_blp_rw_average = 0.144806
GrpLevelPara = 1.091291 

BW Util details:
bwutil = 0.000238 
total_CMD = 2036825 
util_bw = 484 
Wasted_Col = 478 
Wasted_Row = 26 
Idle = 2035837 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036326 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 409 
total_req = 484 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 484 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010020 
queue_avg = 0.002024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036330 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1301 dram_eff=0.3689
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036681i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.222898
Bank_Level_Parallism_Col = 1.196429
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.137605
GrpLevelPara = 1.091387 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 481 
Wasted_Row = 26 
Idle = 2035838 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036330 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00209738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036329 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1323 dram_eff=0.3628
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036679i bk3: 64a 2036681i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036790i bk7: 0a 2036802i bk8: 0a 2036789i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036776i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.205258
Bank_Level_Parallism_Col = 1.178197
Bank_Level_Parallism_Ready = 1.058333
write_to_read_ratio_blp_rw_average = 0.139413
GrpLevelPara = 1.088050 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 483 
Wasted_Row = 26 
Idle = 2035836 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036329 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008065 
queue_avg = 0.002101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00210131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036314 n_act=16 n_pre=4 n_ref_event=0 n_req=412 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002435
n_activity=1340 dram_eff=0.3701
bk0: 64a 2036754i bk1: 64a 2036753i bk2: 64a 2036672i bk3: 64a 2036681i bk4: 64a 2036754i bk5: 64a 2036753i bk6: 0a 2036774i bk7: 0a 2036802i bk8: 0a 2036780i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036753i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.245264
Bank_Level_Parallism_Col = 1.217975
Bank_Level_Parallism_Ready = 1.082661
write_to_read_ratio_blp_rw_average = 0.154959
GrpLevelPara = 1.104339 

BW Util details:
bwutil = 0.000244 
total_CMD = 2036825 
util_bw = 496 
Wasted_Col = 481 
Wasted_Row = 26 
Idle = 2035822 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036314 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 412 
total_req = 496 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 496 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009785 
queue_avg = 0.002076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036319 n_act=16 n_pre=4 n_ref_event=0 n_req=411 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.0002416
n_activity=1350 dram_eff=0.3644
bk0: 64a 2036755i bk1: 64a 2036755i bk2: 64a 2036683i bk3: 64a 2036689i bk4: 64a 2036755i bk5: 64a 2036755i bk6: 0a 2036783i bk7: 0a 2036802i bk8: 0a 2036783i bk9: 0a 2036796i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036773i bk13: 0a 2036781i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961071
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.211907
Bank_Level_Parallism_Col = 1.190576
Bank_Level_Parallism_Ready = 1.056911
write_to_read_ratio_blp_rw_average = 0.152880
GrpLevelPara = 1.106806 

BW Util details:
bwutil = 0.000242 
total_CMD = 2036825 
util_bw = 492 
Wasted_Col = 472 
Wasted_Row = 27 
Idle = 2035834 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036319 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 411 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 492 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011858 
queue_avg = 0.001985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036294 n_act=16 n_pre=4 n_ref_event=0 n_req=417 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.0002533
n_activity=1340 dram_eff=0.3851
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036668i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036782i bk8: 0a 2036782i bk9: 0a 2036781i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036749i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961631
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 1.279138
Bank_Level_Parallism_Col = 1.255578
Bank_Level_Parallism_Ready = 1.091085
write_to_read_ratio_blp_rw_average = 0.167343
GrpLevelPara = 1.124746 

BW Util details:
bwutil = 0.000253 
total_CMD = 2036825 
util_bw = 516 
Wasted_Col = 479 
Wasted_Row = 26 
Idle = 2035804 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036294 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 417 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 516 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000253 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009416 
queue_avg = 0.002071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036309 n_act=16 n_pre=4 n_ref_event=0 n_req=413 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.0002455
n_activity=1337 dram_eff=0.374
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036682i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036789i bk8: 0a 2036782i bk9: 0a 2036790i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036791i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961259
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.689655
Bank_Level_Parallism = 1.225100
Bank_Level_Parallism_Col = 1.200206
Bank_Level_Parallism_Ready = 1.052000
write_to_read_ratio_blp_rw_average = 0.152735
GrpLevelPara = 1.110423 

BW Util details:
bwutil = 0.000245 
total_CMD = 2036825 
util_bw = 500 
Wasted_Col = 478 
Wasted_Row = 26 
Idle = 2035821 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036309 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 413 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 500 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.007752 
queue_avg = 0.002115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036314 n_act=16 n_pre=4 n_ref_event=0 n_req=412 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002435
n_activity=1338 dram_eff=0.3707
bk0: 64a 2036754i bk1: 64a 2036754i bk2: 64a 2036681i bk3: 64a 2036681i bk4: 64a 2036754i bk5: 64a 2036754i bk6: 0a 2036782i bk7: 0a 2036787i bk8: 0a 2036782i bk9: 0a 2036790i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036795i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.223000
Bank_Level_Parallism_Col = 1.194819
Bank_Level_Parallism_Ready = 1.054435
write_to_read_ratio_blp_rw_average = 0.154404
GrpLevelPara = 1.103627 

BW Util details:
bwutil = 0.000244 
total_CMD = 2036825 
util_bw = 496 
Wasted_Col = 478 
Wasted_Row = 26 
Idle = 2035825 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036314 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 412 
total_req = 496 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 496 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009785 
queue_avg = 0.002008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00200803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036314 n_act=16 n_pre=4 n_ref_event=0 n_req=412 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002435
n_activity=1338 dram_eff=0.3707
bk0: 64a 2036754i bk1: 64a 2036753i bk2: 64a 2036681i bk3: 64a 2036681i bk4: 64a 2036754i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036787i bk8: 0a 2036782i bk9: 0a 2036790i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036795i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.222555
Bank_Level_Parallism_Col = 1.194416
Bank_Level_Parallism_Ready = 1.054435
write_to_read_ratio_blp_rw_average = 0.154085
GrpLevelPara = 1.103413 

BW Util details:
bwutil = 0.000244 
total_CMD = 2036825 
util_bw = 496 
Wasted_Col = 480 
Wasted_Row = 26 
Idle = 2035823 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036314 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 412 
total_req = 496 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 496 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009785 
queue_avg = 0.002072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207185
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036314 n_act=16 n_pre=4 n_ref_event=0 n_req=412 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002435
n_activity=1324 dram_eff=0.3746
bk0: 64a 2036755i bk1: 64a 2036754i bk2: 64a 2036682i bk3: 64a 2036676i bk4: 64a 2036755i bk5: 64a 2036754i bk6: 0a 2036782i bk7: 0a 2036797i bk8: 0a 2036782i bk9: 0a 2036794i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036780i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.678571
Bank_Level_Parallism = 1.230924
Bank_Level_Parallism_Col = 1.207076
Bank_Level_Parallism_Ready = 1.066532
write_to_read_ratio_blp_rw_average = 0.154006
GrpLevelPara = 1.103018 

BW Util details:
bwutil = 0.000244 
total_CMD = 2036825 
util_bw = 496 
Wasted_Col = 474 
Wasted_Row = 26 
Idle = 2035829 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036314 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 412 
total_req = 496 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 496 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009785 
queue_avg = 0.002011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00201097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036325 n_act=16 n_pre=4 n_ref_event=0 n_req=409 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0002376
n_activity=1340 dram_eff=0.3612
bk0: 64a 2036753i bk1: 64a 2036755i bk2: 64a 2036680i bk3: 64a 2036684i bk4: 64a 2036753i bk5: 64a 2036755i bk6: 0a 2036782i bk7: 0a 2036803i bk8: 0a 2036782i bk9: 0a 2036797i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036787i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960880
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.640000
Bank_Level_Parallism = 1.207831
Bank_Level_Parallism_Col = 1.184375
Bank_Level_Parallism_Ready = 1.061983
write_to_read_ratio_blp_rw_average = 0.151042
GrpLevelPara = 1.090625 

BW Util details:
bwutil = 0.000238 
total_CMD = 2036825 
util_bw = 484 
Wasted_Col = 486 
Wasted_Row = 26 
Idle = 2035829 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036325 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 409 
total_req = 484 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 484 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00201637
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036318 n_act=16 n_pre=4 n_ref_event=0 n_req=411 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.0002416
n_activity=1350 dram_eff=0.3644
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036681i bk3: 64a 2036688i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036783i bk7: 0a 2036802i bk8: 0a 2036783i bk9: 0a 2036796i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036773i bk13: 0a 2036781i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961071
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.209581
Bank_Level_Parallism_Col = 1.188406
Bank_Level_Parallism_Ready = 1.054878
write_to_read_ratio_blp_rw_average = 0.150104
GrpLevelPara = 1.104555 

BW Util details:
bwutil = 0.000242 
total_CMD = 2036825 
util_bw = 492 
Wasted_Col = 483 
Wasted_Row = 27 
Idle = 2035823 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036318 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 411 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 492 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009862 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00205614
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036330 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1301 dram_eff=0.3689
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036682i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036803i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.220871
Bank_Level_Parallism_Col = 1.196429
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.137605
GrpLevelPara = 1.091387 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 481 
Wasted_Row = 26 
Idle = 2035838 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036330 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00210131
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036330 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1301 dram_eff=0.3689
bk0: 64a 2036753i bk1: 64a 2036754i bk2: 64a 2036680i bk3: 64a 2036681i bk4: 64a 2036753i bk5: 64a 2036754i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.223350
Bank_Level_Parallism_Col = 1.196842
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.137895
GrpLevelPara = 1.091579 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 479 
Wasted_Row = 26 
Idle = 2035840 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036330 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00208953
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036330 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1301 dram_eff=0.3689
bk0: 64a 2036753i bk1: 64a 2036755i bk2: 64a 2036680i bk3: 64a 2036683i bk4: 64a 2036753i bk5: 64a 2036755i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036783i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036773i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.225280
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.137566
GrpLevelPara = 1.095238 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 474 
Wasted_Row = 27 
Idle = 2035844 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036330 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00205467
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036330 n_act=16 n_pre=4 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1301 dram_eff=0.3689
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036681i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.222898
Bank_Level_Parallism_Col = 1.196429
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.137605
GrpLevelPara = 1.091387 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 481 
Wasted_Row = 26 
Idle = 2035838 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036330 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 480 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010101 
queue_avg = 0.002097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00209738
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713085 -   mf: uid=9774387, sid4294967295:w4294967295, part=16, addr=0x1f925000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774395, sid4294967295:w4294967295, part=16, addr=0x1f925080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774401, sid4294967295:w4294967295, part=16, addr=0x1f8d5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
Ready @ 2713089 -   mf: uid=9774405, sid4294967295:w4294967295, part=16, addr=0x1f8d5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712489), 
Ready @ 2713097 -   mf: uid=9774413, sid4294967295:w4294967295, part=16, addr=0x1f975080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712497), 
Ready @ 2713098 -   mf: uid=9774417, sid4294967295:w4294967295, part=16, addr=0x1f975000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712498), 
Ready @ 2713099 -   mf: uid=9774420, sid4294967295:w4294967295, part=16, addr=0x1f885000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712499), 
Ready @ 2713101 -   mf: uid=9774422, sid4294967295:w4294967295, part=16, addr=0x1f885080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712501), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036755i bk1: 64a 2036753i bk2: 64a 2036720i bk3: 64a 2036705i bk4: 64a 2036755i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.173391
Bank_Level_Parallism_Col = 1.152731
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.103679
GrpLevelPara = 1.071349 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 457 
Wasted_Row = 12 
Idle = 2035908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00181312
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713085 -   mf: uid=9774381, sid4294967295:w4294967295, part=17, addr=0x1f925100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774388, sid4294967295:w4294967295, part=17, addr=0x1f925180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774396, sid4294967295:w4294967295, part=17, addr=0x1f8d5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
Ready @ 2713089 -   mf: uid=9774402, sid4294967295:w4294967295, part=17, addr=0x1f8d5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712489), 
Ready @ 2713097 -   mf: uid=9774410, sid4294967295:w4294967295, part=17, addr=0x1f975180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712497), 
Ready @ 2713098 -   mf: uid=9774414, sid4294967295:w4294967295, part=17, addr=0x1f975100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712498), 
Ready @ 2713099 -   mf: uid=9774418, sid4294967295:w4294967295, part=17, addr=0x1f885100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712499), 
Ready @ 2713101 -   mf: uid=9774421, sid4294967295:w4294967295, part=17, addr=0x1f885180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712501), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036718i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172264
Bank_Level_Parallism_Col = 1.151716
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.102990
GrpLevelPara = 1.070875 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 463 
Wasted_Row = 12 
Idle = 2035902 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00188381
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713083 -   mf: uid=9774377, sid4294967295:w4294967295, part=18, addr=0x1f925200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712483), 
Ready @ 2713085 -   mf: uid=9774382, sid4294967295:w4294967295, part=18, addr=0x1f925280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774389, sid4294967295:w4294967295, part=18, addr=0x1f8d5280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774397, sid4294967295:w4294967295, part=18, addr=0x1f8d5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
Ready @ 2713095 -   mf: uid=9774408, sid4294967295:w4294967295, part=18, addr=0x1f975280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712495), 
Ready @ 2713097 -   mf: uid=9774411, sid4294967295:w4294967295, part=18, addr=0x1f975200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712497), 
Ready @ 2713098 -   mf: uid=9774415, sid4294967295:w4294967295, part=18, addr=0x1f885200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712498), 
Ready @ 2713099 -   mf: uid=9774419, sid4294967295:w4294967295, part=18, addr=0x1f885280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712499), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036718i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172264
Bank_Level_Parallism_Col = 1.151716
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.102990
GrpLevelPara = 1.070875 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 463 
Wasted_Row = 12 
Idle = 2035902 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00193684
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713082 -   mf: uid=9774375, sid4294967295:w4294967295, part=19, addr=0x1f925300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712482), 
Ready @ 2713083 -   mf: uid=9774378, sid4294967295:w4294967295, part=19, addr=0x1f925380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712483), 
Ready @ 2713085 -   mf: uid=9774383, sid4294967295:w4294967295, part=19, addr=0x1f8d5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774390, sid4294967295:w4294967295, part=19, addr=0x1f8d5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713094 -   mf: uid=9774407, sid4294967295:w4294967295, part=19, addr=0x1f975380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712494), 
Ready @ 2713095 -   mf: uid=9774409, sid4294967295:w4294967295, part=19, addr=0x1f975300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712495), 
Ready @ 2713097 -   mf: uid=9774412, sid4294967295:w4294967295, part=19, addr=0x1f885300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712497), 
Ready @ 2713098 -   mf: uid=9774416, sid4294967295:w4294967295, part=19, addr=0x1f885380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712498), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036754i bk1: 64a 2036753i bk2: 64a 2036719i bk3: 64a 2036705i bk4: 64a 2036754i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172826
Bank_Level_Parallism_Col = 1.152222
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.103333
GrpLevelPara = 1.071111 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 460 
Wasted_Row = 12 
Idle = 2035905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00189412
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036755i bk1: 64a 2036753i bk2: 64a 2036682i bk3: 64a 2036706i bk4: 64a 2036755i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036803i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.227795
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.140107
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 463 
Wasted_Row = 14 
Idle = 2035868 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00187743
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036753i bk1: 64a 2036755i bk2: 64a 2036680i bk3: 64a 2036707i bk4: 64a 2036753i bk5: 64a 2036755i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.229885
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.140107
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 463 
Wasted_Row = 14 
Idle = 2035868 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0018794
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036681i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036783i bk7: 0a 2036802i bk8: 0a 2036783i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036773i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.227414
Bank_Level_Parallism_Col = 1.201064
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.138298
GrpLevelPara = 1.095745 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 468 
Wasted_Row = 15 
Idle = 2035862 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019172
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036754i bk1: 64a 2036753i bk2: 64a 2036681i bk3: 64a 2036705i bk4: 64a 2036754i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.229167
Bank_Level_Parallism_Col = 1.199360
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.139659
GrpLevelPara = 1.092751 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 466 
Wasted_Row = 14 
Idle = 2035865 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 383 
rwq = 0 
CCDLc_limit_alone = 383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00191916
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036680i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.228453
Bank_Level_Parallism_Col = 1.198725
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.139214
GrpLevelPara = 1.092455 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 469 
Wasted_Row = 14 
Idle = 2035862 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00196188
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036753i bk1: 64a 2036754i bk2: 64a 2036680i bk3: 64a 2036706i bk4: 64a 2036753i bk5: 64a 2036754i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.229167
Bank_Level_Parallism_Col = 1.199360
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.139659
GrpLevelPara = 1.092751 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 466 
Wasted_Row = 14 
Idle = 2035865 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 383 
rwq = 0 
CCDLc_limit_alone = 383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00191916
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036755i bk1: 64a 2036755i bk2: 64a 2036682i bk3: 64a 2036707i bk4: 64a 2036755i bk5: 64a 2036755i bk6: 0a 2036782i bk7: 0a 2036802i bk8: 0a 2036782i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036775i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.231335
Bank_Level_Parallism_Col = 1.201292
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.141012
GrpLevelPara = 1.093649 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 457 
Wasted_Row = 14 
Idle = 2035874 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00183815
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036332 n_act=15 n_pre=3 n_ref_event=0 n_req=408 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002357
n_activity=1277 dram_eff=0.3759
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036681i bk3: 64a 2036706i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036783i bk7: 0a 2036803i bk8: 0a 2036783i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036773i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.225338
Bank_Level_Parallism_Col = 1.201064
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.138298
GrpLevelPara = 1.095745 

BW Util details:
bwutil = 0.000236 
total_CMD = 2036825 
util_bw = 480 
Wasted_Col = 468 
Wasted_Row = 15 
Idle = 2035862 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036332 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 408 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 480 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.010142 
queue_avg = 0.001874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.001874
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713073 -   mf: uid=9774365, sid4294967295:w4294967295, part=28, addr=0x1f925c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712473), 
Ready @ 2713074 -   mf: uid=9774369, sid4294967295:w4294967295, part=28, addr=0x1f925c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712474), 
Ready @ 2713075 -   mf: uid=9774372, sid4294967295:w4294967295, part=28, addr=0x1f8d5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712475), 
Ready @ 2713077 -   mf: uid=9774374, sid4294967295:w4294967295, part=28, addr=0x1f8d5c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712477), 
Ready @ 2713085 -   mf: uid=9774391, sid4294967295:w4294967295, part=28, addr=0x1f975c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774398, sid4294967295:w4294967295, part=28, addr=0x1f975c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774403, sid4294967295:w4294967295, part=28, addr=0x1f885c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
Ready @ 2713089 -   mf: uid=9774406, sid4294967295:w4294967295, part=28, addr=0x1f885c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712489), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036718i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172264
Bank_Level_Parallism_Col = 1.151716
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.102990
GrpLevelPara = 1.070875 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 463 
Wasted_Row = 12 
Idle = 2035902 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00193684
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713073 -   mf: uid=9774362, sid4294967295:w4294967295, part=29, addr=0x1f925d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712473), 
Ready @ 2713074 -   mf: uid=9774366, sid4294967295:w4294967295, part=29, addr=0x1f925d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712474), 
Ready @ 2713075 -   mf: uid=9774370, sid4294967295:w4294967295, part=29, addr=0x1f8d5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712475), 
Ready @ 2713077 -   mf: uid=9774373, sid4294967295:w4294967295, part=29, addr=0x1f8d5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712477), 
Ready @ 2713085 -   mf: uid=9774384, sid4294967295:w4294967295, part=29, addr=0x1f975d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774392, sid4294967295:w4294967295, part=29, addr=0x1f975d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774399, sid4294967295:w4294967295, part=29, addr=0x1f885d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
Ready @ 2713089 -   mf: uid=9774404, sid4294967295:w4294967295, part=29, addr=0x1f885d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712489), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036754i bk1: 64a 2036754i bk2: 64a 2036719i bk3: 64a 2036706i bk4: 64a 2036754i bk5: 64a 2036754i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.173391
Bank_Level_Parallism_Col = 1.152731
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.103679
GrpLevelPara = 1.071349 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 457 
Wasted_Row = 12 
Idle = 2035908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00183079
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713071 -   mf: uid=9774360, sid4294967295:w4294967295, part=30, addr=0x1f925e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712471), 
Ready @ 2713073 -   mf: uid=9774363, sid4294967295:w4294967295, part=30, addr=0x1f925e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712473), 
Ready @ 2713074 -   mf: uid=9774367, sid4294967295:w4294967295, part=30, addr=0x1f8d5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712474), 
Ready @ 2713075 -   mf: uid=9774371, sid4294967295:w4294967295, part=30, addr=0x1f8d5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712475), 
Ready @ 2713083 -   mf: uid=9774379, sid4294967295:w4294967295, part=30, addr=0x1f975e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712483), 
Ready @ 2713085 -   mf: uid=9774385, sid4294967295:w4294967295, part=30, addr=0x1f975e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774393, sid4294967295:w4294967295, part=30, addr=0x1f885e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
Ready @ 2713087 -   mf: uid=9774400, sid4294967295:w4294967295, part=30, addr=0x1f885e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712487), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036755i bk1: 64a 2036753i bk2: 64a 2036720i bk3: 64a 2036705i bk4: 64a 2036755i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.173391
Bank_Level_Parallism_Col = 1.152731
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.103679
GrpLevelPara = 1.071349 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 457 
Wasted_Row = 12 
Idle = 2035908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00182195
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 2713070 -   mf: uid=9774359, sid4294967295:w4294967295, part=31, addr=0x1f925f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712470), 
Ready @ 2713071 -   mf: uid=9774361, sid4294967295:w4294967295, part=31, addr=0x1f925f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712471), 
Ready @ 2713073 -   mf: uid=9774364, sid4294967295:w4294967295, part=31, addr=0x1f8d5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712473), 
Ready @ 2713074 -   mf: uid=9774368, sid4294967295:w4294967295, part=31, addr=0x1f8d5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712474), 
Ready @ 2713082 -   mf: uid=9774376, sid4294967295:w4294967295, part=31, addr=0x1f975f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712482), 
Ready @ 2713083 -   mf: uid=9774380, sid4294967295:w4294967295, part=31, addr=0x1f975f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712483), 
Ready @ 2713085 -   mf: uid=9774386, sid4294967295:w4294967295, part=31, addr=0x1f885f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712485), 
Ready @ 2713086 -   mf: uid=9774394, sid4294967295:w4294967295, part=31, addr=0x1f885f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2712486), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036825 n_nop=2036365 n_act=14 n_pre=2 n_ref_event=0 n_req=400 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.00022
n_activity=1225 dram_eff=0.3657
bk0: 64a 2036753i bk1: 64a 2036753i bk2: 64a 2036718i bk3: 64a 2036705i bk4: 64a 2036753i bk5: 64a 2036753i bk6: 0a 2036795i bk7: 0a 2036802i bk8: 0a 2036796i bk9: 0a 2036801i bk10: 0a 2036825i bk11: 0a 2036825i bk12: 0a 2036803i bk13: 0a 2036786i bk14: 0a 2036825i bk15: 0a 2036825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965000
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.172264
Bank_Level_Parallism_Col = 1.151716
Bank_Level_Parallism_Ready = 1.049107
write_to_read_ratio_blp_rw_average = 0.102990
GrpLevelPara = 1.070875 

BW Util details:
bwutil = 0.000220 
total_CMD = 2036825 
util_bw = 448 
Wasted_Col = 463 
Wasted_Row = 12 
Idle = 2035902 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2036825 
n_nop = 2036365 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 400 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 448 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008696 
queue_avg = 0.001893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00189265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 506, Miss = 256, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 24634
L2_total_cache_misses = 15360
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2304
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12346
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26170
icnt_total_pkts_simt_to_mem=26170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26170
Req_Network_cycles = 2712573
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2108
Req_Bank_Level_Parallism =       1.1497
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 26170
Reply_Network_cycles = 2712573
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0738
Reply_Bank_Level_Parallism =       1.3119
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 15 sec (6315 sec)
gpgpu_simulation_rate = 57334 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 7: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 7 
gpu_sim_cycle = 450174
gpu_sim_insn = 60344392
gpu_ipc =     134.0468
gpu_tot_sim_cycle = 3162747
gpu_tot_sim_insn = 422411512
gpu_tot_ipc =     133.5584
gpu_tot_issued_cta = 28
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0097
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.1356
partiton_level_parallism_util_total  =       1.1476
L2_BW  =       0.3512 GB/Sec
L2_BW_total  =       0.3497 GB/Sec
gpu_total_sim_rate=57322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17924, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 501778
	L1D_total_cache_misses = 28796
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7238
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487442
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 695851840
gpgpu_n_tot_w_icount = 21745370
gpgpu_n_stall_shd_mem = 269686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 14336
gpgpu_n_mem_read_global = 14406
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7368704
gpgpu_n_store_insn = 114716
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 344064
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 267922
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6081936	W0_Idle:63600	W0_Scoreboard:22292796	W1:84	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:11010048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10045952
single_issue_nums: WS0:5264084	WS1:5264000	WS2:5264000	WS3:5264000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115248 {8:14406,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 576240 {40:14406,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 114688 {8:14336,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 29 
averagemflatency = 428 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:1975 	899 	1902 	3909 	4243 	2351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16198 	933 	13373 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1792 	0 	0 	14483 	413 	791 	3135 	8849 	1071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29881 	568 	57 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[1]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[2]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64        32         0         0         5        32         0         0         0         0         0         0         0         0 
dram[4]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[5]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[6]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[7]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[9]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[10]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[11]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[12]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[15]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[16]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[17]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[18]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[19]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[20]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[21]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[22]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[23]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[24]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[25]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[26]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[27]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[28]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[29]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[30]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[31]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581      6329      5915    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592      6317      5903    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603      6305      5890    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617      6290      5876    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    444088      6277      5863    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    444097      6265      5851    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    444109      6253      5839    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    444123      6238      5824    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500      5708      6124    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515      5695      6109    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746    440387      5683      6096    438758    440400    438756    447631         0         0    438744       520         0         0 
dram[11]:      5671      6084    438745    441539      5671      6084    438757    441583    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072    445495    443871      5657      6072      5093    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057    445509    443883      5643      6057      5080    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044    445519    443896      5630      6044      5067    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032    445531    443907      5618      6032      5057    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225      5811      6225      5283      5729       525       493         0         0       513       481         0         0 
dram[17]:      5799      6212      5283      6212      5799      6212      5271      5716       525       493         0         0       513       481         0         0 
dram[18]:      5787      6200      5272      6200      5787      6200      5260      5705       524       492         0         0       512       480         0         0 
dram[19]:      5772      6187      5259      6187      5772      6187      5247      5694       523       491         0         0       511       479         0         0 
dram[20]:      5759      6173    450411    438280      5759      6173    450423    444465    450421    444461         0         0    450409    444449         0         0 
dram[21]:      5747      6160    450411    438292      5747      6160    450423    444464    450421    444461         0         0    450409    444449         0         0 
dram[22]:      5735      6148    450410    438302      5735      6148    450422    444462    450418    444460         0         0    450406    444448         0         0 
dram[23]:      5720      6136    450409    438314      5720      6136    450421    444462    450418    444460         0         0    450406    444448         0         0 
dram[24]:      5605      6020    438732    432680      5605      6020    438744    438712    438741    438709         0         0    438729    438697         0         0 
dram[25]:      5591      6005    438730    432693      5591      6005    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[26]:      5578      5992    438730    432706      5578      5992    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[27]:      5566      5980    438729    432717      5566      5980    438741    438709    438737    438705         0         0    438725    438693         0         0 
dram[28]:      5554      5968      5050      5968      5554      5968      5038      5484       513       481         0         0       501       469         0         0 
dram[29]:      5539      5953      5035      5953      5539      5953      5023      5469       513       481         0         0       501       469         0         0 
dram[30]:      5526      5940      5023      5940      5526      5940      5011      5457       512       480         0         0       500       468         0         0 
dram[31]:      5514      5927      5013      5927      5514      5927      5001      5446       511       479         0         0       499       467         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 18.000000 12.000000  5.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 18.000000 12.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 18.000000 12.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 23.000000 17.000000 64.000000 64.000000 18.500000 12.000000  5.000000  4.000000      -nan      -nan  5.000000  4.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 18.000000 12.000000  4.000000  5.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 18.000000 12.666667  4.000000  7.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 18.000000 12.333333  4.000000  5.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 18.000000 12.333333  4.000000  5.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 18.000000 12.666667  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 18.000000 12.666667  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 18.000000 12.333333  4.000000  6.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 18.000000 12.000000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 22.666666 16.750000 64.000000 64.000000 18.000000 11.666667  4.000000  3.000000      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 18.000000 12.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 22.666666 16.750000 64.000000 64.000000 18.000000 11.666667  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 18.000000 12.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[17]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[18]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[19]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[20]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[21]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[22]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[23]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[24]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[25]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[26]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[27]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[28]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[29]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[30]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[31]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 18.000000 17.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
average row locality = 15279/592 = 25.809122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
total dram reads = 14336
min_bank_accesses = 0!
chip skew: 448/448 = 1.00
number of total write accesses:
dram[0]:         0         0        16        16         0         0        16        16        20        16         0         0        16        16         0         0 
dram[1]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[2]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[3]:         0         0        20        16         0         0        20        16        20        16         0         0        20        16         0         0 
dram[4]:         0         0        16        20         0         0        16        16        16        20         0         0        16        20         0         0 
dram[5]:         0         0        16        24         0         0        16        24        16        28         0         0        16        24         0         0 
dram[6]:         0         0        16        20         0         0        16        20        16        20         0         0        16        24         0         0 
dram[7]:         0         0        16        20         0         0        16        20        16        20         0         0        16        20         0         0 
dram[8]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[9]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[10]:         0         0        16        20         0         0        16        20        16        24         0         0        16        20         0         0 
dram[11]:         0         0        16        24         0         0        16        16        16        24         0         0        16        24         0         0 
dram[12]:         0         0        16        12         0         0        16        12        16        12         0         0        16        12         0         0 
dram[13]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[14]:         0         0        16        12         0         0        16        12        16        16         0         0        16        16         0         0 
dram[15]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[16]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[17]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[18]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[19]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[20]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[21]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[22]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[23]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[24]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[25]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[26]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[27]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[28]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[29]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[30]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[31]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
total dram writes = 3772
min_bank_accesses = 0!
chip skew: 164/96 = 1.71
average mf latency per bank:
dram[0]:       1148       800       833       719       855       712       819       724       598       748    none      none         752       748    none      none  
dram[1]:        935       792       826       712       847       704       814       718       748       748    none      none         748       748    none      none  
dram[2]:        927       783       820       706       839       695       808       713       748       748    none      none         748       748    none      none  
dram[3]:        918       775       775       699       829       686       741       707       598       748    none      none         598       748    none      none  
dram[4]:        908       764       804       658       819       677       795       704       748       598    none      none         748       598    none      none  
dram[5]:        899       756       797       626       811       668       790       598       748       432    none      none         748       508    none      none  
dram[6]:        891       748       791       647       803       660       784       637       748       598    none      none         748       505    none      none  
dram[7]:        881       739       783       640       793       651       778       632       748       598    none      none         748       609    none      none  
dram[8]:        730       872       663       706       642       784       677       662       748       498    none      none         748       501    none      none  
dram[9]:        720       863       655       699       632       775       670       656       748       501    none      none         748       500    none      none  
dram[10]:        712       853       648       725       623       765       664       701       748       498    none      none         748       599    none      none  
dram[11]:        703       844       641       686       614       756       659       758       748       498    none      none         748       498    none      none  
dram[12]:        693       836       634       788       605       748       653       820       748      1010    none      none         748      1006    none      none  
dram[13]:        684       827       626       741       596       739       646       742       748       754    none      none         748       749    none      none  
dram[14]:        675       817       619       773       586       729       640       805       748       748    none      none         748       748    none      none  
dram[15]:        666       808       612       726       578       720       634       731       748       749    none      none         748       748    none      none  
dram[16]:        765       907       691       807       676       819       700       805       748       748    none      none         748       748    none      none  
dram[17]:        756       898       684       799       668       810       694       798       748       748    none      none         748       748    none      none  
dram[18]:        748       889       677       791       660       802       689       791       748       748    none      none         748       748    none      none  
dram[19]:        739       881       670       784       650       793       683       784       748       748    none      none         748       748    none      none  
dram[20]:        729       871       662       775       640       784       676       776       748       748    none      none         748       748    none      none  
dram[21]:        720       862       655       767       632       774       670       769       748       748    none      none         748       748    none      none  
dram[22]:        712       854       648       760       624       766       665       762       748       748    none      none         748       748    none      none  
dram[23]:        703       846       641       752       614       758       659       756       748       748    none      none         748       748    none      none  
dram[24]:        693       836       634       745       605       748       653       748       748       748    none      none         748       748    none      none  
dram[25]:        685       827       627       737       597       739       647       741       748       748    none      none         748       748    none      none  
dram[26]:        675       817       619       728       587       729       640       733       748       748    none      none         748       748    none      none  
dram[27]:        666       808       612       720       578       720       635       726       748       748    none      none         748       748    none      none  
dram[28]:        658       800       605       713       570       712       629       719       748       748    none      none         748       748    none      none  
dram[29]:        649       790       598       704       561       702       623       711       748       748    none      none         748       748    none      none  
dram[30]:        639       781       590       696       551       693       616       704       748       748    none      none         748       748    none      none  
dram[31]:        630       771       583       688       542       684       611       696       748       748    none      none         748       748    none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       755      1025       739      1041       755       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       747      1017       731      1033       747       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       738      1009       722      1025       738       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       728       999       712      1015       728       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       719       989       703      1005       719       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       711       981       695       997       711       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       703       973       687       989       703       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       693       963       677       979       693       187       187         0         0       187       245         0         0
dram[8]:        737       884       737       900       737       884       705       900       187       187         0         0       187       206         0         0
dram[9]:        726       874       726       890       726       874       694       890       187       226         0         0       187       200         0         0
dram[10]:        717       864       717       880       717       864       685       880       187       189         0         0       187       198         0         0
dram[11]:        708       856       708       872       708       856       676       872       187       187         0         0       187       187         0         0
dram[12]:        700       848       700       864       700       848       668       864       187       229         0         0       187       217         0         0
dram[13]:        690       838       690       854       690       838       658       854       187       214         0         0       187       198         0         0
dram[14]:        681       828       681       844       681       828       649       844       187       187         0         0       187       187         0         0
dram[15]:        672       820       672       836       672       820       640       836       187       197         0         0       187       187         0         0
dram[16]:        736       953       736       953       736       953       704       969       187       187         0         0       187       187         0         0
dram[17]:        726       944       726       944       726       944       694       960       187       187         0         0       187       187         0         0
dram[18]:        718       936       718       936       718       936       686       952       187       187         0         0       187       187         0         0
dram[19]:        710       927       710       927       710       927       678       943       187       187         0         0       187       187         0         0
dram[20]:        700       917       700       917       700       917       668       933       187       187         0         0       187       187         0         0
dram[21]:        690       908       690       908       690       908       658       924       187       187         0         0       187       187         0         0
dram[22]:        682       900       682       900       682       900       650       916       187       187         0         0       187       187         0         0
dram[23]:        674       892       674       892       674       892       642       908       187       187         0         0       187       187         0         0
dram[24]:        736       812       736       812       736       812       704       828       187       187         0         0       187       187         0         0
dram[25]:        728       802       728       802       728       802       696       818       187       187         0         0       187       187         0         0
dram[26]:        717       792       717       792       717       792       685       808       187       187         0         0       187       187         0         0
dram[27]:        708       784       708       784       708       784       676       800       187       187         0         0       187       187         0         0
dram[28]:        700       776       700       776       700       776       668       792       187       187         0         0       187       187         0         0
dram[29]:        692       766       692       766       692       766       660       782       187       187         0         0       187       187         0         0
dram[30]:        681       756       681       756       681       756       649       772       187       187         0         0       187       187         0         0
dram[31]:        672       747       672       747       672       747       640       763       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374252 n_act=20 n_pre=8 n_ref_event=0 n_req=481 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.0002442
n_activity=1604 dram_eff=0.3616
bk0: 64a 2374783i bk1: 64a 2374781i bk2: 64a 2374711i bk3: 64a 2374675i bk4: 64a 2374783i bk5: 64a 2374781i bk6: 32a 2374766i bk7: 32a 2374735i bk8: 0a 2374810i bk9: 0a 2374815i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374804i bk13: 0a 2374785i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958420
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.227723
Bank_Level_Parallism_Col = 1.195122
Bank_Level_Parallism_Ready = 1.070690
write_to_read_ratio_blp_rw_average = 0.163763
GrpLevelPara = 1.094077 

BW Util details:
bwutil = 0.000244 
total_CMD = 2374853 
util_bw = 580 
Wasted_Col = 579 
Wasted_Row = 53 
Idle = 2373641 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 481 
total_req = 580 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 580 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011647 
queue_avg = 0.002235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374256 n_act=20 n_pre=8 n_ref_event=0 n_req=480 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002425
n_activity=1582 dram_eff=0.3641
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374675i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374735i bk8: 0a 2374810i bk9: 0a 2374813i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374786i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.243600
Bank_Level_Parallism_Col = 1.208370
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.156931
GrpLevelPara = 1.093287 

BW Util details:
bwutil = 0.000243 
total_CMD = 2374853 
util_bw = 576 
Wasted_Col = 582 
Wasted_Row = 53 
Idle = 2373642 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374256 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 480 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 576 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011725 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00230541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374255 n_act=20 n_pre=8 n_ref_event=0 n_req=480 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002425
n_activity=1604 dram_eff=0.3591
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374707i bk3: 64a 2374675i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374764i bk7: 32a 2374735i bk8: 0a 2374817i bk9: 0a 2374813i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374804i bk13: 0a 2374786i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.229184
Bank_Level_Parallism_Col = 1.193211
Bank_Level_Parallism_Ready = 1.069444
write_to_read_ratio_blp_rw_average = 0.158399
GrpLevelPara = 1.090513 

BW Util details:
bwutil = 0.000243 
total_CMD = 2374853 
util_bw = 576 
Wasted_Col = 584 
Wasted_Row = 53 
Idle = 2373640 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374255 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 480 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 576 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010033 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00231467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374240 n_act=20 n_pre=8 n_ref_event=0 n_req=484 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.0002493
n_activity=1621 dram_eff=0.3652
bk0: 64a 2374782i bk1: 64a 2374781i bk2: 64a 2374700i bk3: 64a 2374675i bk4: 64a 2374782i bk5: 64a 2374781i bk6: 32a 2374748i bk7: 32a 2374735i bk8: 0a 2374808i bk9: 0a 2374813i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374781i bk13: 0a 2374786i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958678
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.261614
Bank_Level_Parallism_Col = 1.226139
Bank_Level_Parallism_Ready = 1.089527
write_to_read_ratio_blp_rw_average = 0.171109
GrpLevelPara = 1.104041 

BW Util details:
bwutil = 0.000249 
total_CMD = 2374853 
util_bw = 592 
Wasted_Col = 582 
Wasted_Row = 53 
Idle = 2373626 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374240 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 484 
total_req = 592 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 592 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011419 
queue_avg = 0.002287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00228688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374245 n_act=20 n_pre=8 n_ref_event=0 n_req=483 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.0002476
n_activity=1631 dram_eff=0.3605
bk0: 64a 2374783i bk1: 64a 2374783i bk2: 64a 2374711i bk3: 64a 2374683i bk4: 64a 2374783i bk5: 64a 2374783i bk6: 32a 2374758i bk7: 32a 2374736i bk8: 0a 2374811i bk9: 0a 2374808i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374801i bk13: 0a 2374781i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958592
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.685714
Bank_Level_Parallism = 1.234955
Bank_Level_Parallism_Col = 1.203833
Bank_Level_Parallism_Ready = 1.068027
write_to_read_ratio_blp_rw_average = 0.169861
GrpLevelPara = 1.106272 

BW Util details:
bwutil = 0.000248 
total_CMD = 2374853 
util_bw = 588 
Wasted_Col = 571 
Wasted_Row = 54 
Idle = 2373640 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374245 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 483 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 588 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.013158 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374220 n_act=20 n_pre=8 n_ref_event=0 n_req=489 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.0002577
n_activity=1621 dram_eff=0.3775
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374661i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374714i bk8: 0a 2374810i bk9: 0a 2374795i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374748i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959100
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.731707
Bank_Level_Parallism = 1.288925
Bank_Level_Parallism_Col = 1.257191
Bank_Level_Parallism_Ready = 1.098039
write_to_read_ratio_blp_rw_average = 0.181895
GrpLevelPara = 1.121827 

BW Util details:
bwutil = 0.000258 
total_CMD = 2374853 
util_bw = 612 
Wasted_Col = 581 
Wasted_Row = 53 
Idle = 2373607 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374220 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 489 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 612 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011058 
queue_avg = 0.002276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227551
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374235 n_act=20 n_pre=8 n_ref_event=0 n_req=485 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.000251
n_activity=1618 dram_eff=0.3684
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374676i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374722i bk8: 0a 2374810i bk9: 0a 2374802i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374791i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958763
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 1.245114
Bank_Level_Parallism_Col = 1.211340
Bank_Level_Parallism_Ready = 1.063758
write_to_read_ratio_blp_rw_average = 0.169244
GrpLevelPara = 1.109107 

BW Util details:
bwutil = 0.000251 
total_CMD = 2374853 
util_bw = 596 
Wasted_Col = 579 
Wasted_Row = 53 
Idle = 2373625 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374235 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 485 
total_req = 596 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 596 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.009709 
queue_avg = 0.002326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00232604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374240 n_act=20 n_pre=8 n_ref_event=0 n_req=484 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.0002493
n_activity=1619 dram_eff=0.3657
bk0: 64a 2374782i bk1: 64a 2374782i bk2: 64a 2374709i bk3: 64a 2374675i bk4: 64a 2374782i bk5: 64a 2374782i bk6: 32a 2374756i bk7: 32a 2374720i bk8: 0a 2374810i bk9: 0a 2374802i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374795i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958678
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.243464
Bank_Level_Parallism_Col = 1.206897
Bank_Level_Parallism_Ready = 1.065878
write_to_read_ratio_blp_rw_average = 0.170690
GrpLevelPara = 1.103448 

BW Util details:
bwutil = 0.000249 
total_CMD = 2374853 
util_bw = 592 
Wasted_Col = 579 
Wasted_Row = 53 
Idle = 2373629 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374240 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 484 
total_req = 592 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 592 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011419 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374224 n_act=20 n_pre=8 n_ref_event=0 n_req=488 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.000256
n_activity=1656 dram_eff=0.3671
bk0: 64a 2374782i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374669i bk4: 64a 2374782i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374713i bk8: 0a 2374810i bk9: 0a 2374798i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374788i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959016
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.247588
Bank_Level_Parallism_Col = 1.211864
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.183051
GrpLevelPara = 1.111864 

BW Util details:
bwutil = 0.000256 
total_CMD = 2374853 
util_bw = 608 
Wasted_Col = 583 
Wasted_Row = 53 
Idle = 2373609 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374224 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 488 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 608 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011129 
queue_avg = 0.002263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0022633
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374224 n_act=20 n_pre=8 n_ref_event=0 n_req=488 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.000256
n_activity=1629 dram_eff=0.3732
bk0: 64a 2374783i bk1: 64a 2374782i bk2: 64a 2374710i bk3: 64a 2374663i bk4: 64a 2374783i bk5: 64a 2374782i bk6: 32a 2374757i bk7: 32a 2374724i bk8: 0a 2374810i bk9: 0a 2374799i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374774i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959016
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.255250
Bank_Level_Parallism_Col = 1.223169
Bank_Level_Parallism_Ready = 1.077303
write_to_read_ratio_blp_rw_average = 0.183986
GrpLevelPara = 1.110733 

BW Util details:
bwutil = 0.000256 
total_CMD = 2374853 
util_bw = 608 
Wasted_Col = 577 
Wasted_Row = 53 
Idle = 2373615 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374224 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 488 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 608 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011129 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221908
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374233 n_act=20 n_pre=8 n_ref_event=0 n_req=485 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.000251
n_activity=1660 dram_eff=0.359
bk0: 64a 2374781i bk1: 64a 2374783i bk2: 64a 2374708i bk3: 64a 2374671i bk4: 64a 2374781i bk5: 64a 2374783i bk6: 32a 2374756i bk7: 32a 2374731i bk8: 0a 2374810i bk9: 0a 2374805i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374780i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958763
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 1.235057
Bank_Level_Parallism_Col = 1.203925
Bank_Level_Parallism_Ready = 1.070470
write_to_read_ratio_blp_rw_average = 0.180887
GrpLevelPara = 1.104096 

BW Util details:
bwutil = 0.000251 
total_CMD = 2374853 
util_bw = 596 
Wasted_Col = 588 
Wasted_Row = 54 
Idle = 2373615 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374233 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 485 
total_req = 596 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 596 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.006452 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220645
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374232 n_act=20 n_pre=8 n_ref_event=0 n_req=486 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.0002526
n_activity=1683 dram_eff=0.3565
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374675i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374741i bk8: 0a 2374811i bk9: 0a 2374798i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374801i bk13: 0a 2374791i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958848
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.710526
Bank_Level_Parallism = 1.213942
Bank_Level_Parallism_Col = 1.182587
Bank_Level_Parallism_Ready = 1.053333
write_to_read_ratio_blp_rw_average = 0.182587
GrpLevelPara = 1.109045 

BW Util details:
bwutil = 0.000253 
total_CMD = 2374853 
util_bw = 600 
Wasted_Col = 594 
Wasted_Row = 54 
Idle = 2373605 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374232 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 486 
total_req = 600 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 600 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000253 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011272 
queue_avg = 0.002259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00225909
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3163263 -   mf: uid=11403510, sid4294967295:w4294967295, part=12, addr=0x1f926c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162663), 
Ready @ 3163266 -   mf: uid=11403516, sid4294967295:w4294967295, part=12, addr=0x1f8d6c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162666), 
Ready @ 3163275 -   mf: uid=11403523, sid4294967295:w4294967295, part=12, addr=0x1f976c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162675), 
Ready @ 3163277 -   mf: uid=11403526, sid4294967295:w4294967295, part=12, addr=0x1f976c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162677), 
Ready @ 3163278 -   mf: uid=11403529, sid4294967295:w4294967295, part=12, addr=0x1f886c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162678), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374272 n_act=20 n_pre=8 n_ref_event=0 n_req=476 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.0002358
n_activity=1582 dram_eff=0.354
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374683i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374750i bk8: 0a 2374810i bk9: 0a 2374823i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374808i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957983
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.607143
Bank_Level_Parallism = 1.209866
Bank_Level_Parallism_Col = 1.174028
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.145760
GrpLevelPara = 1.080389 

BW Util details:
bwutil = 0.000236 
total_CMD = 2374853 
util_bw = 560 
Wasted_Col = 583 
Wasted_Row = 53 
Idle = 2373657 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374272 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 476 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 560 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.012048 
queue_avg = 0.002277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227719
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3163262 -   mf: uid=11403507, sid4294967295:w4294967295, part=13, addr=0x1f926d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162662), 
Ready @ 3163263 -   mf: uid=11403511, sid4294967295:w4294967295, part=13, addr=0x1f926d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162663), 
Ready @ 3163265 -   mf: uid=11403514, sid4294967295:w4294967295, part=13, addr=0x1f8d6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162665), 
Ready @ 3163266 -   mf: uid=11403515, sid4294967295:w4294967295, part=13, addr=0x1f8d6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162666), 
Ready @ 3163274 -   mf: uid=11403520, sid4294967295:w4294967295, part=13, addr=0x1f976d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162674), 
Ready @ 3163275 -   mf: uid=11403524, sid4294967295:w4294967295, part=13, addr=0x1f976d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162675), 
Ready @ 3163277 -   mf: uid=11403527, sid4294967295:w4294967295, part=13, addr=0x1f886d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162677), 
Ready @ 3163278 -   mf: uid=11403530, sid4294967295:w4294967295, part=13, addr=0x1f886d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162678), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374256 n_act=20 n_pre=8 n_ref_event=0 n_req=480 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002425
n_activity=1582 dram_eff=0.3641
bk0: 64a 2374781i bk1: 64a 2374782i bk2: 64a 2374708i bk3: 64a 2374674i bk4: 64a 2374781i bk5: 64a 2374782i bk6: 32a 2374756i bk7: 32a 2374734i bk8: 0a 2374810i bk9: 0a 2374815i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374785i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.243802
Bank_Level_Parallism_Col = 1.208552
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.157941
GrpLevelPara = 1.094241 

BW Util details:
bwutil = 0.000243 
total_CMD = 2374853 
util_bw = 576 
Wasted_Col = 581 
Wasted_Row = 53 
Idle = 2373643 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374256 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 480 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 576 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011725 
queue_avg = 0.002296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00229614
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 3163261 -   mf: uid=11403505, sid4294967295:w4294967295, part=14, addr=0x1f926e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162661), 
Ready @ 3163262 -   mf: uid=11403508, sid4294967295:w4294967295, part=14, addr=0x1f926e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162662), 
Ready @ 3163263 -   mf: uid=11403512, sid4294967295:w4294967295, part=14, addr=0x1f8d6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162663), 
Ready @ 3163273 -   mf: uid=11403518, sid4294967295:w4294967295, part=14, addr=0x1f976e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162673), 
Ready @ 3163274 -   mf: uid=11403521, sid4294967295:w4294967295, part=14, addr=0x1f976e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162674), 
Ready @ 3163277 -   mf: uid=11403528, sid4294967295:w4294967295, part=14, addr=0x1f886e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162677), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374264 n_act=20 n_pre=8 n_ref_event=0 n_req=478 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.0002392
n_activity=1582 dram_eff=0.359
bk0: 64a 2374781i bk1: 64a 2374783i bk2: 64a 2374708i bk3: 64a 2374684i bk4: 64a 2374781i bk5: 64a 2374783i bk6: 32a 2374756i bk7: 32a 2374749i bk8: 0a 2374811i bk9: 0a 2374813i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374801i bk13: 0a 2374786i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958159
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.633333
Bank_Level_Parallism = 1.242017
Bank_Level_Parallism_Col = 1.207111
Bank_Level_Parallism_Ready = 1.075704
write_to_read_ratio_blp_rw_average = 0.146667
GrpLevelPara = 1.097778 

BW Util details:
bwutil = 0.000239 
total_CMD = 2374853 
util_bw = 568 
Wasted_Col = 568 
Wasted_Row = 54 
Idle = 2373663 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374264 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 478 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 568 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011885 
queue_avg = 0.002237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223719
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3163261 -   mf: uid=11403504, sid4294967295:w4294967295, part=15, addr=0x1f926f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162661), 
Ready @ 3163262 -   mf: uid=11403506, sid4294967295:w4294967295, part=15, addr=0x1f926f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162662), 
Ready @ 3163263 -   mf: uid=11403509, sid4294967295:w4294967295, part=15, addr=0x1f8d6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162663), 
Ready @ 3163265 -   mf: uid=11403513, sid4294967295:w4294967295, part=15, addr=0x1f8d6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162665), 
Ready @ 3163273 -   mf: uid=11403517, sid4294967295:w4294967295, part=15, addr=0x1f976f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162673), 
Ready @ 3163274 -   mf: uid=11403519, sid4294967295:w4294967295, part=15, addr=0x1f976f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162674), 
Ready @ 3163275 -   mf: uid=11403522, sid4294967295:w4294967295, part=15, addr=0x1f886f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162675), 
Ready @ 3163277 -   mf: uid=11403525, sid4294967295:w4294967295, part=15, addr=0x1f886f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3162677), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374256 n_act=20 n_pre=8 n_ref_event=0 n_req=480 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002425
n_activity=1582 dram_eff=0.3641
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374675i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374735i bk8: 0a 2374810i bk9: 0a 2374813i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374786i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.243600
Bank_Level_Parallism_Col = 1.208370
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.156931
GrpLevelPara = 1.093287 

BW Util details:
bwutil = 0.000243 
total_CMD = 2374853 
util_bw = 576 
Wasted_Col = 582 
Wasted_Row = 53 
Idle = 2373642 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374256 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 480 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 576 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011725 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00230541
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374783i bk1: 64a 2374781i bk2: 64a 2374710i bk3: 64a 2374733i bk4: 64a 2374783i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.195035
Bank_Level_Parallism_Col = 1.173148
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.121296
GrpLevelPara = 1.080556 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 546 
Wasted_Row = 38 
Idle = 2373725 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203886
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193833
Bank_Level_Parallism_Col = 1.172033
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120515
GrpLevelPara = 1.080037 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 553 
Wasted_Row = 38 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0021096
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193833
Bank_Level_Parallism_Col = 1.172033
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120515
GrpLevelPara = 1.080037 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 553 
Wasted_Row = 38 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216266
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374782i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374733i bk4: 64a 2374782i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.194346
Bank_Level_Parallism_Col = 1.172509
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120849
GrpLevelPara = 1.080258 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 550 
Wasted_Row = 38 
Idle = 2373721 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211971
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374783i bk1: 64a 2374781i bk2: 64a 2374710i bk3: 64a 2374734i bk4: 64a 2374783i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374777i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193262
Bank_Level_Parallism_Col = 1.173148
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.121296
GrpLevelPara = 1.080556 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 546 
Wasted_Row = 38 
Idle = 2373725 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00207844
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374783i bk2: 64a 2374708i bk3: 64a 2374735i bk4: 64a 2374781i bk5: 64a 2374783i bk6: 32a 2374756i bk7: 32a 2374777i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.195035
Bank_Level_Parallism_Col = 1.173148
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.121296
GrpLevelPara = 1.080556 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 546 
Wasted_Row = 38 
Idle = 2373725 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00208013
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374776i bk8: 0a 2374811i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374801i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.192952
Bank_Level_Parallism_Col = 1.174033
Bank_Level_Parallism_Ready = 1.060662
write_to_read_ratio_blp_rw_average = 0.119705
GrpLevelPara = 1.082873 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 552 
Wasted_Row = 39 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211845
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374782i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374733i bk4: 64a 2374782i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.194346
Bank_Level_Parallism_Col = 1.172509
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120849
GrpLevelPara = 1.080258 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 550 
Wasted_Row = 38 
Idle = 2373721 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211971
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193833
Bank_Level_Parallism_Col = 1.172033
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120515
GrpLevelPara = 1.080037 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 553 
Wasted_Row = 38 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216266
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374782i bk2: 64a 2374708i bk3: 64a 2374734i bk4: 64a 2374781i bk5: 64a 2374782i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.194346
Bank_Level_Parallism_Col = 1.172509
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120849
GrpLevelPara = 1.080258 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 550 
Wasted_Row = 38 
Idle = 2373721 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211971
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374783i bk1: 64a 2374783i bk2: 64a 2374710i bk3: 64a 2374735i bk4: 64a 2374783i bk5: 64a 2374783i bk6: 32a 2374757i bk7: 32a 2374777i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.196253
Bank_Level_Parallism_Col = 1.174278
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.122088
GrpLevelPara = 1.081081 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 539 
Wasted_Row = 38 
Idle = 2373732 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00203886
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374709i bk3: 64a 2374734i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374777i bk8: 0a 2374811i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374801i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.191189
Bank_Level_Parallism_Col = 1.174033
Bank_Level_Parallism_Ready = 1.060662
write_to_read_ratio_blp_rw_average = 0.119705
GrpLevelPara = 1.082873 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 552 
Wasted_Row = 39 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0020755
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193833
Bank_Level_Parallism_Col = 1.172033
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120515
GrpLevelPara = 1.080037 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 553 
Wasted_Row = 38 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216266
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374782i bk1: 64a 2374782i bk2: 64a 2374709i bk3: 64a 2374734i bk4: 64a 2374782i bk5: 64a 2374782i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.194863
Bank_Level_Parallism_Col = 1.172988
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.121184
GrpLevelPara = 1.080481 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 547 
Wasted_Row = 38 
Idle = 2373724 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00205613
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374783i bk1: 64a 2374781i bk2: 64a 2374710i bk3: 64a 2374733i bk4: 64a 2374783i bk5: 64a 2374781i bk6: 32a 2374757i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.195035
Bank_Level_Parallism_Col = 1.173148
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.121296
GrpLevelPara = 1.080556 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 546 
Wasted_Row = 38 
Idle = 2373725 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00204771
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2374853 n_nop=2374292 n_act=17 n_pre=5 n_ref_event=0 n_req=472 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.0002291
n_activity=1497 dram_eff=0.3634
bk0: 64a 2374781i bk1: 64a 2374781i bk2: 64a 2374708i bk3: 64a 2374733i bk4: 64a 2374781i bk5: 64a 2374781i bk6: 32a 2374756i bk7: 32a 2374776i bk8: 0a 2374810i bk9: 0a 2374829i bk10: 0a 2374853i bk11: 0a 2374853i bk12: 0a 2374803i bk13: 0a 2374814i bk14: 0a 2374853i bk15: 0a 2374853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963983
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.193833
Bank_Level_Parallism_Col = 1.172033
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.120515
GrpLevelPara = 1.080037 

BW Util details:
bwutil = 0.000229 
total_CMD = 2374853 
util_bw = 544 
Wasted_Col = 553 
Wasted_Row = 38 
Idle = 2373718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2374853 
n_nop = 2374292 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 472 
total_req = 544 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 544 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008913 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00211845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 550, Miss = 288, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28742
L2_total_cache_misses = 17920
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2688
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14406
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30534
icnt_total_pkts_simt_to_mem=30534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30534
Req_Network_cycles = 3162747
Req_Network_injected_packets_per_cycle =       0.0097 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2086
Req_Bank_Level_Parallism =       1.1476
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 30534
Reply_Network_cycles = 3162747
Reply_Network_injected_packets_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle =        0.0006
Reply_Network_conflicts_per_cycle_util =       0.0829
Reply_Bank_Level_Parallism =       1.3119
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 49 sec (7369 sec)
gpgpu_simulation_rate = 57322 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 8: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 8 
gpu_sim_cycle = 452805
gpu_sim_insn = 60344584
gpu_ipc =     133.2684
gpu_tot_sim_cycle = 3615552
gpu_tot_sim_insn = 482756096
gpu_tot_ipc =     133.5221
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4936% 
gpu_tot_occupancy = 12.4938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.1587
partiton_level_parallism_util_total  =       1.1490
L2_BW  =       0.3488 GB/Sec
L2_BW_total  =       0.3496 GB/Sec
gpu_total_sim_rate=58445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17924, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 573458
	L1D_total_cache_misses = 32908
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 540550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8270
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 557074
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94003, 94000, 94000, 94000, 94000, 94000, 94000, 94000, 
gpgpu_n_tot_thrd_icount = 795259328
gpgpu_n_tot_w_icount = 24851854
gpgpu_n_stall_shd_mem = 308210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 16384
gpgpu_n_mem_read_global = 16462
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8421376
gpgpu_n_store_insn = 131104
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 393216
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 306194
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6948484	W0_Idle:73733	W0_Scoreboard:25478923	W1:96	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:12582912	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11481088
single_issue_nums: WS0:6016096	WS1:6016000	WS2:6016000	WS3:6016000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131696 {8:16462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 658480 {40:16462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 1041 
max_icnt2mem_latency = 599 
maxmrqlatency = 56 
max_icnt2sh_latency = 29 
averagemflatency = 429 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:2269 	1045 	2244 	4615 	4646 	2599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18510 	1092 	15262 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2048 	0 	0 	16550 	472 	904 	3559 	10137 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34088 	721 	57 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	128 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[1]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[2]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[3]:         0         0        64        32         0         0         5        32         0         0         0         0         0         0         0         0 
dram[4]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[5]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[6]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[7]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[9]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[10]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[11]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[12]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[14]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[15]:         0         0        64        32         0         0         4        32         0         0         0         0         0         0         0         0 
dram[16]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[17]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[18]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[19]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[20]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[21]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[22]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[23]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[24]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[25]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[26]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[27]:         0         0        64        64         0         0         4        64         0         0         0         0         0         0         0         0 
dram[28]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[29]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[30]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
dram[31]:         0         0        64        64         0         0         4         2         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6329      5915    444505    440581      6329      5915    444517    446508    444513    446504         0         0    444501    446492         0         0 
dram[1]:      6317      5903    444504    440592      6317      5903    444516    446507    444513    446504         0         0    444501    446492         0         0 
dram[2]:      6305      5890    444502    440603      6305      5890    444516    446505    444512    446503         0         0    444501    446491         0         0 
dram[3]:      6290      5876    444501    440617      6290      5876    444513    446505    444512    446503         0         0    444500    446491         0         0 
dram[4]:      6277      5863    444501    444088      6277      5863    444513    447641    444509    446503         0         0    444497    446488         0         0 
dram[5]:      6265      5851    444500    444097      6265      5851    444512    446503    444509    446500         0         0    444497    446488         0         0 
dram[6]:      6253      5839    444498    444109      6253      5839    444510    446503    444508    446499         0         0    444496    446488         0         0 
dram[7]:      6238      5824    444498    444123      6238      5824    444510    446500    444508    446499         0         0    444496    446487         0         0 
dram[8]:      5708      6124    438748    441500      5708      6124    438760    447636    438757    447635         0         0    438745    447623         0         0 
dram[9]:      5695      6109    438746    441515      5695      6109    438758    447636    438756    447632         0         0    438744    447620         0         0 
dram[10]:      5683      6096    438746    440387      5683      6096    438758    440400    438756    447631         0         0    438744       520         0         0 
dram[11]:      5671      6084    438745    441539      5671      6084    438757    441583    438753    447632         0         0    438741    447619         0         0 
dram[12]:      5657      6072    445495    443871      5657      6072      5093    446496       561    446492         0         0       549    446480         0         0 
dram[13]:      5643      6057    445509    443883      5643      6057      5080    446495       560    446492         0         0       548    446480         0         0 
dram[14]:      5630      6044    445519    443896      5630      6044      5067    446493       560    446491         0         0       548    446479         0         0 
dram[15]:      5618      6032    445531    443907      5618      6032      5057    446493       559    446491         0         0       547    446479         0         0 
dram[16]:      5811      6225      5295      6225      5811      6225      5283      5729       525       493         0         0       513       481         0         0 
dram[17]:      5799      6212      5283      6212      5799      6212      5271      5716       525       493         0         0       513       481         0         0 
dram[18]:      5787      6200      5272      6200      5787      6200      5260      5705       524       492         0         0       512       480         0         0 
dram[19]:      5772      6187      5259      6187      5772      6187      5247      5694       523       491         0         0       511       479         0         0 
dram[20]:      5759      6173    450411    438280      5759      6173    450423    444465    450421    444461         0         0    450409    444449         0         0 
dram[21]:      5747      6160    450411    438292      5747      6160    450423    444464    450421    444461         0         0    450409    444449         0         0 
dram[22]:      5735      6148    450410    438302      5735      6148    450422    444462    450418    444460         0         0    450406    444448         0         0 
dram[23]:      5720      6136    450409    438314      5720      6136    450421    444462    450418    444460         0         0    450406    444448         0         0 
dram[24]:      5605      6020    438732    432680      5605      6020    438744    438712    438741    438709         0         0    438729    438697         0         0 
dram[25]:      5591      6005    438730    432693      5591      6005    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[26]:      5578      5992    438730    432706      5578      5992    438742    438710    438740    438708         0         0    438728    438696         0         0 
dram[27]:      5566      5980    438729    432717      5566      5980    438741    438709    438737    438705         0         0    438725    438693         0         0 
dram[28]:      5554      5968      5050      5968      5554      5968      5038      5484       513       481         0         0       501       469         0         0 
dram[29]:      5539      5953      5035      5953      5539      5953      5023      5469       513       481         0         0       501       469         0         0 
dram[30]:      5526      5940      5023      5940      5526      5940      5011      5457       512       480         0         0       500       468         0         0 
dram[31]:      5514      5927      5013      5927      5514      5927      5001      5446       511       479         0         0       499       467         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 34.000000 17.000000  5.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[1]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 34.000000 17.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[2]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 34.000000 17.000000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[3]: 64.000000 64.000000 23.000000 17.000000 64.000000 64.000000 34.500000 17.000000  5.000000  4.000000      -nan      -nan  5.000000  4.000000      -nan      -nan 
dram[4]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 34.000000 17.000000  4.000000  5.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[5]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.500000  4.000000  7.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[6]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 34.000000 17.250000  4.000000  5.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[7]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 34.000000 17.250000  4.000000  5.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[8]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.500000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[9]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.500000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[10]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 34.000000 17.250000  4.000000  6.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.000000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[12]: 64.000000 64.000000 22.666666 17.000000 64.000000 64.000000 34.000000 17.250000  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[13]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.500000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 22.666666 17.250000 64.000000 64.000000 34.000000 17.250000  4.000000  5.000000      -nan      -nan  4.000000  5.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 22.666666 17.500000 64.000000 64.000000 34.000000 17.500000  4.000000  6.000000      -nan      -nan  4.000000  6.000000      -nan      -nan 
dram[16]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[17]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[18]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[19]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[20]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[21]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[22]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[23]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[24]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[25]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[26]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[27]: 64.000000 64.000000 22.666666 34.000000 64.000000 64.000000 34.000000 22.666666  4.000000  4.000000      -nan      -nan  4.000000  4.000000      -nan      -nan 
dram[28]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[29]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[30]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
dram[31]: 64.000000 64.000000 22.666666 33.000000 64.000000 64.000000 34.000000 33.000000  4.000000  2.000000      -nan      -nan  4.000000  2.000000      -nan      -nan 
average row locality = 17418/616 = 28.275974
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 16384
min_bank_accesses = 0!
chip skew: 512/512 = 1.00
number of total write accesses:
dram[0]:         0         0        16        16         0         0        16        16        20        16         0         0        16        16         0         0 
dram[1]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[2]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[3]:         0         0        20        16         0         0        20        16        20        16         0         0        20        16         0         0 
dram[4]:         0         0        16        20         0         0        16        16        16        20         0         0        16        20         0         0 
dram[5]:         0         0        16        24         0         0        16        24        16        28         0         0        16        24         0         0 
dram[6]:         0         0        16        20         0         0        16        20        16        20         0         0        16        24         0         0 
dram[7]:         0         0        16        20         0         0        16        20        16        20         0         0        16        20         0         0 
dram[8]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[9]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[10]:         0         0        16        20         0         0        16        20        16        24         0         0        16        20         0         0 
dram[11]:         0         0        16        24         0         0        16        16        16        24         0         0        16        24         0         0 
dram[12]:         0         0        16        16         0         0        16        20        16        16         0         0        16        16         0         0 
dram[13]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[14]:         0         0        16        20         0         0        16        20        16        20         0         0        16        20         0         0 
dram[15]:         0         0        16        24         0         0        16        24        16        24         0         0        16        24         0         0 
dram[16]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[17]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[18]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[19]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[20]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[21]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[22]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[23]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[24]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[25]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[26]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[27]:         0         0        16        16         0         0        16        16        16        16         0         0        16        16         0         0 
dram[28]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[29]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[30]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
dram[31]:         0         0        16         8         0         0        16         8        16         8         0         0        16         8         0         0 
total dram writes = 4136
min_bank_accesses = 0!
chip skew: 164/96 = 1.71
average mf latency per bank:
dram[0]:       1184       813       833       719       855       712       833       719       598       748    none      none         752       748    none      none  
dram[1]:        948       805       826       712       847       704       826       712       748       748    none      none         748       748    none      none  
dram[2]:        940       796       820       706       839       695       820       706       748       748    none      none         748       748    none      none  
dram[3]:        931       787       775       699       829       686       774       699       598       748    none      none         598       748    none      none  
dram[4]:        921       777       804       658       819       677       804       693       748       598    none      none         748       598    none      none  
dram[5]:        912       769       797       626       811       668       797       624       748       432    none      none         748       508    none      none  
dram[6]:        904       761       791       647       803       660       791       646       748       598    none      none         748       505    none      none  
dram[7]:        894       751       783       640       793       651       783       639       748       598    none      none         748       609    none      none  
dram[8]:        743       885       663       706       642       784       663       706       748       498    none      none         748       501    none      none  
dram[9]:        733       876       655       699       632       775       655       699       748       501    none      none         748       500    none      none  
dram[10]:        724       866       648       725       623       765       648       725       748       498    none      none         748       599    none      none  
dram[11]:        715       857       641       686       614       756       641       757       748       498    none      none         748       498    none      none  
dram[12]:        706       849       634       748       605       748       634       714       748       757    none      none         748       754    none      none  
dram[13]:        697       840       626       673       596       739       626       673       748       503    none      none         748       499    none      none  
dram[14]:        688       830       619       699       586       729       619       699       748       598    none      none         748       598    none      none  
dram[15]:        679       821       612       660       578       720       612       660       748       499    none      none         748       498    none      none  
dram[16]:        778       920       691       890       676       819       691       890       748      1496    none      none         748      1496    none      none  
dram[17]:        769       911       684       882       668       810       684       882       748      1496    none      none         748      1496    none      none  
dram[18]:        761       902       677       874       660       802       677       874       748      1496    none      none         748      1496    none      none  
dram[19]:        752       894       670       867       650       793       670       867       748      1496    none      none         748      1496    none      none  
dram[20]:        741       884       662       773       640       784       662       773       748       748    none      none         748       748    none      none  
dram[21]:        733       875       655       765       632       774       655       765       748       748    none      none         748       748    none      none  
dram[22]:        725       866       648       758       624       766       648       758       748       748    none      none         748       748    none      none  
dram[23]:        716       858       641       752       614       758       641       752       748       748    none      none         748       748    none      none  
dram[24]:        706       849       634       745       605       748       634       745       748       748    none      none         748       748    none      none  
dram[25]:        698       840       627       738       597       739       627       738       748       748    none      none         748       748    none      none  
dram[26]:        688       830       619       730       587       729       619       730       748       748    none      none         748       748    none      none  
dram[27]:        679       821       612       723       578       720       612       723       748       748    none      none         748       748    none      none  
dram[28]:        671       813       605       796       570       712       605       796       748      1496    none      none         748      1496    none      none  
dram[29]:        662       803       598       787       561       702       598       787       748      1496    none      none         748      1496    none      none  
dram[30]:        652       793       590       779       551       693       590       779       748      1496    none      none         748      1496    none      none  
dram[31]:        643       784       583       771       542       684       583       771       748      1496    none      none         748      1496    none      none  
maximum mf latency per bank:
dram[0]:       1025       739      1041       755      1025       739      1041       755       187       187         0         0       208       187         0         0
dram[1]:       1017       731      1033       747      1017       731      1033       747       187       187         0         0       187       187         0         0
dram[2]:       1009       722      1025       738      1009       722      1025       738       187       187         0         0       187       187         0         0
dram[3]:        999       712      1015       728       999       712      1015       728       187       187         0         0       187       187         0         0
dram[4]:        989       703      1005       719       989       703      1005       719       187       187         0         0       187       187         0         0
dram[5]:        981       695       997       711       981       695       997       711       187       223         0         0       187       248         0         0
dram[6]:        973       687       989       703       973       687       989       703       187       187         0         0       187       249         0         0
dram[7]:        963       677       979       693       963       677       979       693       187       187         0         0       187       245         0         0
dram[8]:        737       884       737       900       737       884       737       900       187       187         0         0       187       206         0         0
dram[9]:        726       874       726       890       726       874       726       890       187       226         0         0       187       200         0         0
dram[10]:        717       864       717       880       717       864       717       880       187       189         0         0       187       198         0         0
dram[11]:        708       856       708       872       708       856       708       872       187       187         0         0       187       187         0         0
dram[12]:        700       848       700       864       700       848       700       864       187       229         0         0       187       217         0         0
dram[13]:        690       838       690       854       690       838       690       854       187       214         0         0       187       198         0         0
dram[14]:        681       828       681       844       681       828       681       844       187       187         0         0       187       187         0         0
dram[15]:        672       820       672       836       672       820       672       836       187       197         0         0       187       187         0         0
dram[16]:        736       953       736       953       736       953       736       969       187       187         0         0       187       187         0         0
dram[17]:        726       944       726       944       726       944       726       960       187       187         0         0       187       187         0         0
dram[18]:        718       936       718       936       718       936       718       952       187       187         0         0       187       187         0         0
dram[19]:        710       927       710       927       710       927       710       943       187       187         0         0       187       187         0         0
dram[20]:        700       917       700       917       700       917       700       933       187       187         0         0       187       187         0         0
dram[21]:        690       908       690       908       690       908       690       924       187       187         0         0       187       187         0         0
dram[22]:        682       900       682       900       682       900       682       916       187       187         0         0       187       187         0         0
dram[23]:        674       892       674       892       674       892       674       908       187       187         0         0       187       187         0         0
dram[24]:        736       812       736       812       736       812       736       828       187       187         0         0       187       187         0         0
dram[25]:        728       802       728       802       728       802       728       818       187       187         0         0       187       187         0         0
dram[26]:        717       792       717       792       717       792       717       808       187       187         0         0       187       187         0         0
dram[27]:        708       784       708       784       708       784       708       800       187       187         0         0       187       187         0         0
dram[28]:        700       776       700       776       700       776       700       792       187       187         0         0       187       187         0         0
dram[29]:        692       766       692       766       692       766       692       782       187       187         0         0       187       187         0         0
dram[30]:        681       756       681       756       681       756       681       772       187       187         0         0       187       187         0         0
dram[31]:        672       747       672       747       672       747       672       763       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714190 n_act=21 n_pre=9 n_ref_event=0 n_req=545 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.0002372
n_activity=1800 dram_eff=0.3578
bk0: 64a 2714787i bk1: 64a 2714785i bk2: 64a 2714715i bk3: 64a 2714679i bk4: 64a 2714787i bk5: 64a 2714785i bk6: 64a 2714741i bk7: 64a 2714685i bk8: 0a 2714814i bk9: 0a 2714819i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714808i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961468
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.203091
Bank_Level_Parallism_Col = 1.174727
Bank_Level_Parallism_Ready = 1.063665
write_to_read_ratio_blp_rw_average = 0.146646
GrpLevelPara = 1.084243 

BW Util details:
bwutil = 0.000237 
total_CMD = 2714857 
util_bw = 644 
Wasted_Col = 650 
Wasted_Row = 65 
Idle = 2713498 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714190 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 545 
total_req = 644 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 644 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010495 
queue_avg = 0.002232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714194 n_act=21 n_pre=9 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1778 dram_eff=0.36
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714679i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714685i bk8: 0a 2714814i bk9: 0a 2714817i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714790i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961397
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.217071
Bank_Level_Parallism_Col = 1.186427
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.140406
GrpLevelPara = 1.083463 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 654 
Wasted_Row = 65 
Idle = 2713498 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 529 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714194 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 640 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010558 
queue_avg = 0.002299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00229883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714193 n_act=21 n_pre=9 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1800 dram_eff=0.3556
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714711i bk3: 64a 2714679i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714738i bk7: 64a 2714685i bk8: 0a 2714821i bk9: 0a 2714817i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714808i bk13: 0a 2714790i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961397
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.204262
Bank_Level_Parallism_Col = 1.172897
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.141745
GrpLevelPara = 1.080997 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 656 
Wasted_Row = 65 
Idle = 2713496 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714193 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 640 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.009036 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00231209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714178 n_act=21 n_pre=9 n_ref_event=0 n_req=548 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.0002416
n_activity=1817 dram_eff=0.361
bk0: 64a 2714786i bk1: 64a 2714785i bk2: 64a 2714704i bk3: 64a 2714679i bk4: 64a 2714786i bk5: 64a 2714785i bk6: 64a 2714723i bk7: 64a 2714685i bk8: 0a 2714812i bk9: 0a 2714817i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714785i bk13: 0a 2714790i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961679
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.233624
Bank_Level_Parallism_Col = 1.202776
Bank_Level_Parallism_Ready = 1.080793
write_to_read_ratio_blp_rw_average = 0.153431
GrpLevelPara = 1.093292 

BW Util details:
bwutil = 0.000242 
total_CMD = 2714857 
util_bw = 656 
Wasted_Col = 653 
Wasted_Row = 65 
Idle = 2713483 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 529 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714178 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 548 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 656 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010309 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00228262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714183 n_act=21 n_pre=9 n_ref_event=0 n_req=547 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.0002402
n_activity=1827 dram_eff=0.3569
bk0: 64a 2714787i bk1: 64a 2714787i bk2: 64a 2714715i bk3: 64a 2714687i bk4: 64a 2714787i bk5: 64a 2714787i bk6: 64a 2714733i bk7: 64a 2714687i bk8: 0a 2714815i bk9: 0a 2714812i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714805i bk13: 0a 2714785i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961609
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.685714
Bank_Level_Parallism = 1.209713
Bank_Level_Parallism_Col = 1.182670
Bank_Level_Parallism_Ready = 1.061350
write_to_read_ratio_blp_rw_average = 0.152225
GrpLevelPara = 1.095238 

BW Util details:
bwutil = 0.000240 
total_CMD = 2714857 
util_bw = 652 
Wasted_Col = 641 
Wasted_Row = 66 
Idle = 2713498 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714183 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 547 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 652 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.011869 
queue_avg = 0.002194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714158 n_act=21 n_pre=9 n_ref_event=0 n_req=553 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=0.000249
n_activity=1817 dram_eff=0.372
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714665i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714664i bk8: 0a 2714814i bk9: 0a 2714799i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714752i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962025
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.731707
Bank_Level_Parallism = 1.258250
Bank_Level_Parallism_Col = 1.230828
Bank_Level_Parallism_Ready = 1.088757
write_to_read_ratio_blp_rw_average = 0.163250
GrpLevelPara = 1.109339 

BW Util details:
bwutil = 0.000249 
total_CMD = 2714857 
util_bw = 676 
Wasted_Col = 653 
Wasted_Row = 65 
Idle = 2713463 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714158 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 553 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 676 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010014 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00226752
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714173 n_act=21 n_pre=9 n_ref_event=0 n_req=549 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.0002431
n_activity=1814 dram_eff=0.3638
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714680i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714672i bk8: 0a 2714814i bk9: 0a 2714806i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714795i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961749
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.189376
Bank_Level_Parallism_Ready = 1.057576
write_to_read_ratio_blp_rw_average = 0.151655
GrpLevelPara = 1.097767 

BW Util details:
bwutil = 0.000243 
total_CMD = 2714857 
util_bw = 660 
Wasted_Col = 651 
Wasted_Row = 65 
Idle = 2713481 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714173 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 549 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 660 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008772 
queue_avg = 0.002322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00232204
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714178 n_act=21 n_pre=9 n_ref_event=0 n_req=548 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.0002416
n_activity=1815 dram_eff=0.3614
bk0: 64a 2714786i bk1: 64a 2714786i bk2: 64a 2714713i bk3: 64a 2714679i bk4: 64a 2714786i bk5: 64a 2714786i bk6: 64a 2714731i bk7: 64a 2714670i bk8: 0a 2714814i bk9: 0a 2714806i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714799i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961679
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.217360
Bank_Level_Parallism_Col = 1.185471
Bank_Level_Parallism_Ready = 1.059451
write_to_read_ratio_blp_rw_average = 0.153014
GrpLevelPara = 1.092736 

BW Util details:
bwutil = 0.000242 
total_CMD = 2714857 
util_bw = 656 
Wasted_Col = 650 
Wasted_Row = 65 
Idle = 2713486 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714178 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 548 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 656 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010309 
queue_avg = 0.002215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221522
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714162 n_act=21 n_pre=9 n_ref_event=0 n_req=552 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.0002475
n_activity=1852 dram_eff=0.3629
bk0: 64a 2714786i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714673i bk4: 64a 2714786i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714663i bk8: 0a 2714814i bk9: 0a 2714802i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714792i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961957
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.221423
Bank_Level_Parallism_Col = 1.190259
Bank_Level_Parallism_Ready = 1.056548
write_to_read_ratio_blp_rw_average = 0.164384
GrpLevelPara = 1.100457 

BW Util details:
bwutil = 0.000248 
total_CMD = 2714857 
util_bw = 672 
Wasted_Col = 654 
Wasted_Row = 65 
Idle = 2713466 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714162 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 552 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 672 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010072 
queue_avg = 0.002262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.002262
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714162 n_act=21 n_pre=9 n_ref_event=0 n_req=552 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.0002475
n_activity=1825 dram_eff=0.3682
bk0: 64a 2714787i bk1: 64a 2714786i bk2: 64a 2714714i bk3: 64a 2714667i bk4: 64a 2714787i bk5: 64a 2714786i bk6: 64a 2714732i bk7: 64a 2714674i bk8: 0a 2714814i bk9: 0a 2714803i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714778i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961957
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.228159
Bank_Level_Parallism_Col = 1.200306
Bank_Level_Parallism_Ready = 1.069940
write_to_read_ratio_blp_rw_average = 0.165138
GrpLevelPara = 1.099388 

BW Util details:
bwutil = 0.000248 
total_CMD = 2714857 
util_bw = 672 
Wasted_Col = 648 
Wasted_Row = 65 
Idle = 2713472 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714162 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 552 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 672 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010072 
queue_avg = 0.002213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00221264
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714171 n_act=21 n_pre=9 n_ref_event=0 n_req=549 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.0002431
n_activity=1856 dram_eff=0.3556
bk0: 64a 2714785i bk1: 64a 2714787i bk2: 64a 2714712i bk3: 64a 2714675i bk4: 64a 2714785i bk5: 64a 2714787i bk6: 64a 2714730i bk7: 64a 2714682i bk8: 0a 2714814i bk9: 0a 2714809i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714784i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961749
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 1.210108
Bank_Level_Parallism_Col = 1.183002
Bank_Level_Parallism_Ready = 1.063636
write_to_read_ratio_blp_rw_average = 0.162328
GrpLevelPara = 1.093415 

BW Util details:
bwutil = 0.000243 
total_CMD = 2714857 
util_bw = 660 
Wasted_Col = 659 
Wasted_Row = 66 
Idle = 2713472 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714171 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 549 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 660 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.005831 
queue_avg = 0.002202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00220196
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714170 n_act=21 n_pre=9 n_ref_event=0 n_req=550 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.0002446
n_activity=1879 dram_eff=0.3534
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714679i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714691i bk8: 0a 2714815i bk9: 0a 2714802i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714805i bk13: 0a 2714795i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961818
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.710526
Bank_Level_Parallism = 1.191261
Bank_Level_Parallism_Col = 1.163885
Bank_Level_Parallism_Ready = 1.048193
write_to_read_ratio_blp_rw_average = 0.163885
GrpLevelPara = 1.097876 

BW Util details:
bwutil = 0.000245 
total_CMD = 2714857 
util_bw = 664 
Wasted_Col = 666 
Wasted_Row = 66 
Idle = 2713461 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714170 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 550 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 664 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010189 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00225684
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714190 n_act=21 n_pre=9 n_ref_event=0 n_req=545 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.0002372
n_activity=1807 dram_eff=0.3564
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714680i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714687i bk8: 0a 2714814i bk9: 0a 2714821i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714806i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961468
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.192982
Bank_Level_Parallism_Col = 1.162665
Bank_Level_Parallism_Ready = 1.051242
write_to_read_ratio_blp_rw_average = 0.146398
GrpLevelPara = 1.080558 

BW Util details:
bwutil = 0.000237 
total_CMD = 2714857 
util_bw = 644 
Wasted_Col = 659 
Wasted_Row = 65 
Idle = 2713489 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714190 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 545 
total_req = 644 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 644 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010495 
queue_avg = 0.002277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00227673
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714162 n_act=21 n_pre=9 n_ref_event=0 n_req=552 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.0002475
n_activity=1817 dram_eff=0.3698
bk0: 64a 2714785i bk1: 64a 2714786i bk2: 64a 2714712i bk3: 64a 2714665i bk4: 64a 2714785i bk5: 64a 2714786i bk6: 64a 2714730i bk7: 64a 2714664i bk8: 0a 2714814i bk9: 0a 2714805i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714760i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961957
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.247845
Bank_Level_Parallism_Col = 1.219772
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.163498
GrpLevelPara = 1.103422 

BW Util details:
bwutil = 0.000248 
total_CMD = 2714857 
util_bw = 672 
Wasted_Col = 655 
Wasted_Row = 65 
Idle = 2713465 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714162 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 552 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 672 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010072 
queue_avg = 0.002301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00230141
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714178 n_act=21 n_pre=9 n_ref_event=0 n_req=548 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=0.0002416
n_activity=1815 dram_eff=0.3614
bk0: 64a 2714785i bk1: 64a 2714787i bk2: 64a 2714712i bk3: 64a 2714674i bk4: 64a 2714785i bk5: 64a 2714787i bk6: 64a 2714730i bk7: 64a 2714679i bk8: 0a 2714815i bk9: 0a 2714811i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714805i bk13: 0a 2714784i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961679
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.225712
Bank_Level_Parallism_Col = 1.196747
Bank_Level_Parallism_Ready = 1.073171
write_to_read_ratio_blp_rw_average = 0.152595
GrpLevelPara = 1.096050 

BW Util details:
bwutil = 0.000242 
total_CMD = 2714857 
util_bw = 656 
Wasted_Col = 647 
Wasted_Row = 66 
Idle = 2713488 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714178 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 548 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 656 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010309 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224174
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714162 n_act=21 n_pre=9 n_ref_event=0 n_req=552 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.0002475
n_activity=1816 dram_eff=0.37
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714665i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714665i bk8: 0a 2714814i bk9: 0a 2714803i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714761i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961957
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.725000
Bank_Level_Parallism = 1.249282
Bank_Level_Parallism_Col = 1.221293
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.161977
GrpLevelPara = 1.104182 

BW Util details:
bwutil = 0.000248 
total_CMD = 2714857 
util_bw = 672 
Wasted_Col = 655 
Wasted_Row = 65 
Idle = 2713465 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714162 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 21 
n_pre = 9 
n_ref = 0 
n_req = 552 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 672 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010072 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00231172
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616032 -   mf: uid=13032555, sid4294967295:w4294967295, part=16, addr=0x1f927000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032563, sid4294967295:w4294967295, part=16, addr=0x1f927080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032569, sid4294967295:w4294967295, part=16, addr=0x1f8d7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
Ready @ 3616036 -   mf: uid=13032573, sid4294967295:w4294967295, part=16, addr=0x1f8d7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615436), 
Ready @ 3616044 -   mf: uid=13032581, sid4294967295:w4294967295, part=16, addr=0x1f977080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615444), 
Ready @ 3616045 -   mf: uid=13032585, sid4294967295:w4294967295, part=16, addr=0x1f977000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615445), 
Ready @ 3616046 -   mf: uid=13032588, sid4294967295:w4294967295, part=16, addr=0x1f887000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615446), 
Ready @ 3616048 -   mf: uid=13032590, sid4294967295:w4294967295, part=16, addr=0x1f887080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615448), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714787i bk1: 64a 2714785i bk2: 64a 2714714i bk3: 64a 2714737i bk4: 64a 2714787i bk5: 64a 2714785i bk6: 64a 2714732i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.175859
Bank_Level_Parallism_Col = 1.155445
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108894
GrpLevelPara = 1.072319 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 605 
Wasted_Row = 38 
Idle = 2713606 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.001923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00192275
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616032 -   mf: uid=13032549, sid4294967295:w4294967295, part=17, addr=0x1f927100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032556, sid4294967295:w4294967295, part=17, addr=0x1f927180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032564, sid4294967295:w4294967295, part=17, addr=0x1f8d7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
Ready @ 3616036 -   mf: uid=13032570, sid4294967295:w4294967295, part=17, addr=0x1f8d7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615436), 
Ready @ 3616044 -   mf: uid=13032578, sid4294967295:w4294967295, part=17, addr=0x1f977180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615444), 
Ready @ 3616045 -   mf: uid=13032582, sid4294967295:w4294967295, part=17, addr=0x1f977100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615445), 
Ready @ 3616046 -   mf: uid=13032586, sid4294967295:w4294967295, part=17, addr=0x1f887100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615446), 
Ready @ 3616048 -   mf: uid=13032589, sid4294967295:w4294967295, part=17, addr=0x1f887180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615448), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714737i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.174742
Bank_Level_Parallism_Col = 1.154418
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108175
GrpLevelPara = 1.071841 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 613 
Wasted_Row = 38 
Idle = 2713598 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.001993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00199348
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616030 -   mf: uid=13032545, sid4294967295:w4294967295, part=18, addr=0x1f927200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615430), 
Ready @ 3616032 -   mf: uid=13032550, sid4294967295:w4294967295, part=18, addr=0x1f927280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032557, sid4294967295:w4294967295, part=18, addr=0x1f8d7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032565, sid4294967295:w4294967295, part=18, addr=0x1f8d7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
Ready @ 3616042 -   mf: uid=13032576, sid4294967295:w4294967295, part=18, addr=0x1f977280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615442), 
Ready @ 3616044 -   mf: uid=13032579, sid4294967295:w4294967295, part=18, addr=0x1f977200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615444), 
Ready @ 3616045 -   mf: uid=13032583, sid4294967295:w4294967295, part=18, addr=0x1f887200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615445), 
Ready @ 3616046 -   mf: uid=13032587, sid4294967295:w4294967295, part=18, addr=0x1f887280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615446), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714737i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.174742
Bank_Level_Parallism_Col = 1.154418
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108175
GrpLevelPara = 1.071841 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 613 
Wasted_Row = 38 
Idle = 2713598 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.002047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00204652
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616029 -   mf: uid=13032543, sid4294967295:w4294967295, part=19, addr=0x1f927300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615429), 
Ready @ 3616030 -   mf: uid=13032546, sid4294967295:w4294967295, part=19, addr=0x1f927380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615430), 
Ready @ 3616032 -   mf: uid=13032551, sid4294967295:w4294967295, part=19, addr=0x1f8d7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032558, sid4294967295:w4294967295, part=19, addr=0x1f8d7300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616041 -   mf: uid=13032575, sid4294967295:w4294967295, part=19, addr=0x1f977380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615441), 
Ready @ 3616042 -   mf: uid=13032577, sid4294967295:w4294967295, part=19, addr=0x1f977300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615442), 
Ready @ 3616044 -   mf: uid=13032580, sid4294967295:w4294967295, part=19, addr=0x1f887300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615444), 
Ready @ 3616045 -   mf: uid=13032584, sid4294967295:w4294967295, part=19, addr=0x1f887380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615445), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714786i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714737i bk4: 64a 2714786i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.175299
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108534
GrpLevelPara = 1.072080 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 609 
Wasted_Row = 38 
Idle = 2713602 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.002004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00200379
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1730 dram_eff=0.3699
bk0: 64a 2714787i bk1: 64a 2714785i bk2: 64a 2714714i bk3: 64a 2714725i bk4: 64a 2714787i bk5: 64a 2714785i bk6: 64a 2714732i bk7: 64a 2714717i bk8: 0a 2714814i bk9: 0a 2714813i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714805i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.201389
Bank_Level_Parallism_Col = 1.173878
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.141026
GrpLevelPara = 1.088942 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 618 
Wasted_Row = 38 
Idle = 2713561 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.001981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198095
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714785i bk1: 64a 2714787i bk2: 64a 2714712i bk3: 64a 2714725i bk4: 64a 2714785i bk5: 64a 2714787i bk6: 64a 2714730i bk7: 64a 2714718i bk8: 0a 2714814i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.213570
Bank_Level_Parallism_Col = 1.184948
Bank_Level_Parallism_Ready = 1.067188
write_to_read_ratio_blp_rw_average = 0.141713
GrpLevelPara = 1.088871 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 619 
Wasted_Row = 38 
Idle = 2713560 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.001982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198206
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714723i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714716i bk8: 0a 2714815i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714805i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.211494
Bank_Level_Parallism_Col = 1.185510
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.140127
GrpLevelPara = 1.090764 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 626 
Wasted_Row = 39 
Idle = 2713552 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.002021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202073
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714786i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714723i bk4: 64a 2714786i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714716i bk8: 0a 2714814i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.212913
Bank_Level_Parallism_Col = 1.184358
Bank_Level_Parallism_Ready = 1.067188
write_to_read_ratio_blp_rw_average = 0.141261
GrpLevelPara = 1.088587 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 623 
Wasted_Row = 38 
Idle = 2713556 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.002022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202184
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714723i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714716i bk8: 0a 2714814i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.212260
Bank_Level_Parallism_Col = 1.183771
Bank_Level_Parallism_Ready = 1.067188
write_to_read_ratio_blp_rw_average = 0.140811
GrpLevelPara = 1.088305 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 627 
Wasted_Row = 38 
Idle = 2713552 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.002065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00206457
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714785i bk1: 64a 2714786i bk2: 64a 2714712i bk3: 64a 2714724i bk4: 64a 2714785i bk5: 64a 2714786i bk6: 64a 2714730i bk7: 64a 2714717i bk8: 0a 2714814i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.212913
Bank_Level_Parallism_Col = 1.184358
Bank_Level_Parallism_Ready = 1.067188
write_to_read_ratio_blp_rw_average = 0.141261
GrpLevelPara = 1.088587 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 623 
Wasted_Row = 38 
Idle = 2713556 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.002022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202184
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1731 dram_eff=0.3697
bk0: 64a 2714787i bk1: 64a 2714787i bk2: 64a 2714714i bk3: 64a 2714725i bk4: 64a 2714787i bk5: 64a 2714787i bk6: 64a 2714732i bk7: 64a 2714718i bk8: 0a 2714814i bk9: 0a 2714815i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714789i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.214895
Bank_Level_Parallism_Col = 1.186140
Bank_Level_Parallism_Ready = 1.067188
write_to_read_ratio_blp_rw_average = 0.142627
GrpLevelPara = 1.089444 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 611 
Wasted_Row = 38 
Idle = 2713568 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.001941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019408
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714200 n_act=18 n_pre=6 n_ref_event=0 n_req=544 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0002357
n_activity=1730 dram_eff=0.3699
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714713i bk3: 64a 2714725i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714731i bk7: 64a 2714717i bk8: 0a 2714815i bk9: 0a 2714813i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714805i bk13: 0a 2714805i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966912
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 1.199386
Bank_Level_Parallism_Col = 1.174502
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.139442
GrpLevelPara = 1.090837 

BW Util details:
bwutil = 0.000236 
total_CMD = 2714857 
util_bw = 640 
Wasted_Col = 625 
Wasted_Row = 39 
Idle = 2713553 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714200 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 18 
n_pre = 6 
n_ref = 0 
n_req = 544 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 640 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.010654 
queue_avg = 0.001978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00197837
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616020 -   mf: uid=13032533, sid4294967295:w4294967295, part=28, addr=0x1f927c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615420), 
Ready @ 3616021 -   mf: uid=13032537, sid4294967295:w4294967295, part=28, addr=0x1f927c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615421), 
Ready @ 3616022 -   mf: uid=13032540, sid4294967295:w4294967295, part=28, addr=0x1f8d7c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615422), 
Ready @ 3616024 -   mf: uid=13032542, sid4294967295:w4294967295, part=28, addr=0x1f8d7c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615424), 
Ready @ 3616032 -   mf: uid=13032559, sid4294967295:w4294967295, part=28, addr=0x1f977c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032566, sid4294967295:w4294967295, part=28, addr=0x1f977c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032571, sid4294967295:w4294967295, part=28, addr=0x1f887c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
Ready @ 3616036 -   mf: uid=13032574, sid4294967295:w4294967295, part=28, addr=0x1f887c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615436), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714737i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.174742
Bank_Level_Parallism_Col = 1.154418
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108175
GrpLevelPara = 1.071841 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 613 
Wasted_Row = 38 
Idle = 2713598 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.002047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00204652
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616020 -   mf: uid=13032530, sid4294967295:w4294967295, part=29, addr=0x1f927d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615420), 
Ready @ 3616021 -   mf: uid=13032534, sid4294967295:w4294967295, part=29, addr=0x1f927d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615421), 
Ready @ 3616022 -   mf: uid=13032538, sid4294967295:w4294967295, part=29, addr=0x1f8d7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615422), 
Ready @ 3616024 -   mf: uid=13032541, sid4294967295:w4294967295, part=29, addr=0x1f8d7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615424), 
Ready @ 3616032 -   mf: uid=13032552, sid4294967295:w4294967295, part=29, addr=0x1f977d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032560, sid4294967295:w4294967295, part=29, addr=0x1f977d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032567, sid4294967295:w4294967295, part=29, addr=0x1f887d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
Ready @ 3616036 -   mf: uid=13032572, sid4294967295:w4294967295, part=29, addr=0x1f887d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615436), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714786i bk1: 64a 2714786i bk2: 64a 2714713i bk3: 64a 2714738i bk4: 64a 2714786i bk5: 64a 2714786i bk6: 64a 2714731i bk7: 64a 2714751i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.175859
Bank_Level_Parallism_Col = 1.155445
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108894
GrpLevelPara = 1.072319 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 605 
Wasted_Row = 38 
Idle = 2713606 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.001940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00194043
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616018 -   mf: uid=13032528, sid4294967295:w4294967295, part=30, addr=0x1f927e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615418), 
Ready @ 3616020 -   mf: uid=13032531, sid4294967295:w4294967295, part=30, addr=0x1f927e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615420), 
Ready @ 3616021 -   mf: uid=13032535, sid4294967295:w4294967295, part=30, addr=0x1f8d7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615421), 
Ready @ 3616022 -   mf: uid=13032539, sid4294967295:w4294967295, part=30, addr=0x1f8d7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615422), 
Ready @ 3616030 -   mf: uid=13032547, sid4294967295:w4294967295, part=30, addr=0x1f977e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615430), 
Ready @ 3616032 -   mf: uid=13032553, sid4294967295:w4294967295, part=30, addr=0x1f977e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032561, sid4294967295:w4294967295, part=30, addr=0x1f887e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
Ready @ 3616034 -   mf: uid=13032568, sid4294967295:w4294967295, part=30, addr=0x1f887e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615434), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714787i bk1: 64a 2714785i bk2: 64a 2714714i bk3: 64a 2714737i bk4: 64a 2714787i bk5: 64a 2714785i bk6: 64a 2714732i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.175859
Bank_Level_Parallism_Col = 1.155445
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108894
GrpLevelPara = 1.072319 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 605 
Wasted_Row = 38 
Idle = 2713606 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.001932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00193159
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 3616017 -   mf: uid=13032527, sid4294967295:w4294967295, part=31, addr=0x1f927f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615417), 
Ready @ 3616018 -   mf: uid=13032529, sid4294967295:w4294967295, part=31, addr=0x1f927f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615418), 
Ready @ 3616020 -   mf: uid=13032532, sid4294967295:w4294967295, part=31, addr=0x1f8d7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615420), 
Ready @ 3616021 -   mf: uid=13032536, sid4294967295:w4294967295, part=31, addr=0x1f8d7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615421), 
Ready @ 3616029 -   mf: uid=13032544, sid4294967295:w4294967295, part=31, addr=0x1f977f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615429), 
Ready @ 3616030 -   mf: uid=13032548, sid4294967295:w4294967295, part=31, addr=0x1f977f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615430), 
Ready @ 3616032 -   mf: uid=13032554, sid4294967295:w4294967295, part=31, addr=0x1f887f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615432), 
Ready @ 3616033 -   mf: uid=13032562, sid4294967295:w4294967295, part=31, addr=0x1f887f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3615433), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2714857 n_nop=2714232 n_act=17 n_pre=5 n_ref_event=0 n_req=536 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.000224
n_activity=1669 dram_eff=0.3643
bk0: 64a 2714785i bk1: 64a 2714785i bk2: 64a 2714712i bk3: 64a 2714737i bk4: 64a 2714785i bk5: 64a 2714785i bk6: 64a 2714730i bk7: 64a 2714750i bk8: 0a 2714814i bk9: 0a 2714833i bk10: 0a 2714857i bk11: 0a 2714857i bk12: 0a 2714807i bk13: 0a 2714818i bk14: 0a 2714857i bk15: 0a 2714857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968284
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 1.174742
Bank_Level_Parallism_Col = 1.154418
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.108175
GrpLevelPara = 1.071841 

BW Util details:
bwutil = 0.000224 
total_CMD = 2714857 
util_bw = 608 
Wasted_Col = 613 
Wasted_Row = 38 
Idle = 2713598 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 38 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2714857 
n_nop = 2714232 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 536 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 608 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.008000 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00200232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 320, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32846
L2_total_cache_misses = 20480
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16462
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34894
icnt_total_pkts_simt_to_mem=34894
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34894
Req_Network_cycles = 3615552
Req_Network_injected_packets_per_cycle =       0.0097 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2101
Req_Bank_Level_Parallism =       1.1490
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 34894
Reply_Network_cycles = 3615552
Reply_Network_injected_packets_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.0908
Reply_Bank_Level_Parallism =       1.3127
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 40 sec (8260 sec)
gpgpu_simulation_rate = 58445 (inst/sec)
gpgpu_simulation_rate = 437 (cycle/sec)
gpgpu_silicon_slowdown = 2590389x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2acaba50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe2acaba68..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
