
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf2_113'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1547.13-1547.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1548.13-1548.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1549.16-1549.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545.1-1551.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1667.13-1667.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1668.13-1668.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1669.16-1669.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665.1-1671.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1793.13-1793.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1794.13-1794.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1795.13-1795.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1796.13-1796.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1797.13-1797.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1798.13-1798.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1799.13-1799.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1800.13-1800.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1801.16-1801.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791.1-1803.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1925.13-1925.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1926.13-1926.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1927.13-1927.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1928.13-1928.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1929.13-1929.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1930.13-1930.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1931.13-1931.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1932.13-1932.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1933.16-1933.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923.1-1935.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2057.13-2057.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2058.13-2058.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2059.13-2059.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2060.13-2060.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2061.13-2061.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2062.13-2062.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2063.13-2063.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2064.13-2064.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2065.16-2065.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055.1-2067.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2188.13-2188.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2189.13-2189.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2190.13-2190.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2191.13-2191.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2192.13-2192.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2193.13-2193.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2194.13-2194.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2195.16-2195.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186.1-2197.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2313.13-2313.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2314.13-2314.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2315.16-2315.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311.1-2317.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf2_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf2_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc392'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf2_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readFilters24'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readInputs25'.
Generating RTLIL representation for module `\td_fused_top_tdf2_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   2 design levels: td_fused_top_ap_hcmp_0_no_dsp_16
root of   3 design levels: td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
root of   0 design levels: td_fused_top_tdf2_get_next_ijk
root of   0 design levels: td_fused_top_tdf2_readInputs25
root of   0 design levels: td_fused_top_tdf2_readFilters24
root of   4 design levels: td_fused_top_tdf2_dot_product
root of   4 design levels: td_fused_top_tdf2_accum_1
root of   4 design levels: td_fused_top_tdf2_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc392
root of   4 design levels: td_fused_top_tdf2_adjust
root of   0 design levels: td_fused_top_tdf2_writeOutputs_unaligned
root of   4 design levels: td_fused_top_tdf2_poolOutputs
root of   0 design levels: td_fused_top_fifo_w5_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S
root of   0 design levels: td_fused_top_fifo_w5_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d7_S
root of   0 design levels: td_fused_top_fifo_w6_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S
root of   0 design levels: td_fused_top_fifo_w12_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d8_S
root of   0 design levels: td_fused_top_fifo_w1_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d8_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x
root of   0 design levels: td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf2_readFilters24_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022
root of   6 design levels: td_fused_top_tdf2_113
Automatically selected td_fused_top_tdf2_113 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_113
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:             \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x
Used module:             \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S
Used module:             \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S
Used module:             \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:         \td_fused_top_tdf2_poolOutputs
Used module:             \td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf2_writeOutputs_unaligned
Used module:         \td_fused_top_tdf2_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc392
Used module:         \td_fused_top_tdf2_accum_2
Used module:         \td_fused_top_tdf2_accum_1
Used module:         \td_fused_top_tdf2_dot_product
Used module:         \td_fused_top_tdf2_readFilters24
Used module:         \td_fused_top_tdf2_readInputs25
Used module:         \td_fused_top_tdf2_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_113
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:             \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x
Used module:             \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S
Used module:             \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S
Used module:             \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:         \td_fused_top_tdf2_poolOutputs
Used module:             $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf2_writeOutputs_unaligned
Used module:         \td_fused_top_tdf2_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc392
Used module:         \td_fused_top_tdf2_accum_2
Used module:         \td_fused_top_tdf2_accum_1
Used module:         \td_fused_top_tdf2_dot_product
Used module:         \td_fused_top_tdf2_readFilters24
Used module:         \td_fused_top_tdf2_readInputs25
Used module:         \td_fused_top_tdf2_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_113
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:             \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x
Used module:             \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:         \td_fused_top_fifo_w1_d8_S
Used module:             \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d7_S
Used module:             \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w5_d2_S
Used module:             \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:         \td_fused_top_tdf2_poolOutputs
Used module:             $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                 \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_tdf2_writeOutputs_unaligned
Used module:         \td_fused_top_tdf2_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc392
Used module:         \td_fused_top_tdf2_accum_2
Used module:         \td_fused_top_tdf2_accum_1
Used module:         \td_fused_top_tdf2_dot_product
Used module:         \td_fused_top_tdf2_readFilters24
Used module:         \td_fused_top_tdf2_readInputs25
Used module:         \td_fused_top_tdf2_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:         $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Removed 8 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240'.
Cleaned up 3 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9121$3855 in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8078$3821 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8068$3813 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8058$3805 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8036$3796 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8027$3794 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8015$3790 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8003$3786 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7764$3696 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7754$3688 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7744$3680 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7732$3676 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7720$3672 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7552$3645 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7542$3637 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7532$3629 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7497$3613 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7488$3611 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7476$3607 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7464$3603 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7239$3518 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7229$3510 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7219$3502 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7197$3493 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7188$3491 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7176$3487 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7164$3483 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6914$2662 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6906$2643 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6898$2636 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6890$2632 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6882$2613 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6874$2606 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6866$2602 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6858$2583 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6850$2576 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6842$2557 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6834$2550 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6826$2531 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6818$2512 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6810$2505 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6802$2486 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6794$2479 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6786$2475 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6778$2456 in module td_fused_top_tdf2_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6734$2347 in module td_fused_top_tdf2_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6722$2326 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6714$2324 in module td_fused_top_tdf2_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6250$2178 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6242$2154 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6234$2138 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6226$2122 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6212$2114 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6198$2106 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6190$2094 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6182$2082 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6168$2074 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6154$2066 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6146$2064 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6138$2056 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6130$2048 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6122$2040 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6114$2032 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6106$2024 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6098$2018 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6090$2014 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6082$2012 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6074$2010 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5983$1940 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5975$1926 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5967$1912 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5959$1898 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5951$1884 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5939$1873 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5913$1853 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5901$1849 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5893$1847 in module td_fused_top_tdf2_readInputs25.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5490$1765 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5482$1759 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5474$1755 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5466$1746 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5458$1739 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5450$1721 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5442$1719 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5434$1713 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5426$1705 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5418$1695 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5410$1691 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5402$1689 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5394$1683 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5386$1679 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5332$1627 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5324$1613 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5316$1597 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5308$1581 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5300$1565 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5288$1554 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5278$1551 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5254$1544 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5242$1533 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5230$1529 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5222$1527 in module td_fused_top_tdf2_readFilters24.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4924$1445 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4916$1439 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4908$1433 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4900$1429 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4892$1423 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4884$1421 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4876$1413 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4868$1407 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4860$1391 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4852$1387 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4844$1385 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4836$1379 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4828$1375 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4751$1319 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4743$1305 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4735$1291 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4727$1279 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4719$1265 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4707$1256 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4697$1253 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4687$1250 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4677$1247 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4667$1244 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4643$1237 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4631$1228 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4619$1224 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4611$1222 in module td_fused_top_tdf2_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4215$1137 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4201$1116 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4187$1095 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4173$1074 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4159$1053 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4151$1051 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4143$1043 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4125$1035 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4117$1029 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4109$1025 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4101$1023 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4093$1021 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4085$1017 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4077$1013 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4069$1011 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4061$1009 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4053$985 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4045$961 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4027$947 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4009$933 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3936$851 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3928$846 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3916$829 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3906$824 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3894$811 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3882$807 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3874$805 in module td_fused_top_tdf2_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3603$787 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3595$783 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3587$779 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3579$775 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3571$773 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3563$769 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3555$765 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3541$755 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3533$747 in module td_fused_top_tdf2_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3521$741 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3513$739 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3503$734 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3402$728 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3394$721 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3386$714 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3378$710 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3370$703 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3360$695 in module td_fused_top_Block_entry_proc_proc392.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3348$686 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3340$684 in module td_fused_top_Block_entry_proc_proc392.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3192$666 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3184$657 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3176$650 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3168$648 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3160$644 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3152$642 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3144$627 in module td_fused_top_tdf2_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3113$617 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3105$615 in module td_fused_top_tdf2_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2899$599 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2891$593 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2883$587 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2875$583 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2867$579 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2859$575 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2851$571 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2843$569 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2835$565 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2827$561 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2819$555 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2769$512 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2761$510 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2601$456 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2593$445 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2585$443 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2577$432 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2569$430 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2561$419 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2553$417 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2545$406 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2537$404 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2529$386 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2521$382 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2513$378 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2505$374 in module td_fused_top_tdf2_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2479$357 in module td_fused_top_tdf2_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2467$351 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2459$349 in module td_fused_top_tdf2_poolOutputs.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348 in module td_fused_top_fifo_w5_d2_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348 in module td_fused_top_fifo_w5_d2_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316 in module td_fused_top_fifo_w5_d2_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186$315 in module td_fused_top_fifo_w5_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283 in module td_fused_top_fifo_w5_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250 in module td_fused_top_fifo_w6_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217 in module td_fused_top_fifo_w12_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216 in module td_fused_top_fifo_w1_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216 in module td_fused_top_fifo_w1_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184 in module td_fused_top_fifo_w1_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183 in module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183 in module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151 in module td_fused_top_fifo_w16_d2_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150 in module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150 in module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118 in module td_fused_top_start_for_tdf2_readFilters24_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1221$68 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1209$64 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1197$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1185$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:285$50 in module td_fused_top_tdf2_113.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:277$44 in module td_fused_top_tdf2_113.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:269$38 in module td_fused_top_tdf2_113.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:261$34 in module td_fused_top_tdf2_113.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:249$20 in module td_fused_top_tdf2_113.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:237$6 in module td_fused_top_tdf2_113.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 318 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7918$3842'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7917$3841'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7916$3840'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7913$3837'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7912$3836'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7911$3835'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7910$3834'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7909$3833'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7908$3832'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7681$3711'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7680$3710'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7679$3709'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7678$3708'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7677$3707'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7386$3666'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7385$3665'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7384$3664'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7383$3663'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7382$3662'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7381$3661'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7380$3660'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7379$3659'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7378$3658'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7377$3657'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7376$3656'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7079$3539'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7078$3538'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7077$3537'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7074$3534'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7073$3533'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7072$3532'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7071$3531'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7070$3530'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7069$3529'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2733'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_p_2 = 2'00
  Set init value: \j_p_2 = 2'00
  Set init value: \i_6 = 16'0000000000000000
  Set init value: \j_6 = 16'0000000000000000
  Set init value: \k_6 = 16'0000000000000000
  Set init value: \i_out_2 = 16'0000000000000000
  Set init value: \j_out_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2323'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1846'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
Found init rule in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1526'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1221'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$804'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_16_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$733'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$683'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$614'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_7 = 16'0000000000000000
  Set init value: \outputChanIdx_7 = 16'0000000000000000
  Set init value: \outputRow_9_0 = 16'0000000000000000
  Set init value: \outputRow_9_1 = 16'0000000000000000
  Set init value: \outputRow_9_2 = 16'0000000000000000
  Set init value: \outputRow_9_3 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$509'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \max_vals_4_0 = 16'0000000000000000
  Set init value: \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2233$346'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2232$345'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2231$344'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2103$313'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2102$312'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2101$311'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1971$280'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1970$279'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1969$278'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1839$247'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1838$246'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1837$245'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1707$214'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1706$213'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1705$212'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1587$181'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1586$180'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1585$179'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1467$148'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1466$147'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1465$146'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$117'.
  Set init value: \ap_sync_reg_channel_write_input_indices_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_input_indices_0 = 1'0
  Set init value: \ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf2_readInputs25_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$55'.
  Set init value: \loop_dataflow_input_count = 19'0000000000000000000
  Set init value: \loop_dataflow_output_count = 19'0000000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9146$3858'.
     1/1: $0\dout_r[0:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9142$3857'.
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
     1/3: $0\opcode_buf1[4:0]
     2/3: $0\din1_buf1[15:0]
     3/3: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9121$3855'.
     1/1: $1\op_tdata[7:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9652$3853'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9648$3852'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9641$3851'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8237$3849'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8233$3848'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8226$3847'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8922$3330'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8823$3319'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9244$3845'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9240$3844'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9233$3843'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_EN[15:0]$3251
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_DATA[15:0]$3250
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_ADDR[7:0]$3249
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_EN[15:0]$3248
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_DATA[15:0]$3247
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_ADDR[7:0]$3246
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_EN[15:0]$3240
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_DATA[15:0]$3239
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_ADDR[7:0]$3238
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_EN[15:0]$3237
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_DATA[15:0]$3236
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_ADDR[7:0]$3235
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7918$3842'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7917$3841'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7916$3840'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7915$3839'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7914$3838'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7913$3837'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7912$3836'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7911$3835'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7910$3834'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7909$3833'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7908$3832'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8078$3821'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8068$3813'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8058$3805'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8036$3796'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8027$3794'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8015$3790'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8003$3786'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_EN[15:0]$3096
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_DATA[15:0]$3095
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_ADDR[8:0]$3094
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_EN[15:0]$3093
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_DATA[15:0]$3092
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_ADDR[8:0]$3091
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_EN[15:0]$3085
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_DATA[15:0]$3084
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_ADDR[8:0]$3083
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_EN[15:0]$3082
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_DATA[15:0]$3081
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_ADDR[8:0]$3080
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7681$3711'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7680$3710'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7679$3709'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7678$3708'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7677$3707'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7764$3696'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7754$3688'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7744$3680'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7732$3676'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7720$3672'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7636$3027'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_EN[15:0]$3025
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_DATA[15:0]$3024
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_ADDR[7:0]$3023
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_EN[15:0]$3022
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_DATA[15:0]$3021
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_ADDR[7:0]$3020
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7386$3666'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7385$3665'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7384$3664'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7383$3663'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7382$3662'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7381$3661'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7380$3660'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7379$3659'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7378$3658'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7377$3657'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7376$3656'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7552$3645'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7542$3637'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7532$3629'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7497$3613'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7488$3611'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7476$3607'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7464$3603'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_EN[15:0]$2887
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_DATA[15:0]$2886
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_ADDR[2:0]$2885
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_EN[15:0]$2884
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_DATA[15:0]$2883
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_ADDR[2:0]$2882
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_EN[15:0]$2876
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_DATA[15:0]$2875
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_ADDR[2:0]$2874
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_EN[15:0]$2873
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_DATA[15:0]$2872
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_ADDR[2:0]$2871
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7079$3539'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7078$3538'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7077$3537'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7076$3536'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7075$3535'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7074$3534'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7073$3533'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7072$3532'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7071$3531'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7070$3530'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7069$3529'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7239$3518'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7229$3510'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7219$3502'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7197$3493'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7188$3491'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7176$3487'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7164$3483'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2733'.
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6957$2678'.
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6914$2662'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6906$2643'.
     1/1: $1\storeOutput_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6898$2636'.
     1/1: $1\storeOutput_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6890$2632'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6882$2613'.
     1/1: $1\resetMaximum_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6874$2606'.
     1/1: $1\resetMaximum_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6866$2602'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6858$2583'.
     1/1: $1\output_indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6850$2576'.
     1/1: $1\output_indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6842$2557'.
     1/1: $1\output_indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6834$2550'.
     1/1: $1\output_indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6826$2531'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6818$2512'.
     1/1: $1\input_indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6810$2505'.
     1/1: $1\input_indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6802$2486'.
     1/1: $1\input_indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6794$2479'.
     1/1: $1\input_indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6786$2475'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6778$2456'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6772$2435'.
     1/1: $0\k_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6766$2416'.
     1/1: $0\j_p_2[1:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6759$2395'.
     1/2: $0\j_out_2[15:0]
     2/2: $0\j_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6753$2374'.
     1/1: $0\i_p_2[1:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6746$2353'.
     1/2: $0\i_out_2[15:0]
     2/2: $0\i_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6734$2347'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6722$2326'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6714$2324'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2323'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6328$2232'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6250$2178'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6242$2154'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6234$2138'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6226$2122'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6212$2114'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6198$2106'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6190$2094'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6182$2082'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6168$2074'.
     1/3: $3\ifmap_vec_address1[7:0]
     2/3: $2\ifmap_vec_address1[7:0]
     3/3: $1\ifmap_vec_address1[7:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6154$2066'.
     1/3: $3\ifmap_vec_address0[7:0]
     2/3: $2\ifmap_vec_address0[7:0]
     3/3: $1\ifmap_vec_address0[7:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6146$2064'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6138$2056'.
     1/1: $1\ap_phi_mux_kk_0_i_phi_fu_245_p4[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6130$2048'.
     1/1: $1\ap_phi_mux_jj_phi_fu_233_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6122$2040'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_222_p4[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6114$2032'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_198_p4[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6106$2024'.
     1/1: $1\ap_phi_mux_ii_phi_fu_210_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6098$2018'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6090$2014'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6082$2012'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6074$2010'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6067$2004'.
     1/2: $0\select_ln33_24_reg_1106[15:0]
     2/2: $0\select_ln33_23_reg_1101[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
     1/3: $0\select_ln20_25_reg_1079[4:0]
     2/3: $0\select_ln20_21_reg_1053[1:0]
     3/3: $0\select_ln19_25_reg_1040[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
     1/6: $0\p_mid137_reg_960[13:0]
     2/6: $0\or_ln23_21_reg_955[0:0]
     3/6: $0\p_cast_reg_949[6:0]
     4/6: $0\sext_ln22_reg_943[17:0]
     5/6: $0\trunc_ln22_reg_937[13:0]
     6/6: $0\p_cast_i_reg_931[17:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
     1/5: $0\icmp_ln19_reg_978_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_978_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_978[0:0]
     4/5: $0\is_padding_reg_971[0:0]
     5/5: $0\p_cast5_i_reg_965[6:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6031$1986'.
     1/2: $0\empty_111_reg_1067_pp0_iter1_reg[3:0]
     2/2: $0\select_ln20_22_reg_1059_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
     1/3: $0\empty_111_reg_1067[3:0]
     2/3: $0\select_ln20_22_reg_1059[0:0]
     3/3: $0\select_ln20_reg_1047[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6016$1974'.
     1/2: $0\add_ln33_5_reg_1096[7:0]
     2/2: $0\add_ln33_reg_1089[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6010$1966'.
     1/1: $0\add_ln25_reg_1084[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
     1/8: $0\add_ln20_5_reg_1030[4:0]
     2/8: $0\or_ln23_25_reg_1023[0:0]
     3/8: $0\add_ln20_reg_1017[1:0]
     4/8: $0\or_ln23_23_reg_1010[0:0]
     5/8: $0\p_cast5_i_mid1_reg_1004[6:0]
     6/8: $0\select_ln19_reg_999[1:0]
     7/8: $0\icmp_ln20_reg_987[0:0]
     8/8: $0\add_ln19_reg_982[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5991$1954'.
     1/1: $0\add_ln19_5_reg_1035[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5983$1940'.
     1/1: $0\kk_0_i_reg_241[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5975$1926'.
     1/1: $0\jj_reg_229[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5967$1912'.
     1/1: $0\indvar_flatten_reg_218[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5959$1898'.
     1/1: $0\indvar_flatten47_reg_194[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5951$1884'.
     1/1: $0\ii_reg_206[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5939$1873'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5913$1853'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5901$1849'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5893$1847'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1846'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5551$1817'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5490$1765'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5482$1759'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5474$1755'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5466$1746'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5458$1739'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5450$1721'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5442$1719'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5434$1713'.
     1/1: $1\ap_phi_mux_jj_phi_fu_160_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5426$1705'.
     1/1: $1\ap_phi_mux_ii_phi_fu_138_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5418$1695'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5410$1691'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5402$1689'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5394$1683'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5386$1679'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5380$1677'.
     1/1: $0\sext_ln47_reg_408[8:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5374$1669'.
     1/1: $0\select_ln48_9_reg_442[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5368$1661'.
     1/1: $0\select_ln47_5_reg_429[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5362$1655'.
     1/1: $0\icmp_ln48_reg_422[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5355$1651'.
     1/2: $0\icmp_ln47_reg_418_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_418[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
     1/4: $0\add_ln55_20_reg_452_pp0_iter3_reg[7:0]
     2/4: $0\add_ln55_20_reg_452_pp0_iter2_reg[7:0]
     3/4: $0\icmp_ln47_reg_418_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_418_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5340$1643'.
     1/1: $0\add_ln55_20_reg_452[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5332$1627'.
     1/1: $0\kk_reg_167[4:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5324$1613'.
     1/1: $0\jj_reg_156[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5316$1597'.
     1/1: $0\indvar_flatten_reg_145[6:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5308$1581'.
     1/1: $0\indvar_flatten13_reg_123[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5300$1565'.
     1/1: $0\ii_reg_134[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5288$1554'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5278$1551'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5254$1544'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5242$1533'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5230$1529'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5222$1527'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1526'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4979$1492'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4924$1445'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4916$1439'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4908$1433'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4900$1429'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4892$1423'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4884$1421'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4876$1413'.
     1/1: $1\ap_phi_mux_jj_phi_fu_123_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4868$1407'.
     1/1: $1\ap_phi_mux_ii_phi_fu_146_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4860$1391'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4852$1387'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4844$1385'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4836$1379'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4828$1375'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4822$1369'.
     1/1: $0\select_ln148_14_reg_460[3:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4816$1361'.
     1/1: $0\select_ln148_13_reg_434[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4810$1353'.
     1/1: $0\select_ln147_14_reg_455[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4804$1349'.
     1/1: $0\mul_reg_485[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4797$1345'.
     1/2: $0\weight_vecs_0_load_reg_480[15:0]
     2/2: $0\ifmap_vec_load_reg_475[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
     1/15: $0\select_ln148_14_reg_460_pp0_iter6_reg[3:0]
     2/15: $0\select_ln148_14_reg_460_pp0_iter5_reg[3:0]
     3/15: $0\select_ln148_14_reg_460_pp0_iter4_reg[3:0]
     4/15: $0\select_ln148_14_reg_460_pp0_iter3_reg[3:0]
     5/15: $0\select_ln148_14_reg_460_pp0_iter2_reg[3:0]
     6/15: $0\trunc_ln150_reg_440_pp0_iter6_reg[3:0]
     7/15: $0\trunc_ln150_reg_440_pp0_iter5_reg[3:0]
     8/15: $0\trunc_ln150_reg_440_pp0_iter4_reg[3:0]
     9/15: $0\trunc_ln150_reg_440_pp0_iter3_reg[3:0]
    10/15: $0\trunc_ln150_reg_440_pp0_iter2_reg[3:0]
    11/15: $0\icmp_ln147_reg_408_pp0_iter6_reg[0:0]
    12/15: $0\icmp_ln147_reg_408_pp0_iter5_reg[0:0]
    13/15: $0\icmp_ln147_reg_408_pp0_iter4_reg[0:0]
    14/15: $0\icmp_ln147_reg_408_pp0_iter3_reg[0:0]
    15/15: $0\icmp_ln147_reg_408_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
     1/3: $0\trunc_ln150_reg_440_pp0_iter1_reg[3:0]
     2/3: $0\icmp_ln147_reg_408_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln147_reg_408[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
     1/5: $0\trunc_ln150_reg_440[3:0]
     2/5: $0\select_ln148_reg_429[4:0]
     3/5: $0\add_ln148_reg_424[1:0]
     4/5: $0\and_ln147_reg_419[0:0]
     5/5: $0\icmp_ln148_reg_412[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4751$1319'.
     1/1: $0\jj_reg_119[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4743$1305'.
     1/1: $0\indvar_flatten_reg_108[6:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4735$1291'.
     1/1: $0\indvar_flatten17_reg_97[7:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4727$1279'.
     1/1: $0\ii_reg_142[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4719$1265'.
     1/1: $0\ic_reg_131[4:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4707$1256'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4697$1253'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4687$1250'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4677$1247'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4667$1244'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4643$1237'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4631$1228'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4619$1224'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4611$1222'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1221'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4351$1191'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4327$1187'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4215$1137'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4201$1116'.
     1/4: $4\grp_fu_310_p1[15:0]
     2/4: $3\grp_fu_310_p1[15:0]
     3/4: $2\grp_fu_310_p1[15:0]
     4/4: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4187$1095'.
     1/4: $4\grp_fu_310_p0[15:0]
     2/4: $3\grp_fu_310_p0[15:0]
     3/4: $2\grp_fu_310_p0[15:0]
     4/4: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4173$1074'.
     1/4: $4\grp_fu_305_p1[15:0]
     2/4: $3\grp_fu_305_p1[15:0]
     3/4: $2\grp_fu_305_p1[15:0]
     4/4: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4159$1053'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4151$1051'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4143$1043'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4125$1035'.
     1/5: $5\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4117$1029'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4109$1025'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4101$1023'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4093$1021'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4085$1017'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4077$1013'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4069$1011'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4061$1009'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4053$985'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4045$961'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4027$947'.
     1/5: $5\accum_in_0_address1[7:0]
     2/5: $4\accum_in_0_address1[7:0]
     3/5: $3\accum_in_0_address1[7:0]
     4/5: $2\accum_in_0_address1[7:0]
     5/5: $1\accum_in_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4009$933'.
     1/5: $5\accum_in_0_address0[7:0]
     2/5: $4\accum_in_0_address0[7:0]
     3/5: $3\accum_in_0_address0[7:0]
     4/5: $2\accum_in_0_address0[7:0]
     5/5: $1\accum_in_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4002$925'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3995$917'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3988$909'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3981$901'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
     1/3: $0\icmp_ln49_reg_492_pp0_iter2_reg[0:0]
     2/3: $0\icmp_ln49_reg_492_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln49_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3966$889'.
     1/2: $0\accum_in_0_load_56_reg_576[15:0]
     2/2: $0\accum_in_0_load_55_reg_571[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
     1/3: $0\accum_in_0_load_54_reg_556[15:0]
     2/3: $0\accum_in_0_load_53_reg_551[15:0]
     3/3: $0\add_ln49_reg_546[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3951$873'.
     1/2: $0\accum_in_0_load_52_reg_531[15:0]
     2/2: $0\accum_in_0_load_51_reg_526[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3944$865'.
     1/2: $0\accum_in_0_load_50_reg_511[15:0]
     2/2: $0\accum_in_0_load_reg_506[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3936$851'.
     1/1: $0\x_reg_168[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3928$846'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3916$829'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3906$824'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3894$811'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3882$807'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3874$805'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$804'.
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3652$798'.
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3603$787'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3595$783'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3587$779'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3579$775'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3571$773'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3563$769'.
     1/1: $1\accum_in_16_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3555$765'.
     1/1: $1\accum_in_16[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3549$763'.
     1/1: $0\add_ln81_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3541$755'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3533$747'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3521$741'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3513$739'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3503$734'.
     1/1: $0\accum_in_16_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$733'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3415$729'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3402$728'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3394$721'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3386$714'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3378$710'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3370$703'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3360$695'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3348$686'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3340$684'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$683'.
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3275$675'.
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3192$666'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3184$657'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3176$650'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3168$648'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3160$644'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3152$642'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3144$627'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3137$625'.
     1/2: $0\tmp_70_i_i_reg_172[15:0]
     2/2: $0\tmp_69_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3131$623'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3125$621'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3113$617'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3105$615'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$614'.
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2899$599'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2891$593'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2883$587'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2875$583'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2867$579'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2859$575'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2851$571'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2843$569'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2835$565'.
     1/1: $1\ap_phi_mux_empty_phi_fu_92_p4[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2827$561'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2819$555'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2813$549'.
     1/1: $0\outputRow_9_3[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2807$543'.
     1/1: $0\outputRow_9_2[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2801$537'.
     1/1: $0\outputRow_9_1[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2795$531'.
     1/1: $0\outputRow_9_0[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2789$529'.
     1/1: $0\outputCount_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2783$523'.
     1/1: $0\outputChanIdx_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2777$521'.
     1/1: $0\icmp_ln88_reg_295[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2769$512'.
     1/1: $0\empty_reg_89[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2761$510'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$509'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2651$502'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2647$494'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2643$490'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2601$456'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2593$445'.
     1/1: $1\storeOutput7_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2585$443'.
     1/1: $1\storeOutput7_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2577$432'.
     1/1: $1\resetMaximum6_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2569$430'.
     1/1: $1\resetMaximum6_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2561$419'.
     1/1: $1\output_indices_15_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2553$417'.
     1/1: $1\output_indices_15_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2545$406'.
     1/1: $1\output_indices_04_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2537$404'.
     1/1: $1\output_indices_04_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2529$386'.
     1/1: $1\grp_fu_110_ce[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2521$382'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2513$378'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2505$374'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
     1/3: $0\storeOutput7_read_reg_157[0:0]
     2/3: $0\output_indices_15_read_reg_152[11:0]
     3/3: $0\output_indices_04_read_reg_147[5:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2491$361'.
     1/1: $0\max_vals_4_0[15:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2479$357'.
     1/1: $0\grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2467$351'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2459$349'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2300$347'.
     1/2: $0\sr_1[4:0]
     2/2: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2233$346'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2232$345'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2231$344'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186$315'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
     1/7: $0\sr_6[4:0]
     2/7: $0\sr_5[4:0]
     3/7: $0\sr_4[4:0]
     4/7: $0\sr_3[4:0]
     5/7: $0\sr_2[4:0]
     6/7: $0\sr_1[4:0]
     7/7: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2103$313'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2102$312'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2101$311'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
     1/8: $0\sr_7[5:0]
     2/8: $0\sr_6[5:0]
     3/8: $0\sr_5[5:0]
     4/8: $0\sr_4[5:0]
     5/8: $0\sr_3[5:0]
     6/8: $0\sr_2[5:0]
     7/8: $0\sr_1[5:0]
     8/8: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1971$280'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1970$279'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1969$278'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
     1/8: $0\sr_7[11:0]
     2/8: $0\sr_6[11:0]
     3/8: $0\sr_5[11:0]
     4/8: $0\sr_4[11:0]
     5/8: $0\sr_3[11:0]
     6/8: $0\sr_2[11:0]
     7/8: $0\sr_1[11:0]
     8/8: $0\sr_0[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1839$247'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1838$246'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1837$245'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
     1/8: $0\sr_7[0:0]
     2/8: $0\sr_6[0:0]
     3/8: $0\sr_5[0:0]
     4/8: $0\sr_4[0:0]
     5/8: $0\sr_3[0:0]
     6/8: $0\sr_2[0:0]
     7/8: $0\sr_1[0:0]
     8/8: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1707$214'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1706$213'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1705$212'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1654$182'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1587$181'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1586$180'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1585$179'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1534$149'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1467$148'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1466$147'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1465$146'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$117'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1221$68'.
     1/1: $0\ap_sync_reg_tdf2_readInputs25_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1209$64'.
     1/1: $0\ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1197$60'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1185$56'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_0[0:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$55'.
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP38022_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:249$20'.
     1/1: $0\loop_dataflow_output_count[18:0]
Creating decoders for process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:237$6'.
     1/1: $0\loop_dataflow_input_count[18:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\op_tdata' from process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9121$3855'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332': $auto$proc_dlatch.cc:427:proc_dlatch$6492
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8922$3330'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329': $auto$proc_dlatch.cc:427:proc_dlatch$6501
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8823$3319'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
No latch inferred for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_valid1' from process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7915$3839'.
No latch inferred for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_q1' from process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7914$3838'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7076$3536'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7075$3535'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6957$2678'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6914$2662'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\storeOutput_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6906$2643'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\storeOutput_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6898$2636'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\start_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6890$2632'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\resetMaximum_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6882$2613'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\resetMaximum_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6874$2606'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\real_start' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6866$2602'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_1_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6858$2583'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_1_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6850$2576'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_0_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6842$2557'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_0_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6834$2550'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6826$2531'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6818$2512'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6810$2505'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out1_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6802$2486'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out1_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6794$2479'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6786$2475'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_done' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6778$2456'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_block_state1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6328$2232'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_NS_fsm' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6250$2178'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\in_data_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6242$2154'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_we1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6234$2138'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_we0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6226$2122'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_d1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6212$2114'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_d0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6198$2106'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_ce1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6190$2094'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6182$2082'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_address1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6168$2074'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_address0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6154$2066'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_ready' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6146$2064'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_kk_0_i_phi_fu_245_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6138$2056'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_jj_phi_fu_233_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6130$2048'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_indvar_flatten_phi_fu_222_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6122$2040'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_indvar_flatten47_phi_fu_198_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6114$2032'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_ii_phi_fu_210_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6106$2024'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle_pp0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6098$2018'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6090$2014'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_done' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6082$2012'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6074$2010'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_block_state1' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5551$1817'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_NS_fsm' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5490$1765'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_we0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5482$1759'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5474$1755'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_read' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5466$1746'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_blk_n' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5458$1739'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\filter_data_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5450$1721'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_ready' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5442$1719'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_jj_phi_fu_160_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5434$1713'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_ii_phi_fu_138_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5426$1705'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle_pp0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5418$1695'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5410$1691'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_done' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5402$1689'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5394$1683'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5386$1679'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_block_state1' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4979$1492'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4924$1445'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4916$1439'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4908$1433'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4900$1429'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4892$1423'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_ready' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4884$1421'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_jj_phi_fu_123_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4876$1413'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_ii_phi_fu_146_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4868$1407'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4860$1391'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4852$1387'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_done' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4844$1385'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4836$1379'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4828$1375'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_condition_514' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4351$1191'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_block_state1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4327$1187'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4215$1137'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4201$1116'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4187$1095'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4173$1074'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4159$1053'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_ready' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4151$1051'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4143$1043'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_phi_mux_phi_ln69_phi_fu_290_p8' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4125$1035'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4117$1029'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_idle' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4109$1025'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_done' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4101$1023'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4093$1021'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_we1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4085$1017'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_we0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4077$1013'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4069$1011'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4061$1009'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4053$985'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4045$961'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4027$947'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4009$933'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_block_state1' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3652$798'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3603$787'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_ready' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3595$783'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_idle' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3587$779'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_done' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3579$775'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3571$773'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_16_ap_vld' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3563$769'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_16' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3555$765'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3415$729'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3402$728'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_return' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3394$721'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3386$714'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3378$710'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_done' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3370$703'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_block_state1' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3275$675'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3192$666'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\input_indices_23_read' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3184$657'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\input_indices_23_blk_n' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3176$650'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_ready' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3168$648'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_idle' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3160$644'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_done' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3152$642'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\adjustments_ce0' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3144$627'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2899$599'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2891$593'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2883$587'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_3_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2875$583'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_2_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2867$579'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_1_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2859$575'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_0_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2851$571'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2843$569'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_92_p4' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2835$565'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2827$561'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2819$555'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state4_on_subcall_done' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2651$502'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state2' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2647$494'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state1' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2643$490'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_NS_fsm' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2601$456'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2593$445'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2585$443'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\resetMaximum6_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2577$432'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\resetMaximum6_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2569$430'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2561$419'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2553$417'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2545$406'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2537$404'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\grp_fu_110_ce' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2529$386'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_ready' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2521$382'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_idle' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2513$378'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_done' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2505$374'.
No latch inferred for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\q' from process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348'.
No latch inferred for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186$315'.
No latch inferred for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282'.
No latch inferred for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249'.
No latch inferred for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183'.
No latch inferred for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150'.
No latch inferred for signal `\td_fused_top_tdf2_113.\dataflow_in_loop_TOP_LOOP38022_U0_ap_continue' from process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf2_113.\ap_ready' from process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf2_113.\ap_idle' from process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf2_113.\ap_done' from process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\dout_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9146$3858'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\ce_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9142$3857'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din0_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din1_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\opcode_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9652$3853'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9648$3852'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9641$3851'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9641$3851'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8237$3849'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8233$3848'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8226$3847'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8226$3847'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9244$3845'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9240$3844'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9233$3843'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9233$3843'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8170$3230_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8160$3229_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8078$3821'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8068$3813'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8058$3805'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_q0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_valid0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\prev_tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8036$3796'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\prev_iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8027$3794'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8015$3790'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8003$3786'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7860$3075_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7850$3074_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7764$3696'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7754$3688'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7744$3680'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7732$3676'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7720$3672'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7636$3027'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7630$3015_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7552$3645'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7542$3637'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7532$3629'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_q1' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_valid1' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_q0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_valid0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\prev_tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7497$3613'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\prev_iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7488$3611'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7476$3607'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7464$3603'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7331$2866_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7321$2865_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7239$3518'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7229$3510'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7219$3502'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7197$3493'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7188$3491'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7176$3487'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7164$3483'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\k_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6772$2435'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_p_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6766$2416'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6759$2395'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_out_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6759$2395'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_p_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6753$2374'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6746$2353'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_out_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6746$2353'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6734$2347'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6722$2326'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6714$2324'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln33_23_reg_1101' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6067$2004'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln33_24_reg_1106' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6067$2004'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln19_25_reg_1040' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_21_reg_1053' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_25_reg_1079' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_i_reg_931' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln22_reg_937' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sext_ln22_reg_943' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_reg_949' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_21_reg_955' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_mid137_reg_960' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
  created $dff cell `$procdff$6606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast5_i_reg_965' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
  created $dff cell `$procdff$6607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\is_padding_reg_971' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
  created $dff cell `$procdff$6608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
  created $dff cell `$procdff$6609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1059_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6031$1986'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\empty_111_reg_1067_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6031$1986'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_reg_1047' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1059' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\empty_111_reg_1067' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_reg_1089' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6016$1974'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_5_reg_1096' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6016$1974'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln25_reg_1084' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6010$1966'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln19_reg_982' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln20_reg_987' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln19_reg_999' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast5_i_mid1_reg_1004' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_23_reg_1010' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_reg_1017' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_25_reg_1023' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_5_reg_1030' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln19_5_reg_1035' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5991$1954'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\kk_0_i_reg_241' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5983$1940'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\jj_reg_229' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5975$1926'.
  created $dff cell `$procdff$6630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten_reg_218' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5967$1912'.
  created $dff cell `$procdff$6631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten47_reg_194' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5959$1898'.
  created $dff cell `$procdff$6632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ii_reg_206' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5951$1884'.
  created $dff cell `$procdff$6633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5939$1873'.
  created $dff cell `$procdff$6634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866'.
  created $dff cell `$procdff$6635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5913$1853'.
  created $dff cell `$procdff$6636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_done_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5901$1849'.
  created $dff cell `$procdff$6637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_CS_fsm' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5893$1847'.
  created $dff cell `$procdff$6638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\sext_ln47_reg_408' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5380$1677'.
  created $dff cell `$procdff$6639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln48_9_reg_442' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5374$1669'.
  created $dff cell `$procdff$6640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln47_5_reg_429' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5368$1661'.
  created $dff cell `$procdff$6641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln48_reg_422' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5362$1655'.
  created $dff cell `$procdff$6642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5355$1651'.
  created $dff cell `$procdff$6643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter1_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5355$1651'.
  created $dff cell `$procdff$6644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
  created $dff cell `$procdff$6645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
  created $dff cell `$procdff$6646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
  created $dff cell `$procdff$6647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
  created $dff cell `$procdff$6648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5340$1643'.
  created $dff cell `$procdff$6649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\kk_reg_167' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5332$1627'.
  created $dff cell `$procdff$6650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\jj_reg_156' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5324$1613'.
  created $dff cell `$procdff$6651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten_reg_145' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5316$1597'.
  created $dff cell `$procdff$6652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten13_reg_123' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5308$1581'.
  created $dff cell `$procdff$6653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ii_reg_134' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5300$1565'.
  created $dff cell `$procdff$6654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5288$1554'.
  created $dff cell `$procdff$6655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5278$1551'.
  created $dff cell `$procdff$6656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547'.
  created $dff cell `$procdff$6657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5254$1544'.
  created $dff cell `$procdff$6658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5242$1533'.
  created $dff cell `$procdff$6659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_done_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5230$1529'.
  created $dff cell `$procdff$6660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_CS_fsm' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5222$1527'.
  created $dff cell `$procdff$6661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4822$1369'.
  created $dff cell `$procdff$6662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_13_reg_434' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4816$1361'.
  created $dff cell `$procdff$6663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln147_14_reg_455' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4810$1353'.
  created $dff cell `$procdff$6664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_reg_485' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4804$1349'.
  created $dff cell `$procdff$6665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_load_reg_475' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4797$1345'.
  created $dff cell `$procdff$6666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_load_reg_480' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4797$1345'.
  created $dff cell `$procdff$6667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln148_reg_412' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\and_ln147_reg_419' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\add_ln148_reg_424' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_reg_429' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\jj_reg_119' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4751$1319'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten_reg_108' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4743$1305'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten17_reg_97' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4735$1291'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ii_reg_142' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4727$1279'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ic_reg_131' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4719$1265'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4707$1256'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4697$1253'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4687$1250'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4677$1247'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4667$1244'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4643$1237'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4631$1228'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_done_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4619$1224'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4611$1222'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4002$925'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4002$925'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3995$917'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3995$917'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3988$909'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3988$909'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3981$901'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3981$901'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492_pp0_iter2_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_55_reg_571' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3966$889'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_56_reg_576' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3966$889'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\add_ln49_reg_546' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_53_reg_551' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_54_reg_556' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_51_reg_526' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3951$873'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_52_reg_531' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3951$873'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_reg_506' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3944$865'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_50_reg_511' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3944$865'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\x_reg_168' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3936$851'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\q_reg_276' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3928$846'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3916$829'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3906$824'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3894$811'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_done_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3882$807'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3874$805'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\add_ln81_reg_91' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3549$763'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3541$755'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3533$747'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\ap_done_reg' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3521$741'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3513$739'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\accum_in_16_preg' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3503$734'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3360$695'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3348$686'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3340$684'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\tmp_69_i_i_reg_167' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3137$625'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\tmp_70_i_i_reg_172' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3137$625'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3131$623'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3125$621'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\ap_done_reg' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3113$617'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3105$615'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_3' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2813$549'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_2' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2807$543'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_1' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2801$537'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_0' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2795$531'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputCount_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2789$529'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputChanIdx_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2783$523'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\icmp_ln88_reg_295' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2777$521'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\empty_reg_89' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2769$512'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2761$510'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_read_reg_147' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_read_reg_152' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_read_reg_157' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\max_vals_4_0' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2491$361'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2479$357'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\ap_done_reg' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2467$351'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\ap_CS_fsm' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2459$349'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2300$347'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2300$347'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\mOutPtr' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\internal_empty_n' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\internal_full_n' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1654$182'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1654$182'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1534$149'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1534$149'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_tdf2_readInputs25_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1221$68'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1209$64'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_channel_write_input_indices_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1197$60'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_channel_write_input_indices_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1185$56'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_113.\loop_dataflow_output_count' using process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:249$20'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_113.\loop_dataflow_input_count' using process `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:237$6'.
  created $dff cell `$procdff$6827' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9146$3858'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9146$3858'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9142$3857'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9134$3856'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9121$3855'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9121$3855'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9354$3374'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9265$3373'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9652$3853'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9652$3853'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9648$3852'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9641$3851'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9641$3851'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8237$3849'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8237$3849'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8233$3848'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8226$3847'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8226$3847'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8931$3332'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8922$3330'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8886$3329'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8823$3319'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8757$3305'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8738$3304'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8435$3257'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8259$3256'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9244$3845'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9244$3845'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9240$3844'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9233$3843'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9233$3843'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8166$3242'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8156$3231'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7918$3842'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7917$3841'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7916$3840'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7915$3839'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7914$3838'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7913$3837'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7912$3836'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7911$3835'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7910$3834'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7909$3833'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7908$3832'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8078$3821'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8078$3821'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8068$3813'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8068$3813'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8058$3805'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8058$3805'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8045$3798'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8036$3796'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8036$3796'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8027$3794'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8027$3794'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8015$3790'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8015$3790'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8003$3786'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8003$3786'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7856$3087'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7846$3076'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7681$3711'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7680$3710'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7679$3709'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7678$3708'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7677$3707'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7764$3696'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7764$3696'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7754$3688'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7754$3688'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7744$3680'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7744$3680'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7732$3676'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7732$3676'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7720$3672'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7720$3672'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7636$3027'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7636$3027'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7626$3016'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7386$3666'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7385$3665'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7384$3664'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7383$3663'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7382$3662'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7381$3661'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7380$3660'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7379$3659'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7378$3658'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7377$3657'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7376$3656'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7552$3645'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7552$3645'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7542$3637'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7542$3637'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7532$3629'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7532$3629'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7519$3622'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7506$3615'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7497$3613'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7497$3613'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7488$3611'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7488$3611'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7476$3607'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7476$3607'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7464$3603'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7464$3603'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7327$2878'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7317$2867'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7079$3539'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7078$3538'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7077$3537'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7076$3536'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7075$3535'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7074$3534'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7073$3533'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7072$3532'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7071$3531'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7070$3530'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7069$3529'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7239$3518'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7239$3518'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7229$3510'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7229$3510'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7219$3502'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7219$3502'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7206$3495'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7197$3493'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7197$3493'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7188$3491'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7188$3491'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7176$3487'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7176$3487'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7164$3483'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7164$3483'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2733'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6957$2678'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6914$2662'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6914$2662'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6906$2643'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6906$2643'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6898$2636'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6898$2636'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6890$2632'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6890$2632'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6882$2613'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6882$2613'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6874$2606'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6874$2606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6866$2602'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6866$2602'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6858$2583'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6858$2583'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6850$2576'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6850$2576'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6842$2557'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6842$2557'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6834$2550'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6834$2550'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6826$2531'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6826$2531'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6818$2512'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6818$2512'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6810$2505'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6810$2505'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6802$2486'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6802$2486'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6794$2479'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6794$2479'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6786$2475'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6786$2475'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6778$2456'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6778$2456'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6772$2435'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6772$2435'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6766$2416'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6766$2416'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6759$2395'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6759$2395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6753$2374'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6753$2374'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6746$2353'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6746$2353'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6734$2347'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6734$2347'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6722$2326'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6722$2326'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6714$2324'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6714$2324'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$2323'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6328$2232'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6250$2178'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6250$2178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6242$2154'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6242$2154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6234$2138'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6234$2138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6226$2122'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6226$2122'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6212$2114'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6212$2114'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6198$2106'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6198$2106'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6190$2094'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6190$2094'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6182$2082'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6182$2082'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6168$2074'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6168$2074'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6154$2066'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6154$2066'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6146$2064'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6146$2064'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6138$2056'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6138$2056'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6130$2048'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6130$2048'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6122$2040'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6122$2040'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6114$2032'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6114$2032'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6106$2024'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6106$2024'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6098$2018'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6098$2018'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6090$2014'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6090$2014'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6082$2012'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6082$2012'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6074$2010'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6074$2010'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6067$2004'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6067$2004'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6059$1996'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6048$1994'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6038$1990'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6031$1986'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6031$1986'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6023$1980'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6016$1974'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6016$1974'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6010$1966'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6010$1966'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5997$1960'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5991$1954'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5991$1954'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5983$1940'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5983$1940'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5975$1926'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5975$1926'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5967$1912'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5967$1912'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5959$1898'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5959$1898'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5951$1884'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5951$1884'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5939$1873'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5939$1873'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5925$1866'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5913$1853'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5913$1853'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5901$1849'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5901$1849'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5893$1847'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5893$1847'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1846'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5551$1817'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5490$1765'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5490$1765'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5482$1759'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5482$1759'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5474$1755'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5474$1755'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5466$1746'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5466$1746'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5458$1739'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5458$1739'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5450$1721'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5450$1721'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5442$1719'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5442$1719'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5434$1713'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5434$1713'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5426$1705'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5426$1705'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5418$1695'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5418$1695'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5410$1691'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5410$1691'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5402$1689'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5402$1689'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5394$1683'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5394$1683'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5386$1679'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5386$1679'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5380$1677'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5380$1677'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5374$1669'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5374$1669'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5368$1661'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5368$1661'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5362$1655'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5362$1655'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5355$1651'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5355$1651'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5346$1649'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5340$1643'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5340$1643'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5332$1627'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5332$1627'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5324$1613'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5324$1613'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5316$1597'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5316$1597'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5308$1581'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5308$1581'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5300$1565'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5300$1565'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5288$1554'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5288$1554'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5278$1551'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5278$1551'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5264$1547'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5254$1544'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5254$1544'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5242$1533'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5242$1533'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5230$1529'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5230$1529'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5222$1527'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5222$1527'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1526'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4979$1492'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4924$1445'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4924$1445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4916$1439'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4916$1439'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4908$1433'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4908$1433'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4900$1429'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4900$1429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4892$1423'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4892$1423'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4884$1421'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4884$1421'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4876$1413'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4876$1413'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4868$1407'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4868$1407'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4860$1391'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4860$1391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4852$1387'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4852$1387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4844$1385'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4844$1385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4836$1379'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4836$1379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4828$1375'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4828$1375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4822$1369'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4822$1369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4816$1361'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4816$1361'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4810$1353'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4810$1353'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4804$1349'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4804$1349'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4797$1345'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4797$1345'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4777$1343'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4769$1339'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4759$1333'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4751$1319'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4751$1319'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4743$1305'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4743$1305'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4735$1291'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4735$1291'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4727$1279'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4727$1279'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4719$1265'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4719$1265'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4707$1256'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4707$1256'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4697$1253'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4697$1253'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4687$1250'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4687$1250'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4677$1247'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4677$1247'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4667$1244'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4667$1244'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4653$1240'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4643$1237'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4643$1237'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4631$1228'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4631$1228'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4619$1224'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4619$1224'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4611$1222'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4611$1222'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$1221'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4351$1191'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4327$1187'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4215$1137'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4215$1137'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4201$1116'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4201$1116'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4187$1095'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4187$1095'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4173$1074'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4173$1074'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4159$1053'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4159$1053'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4151$1051'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4151$1051'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4143$1043'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4143$1043'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4125$1035'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4125$1035'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4117$1029'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4117$1029'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4109$1025'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4109$1025'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4101$1023'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4101$1023'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4093$1021'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4093$1021'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4085$1017'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4085$1017'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4077$1013'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4077$1013'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4069$1011'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4069$1011'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4061$1009'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4061$1009'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4053$985'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4053$985'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4045$961'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4045$961'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4027$947'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4027$947'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4009$933'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4009$933'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4002$925'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4002$925'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3995$917'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3995$917'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3988$909'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3988$909'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3981$901'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3981$901'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3973$897'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3966$889'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3966$889'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3958$881'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3951$873'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3951$873'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3944$865'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3944$865'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3936$851'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3936$851'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3928$846'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3928$846'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3916$829'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3916$829'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3906$824'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3906$824'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3894$811'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3894$811'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3882$807'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3882$807'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3874$805'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3874$805'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$804'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3652$798'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3603$787'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3603$787'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3595$783'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3595$783'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3587$779'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3587$779'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3579$775'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3579$775'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3571$773'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3571$773'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3563$769'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3563$769'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3555$765'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3555$765'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3549$763'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3549$763'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3541$755'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3541$755'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3533$747'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3533$747'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3521$741'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3521$741'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3513$739'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3513$739'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3503$734'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3503$734'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$733'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3415$729'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3402$728'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3402$728'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3394$721'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3394$721'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3386$714'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3386$714'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3378$710'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3378$710'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3370$703'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3370$703'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3360$695'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3360$695'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3348$686'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3348$686'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3340$684'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3340$684'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$683'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3275$675'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3192$666'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3192$666'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3184$657'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3184$657'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3176$650'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3176$650'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3168$648'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3168$648'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3160$644'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3160$644'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3152$642'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3152$642'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3144$627'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3144$627'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3137$625'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3137$625'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3131$623'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3131$623'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3125$621'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3125$621'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3113$617'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3113$617'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3105$615'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3105$615'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$614'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2899$599'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2899$599'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2891$593'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2891$593'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2883$587'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2883$587'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2875$583'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2875$583'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2867$579'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2867$579'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2859$575'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2859$575'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2851$571'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2851$571'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2843$569'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2843$569'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2835$565'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2835$565'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2827$561'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2827$561'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2819$555'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2819$555'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2813$549'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2813$549'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2807$543'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2807$543'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2801$537'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2801$537'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2795$531'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2795$531'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2789$529'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2789$529'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2783$523'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2783$523'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2777$521'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2777$521'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2769$512'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2769$512'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2761$510'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2761$510'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$509'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2651$502'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2647$494'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2643$490'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2601$456'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2601$456'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2593$445'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2593$445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2585$443'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2585$443'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2577$432'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2577$432'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2569$430'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2569$430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2561$419'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2561$419'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2553$417'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2553$417'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2545$406'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2545$406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2537$404'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2537$404'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2529$386'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2529$386'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2521$382'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2521$382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2513$378'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2513$378'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2505$374'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2505$374'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2497$372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2491$361'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2491$361'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2479$357'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2479$357'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2467$351'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2467$351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2459$349'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2459$349'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348'.
Removing empty process `td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2311$348'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2300$347'.
Removing empty process `td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2300$347'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2233$346'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2232$345'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2231$344'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2240$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186$315'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2186$315'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2170$314'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2103$313'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2102$312'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2101$311'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2110$283'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2055$282'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2038$281'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1971$280'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1970$279'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1969$278'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1978$250'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1923$249'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1906$248'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1839$247'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1838$246'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1837$245'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1846$217'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216'.
Removing empty process `td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1791$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
Removing empty process `td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1774$215'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1707$214'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1706$213'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1705$212'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1714$184'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1665$183'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1654$182'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1654$182'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1587$181'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1586$180'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1585$179'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1594$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1545$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1534$149'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1534$149'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1467$148'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1466$147'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1465$146'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1474$118'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$117'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1221$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1221$68'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1209$64'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1209$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1197$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1197$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1185$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1185$56'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:285$50'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:277$44'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:269$38'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:261$34'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:249$20'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:237$6'.
Removing empty process `td_fused_top_tdf2_113.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:237$6'.
Cleaned up 551 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~181 debug messages>
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~317 debug messages>
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~212 debug messages>
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~227 debug messages>
Optimizing module td_fused_top_tdf2_accum_1.
<suppressed ~326 debug messages>
Optimizing module td_fused_top_tdf2_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc392.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf2_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
<suppressed ~78 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
<suppressed ~21 debug messages>
Optimizing module td_fused_top_tdf2_113.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_tdf2_113.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
<suppressed ~732 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~273 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~264 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
<suppressed ~216 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
<suppressed ~33 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
<suppressed ~255 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_113'.
<suppressed ~24 debug messages>
Removed a total of 958 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9439$3376: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:9439$3376: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4151.
    dead port 2/2 on $mux $procmux$4145.
    dead port 2/2 on $mux $procmux$4139.
    dead port 2/2 on $mux $procmux$4124.
    dead port 2/2 on $mux $procmux$4118.
    dead port 2/2 on $mux $procmux$4112.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4271.
    dead port 2/2 on $mux $procmux$4265.
    dead port 2/2 on $mux $procmux$4259.
    dead port 2/2 on $mux $procmux$4241.
    dead port 2/2 on $mux $procmux$4235.
    dead port 2/2 on $mux $procmux$4229.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4343.
    dead port 2/2 on $mux $procmux$4337.
    dead port 2/2 on $mux $procmux$4331.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4474.
    dead port 2/2 on $mux $procmux$4468.
    dead port 2/2 on $mux $procmux$4462.
    dead port 2/2 on $mux $procmux$4447.
    dead port 2/2 on $mux $procmux$4441.
    dead port 2/2 on $mux $procmux$4435.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4588.
    dead port 2/2 on $mux $procmux$4588.
    dead port 1/2 on $mux $procmux$4573.
    dead port 2/2 on $mux $procmux$4573.
    dead port 1/2 on $mux $procmux$4564.
    dead port 2/2 on $mux $procmux$4564.
    dead port 1/2 on $mux $procmux$4555.
    dead port 2/2 on $mux $procmux$4555.
    dead port 1/2 on $mux $procmux$4594.
    dead port 2/2 on $mux $procmux$4594.
    dead port 1/2 on $mux $procmux$4579.
    dead port 2/2 on $mux $procmux$4579.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4733.
    dead port 2/2 on $mux $procmux$4739.
    dead port 2/2 on $mux $procmux$4757.
    dead port 2/2 on $mux $procmux$4715.
    dead port 2/2 on $mux $procmux$4751.
    dead port 1/2 on $mux $procmux$4731.
    dead port 1/2 on $mux $procmux$4749.
    dead port 2/2 on $mux $procmux$4709.
    dead port 1/2 on $mux $procmux$4707.
    dead port 2/2 on $mux $procmux$4643.
    dead port 2/2 on $mux $procmux$4697.
    dead port 2/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4641.
    dead port 2/2 on $mux $procmux$4650.
    dead port 2/2 on $mux $procmux$4658.
    dead port 2/2 on $mux $procmux$4667.
    dead port 1/2 on $mux $procmux$4689.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4958.
    dead port 2/2 on $mux $procmux$4958.
    dead port 1/2 on $mux $procmux$5034.
    dead port 2/2 on $mux $procmux$5034.
    dead port 1/2 on $mux $procmux$4924.
    dead port 2/2 on $mux $procmux$4926.
    dead port 2/2 on $mux $procmux$4933.
    dead port 2/2 on $mux $procmux$4941.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5087.
    dead port 1/2 on $mux $procmux$5085.
    dead port 2/2 on $mux $procmux$5102.
    dead port 1/2 on $mux $procmux$5228.
    dead port 2/2 on $mux $procmux$5228.
    dead port 2/2 on $mux $procmux$5094.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5487.
    dead port 1/2 on $mux $procmux$5493.
    dead port 1/2 on $mux $procmux$5496.
    dead port 1/2 on $mux $procmux$5593.
    dead port 1/2 on $mux $procmux$5481.
    dead port 1/2 on $mux $procmux$5596.
    dead port 1/2 on $mux $procmux$5599.
    dead port 2/2 on $mux $procmux$5601.
    dead port 1/2 on $mux $procmux$5608.
    dead port 1/2 on $mux $procmux$5611.
    dead port 2/2 on $mux $procmux$5613.
    dead port 2/2 on $mux $procmux$5293.
    dead port 1/2 on $mux $procmux$5620.
    dead port 1/2 on $mux $procmux$5484.
    dead port 2/2 on $mux $procmux$5622.
    dead port 1/2 on $mux $procmux$5533.
    dead port 2/2 on $mux $procmux$5628.
    dead port 1/2 on $mux $procmux$5536.
    dead port 1/2 on $mux $procmux$5502.
    dead port 1/2 on $mux $procmux$5638.
    dead port 1/2 on $mux $procmux$5641.
    dead port 1/2 on $mux $procmux$5644.
    dead port 2/2 on $mux $procmux$5646.
    dead port 2/2 on $mux $procmux$5302.
    dead port 1/2 on $mux $procmux$5653.
    dead port 2/2 on $mux $procmux$5310.
    dead port 2/2 on $mux $procmux$5313.
    dead port 1/2 on $mux $procmux$5656.
    dead port 2/2 on $mux $procmux$5658.
    dead port 2/2 on $mux $procmux$5315.
    dead port 1/2 on $mux $procmux$5665.
    dead port 2/2 on $mux $procmux$5667.
    dead port 2/2 on $mux $procmux$5553.
    dead port 2/2 on $mux $procmux$5325.
    dead port 2/2 on $mux $procmux$5334.
    dead port 2/2 on $mux $procmux$5673.
    dead port 2/2 on $mux $procmux$5337.
    dead port 2/2 on $mux $procmux$5339.
    dead port 2/2 on $mux $procmux$5547.
    dead port 2/2 on $mux $procmux$5350.
    dead port 2/2 on $mux $procmux$5362.
    dead port 2/2 on $mux $procmux$5375.
    dead port 2/2 on $mux $procmux$5538.
    dead port 1/2 on $mux $procmux$5518.
    dead port 1/2 on $mux $procmux$5391.
    dead port 1/2 on $mux $procmux$5394.
    dead port 1/2 on $mux $procmux$5397.
    dead port 1/2 on $mux $procmux$5403.
    dead port 1/2 on $mux $procmux$5406.
    dead port 1/2 on $mux $procmux$5412.
    dead port 1/2 on $mux $procmux$5521.
    dead port 1/2 on $mux $procmux$5421.
    dead port 1/2 on $mux $procmux$5424.
    dead port 1/2 on $mux $procmux$5427.
    dead port 1/2 on $mux $procmux$5433.
    dead port 1/2 on $mux $procmux$5436.
    dead port 1/2 on $mux $procmux$5442.
    dead port 1/2 on $mux $procmux$5524.
    dead port 2/2 on $mux $procmux$5526.
    dead port 1/2 on $mux $procmux$5545.
    dead port 1/2 on $mux $procmux$5451.
    dead port 1/2 on $mux $procmux$5454.
    dead port 1/2 on $mux $procmux$5457.
    dead port 1/2 on $mux $procmux$5463.
    dead port 1/2 on $mux $procmux$5466.
    dead port 1/2 on $mux $procmux$5472.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5781.
    dead port 2/2 on $mux $procmux$5769.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3279$682: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5914.
    dead port 2/2 on $mux $procmux$5914.
    dead port 2/2 on $mux $procmux$5889.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5952.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6033.
    dead port 1/2 on $mux $procmux$6023.
    dead port 1/2 on $mux $procmux$6072.
    dead port 2/2 on $mux $procmux$6072.
    dead port 1/2 on $mux $procmux$6060.
    dead port 2/2 on $mux $procmux$6060.
    dead port 2/2 on $mux $procmux$6042.
    dead port 2/2 on $mux $procmux$6014.
    dead port 2/2 on $mux $procmux$6025.
    dead port 1/2 on $mux $procmux$6054.
    dead port 2/2 on $mux $procmux$6054.
    dead port 1/2 on $mux $procmux$6066.
    dead port 2/2 on $mux $procmux$6066.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_113..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 149 multiplexer ports.
<suppressed ~585 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3924: { $procmux$3968_CMP $procmux$3967_CMP $auto$opt_reduce.cc:134:opt_mux$6882 }
    New ctrl vector for $pmux cell $procmux$3939: { $procmux$3968_CMP $procmux$3967_CMP $auto$opt_reduce.cc:134:opt_mux$6884 }
    New ctrl vector for $pmux cell $procmux$3919: { $procmux$3968_CMP $auto$opt_reduce.cc:134:opt_mux$6886 }
    New ctrl vector for $pmux cell $procmux$3959: { $procmux$3968_CMP $auto$opt_reduce.cc:134:opt_mux$6888 }
    New ctrl vector for $pmux cell $procmux$3934: { $procmux$3968_CMP $procmux$3967_CMP $auto$opt_reduce.cc:134:opt_mux$6890 }
    New ctrl vector for $pmux cell $procmux$3914: { $procmux$3968_CMP $auto$opt_reduce.cc:134:opt_mux$6892 }
    New ctrl vector for $pmux cell $procmux$3929: { $procmux$3968_CMP $procmux$3967_CMP $auto$opt_reduce.cc:134:opt_mux$6894 }
    New ctrl vector for $pmux cell $procmux$3964: { }
    New ctrl vector for $pmux cell $procmux$3909: { $procmux$3968_CMP $auto$opt_reduce.cc:134:opt_mux$6896 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$4024: { }
    New ctrl vector for $pmux cell $procmux$3974: { $procmux$4028_CMP $procmux$4027_CMP $auto$opt_reduce.cc:134:opt_mux$6898 }
    New ctrl vector for $pmux cell $procmux$3969: { $procmux$4028_CMP $auto$opt_reduce.cc:134:opt_mux$6900 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$4059: { $procmux$4068_CMP $procmux$4066_CMP $auto$opt_reduce.cc:134:opt_mux$6902 }
    New ctrl vector for $pmux cell $procmux$4064: { $procmux$4068_CMP $auto$opt_reduce.cc:134:opt_mux$6904 $procmux$4065_CMP }
    New ctrl vector for $pmux cell $procmux$4049: { $procmux$4068_CMP $procmux$4067_CMP $auto$opt_reduce.cc:134:opt_mux$6906 }
    New ctrl vector for $pmux cell $procmux$4044: { $procmux$4048_CMP $auto$opt_reduce.cc:134:opt_mux$6908 $procmux$4045_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4137:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4137_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4137_Y [0]
      New connections: $procmux$4137_Y [15:1] = { $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] $procmux$4137_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4110:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4110_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4110_Y [0]
      New connections: $procmux$4110_Y [15:1] = { $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] $procmux$4110_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4154:
      Old ports: A=16'0000000000000000, B=$procmux$4137_Y, Y=$procmux$4154_Y
      New ports: A=1'0, B=$procmux$4137_Y [0], Y=$procmux$4154_Y [0]
      New connections: $procmux$4154_Y [15:1] = { $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] $procmux$4154_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4127:
      Old ports: A=16'0000000000000000, B=$procmux$4110_Y, Y=$procmux$4127_Y
      New ports: A=1'0, B=$procmux$4110_Y [0], Y=$procmux$4127_Y [0]
      New connections: $procmux$4127_Y [15:1] = { $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] $procmux$4127_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4257:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4257_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4257_Y [0]
      New connections: $procmux$4257_Y [15:1] = { $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] $procmux$4257_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4227:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4227_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4227_Y [0]
      New connections: $procmux$4227_Y [15:1] = { $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] $procmux$4227_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4274:
      Old ports: A=16'0000000000000000, B=$procmux$4257_Y, Y=$procmux$4274_Y
      New ports: A=1'0, B=$procmux$4257_Y [0], Y=$procmux$4274_Y [0]
      New connections: $procmux$4274_Y [15:1] = { $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] $procmux$4274_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4244:
      Old ports: A=16'0000000000000000, B=$procmux$4227_Y, Y=$procmux$4244_Y
      New ports: A=1'0, B=$procmux$4227_Y [0], Y=$procmux$4244_Y [0]
      New connections: $procmux$4244_Y [15:1] = { $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] $procmux$4244_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4329:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4329_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4329_Y [0]
      New connections: $procmux$4329_Y [15:1] = { $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] $procmux$4329_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4346:
      Old ports: A=16'0000000000000000, B=$procmux$4329_Y, Y=$procmux$4346_Y
      New ports: A=1'0, B=$procmux$4329_Y [0], Y=$procmux$4346_Y [0]
      New connections: $procmux$4346_Y [15:1] = { $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] $procmux$4346_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4460:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4460_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4460_Y [0]
      New connections: $procmux$4460_Y [15:1] = { $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] $procmux$4460_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4433:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4433_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4433_Y [0]
      New connections: $procmux$4433_Y [15:1] = { $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] $procmux$4433_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4477:
      Old ports: A=16'0000000000000000, B=$procmux$4460_Y, Y=$procmux$4477_Y
      New ports: A=1'0, B=$procmux$4460_Y [0], Y=$procmux$4477_Y [0]
      New connections: $procmux$4477_Y [15:1] = { $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] $procmux$4477_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4450:
      Old ports: A=16'0000000000000000, B=$procmux$4433_Y, Y=$procmux$4450_Y
      New ports: A=1'0, B=$procmux$4433_Y [0], Y=$procmux$4450_Y [0]
      New connections: $procmux$4450_Y [15:1] = { $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] $procmux$4450_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_tdf2_113.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Finding identical cells in module `\td_fused_top_tdf2_113'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6506 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \opcode, Q = \opcode_buf1).
Adding EN signal on $procdff$6504 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6505 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6507 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6508 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6509 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6513 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6512 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6517 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6516 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6518 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6519 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6520 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6524 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6523 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6528 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8161$3241_DATA, Q = \q0).
Adding SRST signal on $procdff$6537 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6534 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4184_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6926 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4184_Y, Q = \count).
Adding SRST signal on $procdff$6538 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6539 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4212_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6931 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4210_Y, Q = \tptr).
Adding SRST signal on $procdff$6535 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4198_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6933 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:8050$3804_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6536 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4192_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6935 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4192_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6533 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4176_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6939 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4176_Y, Q = \full_n).
Adding SRST signal on $procdff$6532 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4165_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6943 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6540 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4220_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6947 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4218_Y, Q = \iptr).
Adding EN signal on $procdff$6545 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7851$3086_DATA, Q = \q0).
Adding EN signal on $procdff$6541 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7861$3097_DATA, Q = \q1).
Adding SRST signal on $procdff$6552 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4312_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6951 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4310_Y, Q = \tptr).
Adding SRST signal on $procdff$6553 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4320_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6953 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4318_Y, Q = \iptr).
Adding SRST signal on $procdff$6550 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4296_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6955 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4296_Y, Q = \full_n).
Adding SRST signal on $procdff$6551 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4304_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6959 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4304_Y, Q = \count).
Adding SRST signal on $procdff$6549 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4285_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6963 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6554 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7639$3028_DATA, Q = \q1).
Adding EN signal on $procdff$6555 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7631$3026_DATA, Q = \q0).
Adding SRST signal on $procdff$6568 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4418_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6969 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4416_Y, Q = \tptr).
Adding SRST signal on $procdff$6569 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4426_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6971 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4424_Y, Q = \iptr).
Adding SRST signal on $procdff$6566 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6567 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6565 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4398_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6975 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4398_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6564 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4404_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6979 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7511$3621_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6562 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4390_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6981 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7524$3628_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6563 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4384_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6983 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4384_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6560 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4368_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6987 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4368_Y, Q = \full_n).
Adding SRST signal on $procdff$6561 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4376_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6991 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4376_Y, Q = \count).
Adding SRST signal on $procdff$6559 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4357_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6995 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6573 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7322$2877_DATA, Q = \q0).
Adding SRST signal on $procdff$6585 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4543_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7000 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4541_Y, Q = \iptr).
Adding SRST signal on $procdff$6584 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4535_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7002 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4533_Y, Q = \tptr).
Adding SRST signal on $procdff$6583 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6582 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6581 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4515_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7006 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4515_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6580 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4521_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7010 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7211$3501_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6579 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4507_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$7012 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4507_Y, Q = \count).
Adding SRST signal on $procdff$6578 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4499_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7016 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4499_Y, Q = \full_n).
Adding SRST signal on $procdff$6577 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4488_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7020 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6595 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6594 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4624_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6593 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4619_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7028 ($sdff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4619_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6592 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7009$2727_Y, Q = \i_out_2).
Adding SRST signal on $auto$ff.cc:262:slice$7032 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln146_fu_266_p2, Q = \i_out_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6591 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7011$2729_Y, Q = \i_6).
Adding SRST signal on $auto$ff.cc:262:slice$7034 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln145_fu_260_p2, Q = \i_6, rval = 16'0000000000000000).
Adding EN signal on $procdff$6590 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7007$2725_Y, Q = \i_p_2).
Adding SRST signal on $auto$ff.cc:262:slice$7036 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \select_ln135_fu_330_p3, Q = \i_p_2, rval = 2'00).
Adding EN signal on $procdff$6589 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7003$2721_Y, Q = \j_out_2).
Adding SRST signal on $auto$ff.cc:262:slice$7038 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln141_fu_248_p2, Q = \j_out_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6586 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7001$2719_Y, Q = \k_6).
Adding SRST signal on $auto$ff.cc:262:slice$7040 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \select_ln138_fu_380_p3, Q = \k_6, rval = 16'0000000000000000).
Adding EN signal on $procdff$6587 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:7005$2723_Y, Q = \j_p_2).
Adding SRST signal on $auto$ff.cc:262:slice$7042 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln131_fu_206_p2, Q = \j_p_2, rval = 2'00).
Adding EN signal on $procdff$6588 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6999$2717_Y, Q = \j_6).
Adding SRST signal on $auto$ff.cc:262:slice$7044 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln140_fu_242_p2, Q = \j_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6638 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6637 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4907_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6636 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4899_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7050 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6635 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4894_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7054 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4892_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6634 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4886_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7056 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4886_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$6632 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4876_Y, Q = \indvar_flatten47_reg_194).
Adding EN signal on $procdff$6631 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4871_Y, Q = \indvar_flatten_reg_218).
Adding EN signal on $procdff$6630 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4866_Y, Q = \jj_reg_229).
Adding EN signal on $procdff$6629 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4861_Y, Q = \kk_0_i_reg_241).
Adding EN signal on $procdff$6628 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6284$2220_Y, Q = \add_ln19_5_reg_1035).
Adding EN signal on $procdff$6627 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6288$2222_Y, Q = \add_ln20_5_reg_1030).
Adding EN signal on $procdff$6626 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6408$2265_Y, Q = \or_ln23_25_reg_1023).
Adding EN signal on $procdff$6625 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6290$2223_Y, Q = \add_ln20_reg_1017).
Adding EN signal on $procdff$6624 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6404$2263_Y, Q = \or_ln23_23_reg_1010).
Adding EN signal on $procdff$6623 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6420$2271_Y, Q = \p_cast5_i_mid1_reg_1004).
Adding EN signal on $procdff$6622 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6452$2297_Y, Q = \select_ln19_reg_999).
Adding EN signal on $procdff$6621 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6374$2251_Y, Q = \icmp_ln20_reg_987).
Adding EN signal on $procdff$6620 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6286$2221_Y, Q = \add_ln19_reg_982).
Adding EN signal on $procdff$6619 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6298$2227_Y, Q = \add_ln25_reg_1084).
Adding EN signal on $procdff$6618 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6302$2229_Y, Q = \add_ln33_5_reg_1096).
Adding EN signal on $procdff$6617 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6304$2230_Y, Q = \add_ln33_reg_1089).
Adding EN signal on $procdff$6616 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6464$2309_Y [3:0], Q = \empty_111_reg_1067).
Adding EN signal on $procdff$6615 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6456$2301_Y, Q = \select_ln20_22_reg_1059).
Adding EN signal on $procdff$6614 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6464$2309_Y, Q = \select_ln20_reg_1047).
Adding SRST signal on $auto$ff.cc:262:slice$7086 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [4], Q = \select_ln20_reg_1047 [4], rval = 1'0).
Adding EN signal on $procdff$6613 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \empty_111_reg_1067, Q = \empty_111_reg_1067_pp0_iter1_reg).
Adding EN signal on $procdff$6612 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \select_ln20_22_reg_1059, Q = \select_ln20_22_reg_1059_pp0_iter1_reg).
Adding EN signal on $procdff$6611 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln19_reg_978_pp0_iter1_reg, Q = \icmp_ln19_reg_978_pp0_iter2_reg).
Adding EN signal on $procdff$6610 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln19_reg_978, Q = \icmp_ln19_reg_978_pp0_iter1_reg).
Adding EN signal on $procdff$6609 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6372$2249_Y, Q = \icmp_ln19_reg_978).
Adding EN signal on $procdff$6608 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6394$2260_Y, Q = \is_padding_reg_971).
Adding EN signal on $procdff$6607 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6418$2270_Y, Q = \p_cast5_i_reg_965).
Adding EN signal on $procdff$6606 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6430$2276_Y, Q = \p_mid137_reg_960).
Adding EN signal on $procdff$6605 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6402$2262_Y, Q = \or_ln23_21_reg_955).
Adding EN signal on $procdff$6604 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6422$2272_Y, Q = \p_cast_reg_949).
Adding EN signal on $procdff$6603 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6296$2226_Y }, Q = \sext_ln22_reg_943).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7099 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$6602 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \j_17 [13:0], Q = \trunc_ln22_reg_937).
Adding EN signal on $procdff$6601 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6360$2243_Y }, Q = \p_cast_i_reg_931).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7102 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$6600 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6462$2307_Y, Q = \select_ln20_25_reg_1079).
Adding SRST signal on $auto$ff.cc:262:slice$7104 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \add_ln20_5_reg_1030, Q = \select_ln20_25_reg_1079, rval = 5'00001).
Adding EN signal on $procdff$6597 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6470$2315_Y, Q = \select_ln33_24_reg_1106).
Adding SRST signal on $auto$ff.cc:262:slice$7106 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \bitcast_ln32_24_fu_886_p1, Q = \select_ln33_24_reg_1106, rval = 16'0000000000000000).
Adding EN signal on $procdff$6596 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6468$2313_Y, Q = \select_ln33_23_reg_1101).
Adding SRST signal on $auto$ff.cc:262:slice$7108 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \bitcast_ln32_23_fu_865_p1, Q = \select_ln33_23_reg_1101, rval = 16'0000000000000000).
Adding EN signal on $procdff$6633 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4881_Y, Q = \ii_reg_206).
Adding EN signal on $procdff$6599 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6454$2299_Y, Q = \select_ln20_21_reg_1053).
Adding EN signal on $procdff$6598 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:6440$2285_Y, Q = \select_ln19_25_reg_1040).
Adding SRST signal on $procdff$6661 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6660 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5068_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6659 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5060_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7119 ($sdff) from module td_fused_top_tdf2_readFilters24 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6658 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5055_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6657 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5050_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$6654 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5032_Y, Q = \ii_reg_134).
Adding EN signal on $procdff$6653 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5027_Y, Q = \indvar_flatten13_reg_123).
Adding EN signal on $procdff$6652 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5022_Y, Q = \indvar_flatten_reg_145).
Adding EN signal on $procdff$6651 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5017_Y, Q = \jj_reg_156).
Adding EN signal on $procdff$6650 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5012_Y, Q = \kk_reg_167).
Adding EN signal on $procdff$6644 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \icmp_ln47_reg_418, Q = \icmp_ln47_reg_418_pp0_iter1_reg).
Adding EN signal on $procdff$6643 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5569$1825_Y, Q = \icmp_ln47_reg_418).
Adding EN signal on $procdff$6642 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5571$1827_Y, Q = \icmp_ln48_reg_422).
Adding EN signal on $procdff$6641 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5577$1832_Y, Q = \select_ln47_5_reg_429).
Adding EN signal on $procdff$6640 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5583$1838_Y, Q = \select_ln48_9_reg_442).
Adding EN signal on $procdff$6639 ($dff) from module td_fused_top_tdf2_readFilters24 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5595$1844_Y }, Q = \sext_ln47_reg_408).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7145 ($dffe) from module td_fused_top_tdf2_readFilters24.
Adding EN signal on $procdff$6649 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5533$1814_Y, Q = \add_ln55_20_reg_452).
Adding SRST signal on $procdff$6656 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5042_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6655 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5037_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6705 ($dff) from module td_fused_top_tdf2_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6704 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5277_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6703 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5269_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7154 ($sdff) from module td_fused_top_tdf2_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6702 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5264_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6701 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5259_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6698 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5241_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6697 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5236_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6696 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5231_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$6695 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5226_Y, Q = \ic_reg_131).
Adding EN signal on $procdff$6694 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5221_Y, Q = \ii_reg_142).
Adding EN signal on $procdff$6692 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5211_Y, Q = \indvar_flatten_reg_108).
Adding EN signal on $procdff$6691 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5206_Y, Q = \jj_reg_119).
Adding EN signal on $procdff$6690 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5047$1522_Y [3:0], Q = \trunc_ln150_reg_440).
Adding EN signal on $procdff$6689 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5047$1522_Y, Q = \select_ln148_reg_429).
Adding EN signal on $procdff$6688 ($dff) from module td_fused_top_tdf2_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4957$1487_Y, Q = \add_ln148_reg_424).
Adding EN signal on $procdff$6687 ($dff) from module td_fused_top_tdf2_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4965$1491_Y, Q = \and_ln147_reg_419).
Adding EN signal on $procdff$6686 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5009$1503_Y, Q = \icmp_ln148_reg_412).
Adding EN signal on $procdff$6685 ($dff) from module td_fused_top_tdf2_dot_product (D = \trunc_ln150_reg_440, Q = \trunc_ln150_reg_440_pp0_iter1_reg).
Adding EN signal on $procdff$6684 ($dff) from module td_fused_top_tdf2_dot_product (D = \icmp_ln147_reg_408, Q = \icmp_ln147_reg_408_pp0_iter1_reg).
Adding EN signal on $procdff$6683 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5007$1501_Y, Q = \icmp_ln147_reg_408).
Adding EN signal on $procdff$6667 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_480).
Adding EN signal on $procdff$6666 ($dff) from module td_fused_top_tdf2_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_475).
Adding EN signal on $procdff$6665 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_153_p2, Q = \mul_reg_485).
Adding EN signal on $procdff$6664 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5027$1508_Y, Q = \select_ln147_14_reg_455).
Adding EN signal on $procdff$6663 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5037$1516_Y, Q = \select_ln148_13_reg_434).
Adding EN signal on $procdff$6662 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:5039$1518_Y, Q = \select_ln148_14_reg_460).
Adding EN signal on $procdff$6693 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5216_Y, Q = \indvar_flatten17_reg_97).
Adding SRST signal on $procdff$6700 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5251_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6699 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5246_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6732 ($dff) from module td_fused_top_tdf2_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$6731 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5749_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6730 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5741_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7198 ($sdff) from module td_fused_top_tdf2_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6729 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5736_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7202 ($sdff) from module td_fused_top_tdf2_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6728 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5731_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7204 ($sdff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5731_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$6727 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5723_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7208 ($sdff) from module td_fused_top_tdf2_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4285$1186_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6726 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5721_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6725 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_50_reg_511).
Adding EN signal on $procdff$6724 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_506).
Adding EN signal on $procdff$6723 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_52_reg_531).
Adding EN signal on $procdff$6722 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_51_reg_526).
Adding EN signal on $procdff$6721 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_54_reg_556).
Adding EN signal on $procdff$6720 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_53_reg_551).
Adding EN signal on $procdff$6719 ($dff) from module td_fused_top_tdf2_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4283$1185_Y, Q = \add_ln49_reg_546).
Adding EN signal on $procdff$6718 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_56_reg_576).
Adding EN signal on $procdff$6717 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_55_reg_571).
Adding EN signal on $procdff$6716 ($dff) from module td_fused_top_tdf2_accum_1 (D = \icmp_ln49_reg_492_pp0_iter1_reg, Q = \icmp_ln49_reg_492_pp0_iter2_reg).
Adding EN signal on $procdff$6715 ($dff) from module td_fused_top_tdf2_accum_1 (D = \icmp_ln49_reg_492, Q = \icmp_ln49_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6714 ($dff) from module td_fused_top_tdf2_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:4369$1202_Y, Q = \icmp_ln49_reg_492).
Adding EN signal on $procdff$6713 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6712 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6711 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6710 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6709 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6708 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6707 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6706 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding SRST signal on $procdff$6738 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5833_Y, Q = \accum_in_16_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6737 ($dff) from module td_fused_top_tdf2_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$6736 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5822_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6735 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5817_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7238 ($sdff) from module td_fused_top_tdf2_accum_2 (D = \add_ln81_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$6734 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5812_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7240 ($sdff) from module td_fused_top_tdf2_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$6733 ($dff) from module td_fused_top_tdf2_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:3642$797_Y, Q = \add_ln81_reg_91).
Adding SRST signal on $procdff$6741 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6740 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = $procmux$5858_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6739 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = $procmux$5853_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6747 ($dff) from module td_fused_top_tdf2_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$6746 ($dff) from module td_fused_top_tdf2_adjust (D = $procmux$5936_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6745 ($dff) from module td_fused_top_tdf2_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$6744 ($dff) from module td_fused_top_tdf2_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$6743 ($dff) from module td_fused_top_tdf2_adjust (D = \adjustments_q0 [47:32], Q = \tmp_70_i_i_reg_172).
Adding EN signal on $procdff$6742 ($dff) from module td_fused_top_tdf2_adjust (D = \adjustments_q0 [31:16], Q = \tmp_69_i_i_reg_167).
Adding SRST signal on $procdff$6756 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$6755 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$6002_Y, Q = \empty_reg_89, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7257 ($sdff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2917$603_Y, Q = \empty_reg_89).
Adding EN signal on $procdff$6754 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2937$608_Y, Q = \icmp_ln88_reg_295).
Adding EN signal on $procdff$6753 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:2945$612_Y, Q = \outputChanIdx_7).
Adding SRST signal on $auto$ff.cc:262:slice$7260 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \add_ln96_fu_255_p2, Q = \outputChanIdx_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$6752 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$5980_Y, Q = \outputCount_7).
Adding SRST signal on $auto$ff.cc:262:slice$7262 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \empty_reg_89, Q = \outputCount_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$6751 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_0).
Adding EN signal on $procdff$6750 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_1).
Adding EN signal on $procdff$6749 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_2).
Adding EN signal on $procdff$6748 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_3).
Adding SRST signal on $procdff$6763 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6762 ($dff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6102_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6761 ($dff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6097_Y, Q = \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7272 ($sdff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6097_Y, Q = \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg).
Adding EN signal on $procdff$6760 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \p_read, Q = \max_vals_4_0).
Adding EN signal on $procdff$6758 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \output_indices_15_dout, Q = \output_indices_15_read_reg_152).
Adding EN signal on $procdff$6757 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \output_indices_04_dout, Q = \output_indices_04_read_reg_147).
Adding EN signal on $procdff$6759 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \storeOutput7_dout, Q = \storeOutput7_read_reg_157).
Adding EN signal on $procdff$6764 ($dff) from module td_fused_top_fifo_w5_d2_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6765 ($dff) from module td_fused_top_fifo_w5_d2_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6768 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6122_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7284 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6767 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6135_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7290 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6135_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6766 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6143_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7298 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6143_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6769 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6770 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6771 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6772 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6773 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6774 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6775 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$6778 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6173_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7309 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6777 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6186_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7315 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6186_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6776 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6194_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7323 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6194_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6779 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6780 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6781 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6782 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6783 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6784 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6785 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6786 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6789 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6226_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7335 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6788 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6239_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6239_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6787 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6247_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7349 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6247_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6790 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6791 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6792 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6793 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6794 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6795 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6796 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6797 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6800 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6279_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7361 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6799 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6292_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7367 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6292_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6798 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6300_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7375 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6300_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6801 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6802 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6803 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6804 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6805 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6806 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6807 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6808 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6811 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6332_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7387 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6810 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6345_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7393 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6345_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6809 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6353_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7401 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6353_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6812 ($dff) from module td_fused_top_fifo_w16_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6813 ($dff) from module td_fused_top_fifo_w16_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6816 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6367_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7407 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6815 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6380_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7413 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6380_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6814 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6388_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7421 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6388_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6817 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6818 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6821 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6402_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7427 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6820 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6415_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7433 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6415_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6819 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6423_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7441 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6423_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6825 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1281$103_Y, Q = \ap_sync_reg_channel_write_input_indices_0, rval = 1'0).
Adding SRST signal on $procdff$6824 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1283$105_Y, Q = \ap_sync_reg_channel_write_input_indices_1, rval = 1'0).
Adding SRST signal on $procdff$6823 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1291$107_Y, Q = \ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6822 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v:1293$108_Y, Q = \ap_sync_reg_tdf2_readInputs25_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6827 ($dff) from module td_fused_top_tdf2_113 (D = $procmux$6475_Y, Q = \loop_dataflow_input_count, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7457 ($sdff) from module td_fused_top_tdf2_113 (D = $procmux$6475_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$6826 ($dff) from module td_fused_top_tdf2_113 (D = $procmux$6467_Y, Q = \loop_dataflow_output_count, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7461 ($sdff) from module td_fused_top_tdf2_113 (D = $procmux$6467_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_tdf2_113..
Removed 425 unused cells and 4914 unused wires.
<suppressed ~541 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
<suppressed ~3 debug messages>
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_113.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf2_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_113..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_113.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_113'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 21 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7243 ($sdff) from module td_fused_top_Block_entry_proc_proc392 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7465 ($sdff) from module td_fused_top_Block_entry_proc_proc392.
Adding SRST signal on $auto$ff.cc:262:slice$7041 ($sdffce) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln137_fu_230_p2, Q = \k_6, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$7037 ($sdffce) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln134_fu_218_p2, Q = \i_p_2, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$7024 ($sdff) from module td_fused_top_tdf2_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7478 ($sdff) from module td_fused_top_tdf2_get_next_ijk.
Adding SRST signal on $auto$ff.cc:262:slice$7084 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [1:0], Q = \empty_111_reg_1067 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_113..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Removed 6 unused cells and 26 unused wires.
<suppressed ~23 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_113.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_113..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_113.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_113'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_113..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_113.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_113..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~363 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_113.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_113'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_113..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_113.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                          37
     $eq                            30
     $mux                            1
     $pmux                           8

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc392 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022 ===

   Number of wires:                306
   Number of wire bits:           1771
   Number of public wires:         269
   Number of public wire bits:    1734
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w12_d8_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w12_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            133
   Number of public wires:          13
   Number of public wire bits:     125
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          96
     $eq                            21
     $logic_not                      3
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d8_S ===

   Number of wires:                 46
   Number of wire bits:            125
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w1_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             23
   Number of public wires:          13
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                            21
     $logic_not                      3
     $pmux                           1

=== td_fused_top_fifo_w5_d2_S ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w5_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          10
     $not                            1
     $pmux                           5

=== td_fused_top_fifo_w5_d7_S ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w5_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          12
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          35
     $eq                            15
     $logic_not                      3
     $pmux                           5

=== td_fused_top_fifo_w6_d8_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             73
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          48
     $eq                            21
     $logic_not                      3
     $pmux                           6

=== td_fused_top_start_for_tdf2_readFilters24_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf2_113 ===

   Number of wires:                126
   Number of wire bits:           1596
   Number of public wires:         100
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           38
     $and                           11
     $eq                            38
     $logic_not                     19
     $mux                           80
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         38

=== td_fused_top_tdf2_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1829
   Number of public wires:         124
   Number of public wire bits:    1398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                           12
     $and                           31
     $dffe                         275
     $eq                            79
     $logic_not                      3
     $lt                             8
     $mux                          533
     $not                            8
     $or                            64
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf2_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf2_adjust ===

   Number of wires:                 70
   Number of wire bits:            446
   Number of public wires:          42
   Number of public wire bits:     402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf2_dot_product ===

   Number of wires:                176
   Number of wire bits:            659
   Number of public wires:         123
   Number of public wire bits:     563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           44
     $and                           18
     $dff                           45
     $dffe                          99
     $eq                            29
     $mux                          101
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== td_fused_top_tdf2_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            385
   Number of public wires:          73
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

=== td_fused_top_tdf2_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            319
   Number of public wires:          51
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            9
     $dffe                          35
     $eq                            16
     $mux                           23
     $not                           10
     $or                             6
     $pmux                           4
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf2_readFilters24 ===

   Number of wires:                155
   Number of wire bits:            620
   Number of public wires:          97
   Number of public wire bits:     519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           67
     $and                           18
     $dff                           18
     $dffe                          47
     $eq                            29
     $mux                           90
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           21

=== td_fused_top_tdf2_readInputs25 ===

   Number of wires:                281
   Number of wire bits:           1908
   Number of public wires:         203
   Number of public wire bits:    1708
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          225
     $and                           24
     $dffe                         159
     $eq                            32
     $gt                            89
     $mux                          385
     $not                           11
     $or                            26
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        40
     $sdffe                          3
     $sub                           20

=== td_fused_top_tdf2_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            608
   Number of public wires:          48
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           59
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                           12

=== design hierarchy ===

   td_fused_top_tdf2_113             1
     td_fused_top_dataflow_in_loop_TOP_LOOP38022      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc392      0
       td_fused_top_fifo_w12_d8_S      0
         td_fused_top_fifo_w12_d8_S_shiftReg      0
       td_fused_top_fifo_w16_d2_S_x      0
         td_fused_top_fifo_w16_d2_S_x_shiftReg      0
       td_fused_top_fifo_w1_d8_S      0
         td_fused_top_fifo_w1_d8_S_shiftReg      0
       td_fused_top_fifo_w5_d2_S      0
         td_fused_top_fifo_w5_d2_S_shiftReg      0
       td_fused_top_fifo_w5_d7_S      0
         td_fused_top_fifo_w5_d7_S_shiftReg      0
       td_fused_top_fifo_w6_d8_S      0
         td_fused_top_fifo_w6_d8_S_shiftReg      0
       td_fused_top_start_for_tdf2_readFilters24_U0      0
         td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg      0
       td_fused_top_tdf2_accum_1      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf2_accum_2      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf2_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf2_dot_product      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf2_get_next_ijk      0
       td_fused_top_tdf2_poolOutputs      0
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      0
           td_fused_top_ap_hcmp_0_no_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         td_fused_top_tdf2_writeOutputs_unaligned      0
       td_fused_top_tdf2_readFilters24      0
       td_fused_top_tdf2_readInputs25      0

   Number of wires:                126
   Number of wire bits:           1596
   Number of public wires:         100
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           38
     $and                           11
     $eq                            38
     $logic_not                     19
     $mux                           80
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         38

Warnings: 44 unique messages, 44 total
End of script. Logfile hash: c3651e89a5, CPU: user 2.48s system 0.02s, MEM: 60.48 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
