

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Thu Dec 19 08:56:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  6.030 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       68|  51.000 ns|  0.578 us|    6|   68|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |        4|       66|         3|          2|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_94_p2      |         +|   0|  0|  14|           6|           1|
    |ap_condition_204       |       and|   0|  0|   2|           1|           1|
    |ap_condition_208       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1068_fu_106_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln14_fu_88_p2     |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  59|          79|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_72_p4     |   9|          2|    1|          2|
    |ap_return                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1              |  14|          3|    6|         18|
    |x_fu_38                           |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  91|         20|   19|         45|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln14_reg_127                  |  6|   0|    6|          0|
    |ap_CS_fsm                         |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_return_preg                    |  1|   0|    1|          0|
    |icmp_ln1068_reg_142               |  1|   0|    1|          0|
    |icmp_ln14_reg_123                 |  1|   0|    1|          0|
    |merge_reg_68                      |  1|   0|    1|          0|
    |x_fu_38                           |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 22|   0|   22|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_return                       |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_14_1|  return value|
|modulus_digits_data_V_address0  |  out|    5|   ap_memory|         modulus_digits_data_V|         array|
|modulus_digits_data_V_ce0       |  out|    1|   ap_memory|         modulus_digits_data_V|         array|
|modulus_digits_data_V_q0        |   in|   64|   ap_memory|         modulus_digits_data_V|         array|
|result_digits_data_V_address0   |  out|    5|   ap_memory|          result_digits_data_V|         array|
|result_digits_data_V_ce0        |  out|    1|   ap_memory|          result_digits_data_V|         array|
|result_digits_data_V_q0         |   in|   64|   ap_memory|          result_digits_data_V|         array|
+--------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1 = load i6 %x" [./bignum.h:14]   --->   Operation 9 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp_eq  i6 %x_1, i6 32" [./bignum.h:14]   --->   Operation 11 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %x_1, i6 1" [./bignum.h:14]   --->   Operation 13 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split12, void %_Z9fpga_powm6BignumILi32ELi64EES0_S0_.exit.loopexit.exitStub" [./bignum.h:14]   --->   Operation 14 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_cast = zext i6 %x_1" [./bignum.h:14]   --->   Operation 15 'zext' 'x_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%modulus_digits_data_V_addr = getelementptr i64 %modulus_digits_data_V, i64 0, i64 %x_cast"   --->   Operation 16 'getelementptr' 'modulus_digits_data_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%modulus_digits_data_V_load = load i5 %modulus_digits_data_V_addr"   --->   Operation 17 'load' 'modulus_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%result_digits_data_V_addr = getelementptr i64 %result_digits_data_V, i64 0, i64 %x_cast"   --->   Operation 18 'getelementptr' 'result_digits_data_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%result_digits_data_V_load = load i5 %result_digits_data_V_addr"   --->   Operation 19 'load' 'result_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%modulus_digits_data_V_load = load i5 %modulus_digits_data_V_addr"   --->   Operation 20 'load' 'modulus_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%result_digits_data_V_load = load i5 %result_digits_data_V_addr"   --->   Operation 21 'load' 'result_digits_data_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 22 [1/1] (2.77ns)   --->   "%icmp_ln1068 = icmp_eq  i64 %modulus_digits_data_V_load, i64 %result_digits_data_V_load"   --->   Operation 22 'icmp' 'icmp_ln1068' <Predicate = (!icmp_ln14)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./bignum.h:14]   --->   Operation 23 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln15 = br i1 %icmp_ln1068, void %_Z9fpga_powm6BignumILi32ELi64EES0_S0_.exit.loopexit.exitStub, void" [./bignum.h:15]   --->   Operation 24 'br' 'br_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_3 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln14 = store i6 %add_ln14, i6 %x" [./bignum.h:14]   --->   Operation 25 'store' 'store_ln14' <Predicate = (!icmp_ln14 & icmp_ln1068)> <Delay = 1.58>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln14 & icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void, i1 0, void %.split12"   --->   Operation 27 'phi' 'merge' <Predicate = (!icmp_ln1068) | (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln1068) | (icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ modulus_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                          (alloca           ) [ 0111]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
x_1                        (load             ) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
icmp_ln14                  (icmp             ) [ 0111]
empty                      (speclooptripcount) [ 0000]
add_ln14                   (add              ) [ 0111]
br_ln14                    (br               ) [ 0111]
x_cast                     (zext             ) [ 0000]
modulus_digits_data_V_addr (getelementptr    ) [ 0010]
result_digits_data_V_addr  (getelementptr    ) [ 0010]
modulus_digits_data_V_load (load             ) [ 0000]
result_digits_data_V_load  (load             ) [ 0000]
icmp_ln1068                (icmp             ) [ 0101]
specloopname_ln14          (specloopname     ) [ 0000]
br_ln15                    (br               ) [ 0000]
store_ln14                 (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
merge                      (phi              ) [ 0111]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="modulus_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="modulus_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="x_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="modulus_digits_data_V_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="modulus_digits_data_V_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="modulus_digits_data_V_load/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="result_digits_data_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_digits_data_V_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_digits_data_V_load/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="merge_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="2"/>
<pin id="70" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="merge_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="2"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="x_1_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln14_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln1068_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln14_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="2"/>
<pin id="114" dir="0" index="1" bw="6" slack="2"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="x_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="123" class="1005" name="icmp_ln14_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="127" class="1005" name="add_ln14_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="2"/>
<pin id="129" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="132" class="1005" name="modulus_digits_data_V_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="modulus_digits_data_V_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="result_digits_data_V_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="result_digits_data_V_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln1068_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="110"><net_src comp="49" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="62" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="119"><net_src comp="38" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="88" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="94" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="135"><net_src comp="42" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="140"><net_src comp="55" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="145"><net_src comp="106" pin="2"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_14_1 : modulus_digits_data_V | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_14_1 : result_digits_data_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		x_cast : 2
		modulus_digits_data_V_addr : 3
		modulus_digits_data_V_load : 4
		result_digits_data_V_addr : 3
		result_digits_data_V_load : 4
	State 2
		icmp_ln1068 : 1
	State 3
		merge : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln14_fu_88  |    0    |    10   |
|          | icmp_ln1068_fu_106 |    0    |    29   |
|----------|--------------------|---------|---------|
|    add   |   add_ln14_fu_94   |    0    |    14   |
|----------|--------------------|---------|---------|
|   zext   |    x_cast_fu_100   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    53   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln14_reg_127         |    6   |
|        icmp_ln1068_reg_142       |    1   |
|         icmp_ln14_reg_123        |    1   |
|           merge_reg_68           |    1   |
|modulus_digits_data_V_addr_reg_132|    5   |
| result_digits_data_V_addr_reg_137|    5   |
|             x_reg_116            |    6   |
+----------------------------------+--------+
|               Total              |   25   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   25   |   71   |
+-----------+--------+--------+--------+
