-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Wed Mar 13 05:29:26 2024
-- Host        : KVL-TUF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_threshold_accel_0_2 -prefix
--               design_1_threshold_accel_0_2_ design_1_threshold_accel_0_0_sim_netlist.vhdl
-- Design      : design_1_threshold_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Block_entry1_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_out_mat_rows_channel : out STD_LOGIC;
    ap_sync_channel_write_out_mat_cols_channel : out STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c10_channel : out STD_LOGIC;
    ap_done_reg_reg_3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    \ap_return_1_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_channel_write_in_mat_rows_c9_channel : in STD_LOGIC;
    in_mat_rows_c9_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c10_channel : in STD_LOGIC;
    in_mat_cols_c10_channel_full_n : in STD_LOGIC;
    out_mat_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_rows_channel_reg : in STD_LOGIC;
    out_mat_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_cols_channel : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_Block_entry1_proc;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Block_entry1_proc is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][31]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_return_0_preg[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_0_preg[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_0_preg[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_0_preg[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_0_preg[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_0_preg[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_0_preg[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_0_preg[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_0_preg[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_0_preg[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_0_preg[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_0_preg[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_0_preg[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_0_preg[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_0_preg[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_0_preg[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_1_preg[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_return_1_preg[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_return_1_preg[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_return_1_preg[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_return_1_preg[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_1_preg[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_1_preg[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_1_preg[16]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_1_preg[17]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_1_preg[18]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_1_preg[19]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_1_preg[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_return_1_preg[20]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_1_preg[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_1_preg[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_1_preg[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_1_preg[24]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_1_preg[25]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_1_preg[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_1_preg[27]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_1_preg[28]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_1_preg[29]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_1_preg[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_return_1_preg[30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_1_preg[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_1_preg[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_return_1_preg[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_return_1_preg[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_return_1_preg[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_return_1_preg[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_return_1_preg[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_return_1_preg[9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_return_2_preg[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_2_preg[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_2_preg[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_2_preg[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_2_preg[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_2_preg[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_2_preg[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_2_preg[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_2_preg[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_2_preg[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_2_preg[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_2_preg[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_2_preg[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_2_preg[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_2_preg[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_2_preg[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_3_preg[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_return_3_preg[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_return_3_preg[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_return_3_preg[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_return_3_preg[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_3_preg[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_3_preg[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_3_preg[16]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_3_preg[17]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_3_preg[18]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_3_preg[19]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_3_preg[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_return_3_preg[20]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_3_preg[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_3_preg[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_3_preg[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_3_preg[24]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_3_preg[25]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_3_preg[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_3_preg[27]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_3_preg[28]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_3_preg[29]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_3_preg[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_return_3_preg[30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_3_preg[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_3_preg[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_return_3_preg[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_return_3_preg[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_return_3_preg[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_return_3_preg[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_return_3_preg[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_return_3_preg[9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_in_mat_cols_c10_channel_i_1 : label is "soft_lutpair79";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(31 downto 0) <= \^ap_done_reg_reg_0\(31 downto 0);
  ap_done_reg_reg_1(31 downto 0) <= \^ap_done_reg_reg_1\(31 downto 0);
  \in\(15 downto 0) <= \^in\(15 downto 0);
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I3 => in_mat_rows_c9_channel_full_n,
      O => E(0)
    );
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I3 => in_mat_cols_c10_channel_full_n,
      O => ap_done_reg_reg_2(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_3,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(0),
      O => \^in\(0)
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(10),
      O => \^in\(10)
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(11),
      O => \^in\(11)
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(12),
      O => \^in\(12)
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(13),
      O => \^in\(13)
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(14),
      O => \^in\(14)
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(15),
      O => \^in\(15)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(1),
      O => \^in\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(2),
      O => \^in\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(3),
      O => \^in\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(4),
      O => \^in\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(5),
      O => \^in\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(6),
      O => \^in\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(7),
      O => \^in\(7)
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(8),
      O => \^in\(8)
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(9),
      O => \^in\(9)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(10),
      Q => ap_return_0_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(11),
      Q => ap_return_0_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(12),
      Q => ap_return_0_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(13),
      Q => ap_return_0_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(14),
      Q => ap_return_0_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(15),
      Q => ap_return_0_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(8),
      Q => ap_return_0_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(9),
      Q => ap_return_0_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(10),
      O => \^ap_done_reg_reg_0\(10)
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(11),
      O => \^ap_done_reg_reg_0\(11)
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(12),
      O => \^ap_done_reg_reg_0\(12)
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(13),
      O => \^ap_done_reg_reg_0\(13)
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(14),
      O => \^ap_done_reg_reg_0\(14)
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(15),
      O => \^ap_done_reg_reg_0\(15)
    );
\ap_return_1_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(16),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(16),
      O => \^ap_done_reg_reg_0\(16)
    );
\ap_return_1_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(17),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(17),
      O => \^ap_done_reg_reg_0\(17)
    );
\ap_return_1_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(18),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(18),
      O => \^ap_done_reg_reg_0\(18)
    );
\ap_return_1_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(19),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(19),
      O => \^ap_done_reg_reg_0\(19)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_1_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(20),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(20),
      O => \^ap_done_reg_reg_0\(20)
    );
\ap_return_1_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(21),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(21),
      O => \^ap_done_reg_reg_0\(21)
    );
\ap_return_1_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(22),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(22),
      O => \^ap_done_reg_reg_0\(22)
    );
\ap_return_1_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(23),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(23),
      O => \^ap_done_reg_reg_0\(23)
    );
\ap_return_1_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(24),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(24),
      O => \^ap_done_reg_reg_0\(24)
    );
\ap_return_1_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(25),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(25),
      O => \^ap_done_reg_reg_0\(25)
    );
\ap_return_1_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(26),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(26),
      O => \^ap_done_reg_reg_0\(26)
    );
\ap_return_1_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(27),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(27),
      O => \^ap_done_reg_reg_0\(27)
    );
\ap_return_1_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(28),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(28),
      O => \^ap_done_reg_reg_0\(28)
    );
\ap_return_1_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(29),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(29),
      O => \^ap_done_reg_reg_0\(29)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_1_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(30),
      O => \^ap_done_reg_reg_0\(30)
    );
\ap_return_1_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(31),
      O => \^ap_done_reg_reg_0\(31)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(8),
      O => \^ap_done_reg_reg_0\(8)
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(9),
      O => \^ap_done_reg_reg_0\(9)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(10),
      Q => ap_return_1_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(11),
      Q => ap_return_1_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(12),
      Q => ap_return_1_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(13),
      Q => ap_return_1_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(14),
      Q => ap_return_1_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(15),
      Q => ap_return_1_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(16),
      Q => ap_return_1_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(17),
      Q => ap_return_1_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(18),
      Q => ap_return_1_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(19),
      Q => ap_return_1_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(20),
      Q => ap_return_1_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(21),
      Q => ap_return_1_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(22),
      Q => ap_return_1_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(23),
      Q => ap_return_1_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(24),
      Q => ap_return_1_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(25),
      Q => ap_return_1_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(26),
      Q => ap_return_1_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(27),
      Q => ap_return_1_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(28),
      Q => ap_return_1_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(29),
      Q => ap_return_1_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(30),
      Q => ap_return_1_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(31),
      Q => ap_return_1_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(8),
      Q => ap_return_1_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(9),
      Q => ap_return_1_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(0),
      O => \^d\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(10),
      O => \^d\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(11),
      O => \^d\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(12),
      O => \^d\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(13),
      O => \^d\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(14),
      O => \^d\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(15),
      O => \^d\(15)
    );
\ap_return_2_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(16),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(16),
      O => \^d\(16)
    );
\ap_return_2_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(17),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(17),
      O => \^d\(17)
    );
\ap_return_2_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(18),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(18),
      O => \^d\(18)
    );
\ap_return_2_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(19),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(19),
      O => \^d\(19)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(1),
      O => \^d\(1)
    );
\ap_return_2_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(20),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(20),
      O => \^d\(20)
    );
\ap_return_2_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(21),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(21),
      O => \^d\(21)
    );
\ap_return_2_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(22),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(22),
      O => \^d\(22)
    );
\ap_return_2_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(23),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(23),
      O => \^d\(23)
    );
\ap_return_2_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(24),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(24),
      O => \^d\(24)
    );
\ap_return_2_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(25),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(25),
      O => \^d\(25)
    );
\ap_return_2_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(26),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(26),
      O => \^d\(26)
    );
\ap_return_2_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(27),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(27),
      O => \^d\(27)
    );
\ap_return_2_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(28),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(28),
      O => \^d\(28)
    );
\ap_return_2_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(29),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(29),
      O => \^d\(29)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(2),
      O => \^d\(2)
    );
\ap_return_2_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(30),
      O => \^d\(30)
    );
\ap_return_2_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(31),
      O => \^d\(31)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(3),
      O => \^d\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(4),
      O => \^d\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(5),
      O => \^d\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(6),
      O => \^d\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(7),
      O => \^d\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(8),
      O => \^d\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(9),
      O => \^d\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => ap_return_2_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => ap_return_2_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => ap_return_2_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => ap_return_2_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => ap_return_2_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => ap_return_2_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => ap_return_2_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => ap_return_2_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => ap_return_2_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => ap_return_2_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => ap_return_2_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => ap_return_2_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => ap_return_2_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => ap_return_2_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => ap_return_2_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => ap_return_2_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(0),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(0),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(10),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(10),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(11),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(11),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(12),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(12),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(13),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(13),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(14),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(14),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(15),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(15),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(15)
    );
\ap_return_3_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(16),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(16),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(16)
    );
\ap_return_3_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(17),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(17),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(17)
    );
\ap_return_3_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(18),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(18),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(18)
    );
\ap_return_3_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(19),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(19),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(19)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(1),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(1),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(1)
    );
\ap_return_3_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(20),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(20),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(20)
    );
\ap_return_3_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(21),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(21),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(21)
    );
\ap_return_3_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(22),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(22),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(22)
    );
\ap_return_3_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(23),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(23),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(23)
    );
\ap_return_3_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(24),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(24),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(24)
    );
\ap_return_3_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(25),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(25),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(25)
    );
\ap_return_3_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(26),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(26),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(26)
    );
\ap_return_3_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(27),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(27),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(27)
    );
\ap_return_3_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(28),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(28),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(28)
    );
\ap_return_3_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(29),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(29),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(29)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(2),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(2),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(2)
    );
\ap_return_3_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_3_preg(30),
      O => \^ap_done_reg_reg_1\(30)
    );
\ap_return_3_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_3_preg(31),
      O => \^ap_done_reg_reg_1\(31)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(3),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(3),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(4),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(4),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(5),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(5),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(6),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(6),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(7),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(7),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(8),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(8),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => ap_return_3_preg(9),
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => \ap_return_1_preg_reg[31]_0\(9),
      I3 => \^ap_done_reg\,
      O => \^ap_done_reg_reg_1\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(16),
      Q => ap_return_3_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(17),
      Q => ap_return_3_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(18),
      Q => ap_return_3_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(19),
      Q => ap_return_3_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(20),
      Q => ap_return_3_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(21),
      Q => ap_return_3_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(22),
      Q => ap_return_3_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(23),
      Q => ap_return_3_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(24),
      Q => ap_return_3_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(25),
      Q => ap_return_3_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(26),
      Q => ap_return_3_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(27),
      Q => ap_return_3_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(28),
      Q => ap_return_3_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(29),
      Q => ap_return_3_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(30),
      Q => ap_return_3_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(31),
      Q => ap_return_3_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_channel_write_in_mat_cols_c10_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => in_mat_cols_c10_channel_full_n,
      I3 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      O => ap_sync_channel_write_in_mat_cols_c10_channel
    );
ap_sync_reg_channel_write_out_mat_cols_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => out_mat_cols_channel_full_n,
      I3 => ap_sync_reg_channel_write_out_mat_cols_channel,
      O => ap_sync_channel_write_out_mat_cols_channel
    );
ap_sync_reg_channel_write_out_mat_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => out_mat_rows_channel_full_n,
      I3 => ap_sync_reg_channel_write_out_mat_rows_channel_reg,
      O => ap_sync_channel_write_out_mat_rows_channel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Mat2Axi_Block_entry24_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_preg_reg[21]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[21]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[20]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[19]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[18]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[17]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[16]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_Mat2Axi_Block_entry24_proc;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Mat2Axi_Block_entry24_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[0]_0\,
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[10]_0\,
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[11]_0\,
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[12]_0\,
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[13]_0\,
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[14]_0\,
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[15]_0\,
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[16]_0\,
      Q => ap_return_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[17]_0\,
      Q => ap_return_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[18]_0\,
      Q => ap_return_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[19]_0\,
      Q => ap_return_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[1]_0\,
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[20]_0\,
      Q => ap_return_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[21]_1\,
      Q => ap_return_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[2]_0\,
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[3]_0\,
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[4]_0\,
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[5]_0\,
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[6]_0\,
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[7]_0\,
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[8]_0\,
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[21]_0\,
      D => \ap_return_preg_reg[9]_0\,
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_control_r_s_axi is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    img_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gmem1_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_control_r_s_axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_control_r_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal img_inp : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^img_out\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \int_img_inp[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_inp[31]_i_3_n_0\ : STD_LOGIC;
  signal int_img_inp_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_img_inp_reg04_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_img_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_img_out[63]_i_1_n_0\ : STD_LOGIC;
  signal int_img_out_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_img_out_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_img_inp[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_img_inp[10]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_img_inp[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_img_inp[12]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_img_inp[13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_img_inp[14]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_img_inp[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_img_inp[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_img_inp[17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_img_inp[18]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_img_inp[19]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_img_inp[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_img_inp[20]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_img_inp[21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_img_inp[22]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_img_inp[23]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_img_inp[24]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_img_inp[25]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_img_inp[26]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_img_inp[27]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_img_inp[28]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_img_inp[29]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_img_inp[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_img_inp[30]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_img_inp[31]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_img_inp[32]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_img_inp[33]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_img_inp[34]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_img_inp[35]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_img_inp[36]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_img_inp[37]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_img_inp[38]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_img_inp[39]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_img_inp[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_img_inp[40]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_img_inp[41]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_img_inp[42]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_img_inp[43]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_img_inp[44]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_img_inp[45]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_img_inp[46]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_img_inp[47]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_img_inp[48]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_img_inp[49]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_img_inp[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_img_inp[50]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_img_inp[51]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_img_inp[52]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_img_inp[53]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_img_inp[54]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_img_inp[55]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_img_inp[56]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_img_inp[57]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_img_inp[58]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_img_inp[59]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_img_inp[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_img_inp[60]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_img_inp[61]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_img_inp[62]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_img_inp[63]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_img_inp[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_img_inp[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_img_inp[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_img_inp[9]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_img_out[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_img_out[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_img_out[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_img_out[12]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_img_out[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_img_out[14]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_img_out[15]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_img_out[16]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_img_out[17]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_img_out[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_img_out[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_img_out[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_img_out[20]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_img_out[21]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_img_out[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_img_out[23]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_img_out[24]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_img_out[25]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_img_out[26]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_img_out[27]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_img_out[28]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_img_out[29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_img_out[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_img_out[30]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_img_out[31]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_img_out[32]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_img_out[33]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_img_out[34]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_img_out[35]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_img_out[36]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_img_out[37]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_img_out[38]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_img_out[39]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_img_out[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_img_out[40]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_img_out[41]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_img_out[42]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_img_out[43]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_img_out[44]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_img_out[45]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_img_out[46]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_img_out[47]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_img_out[48]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_img_out[49]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_img_out[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_img_out[50]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_img_out[51]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_img_out[52]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_img_out[53]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_img_out[54]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_img_out[55]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_img_out[56]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_img_out[57]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_img_out[58]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_img_out[59]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_img_out[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_img_out[60]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_img_out[61]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_img_out[62]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_img_out[63]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_img_out[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_img_out[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_img_out[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_img_out[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mem_reg[5][0]_srl6_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_reg[5][10]_srl6_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mem_reg[5][11]_srl6_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mem_reg[5][12]_srl6_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mem_reg[5][13]_srl6_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mem_reg[5][14]_srl6_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mem_reg[5][15]_srl6_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mem_reg[5][16]_srl6_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_reg[5][17]_srl6_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_reg[5][18]_srl6_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mem_reg[5][19]_srl6_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mem_reg[5][1]_srl6_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_reg[5][20]_srl6_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mem_reg[5][21]_srl6_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mem_reg[5][22]_srl6_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mem_reg[5][23]_srl6_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mem_reg[5][24]_srl6_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_reg[5][25]_srl6_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_reg[5][26]_srl6_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_reg[5][27]_srl6_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_reg[5][28]_srl6_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_reg[5][29]_srl6_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_reg[5][2]_srl6_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mem_reg[5][30]_srl6_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mem_reg[5][31]_srl6_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mem_reg[5][32]_srl6_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mem_reg[5][33]_srl6_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mem_reg[5][34]_srl6_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mem_reg[5][35]_srl6_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mem_reg[5][36]_srl6_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mem_reg[5][37]_srl6_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mem_reg[5][38]_srl6_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_reg[5][39]_srl6_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_reg[5][3]_srl6_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mem_reg[5][40]_srl6_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_reg[5][41]_srl6_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_reg[5][42]_srl6_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_reg[5][43]_srl6_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_reg[5][44]_srl6_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mem_reg[5][45]_srl6_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mem_reg[5][46]_srl6_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mem_reg[5][47]_srl6_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mem_reg[5][48]_srl6_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem_reg[5][49]_srl6_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem_reg[5][4]_srl6_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mem_reg[5][50]_srl6_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_reg[5][51]_srl6_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_reg[5][52]_srl6_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_reg[5][53]_srl6_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_reg[5][54]_srl6_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_reg[5][55]_srl6_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mem_reg[5][56]_srl6_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_reg[5][57]_srl6_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mem_reg[5][58]_srl6_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_reg[5][59]_srl6_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_reg[5][5]_srl6_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mem_reg[5][60]_srl6_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_reg[5][61]_srl6_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_reg[5][62]_srl6_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_reg[5][63]_srl6_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_reg[5][6]_srl6_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mem_reg[5][7]_srl6_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mem_reg[5][8]_srl6_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mem_reg[5][9]_srl6_i_1\ : label is "soft_lutpair113";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  img_out(63 downto 0) <= \^img_out\(63 downto 0);
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_r_rvalid\,
      I3 => s_axi_control_r_RREADY,
      O => \FSM_onehot_rstate[1]_i_1__0_n_0\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_RREADY,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1__0_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_0\,
      Q => \^s_axi_control_r_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => s_axi_control_r_BREADY,
      I3 => s_axi_control_r_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_r_AWVALID,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1__0_n_0\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_r_WVALID,
      O => \FSM_onehot_wstate[3]_i_1__0_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_0\,
      Q => \^s_axi_control_r_bvalid\,
      R => ap_rst_n_inv
    );
\int_img_inp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(0),
      O => int_img_inp_reg04_out(0)
    );
\int_img_inp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(10),
      O => int_img_inp_reg04_out(10)
    );
\int_img_inp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(11),
      O => int_img_inp_reg04_out(11)
    );
\int_img_inp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(12),
      O => int_img_inp_reg04_out(12)
    );
\int_img_inp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(13),
      O => int_img_inp_reg04_out(13)
    );
\int_img_inp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(14),
      O => int_img_inp_reg04_out(14)
    );
\int_img_inp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(15),
      O => int_img_inp_reg04_out(15)
    );
\int_img_inp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(16),
      O => int_img_inp_reg04_out(16)
    );
\int_img_inp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(17),
      O => int_img_inp_reg04_out(17)
    );
\int_img_inp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(18),
      O => int_img_inp_reg04_out(18)
    );
\int_img_inp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(19),
      O => int_img_inp_reg04_out(19)
    );
\int_img_inp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(1),
      O => int_img_inp_reg04_out(1)
    );
\int_img_inp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(20),
      O => int_img_inp_reg04_out(20)
    );
\int_img_inp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(21),
      O => int_img_inp_reg04_out(21)
    );
\int_img_inp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(22),
      O => int_img_inp_reg04_out(22)
    );
\int_img_inp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(23),
      O => int_img_inp_reg04_out(23)
    );
\int_img_inp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(24),
      O => int_img_inp_reg04_out(24)
    );
\int_img_inp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(25),
      O => int_img_inp_reg04_out(25)
    );
\int_img_inp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(26),
      O => int_img_inp_reg04_out(26)
    );
\int_img_inp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(27),
      O => int_img_inp_reg04_out(27)
    );
\int_img_inp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(28),
      O => int_img_inp_reg04_out(28)
    );
\int_img_inp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(29),
      O => int_img_inp_reg04_out(29)
    );
\int_img_inp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(2),
      O => int_img_inp_reg04_out(2)
    );
\int_img_inp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(30),
      O => int_img_inp_reg04_out(30)
    );
\int_img_inp[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_inp[31]_i_1_n_0\
    );
\int_img_inp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(31),
      O => int_img_inp_reg04_out(31)
    );
\int_img_inp[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_r_WVALID,
      O => \int_img_inp[31]_i_3_n_0\
    );
\int_img_inp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(32),
      O => int_img_inp_reg0(0)
    );
\int_img_inp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(33),
      O => int_img_inp_reg0(1)
    );
\int_img_inp[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(34),
      O => int_img_inp_reg0(2)
    );
\int_img_inp[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(35),
      O => int_img_inp_reg0(3)
    );
\int_img_inp[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(36),
      O => int_img_inp_reg0(4)
    );
\int_img_inp[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(37),
      O => int_img_inp_reg0(5)
    );
\int_img_inp[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(38),
      O => int_img_inp_reg0(6)
    );
\int_img_inp[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(39),
      O => int_img_inp_reg0(7)
    );
\int_img_inp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(3),
      O => int_img_inp_reg04_out(3)
    );
\int_img_inp[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(40),
      O => int_img_inp_reg0(8)
    );
\int_img_inp[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(41),
      O => int_img_inp_reg0(9)
    );
\int_img_inp[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(42),
      O => int_img_inp_reg0(10)
    );
\int_img_inp[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(43),
      O => int_img_inp_reg0(11)
    );
\int_img_inp[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(44),
      O => int_img_inp_reg0(12)
    );
\int_img_inp[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(45),
      O => int_img_inp_reg0(13)
    );
\int_img_inp[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(46),
      O => int_img_inp_reg0(14)
    );
\int_img_inp[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(47),
      O => int_img_inp_reg0(15)
    );
\int_img_inp[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(48),
      O => int_img_inp_reg0(16)
    );
\int_img_inp[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(49),
      O => int_img_inp_reg0(17)
    );
\int_img_inp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(4),
      O => int_img_inp_reg04_out(4)
    );
\int_img_inp[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(50),
      O => int_img_inp_reg0(18)
    );
\int_img_inp[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(51),
      O => int_img_inp_reg0(19)
    );
\int_img_inp[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(52),
      O => int_img_inp_reg0(20)
    );
\int_img_inp[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(53),
      O => int_img_inp_reg0(21)
    );
\int_img_inp[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(54),
      O => int_img_inp_reg0(22)
    );
\int_img_inp[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => img_inp(55),
      O => int_img_inp_reg0(23)
    );
\int_img_inp[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(56),
      O => int_img_inp_reg0(24)
    );
\int_img_inp[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(57),
      O => int_img_inp_reg0(25)
    );
\int_img_inp[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(58),
      O => int_img_inp_reg0(26)
    );
\int_img_inp[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(59),
      O => int_img_inp_reg0(27)
    );
\int_img_inp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(5),
      O => int_img_inp_reg04_out(5)
    );
\int_img_inp[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(60),
      O => int_img_inp_reg0(28)
    );
\int_img_inp[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(61),
      O => int_img_inp_reg0(29)
    );
\int_img_inp[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(62),
      O => int_img_inp_reg0(30)
    );
\int_img_inp[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => p_0_in
    );
\int_img_inp[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => img_inp(63),
      O => int_img_inp_reg0(31)
    );
\int_img_inp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(6),
      O => int_img_inp_reg04_out(6)
    );
\int_img_inp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => img_inp(7),
      O => int_img_inp_reg04_out(7)
    );
\int_img_inp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(8),
      O => int_img_inp_reg04_out(8)
    );
\int_img_inp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => img_inp(9),
      O => int_img_inp_reg04_out(9)
    );
\int_img_inp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(0),
      Q => img_inp(0),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(10),
      Q => img_inp(10),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(11),
      Q => img_inp(11),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(12),
      Q => img_inp(12),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(13),
      Q => img_inp(13),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(14),
      Q => img_inp(14),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(15),
      Q => img_inp(15),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(16),
      Q => img_inp(16),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(17),
      Q => img_inp(17),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(18),
      Q => img_inp(18),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(19),
      Q => img_inp(19),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(1),
      Q => img_inp(1),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(20),
      Q => img_inp(20),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(21),
      Q => img_inp(21),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(22),
      Q => img_inp(22),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(23),
      Q => img_inp(23),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(24),
      Q => img_inp(24),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(25),
      Q => img_inp(25),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(26),
      Q => img_inp(26),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(27),
      Q => img_inp(27),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(28),
      Q => img_inp(28),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(29),
      Q => img_inp(29),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(2),
      Q => img_inp(2),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(30),
      Q => img_inp(30),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(31),
      Q => img_inp(31),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(0),
      Q => img_inp(32),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(1),
      Q => img_inp(33),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(2),
      Q => img_inp(34),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(3),
      Q => img_inp(35),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(4),
      Q => img_inp(36),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(5),
      Q => img_inp(37),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(6),
      Q => img_inp(38),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(7),
      Q => img_inp(39),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(3),
      Q => img_inp(3),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(8),
      Q => img_inp(40),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(9),
      Q => img_inp(41),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(10),
      Q => img_inp(42),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(11),
      Q => img_inp(43),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(12),
      Q => img_inp(44),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(13),
      Q => img_inp(45),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(14),
      Q => img_inp(46),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(15),
      Q => img_inp(47),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(16),
      Q => img_inp(48),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(17),
      Q => img_inp(49),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(4),
      Q => img_inp(4),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(18),
      Q => img_inp(50),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(19),
      Q => img_inp(51),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(20),
      Q => img_inp(52),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(21),
      Q => img_inp(53),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(22),
      Q => img_inp(54),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(23),
      Q => img_inp(55),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(24),
      Q => img_inp(56),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(25),
      Q => img_inp(57),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(26),
      Q => img_inp(58),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(27),
      Q => img_inp(59),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(5),
      Q => img_inp(5),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(28),
      Q => img_inp(60),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(29),
      Q => img_inp(61),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(30),
      Q => img_inp(62),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_img_inp_reg0(31),
      Q => img_inp(63),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(6),
      Q => img_inp(6),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(7),
      Q => img_inp(7),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(8),
      Q => img_inp(8),
      R => ap_rst_n_inv
    );
\int_img_inp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_inp[31]_i_1_n_0\,
      D => int_img_inp_reg04_out(9),
      Q => img_inp(9),
      R => ap_rst_n_inv
    );
\int_img_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(0),
      O => int_img_out_reg01_out(0)
    );
\int_img_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(10),
      O => int_img_out_reg01_out(10)
    );
\int_img_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(11),
      O => int_img_out_reg01_out(11)
    );
\int_img_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(12),
      O => int_img_out_reg01_out(12)
    );
\int_img_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(13),
      O => int_img_out_reg01_out(13)
    );
\int_img_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(14),
      O => int_img_out_reg01_out(14)
    );
\int_img_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(15),
      O => int_img_out_reg01_out(15)
    );
\int_img_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(16),
      O => int_img_out_reg01_out(16)
    );
\int_img_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(17),
      O => int_img_out_reg01_out(17)
    );
\int_img_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(18),
      O => int_img_out_reg01_out(18)
    );
\int_img_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(19),
      O => int_img_out_reg01_out(19)
    );
\int_img_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(1),
      O => int_img_out_reg01_out(1)
    );
\int_img_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(20),
      O => int_img_out_reg01_out(20)
    );
\int_img_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(21),
      O => int_img_out_reg01_out(21)
    );
\int_img_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(22),
      O => int_img_out_reg01_out(22)
    );
\int_img_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(23),
      O => int_img_out_reg01_out(23)
    );
\int_img_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(24),
      O => int_img_out_reg01_out(24)
    );
\int_img_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(25),
      O => int_img_out_reg01_out(25)
    );
\int_img_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(26),
      O => int_img_out_reg01_out(26)
    );
\int_img_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(27),
      O => int_img_out_reg01_out(27)
    );
\int_img_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(28),
      O => int_img_out_reg01_out(28)
    );
\int_img_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(29),
      O => int_img_out_reg01_out(29)
    );
\int_img_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(2),
      O => int_img_out_reg01_out(2)
    );
\int_img_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(30),
      O => int_img_out_reg01_out(30)
    );
\int_img_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_out[31]_i_1_n_0\
    );
\int_img_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(31),
      O => int_img_out_reg01_out(31)
    );
\int_img_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(32),
      O => int_img_out_reg0(0)
    );
\int_img_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(33),
      O => int_img_out_reg0(1)
    );
\int_img_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(34),
      O => int_img_out_reg0(2)
    );
\int_img_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(35),
      O => int_img_out_reg0(3)
    );
\int_img_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(36),
      O => int_img_out_reg0(4)
    );
\int_img_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(37),
      O => int_img_out_reg0(5)
    );
\int_img_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(38),
      O => int_img_out_reg0(6)
    );
\int_img_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(39),
      O => int_img_out_reg0(7)
    );
\int_img_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(3),
      O => int_img_out_reg01_out(3)
    );
\int_img_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(40),
      O => int_img_out_reg0(8)
    );
\int_img_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(41),
      O => int_img_out_reg0(9)
    );
\int_img_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(42),
      O => int_img_out_reg0(10)
    );
\int_img_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(43),
      O => int_img_out_reg0(11)
    );
\int_img_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(44),
      O => int_img_out_reg0(12)
    );
\int_img_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(45),
      O => int_img_out_reg0(13)
    );
\int_img_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(46),
      O => int_img_out_reg0(14)
    );
\int_img_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(47),
      O => int_img_out_reg0(15)
    );
\int_img_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(48),
      O => int_img_out_reg0(16)
    );
\int_img_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(49),
      O => int_img_out_reg0(17)
    );
\int_img_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(4),
      O => int_img_out_reg01_out(4)
    );
\int_img_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(50),
      O => int_img_out_reg0(18)
    );
\int_img_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(51),
      O => int_img_out_reg0(19)
    );
\int_img_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(52),
      O => int_img_out_reg0(20)
    );
\int_img_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(53),
      O => int_img_out_reg0(21)
    );
\int_img_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(54),
      O => int_img_out_reg0(22)
    );
\int_img_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^img_out\(55),
      O => int_img_out_reg0(23)
    );
\int_img_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(56),
      O => int_img_out_reg0(24)
    );
\int_img_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(57),
      O => int_img_out_reg0(25)
    );
\int_img_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(58),
      O => int_img_out_reg0(26)
    );
\int_img_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(59),
      O => int_img_out_reg0(27)
    );
\int_img_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(5),
      O => int_img_out_reg01_out(5)
    );
\int_img_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(60),
      O => int_img_out_reg0(28)
    );
\int_img_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(61),
      O => int_img_out_reg0(29)
    );
\int_img_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(62),
      O => int_img_out_reg0(30)
    );
\int_img_out[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_img_inp[31]_i_3_n_0\,
      O => \int_img_out[63]_i_1_n_0\
    );
\int_img_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^img_out\(63),
      O => int_img_out_reg0(31)
    );
\int_img_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(6),
      O => int_img_out_reg01_out(6)
    );
\int_img_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^img_out\(7),
      O => int_img_out_reg01_out(7)
    );
\int_img_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(8),
      O => int_img_out_reg01_out(8)
    );
\int_img_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^img_out\(9),
      O => int_img_out_reg01_out(9)
    );
\int_img_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(0),
      Q => \^img_out\(0),
      R => ap_rst_n_inv
    );
\int_img_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(10),
      Q => \^img_out\(10),
      R => ap_rst_n_inv
    );
\int_img_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(11),
      Q => \^img_out\(11),
      R => ap_rst_n_inv
    );
\int_img_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(12),
      Q => \^img_out\(12),
      R => ap_rst_n_inv
    );
\int_img_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(13),
      Q => \^img_out\(13),
      R => ap_rst_n_inv
    );
\int_img_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(14),
      Q => \^img_out\(14),
      R => ap_rst_n_inv
    );
\int_img_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(15),
      Q => \^img_out\(15),
      R => ap_rst_n_inv
    );
\int_img_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(16),
      Q => \^img_out\(16),
      R => ap_rst_n_inv
    );
\int_img_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(17),
      Q => \^img_out\(17),
      R => ap_rst_n_inv
    );
\int_img_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(18),
      Q => \^img_out\(18),
      R => ap_rst_n_inv
    );
\int_img_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(19),
      Q => \^img_out\(19),
      R => ap_rst_n_inv
    );
\int_img_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(1),
      Q => \^img_out\(1),
      R => ap_rst_n_inv
    );
\int_img_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(20),
      Q => \^img_out\(20),
      R => ap_rst_n_inv
    );
\int_img_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(21),
      Q => \^img_out\(21),
      R => ap_rst_n_inv
    );
\int_img_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(22),
      Q => \^img_out\(22),
      R => ap_rst_n_inv
    );
\int_img_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(23),
      Q => \^img_out\(23),
      R => ap_rst_n_inv
    );
\int_img_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(24),
      Q => \^img_out\(24),
      R => ap_rst_n_inv
    );
\int_img_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(25),
      Q => \^img_out\(25),
      R => ap_rst_n_inv
    );
\int_img_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(26),
      Q => \^img_out\(26),
      R => ap_rst_n_inv
    );
\int_img_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(27),
      Q => \^img_out\(27),
      R => ap_rst_n_inv
    );
\int_img_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(28),
      Q => \^img_out\(28),
      R => ap_rst_n_inv
    );
\int_img_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(29),
      Q => \^img_out\(29),
      R => ap_rst_n_inv
    );
\int_img_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(2),
      Q => \^img_out\(2),
      R => ap_rst_n_inv
    );
\int_img_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(30),
      Q => \^img_out\(30),
      R => ap_rst_n_inv
    );
\int_img_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(31),
      Q => \^img_out\(31),
      R => ap_rst_n_inv
    );
\int_img_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(0),
      Q => \^img_out\(32),
      R => ap_rst_n_inv
    );
\int_img_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(1),
      Q => \^img_out\(33),
      R => ap_rst_n_inv
    );
\int_img_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(2),
      Q => \^img_out\(34),
      R => ap_rst_n_inv
    );
\int_img_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(3),
      Q => \^img_out\(35),
      R => ap_rst_n_inv
    );
\int_img_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(4),
      Q => \^img_out\(36),
      R => ap_rst_n_inv
    );
\int_img_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(5),
      Q => \^img_out\(37),
      R => ap_rst_n_inv
    );
\int_img_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(6),
      Q => \^img_out\(38),
      R => ap_rst_n_inv
    );
\int_img_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(7),
      Q => \^img_out\(39),
      R => ap_rst_n_inv
    );
\int_img_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(3),
      Q => \^img_out\(3),
      R => ap_rst_n_inv
    );
\int_img_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(8),
      Q => \^img_out\(40),
      R => ap_rst_n_inv
    );
\int_img_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(9),
      Q => \^img_out\(41),
      R => ap_rst_n_inv
    );
\int_img_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(10),
      Q => \^img_out\(42),
      R => ap_rst_n_inv
    );
\int_img_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(11),
      Q => \^img_out\(43),
      R => ap_rst_n_inv
    );
\int_img_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(12),
      Q => \^img_out\(44),
      R => ap_rst_n_inv
    );
\int_img_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(13),
      Q => \^img_out\(45),
      R => ap_rst_n_inv
    );
\int_img_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(14),
      Q => \^img_out\(46),
      R => ap_rst_n_inv
    );
\int_img_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(15),
      Q => \^img_out\(47),
      R => ap_rst_n_inv
    );
\int_img_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(16),
      Q => \^img_out\(48),
      R => ap_rst_n_inv
    );
\int_img_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(17),
      Q => \^img_out\(49),
      R => ap_rst_n_inv
    );
\int_img_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(4),
      Q => \^img_out\(4),
      R => ap_rst_n_inv
    );
\int_img_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(18),
      Q => \^img_out\(50),
      R => ap_rst_n_inv
    );
\int_img_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(19),
      Q => \^img_out\(51),
      R => ap_rst_n_inv
    );
\int_img_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(20),
      Q => \^img_out\(52),
      R => ap_rst_n_inv
    );
\int_img_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(21),
      Q => \^img_out\(53),
      R => ap_rst_n_inv
    );
\int_img_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(22),
      Q => \^img_out\(54),
      R => ap_rst_n_inv
    );
\int_img_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(23),
      Q => \^img_out\(55),
      R => ap_rst_n_inv
    );
\int_img_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(24),
      Q => \^img_out\(56),
      R => ap_rst_n_inv
    );
\int_img_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(25),
      Q => \^img_out\(57),
      R => ap_rst_n_inv
    );
\int_img_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(26),
      Q => \^img_out\(58),
      R => ap_rst_n_inv
    );
\int_img_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(27),
      Q => \^img_out\(59),
      R => ap_rst_n_inv
    );
\int_img_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(5),
      Q => \^img_out\(5),
      R => ap_rst_n_inv
    );
\int_img_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(28),
      Q => \^img_out\(60),
      R => ap_rst_n_inv
    );
\int_img_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(29),
      Q => \^img_out\(61),
      R => ap_rst_n_inv
    );
\int_img_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(30),
      Q => \^img_out\(62),
      R => ap_rst_n_inv
    );
\int_img_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[63]_i_1_n_0\,
      D => int_img_out_reg0(31),
      Q => \^img_out\(63),
      R => ap_rst_n_inv
    );
\int_img_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(6),
      Q => \^img_out\(6),
      R => ap_rst_n_inv
    );
\int_img_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(7),
      Q => \^img_out\(7),
      R => ap_rst_n_inv
    );
\int_img_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(8),
      Q => \^img_out\(8),
      R => ap_rst_n_inv
    );
\int_img_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_out[31]_i_1_n_0\,
      D => int_img_out_reg01_out(9),
      Q => \^img_out\(9),
      R => ap_rst_n_inv
    );
\mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(0),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(0)
    );
\mem_reg[5][10]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(10),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(10)
    );
\mem_reg[5][11]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(11),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(11)
    );
\mem_reg[5][12]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(12),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(12)
    );
\mem_reg[5][13]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(13),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(13)
    );
\mem_reg[5][14]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(14),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(14)
    );
\mem_reg[5][15]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(15),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(15)
    );
\mem_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(16),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(16)
    );
\mem_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(17),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(17)
    );
\mem_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(18),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(18)
    );
\mem_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(19),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(19)
    );
\mem_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(1),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(1)
    );
\mem_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(20),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(20)
    );
\mem_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(21),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(21)
    );
\mem_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(22),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(22)
    );
\mem_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(23),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(23)
    );
\mem_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(24),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(24)
    );
\mem_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(25),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(25)
    );
\mem_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(26),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(26)
    );
\mem_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(27),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(27)
    );
\mem_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(28),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(28)
    );
\mem_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(29),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(29)
    );
\mem_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(2),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(2)
    );
\mem_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(30),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(30)
    );
\mem_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(31),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(31)
    );
\mem_reg[5][32]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(32),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(32)
    );
\mem_reg[5][33]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(33),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(33)
    );
\mem_reg[5][34]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(34),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(34)
    );
\mem_reg[5][35]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(35),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(35)
    );
\mem_reg[5][36]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(36),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(36)
    );
\mem_reg[5][37]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(37),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(37)
    );
\mem_reg[5][38]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(38),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(38)
    );
\mem_reg[5][39]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(39),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(39)
    );
\mem_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(3),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(3)
    );
\mem_reg[5][40]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(40),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(40)
    );
\mem_reg[5][41]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(41),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(41)
    );
\mem_reg[5][42]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(42),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(42)
    );
\mem_reg[5][43]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(43),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(43)
    );
\mem_reg[5][44]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(44),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(44)
    );
\mem_reg[5][45]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(45),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(45)
    );
\mem_reg[5][46]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(46),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(46)
    );
\mem_reg[5][47]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(47),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(47)
    );
\mem_reg[5][48]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(48),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(48)
    );
\mem_reg[5][49]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(49),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(49)
    );
\mem_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(4),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(4)
    );
\mem_reg[5][50]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(50),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(50)
    );
\mem_reg[5][51]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(51),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(51)
    );
\mem_reg[5][52]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(52),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(52)
    );
\mem_reg[5][53]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(53),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(53)
    );
\mem_reg[5][54]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(54),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(54)
    );
\mem_reg[5][55]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(55),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(55)
    );
\mem_reg[5][56]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(56),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(56)
    );
\mem_reg[5][57]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(57),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(57)
    );
\mem_reg[5][58]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(58),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(58)
    );
\mem_reg[5][59]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(59),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(59)
    );
\mem_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(5),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(5)
    );
\mem_reg[5][60]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(60),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(60)
    );
\mem_reg[5][61]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(61),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(61)
    );
\mem_reg[5][62]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(62),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(62)
    );
\mem_reg[5][63]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(63),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(63)
    );
\mem_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(6),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(6)
    );
\mem_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(7),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(7)
    );
\mem_reg[5][8]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(8),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(8)
    );
\mem_reg[5][9]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_inp(9),
      I1 => gmem1_ARREADY,
      I2 => Q(0),
      O => \in\(9)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(32),
      I1 => \^img_out\(0),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(32),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(42),
      I1 => \^img_out\(10),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(42),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(10),
      O => \rdata[10]_i_1__0_n_0\
    );
\rdata[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(43),
      I1 => \^img_out\(11),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(43),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(11),
      O => \rdata[11]_i_1__0_n_0\
    );
\rdata[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(44),
      I1 => \^img_out\(12),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(44),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(12),
      O => \rdata[12]_i_1__0_n_0\
    );
\rdata[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(45),
      I1 => \^img_out\(13),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(45),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(13),
      O => \rdata[13]_i_1__0_n_0\
    );
\rdata[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(46),
      I1 => \^img_out\(14),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(46),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(14),
      O => \rdata[14]_i_1__0_n_0\
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(47),
      I1 => \^img_out\(15),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(47),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(15),
      O => \rdata[15]_i_1__0_n_0\
    );
\rdata[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(48),
      I1 => \^img_out\(16),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(48),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(16),
      O => \rdata[16]_i_1__0_n_0\
    );
\rdata[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(49),
      I1 => \^img_out\(17),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(49),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(17),
      O => \rdata[17]_i_1__0_n_0\
    );
\rdata[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(50),
      I1 => \^img_out\(18),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(50),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(18),
      O => \rdata[18]_i_1__0_n_0\
    );
\rdata[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(51),
      I1 => \^img_out\(19),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(51),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(19),
      O => \rdata[19]_i_1__0_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(33),
      I1 => \^img_out\(1),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(33),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(52),
      I1 => \^img_out\(20),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(52),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(20),
      O => \rdata[20]_i_1__0_n_0\
    );
\rdata[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(53),
      I1 => \^img_out\(21),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(53),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(21),
      O => \rdata[21]_i_1__0_n_0\
    );
\rdata[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(54),
      I1 => \^img_out\(22),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(54),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(22),
      O => \rdata[22]_i_1__0_n_0\
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(55),
      I1 => \^img_out\(23),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(55),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(23),
      O => \rdata[23]_i_1__0_n_0\
    );
\rdata[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(56),
      I1 => \^img_out\(24),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(56),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(24),
      O => \rdata[24]_i_1__0_n_0\
    );
\rdata[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(57),
      I1 => \^img_out\(25),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(57),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(25),
      O => \rdata[25]_i_1__0_n_0\
    );
\rdata[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(58),
      I1 => \^img_out\(26),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(58),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(26),
      O => \rdata[26]_i_1__0_n_0\
    );
\rdata[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(59),
      I1 => \^img_out\(27),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(59),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(27),
      O => \rdata[27]_i_1__0_n_0\
    );
\rdata[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(60),
      I1 => \^img_out\(28),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(60),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(28),
      O => \rdata[28]_i_1__0_n_0\
    );
\rdata[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(61),
      I1 => \^img_out\(29),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(61),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(29),
      O => \rdata[29]_i_1__0_n_0\
    );
\rdata[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(34),
      I1 => \^img_out\(2),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(34),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(2),
      O => \rdata[2]_i_1__0_n_0\
    );
\rdata[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(62),
      I1 => \^img_out\(30),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(62),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(30),
      O => \rdata[30]_i_1__0_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_2__0_n_0\
    );
\rdata[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(63),
      I1 => \^img_out\(31),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(63),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(31),
      O => \rdata[31]_i_3__0_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFEFFFFFEFF"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(1),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => s_axi_control_r_ARADDR(0),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => s_axi_control_r_ARADDR(2),
      I5 => s_axi_control_r_ARADDR(4),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => s_axi_control_r_ARADDR(2),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000010000"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => s_axi_control_r_ARADDR(0),
      I2 => s_axi_control_r_ARADDR(1),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => s_axi_control_r_ARADDR(5),
      I5 => s_axi_control_r_ARADDR(2),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(35),
      I1 => \^img_out\(3),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(35),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(3),
      O => \rdata[3]_i_1__0_n_0\
    );
\rdata[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(36),
      I1 => \^img_out\(4),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(36),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(4),
      O => \rdata[4]_i_1__0_n_0\
    );
\rdata[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(37),
      I1 => \^img_out\(5),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(37),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(5),
      O => \rdata[5]_i_1__0_n_0\
    );
\rdata[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(38),
      I1 => \^img_out\(6),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(38),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(6),
      O => \rdata[6]_i_1__0_n_0\
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(39),
      I1 => \^img_out\(7),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(39),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(7),
      O => \rdata[7]_i_1__0_n_0\
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(40),
      I1 => \^img_out\(8),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(40),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(8),
      O => \rdata[8]_i_1__0_n_0\
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^img_out\(41),
      I1 => \^img_out\(9),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => img_inp(41),
      I4 => \rdata[31]_i_6_n_0\,
      I5 => img_inp(9),
      O => \rdata[9]_i_1__0_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[10]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[11]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[12]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[13]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[14]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[15]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[16]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[17]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[18]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[19]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_control_r_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[20]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[21]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[22]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[23]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[24]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[25]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[26]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[27]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[28]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[29]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[2]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[30]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[31]_i_3__0_n_0\,
      Q => s_axi_control_r_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[3]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[4]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[5]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[6]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[7]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[8]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2__0_n_0\,
      D => \rdata[9]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_control_s_axi is
  port (
    Block_entry1_proc_U0_ap_done : out STD_LOGIC;
    Block_entry1_proc_U0_ap_start : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : out STD_LOGIC;
    ap_sync_reg_entry_proc5_U0_ap_ready_reg : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    thresh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxval : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    in_mat_rows_c9_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c10_channel_empty_n : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_control_s_axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_control_s_axi is
  signal \^array2xfmat_8_0_1080_1920_1_2_u0_ap_start\ : STD_LOGIC;
  signal \^block_entry1_proc_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_idle_i_3_n_0 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_maxval0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_maxval[7]_i_1_n_0\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_thresh0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_thresh[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_thresh[7]_i_3_n_0\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^maxval\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \rdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^thresh\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair188";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_return_0_preg[15]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_maxval[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_maxval[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_maxval[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_maxval[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_maxval[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_maxval[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_maxval[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_maxval[7]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_thresh[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_thresh[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_thresh[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_thresh[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_thresh[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_thresh[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_thresh[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rdata[0]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair229";
begin
  Array2xfMat_8_0_1080_1920_1_2_U0_ap_start <= \^array2xfmat_8_0_1080_1920_1_2_u0_ap_start\;
  Block_entry1_proc_U0_ap_start <= \^block_entry1_proc_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  interrupt <= \^interrupt\;
  maxval(7 downto 0) <= \^maxval\(7 downto 0);
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  thresh(7 downto 0) <= \^thresh\(7 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => in_mat_rows_c9_channel_empty_n,
      I3 => in_mat_cols_c10_channel_empty_n,
      O => \^array2xfmat_8_0_1080_1920_1_2_u0_ap_start\
    );
\ap_done_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_entry1_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => ap_done_reg_reg_0,
      O => ap_rst_n_0
    );
\ap_return_0_preg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      O => \^block_entry1_proc_u0_ap_start\
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F400F400F400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry1_proc_u0_ap_start\,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => \^ap_start\,
      I5 => ap_sync_ready,
      O => ap_done_reg_reg
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101110111111"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => int_ap_idle_i_3_n_0,
      I2 => int_ap_idle_reg_1,
      I3 => \^ap_start\,
      I4 => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      I5 => start_once_reg,
      O => ap_idle
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => int_ap_idle_reg_2(0),
      I1 => \^array2xfmat_8_0_1080_1920_1_2_u0_ap_start\,
      I2 => Q(0),
      I3 => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      I4 => \^block_entry1_proc_u0_ap_start\,
      I5 => out_mat_cols_channel_empty_n,
      O => int_ap_idle_i_3_n_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_4_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_sync_ready,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => p_4_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_4_in(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_rows[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_maxval[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(0),
      O => int_maxval0(0)
    );
\int_maxval[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(1),
      O => int_maxval0(1)
    );
\int_maxval[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(2),
      O => int_maxval0(2)
    );
\int_maxval[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(3),
      O => int_maxval0(3)
    );
\int_maxval[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(4),
      O => int_maxval0(4)
    );
\int_maxval[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(5),
      O => int_maxval0(5)
    );
\int_maxval[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(6),
      O => int_maxval0(6)
    );
\int_maxval[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_thresh[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_maxval[7]_i_1_n_0\
    );
\int_maxval[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(7),
      O => int_maxval0(7)
    );
\int_maxval_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(0),
      Q => \^maxval\(0),
      R => ap_rst_n_inv
    );
\int_maxval_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(1),
      Q => \^maxval\(1),
      R => ap_rst_n_inv
    );
\int_maxval_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(2),
      Q => \^maxval\(2),
      R => ap_rst_n_inv
    );
\int_maxval_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(3),
      Q => \^maxval\(3),
      R => ap_rst_n_inv
    );
\int_maxval_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(4),
      Q => \^maxval\(4),
      R => ap_rst_n_inv
    );
\int_maxval_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(5),
      Q => \^maxval\(5),
      R => ap_rst_n_inv
    );
\int_maxval_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(6),
      Q => \^maxval\(6),
      R => ap_rst_n_inv
    );
\int_maxval_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(7),
      Q => \^maxval\(7),
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_rows[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_rows[31]_i_1_n_0\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[1]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAAFFFF0CAA0CAA"
    )
        port map (
      I0 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I1 => ap_idle,
      I2 => p_4_in(2),
      I3 => auto_restart_status_reg_n_0,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => \rdata[1]_i_4_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\int_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(0),
      O => int_thresh0(0)
    );
\int_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(1),
      O => int_thresh0(1)
    );
\int_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(2),
      O => int_thresh0(2)
    );
\int_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(3),
      O => int_thresh0(3)
    );
\int_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(4),
      O => int_thresh0(4)
    );
\int_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(5),
      O => int_thresh0(5)
    );
\int_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(6),
      O => int_thresh0(6)
    );
\int_thresh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_thresh[7]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \int_thresh[7]_i_1_n_0\
    );
\int_thresh[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(7),
      O => int_thresh0(7)
    );
\int_thresh[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_thresh[7]_i_3_n_0\
    );
\int_thresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(0),
      Q => \^thresh\(0),
      R => ap_rst_n_inv
    );
\int_thresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(1),
      Q => \^thresh\(1),
      R => ap_rst_n_inv
    );
\int_thresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(2),
      Q => \^thresh\(2),
      R => ap_rst_n_inv
    );
\int_thresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(3),
      Q => \^thresh\(3),
      R => ap_rst_n_inv
    );
\int_thresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(4),
      Q => \^thresh\(4),
      R => ap_rst_n_inv
    );
\int_thresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(5),
      Q => \^thresh\(5),
      R => ap_rst_n_inv
    );
\int_thresh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(6),
      Q => \^thresh\(6),
      R => ap_rst_n_inv
    );
\int_thresh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(7),
      Q => \^thresh\(7),
      R => ap_rst_n_inv
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^block_entry1_proc_u0_ap_start\,
      I1 => ap_done_reg,
      O => Block_entry1_proc_U0_ap_done
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => int_ap_idle_reg_1,
      I1 => \^ap_start\,
      I2 => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      I3 => start_once_reg,
      O => ap_sync_reg_entry_proc5_U0_ap_ready_reg
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      O => \rdata[0]_i_1__0_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => int_gie_reg_n_0,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(10),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(11),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(12),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(13),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(14),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(15),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(16),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(17),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(18),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(19),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \rdata_reg[1]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_isr_reg_n_0_[1]\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[1]_i_3_n_0\,
      I5 => \rdata[1]_i_4_n_0\,
      O => \rdata[1]_i_1__0_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_0_in,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(20),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(21),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(22),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(23),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(24),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(25),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(26),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(27),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(28),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(29),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[2]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_4_in(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(2),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(30),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_1__0_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(31),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[3]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[3]_i_3_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_ap_ready__0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[4]_i_2_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(4),
      I1 => \^cols\(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(4),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[5]_i_2_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(5),
      I1 => \^cols\(5),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[6]_i_2_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(6),
      I1 => \^cols\(6),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(6),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[7]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[7]_i_3_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(7),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_4_in(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(8),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \^interrupt\,
      I2 => s_axi_control_ARADDR(5),
      I3 => \^rows\(9),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^cols\(9),
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(2),
      O => \rdata[9]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1__0_n_0\,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1__0_n_0\,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \rdata[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1__0_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_entry_proc5 is
  port (
    start_once_reg : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out_0 : out STD_LOGIC;
    ap_sync_reg_entry_proc5_U0_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_entry_proc5_U0_ap_ready_reg_0 : in STD_LOGIC;
    img_out_c_full_n : in STD_LOGIC;
    maxval_c_full_n : in STD_LOGIC;
    thresh_c_full_n : in STD_LOGIC;
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_entry_proc5;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_entry_proc5 is
  signal ap_sync_entry_proc5_U0_ap_ready : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of ap_sync_reg_entry_proc5_U0_ap_ready_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of int_ap_start_i_4 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__11\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair242";
begin
  ap_sync_ready <= \^ap_sync_ready\;
  push <= \^push\;
  start_once_reg <= \^start_once_reg\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => img_out_c_full_n,
      I2 => maxval_c_full_n,
      I3 => thresh_c_full_n,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      I2 => ap_start,
      I3 => ap_sync_reg_entry_proc5_U0_ap_ready_reg_0,
      O => \^start_once_reg_reg_0\
    );
ap_sync_reg_entry_proc5_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^push\,
      I1 => ap_sync_reg_entry_proc5_U0_ap_ready_reg_0,
      I2 => ap_rst_n,
      I3 => ap_start,
      I4 => \^ap_sync_ready\,
      O => ap_sync_reg_entry_proc5_U0_ap_ready_reg
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => \^start_once_reg_reg_0\,
      I2 => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      I3 => Q(0),
      I4 => CO(0),
      O => mOutPtr16_out
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA200000"
    )
        port map (
      I0 => ap_sync_entry_proc5_U0_ap_ready,
      I1 => ap_done_reg,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I4 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I5 => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      O => \^ap_sync_ready\
    );
int_ap_start_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sync_reg_entry_proc5_U0_ap_ready_reg_0,
      I1 => \^push\,
      O => ap_sync_entry_proc5_U0_ap_ready
    );
\mOutPtr[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^push\,
      I1 => img_out_c_empty_n,
      I2 => \mOutPtr_reg[3]\(0),
      I3 => out_mat_rows_channel_empty_n,
      I4 => out_mat_cols_channel_empty_n,
      O => E(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^push\,
      I1 => img_out_c_empty_n,
      I2 => \mOutPtr_reg[3]\(0),
      I3 => out_mat_rows_channel_empty_n,
      I4 => out_mat_cols_channel_empty_n,
      O => mOutPtr16_out_0
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => img_out_c_full_n,
      I1 => maxval_c_full_n,
      I2 => thresh_c_full_n,
      I3 => \^start_once_reg_reg_0\,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__0_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bound_reg_169_reg : in STD_LOGIC;
    bound_reg_169_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__1\ : label is "soft_lutpair543";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => bound_reg_169_reg,
      CLK => ap_clk,
      D => bound_reg_169_reg_0(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][18]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][20]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][21]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_2\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_return_preg_reg[21]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_3\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
begin
  empty_n_reg <= \^empty_n_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(15),
      O => D(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(16),
      O => D(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(17),
      O => D(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(18),
      O => D(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(19),
      O => D(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(1),
      O => D(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(20),
      O => D(20)
    );
\SRL_SIG[0][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(21),
      O => D(21)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      I4 => \^empty_n_reg\,
      I5 => ap_return_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_3\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_return_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][16]_0\
    );
\ap_return_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][17]_0\
    );
\ap_return_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][18]_0\
    );
\ap_return_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][19]_0\
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][20]_0\
    );
\ap_return_preg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_return_preg_reg[21]\,
      I1 => ap_done_reg,
      O => \^empty_n_reg\
    );
\ap_return_preg[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][21]_0\
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \SRL_SIG_reg[0][21]_1\,
      I2 => \SRL_SIG_reg[0][21]_2\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg_7 is
  port (
    push : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 21 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][20]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    Mat2Axi_Block_entry24_proc_U0_ap_continue : in STD_LOGIC;
    Mat2Axi_Block_entry24_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[85]\ : in STD_LOGIC;
    \dout_reg[85]_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1379_fu_96_p2_carry : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_1 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_3 : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_1\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_2\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_3\ : in STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg_7 : entity is "threshold_accel_fifo_w22_d2_S_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg_7;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg_7 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Mat2Axi_Block_entry24_proc_U0_ap_continue,
      I1 => Mat2Axi_Block_entry24_proc_U0_ap_start,
      I2 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\icmp_ln1379_fu_96_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][21]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[0][21]\,
      I3 => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln1379_fu_96_p2_carry__0_0\(7),
      O => \SRL_SIG_reg[1][21]_0\(3)
    );
\icmp_ln1379_fu_96_p2_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][17]_0\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][16]_0\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][14]_0\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][13]_0\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][18]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(6),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => \icmp_ln1379_fu_96_p2_carry__0_3\,
      O => \SRL_SIG_reg[1][21]_0\(2)
    );
\icmp_ln1379_fu_96_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][15]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(5),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => \icmp_ln1379_fu_96_p2_carry__0_2\,
      O => \SRL_SIG_reg[1][21]_0\(1)
    );
\icmp_ln1379_fu_96_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][12]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(4),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => \icmp_ln1379_fu_96_p2_carry__0_1\,
      O => \SRL_SIG_reg[1][21]_0\(0)
    );
\icmp_ln1379_fu_96_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][20]_0\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][19]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][9]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(3),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => icmp_ln1379_fu_96_p2_carry_3,
      O => S(3)
    );
icmp_ln1379_fu_96_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][11]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][10]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][8]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \dout_reg[85]_0\,
      I2 => \dout_reg[85]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
icmp_ln1379_fu_96_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][6]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(2),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => icmp_ln1379_fu_96_p2_carry_2,
      O => S(2)
    );
icmp_ln1379_fu_96_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][3]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(1),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => icmp_ln1379_fu_96_p2_carry_1,
      O => S(1)
    );
icmp_ln1379_fu_96_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004747B847"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \icmp_ln1379_fu_96_p2_carry__0\,
      I2 => \SRL_SIG_reg_n_0_[1][0]\,
      I3 => \icmp_ln1379_fu_96_p2_carry__0_0\(0),
      I4 => icmp_ln1379_fu_96_p2_carry,
      I5 => icmp_ln1379_fu_96_p2_carry_0,
      O => S(0)
    );
\mem_reg[2][64]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][0]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][0]\,
      O => full_n_reg(0)
    );
\mem_reg[2][65]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][1]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][1]\,
      O => full_n_reg(1)
    );
\mem_reg[2][66]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][2]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][2]\,
      O => full_n_reg(2)
    );
\mem_reg[2][67]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][3]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][3]\,
      O => full_n_reg(3)
    );
\mem_reg[2][68]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][4]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][4]\,
      O => full_n_reg(4)
    );
\mem_reg[2][69]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][5]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][5]\,
      O => full_n_reg(5)
    );
\mem_reg[2][70]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][6]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][6]\,
      O => full_n_reg(6)
    );
\mem_reg[2][71]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][7]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][7]\,
      O => full_n_reg(7)
    );
\mem_reg[2][72]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][8]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][8]\,
      O => full_n_reg(8)
    );
\mem_reg[2][73]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][9]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][9]\,
      O => full_n_reg(9)
    );
\mem_reg[2][74]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][10]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][10]\,
      O => full_n_reg(10)
    );
\mem_reg[2][75]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][11]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][11]\,
      O => full_n_reg(11)
    );
\mem_reg[2][76]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][12]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][12]\,
      O => full_n_reg(12)
    );
\mem_reg[2][77]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][13]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][13]\,
      O => full_n_reg(13)
    );
\mem_reg[2][78]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][14]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][14]\,
      O => full_n_reg(14)
    );
\mem_reg[2][79]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][15]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][15]\,
      O => full_n_reg(15)
    );
\mem_reg[2][80]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][16]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][16]\,
      O => full_n_reg(16)
    );
\mem_reg[2][81]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][17]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][17]\,
      O => full_n_reg(17)
    );
\mem_reg[2][82]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][18]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][18]\,
      O => full_n_reg(18)
    );
\mem_reg[2][83]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][19]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][19]\,
      O => full_n_reg(19)
    );
\mem_reg[2][84]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][20]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][20]\,
      O => full_n_reg(20)
    );
\mem_reg[2][85]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800008000"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => Q(0),
      I2 => \SRL_SIG_reg_n_0_[1][21]\,
      I3 => \dout_reg[85]\,
      I4 => \dout_reg[85]_0\,
      I5 => \SRL_SIG_reg_n_0_[0][21]\,
      O => full_n_reg(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \SRL_SIG_reg[0]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \SRL_SIG_reg[0]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \SRL_SIG_reg[0]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \SRL_SIG_reg[0]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \SRL_SIG_reg[0]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \SRL_SIG_reg[0]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => \SRL_SIG_reg[0]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => \SRL_SIG_reg[0]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(16),
      Q => \SRL_SIG_reg[1]_3\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(17),
      Q => \SRL_SIG_reg[1]_3\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(18),
      Q => \SRL_SIG_reg[1]_3\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(19),
      Q => \SRL_SIG_reg[1]_3\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(20),
      Q => \SRL_SIG_reg[1]_3\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(21),
      Q => \SRL_SIG_reg[1]_3\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(22),
      Q => \SRL_SIG_reg[1]_3\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(23),
      Q => \SRL_SIG_reg[1]_3\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(24),
      Q => \SRL_SIG_reg[1]_3\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(25),
      Q => \SRL_SIG_reg[1]_3\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(26),
      Q => \SRL_SIG_reg[1]_3\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(27),
      Q => \SRL_SIG_reg[1]_3\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(28),
      Q => \SRL_SIG_reg[1]_3\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(29),
      Q => \SRL_SIG_reg[1]_3\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(30),
      Q => \SRL_SIG_reg[1]_3\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(31),
      Q => \SRL_SIG_reg[1]_3\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[2][21]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[2][22]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[2][23]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[2][24]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(24),
      O => \in\(24)
    );
\SRL_SIG_reg[2][25]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(25),
      O => \in\(25)
    );
\SRL_SIG_reg[2][26]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(26),
      O => \in\(26)
    );
\SRL_SIG_reg[2][27]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(27),
      O => \in\(27)
    );
\SRL_SIG_reg[2][28]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(28),
      O => \in\(28)
    );
\SRL_SIG_reg[2][29]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(29),
      O => \in\(29)
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[2][30]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(30),
      O => \in\(30)
    );
\SRL_SIG_reg[2][31]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(31),
      O => \in\(31)
    );
\SRL_SIG_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(9),
      O => \in\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg_20 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg_20 : entity is "threshold_accel_fifo_w32_d2_S_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg_20;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg_20 is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(16),
      Q => \SRL_SIG_reg[0]_4\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(17),
      Q => \SRL_SIG_reg[0]_4\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(18),
      Q => \SRL_SIG_reg[0]_4\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(19),
      Q => \SRL_SIG_reg[0]_4\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(20),
      Q => \SRL_SIG_reg[0]_4\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(21),
      Q => \SRL_SIG_reg[0]_4\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(22),
      Q => \SRL_SIG_reg[0]_4\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(23),
      Q => \SRL_SIG_reg[0]_4\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(24),
      Q => \SRL_SIG_reg[0]_4\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(25),
      Q => \SRL_SIG_reg[0]_4\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(26),
      Q => \SRL_SIG_reg[0]_4\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(27),
      Q => \SRL_SIG_reg[0]_4\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(28),
      Q => \SRL_SIG_reg[0]_4\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(29),
      Q => \SRL_SIG_reg[0]_4\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(30),
      Q => \SRL_SIG_reg[0]_4\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(31),
      Q => \SRL_SIG_reg[0]_4\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][31]_1\(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(16),
      Q => \SRL_SIG_reg[1]_5\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(17),
      Q => \SRL_SIG_reg[1]_5\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(18),
      Q => \SRL_SIG_reg[1]_5\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(19),
      Q => \SRL_SIG_reg[1]_5\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(20),
      Q => \SRL_SIG_reg[1]_5\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(21),
      Q => \SRL_SIG_reg[1]_5\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(22),
      Q => \SRL_SIG_reg[1]_5\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(23),
      Q => \SRL_SIG_reg[1]_5\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(24),
      Q => \SRL_SIG_reg[1]_5\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(25),
      Q => \SRL_SIG_reg[1]_5\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(26),
      Q => \SRL_SIG_reg[1]_5\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(27),
      Q => \SRL_SIG_reg[1]_5\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(28),
      Q => \SRL_SIG_reg[1]_5\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(29),
      Q => \SRL_SIG_reg[1]_5\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(30),
      Q => \SRL_SIG_reg[1]_5\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(31),
      Q => \SRL_SIG_reg[1]_5\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(0),
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(10),
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(11),
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(12),
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(13),
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(14),
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(15),
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\SRL_SIG_reg[2][16]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(16),
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\SRL_SIG_reg[2][17]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(17),
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\SRL_SIG_reg[2][18]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(18),
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\SRL_SIG_reg[2][19]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(19),
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(1),
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\SRL_SIG_reg[2][20]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(20),
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\SRL_SIG_reg[2][21]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(21),
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\SRL_SIG_reg[2][22]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(22),
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\SRL_SIG_reg[2][23]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(23),
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\SRL_SIG_reg[2][24]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(24),
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\SRL_SIG_reg[2][25]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(25),
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\SRL_SIG_reg[2][26]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(26),
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\SRL_SIG_reg[2][27]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(27),
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\SRL_SIG_reg[2][28]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(28),
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\SRL_SIG_reg[2][29]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(29),
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(2),
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\SRL_SIG_reg[2][30]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(30),
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\SRL_SIG_reg[2][31]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(31),
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(3),
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(4),
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(5),
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(6),
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(7),
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(8),
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(9),
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg is
  port (
    push_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    p_src_mat_rows_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push_0\ : STD_LOGIC;
begin
  push_0 <= \^push_0\;
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\(0),
      I2 => in_mat_cols_c_full_n,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      O => \^push_0\
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\(0),
      I2 => in_mat_cols_c_full_n,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      O => push
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push_0\,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\empty_41_reg_147[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(0),
      O => p_src_mat_rows_dout(0)
    );
\empty_41_reg_147[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(10),
      O => p_src_mat_rows_dout(10)
    );
\empty_41_reg_147[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(11),
      O => p_src_mat_rows_dout(11)
    );
\empty_41_reg_147[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(12),
      O => p_src_mat_rows_dout(12)
    );
\empty_41_reg_147[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(13),
      O => p_src_mat_rows_dout(13)
    );
\empty_41_reg_147[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(14),
      O => p_src_mat_rows_dout(14)
    );
\empty_41_reg_147[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(15),
      O => p_src_mat_rows_dout(15)
    );
\empty_41_reg_147[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(1),
      O => p_src_mat_rows_dout(1)
    );
\empty_41_reg_147[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(2),
      O => p_src_mat_rows_dout(2)
    );
\empty_41_reg_147[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(3),
      O => p_src_mat_rows_dout(3)
    );
\empty_41_reg_147[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(4),
      O => p_src_mat_rows_dout(4)
    );
\empty_41_reg_147[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(5),
      O => p_src_mat_rows_dout(5)
    );
\empty_41_reg_147[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(6),
      O => p_src_mat_rows_dout(6)
    );
\empty_41_reg_147[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(7),
      O => p_src_mat_rows_dout(7)
    );
\empty_41_reg_147[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(8),
      O => p_src_mat_rows_dout(8)
    );
\empty_41_reg_147[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_1\(9),
      O => p_src_mat_rows_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11 : entity is "threshold_accel_fifo_w32_d2_S_x_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG[0][16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\SRL_SIG[0][17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\SRL_SIG[0][18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\SRL_SIG[0][19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\SRL_SIG[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => D(24)
    );
\SRL_SIG[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => D(25)
    );
\SRL_SIG[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => D(26)
    );
\SRL_SIG[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => D(27)
    );
\SRL_SIG[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => D(28)
    );
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => D(29)
    );
\SRL_SIG[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => D(30)
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => D(31)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
mul_ln1021_reg_179_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
mul_ln1021_reg_179_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
mul_ln1021_reg_179_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
mul_ln1021_reg_179_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
mul_ln1021_reg_179_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
mul_ln1021_reg_179_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
mul_ln1021_reg_179_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
mul_ln1021_reg_179_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
mul_ln1021_reg_179_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
mul_ln1021_reg_179_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
mul_ln1021_reg_179_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
mul_ln1021_reg_179_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
mul_ln1021_reg_179_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
mul_ln1021_reg_179_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
mul_ln1021_reg_179_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
mul_ln1021_reg_179_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13 is
  port (
    p_src_mat_cols_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13 : entity is "threshold_accel_fifo_w32_d2_S_x_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\empty_reg_142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => p_src_mat_cols_dout(0)
    );
\empty_reg_142[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => p_src_mat_cols_dout(10)
    );
\empty_reg_142[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => p_src_mat_cols_dout(11)
    );
\empty_reg_142[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(12),
      O => p_src_mat_cols_dout(12)
    );
\empty_reg_142[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(13),
      O => p_src_mat_cols_dout(13)
    );
\empty_reg_142[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(14),
      O => p_src_mat_cols_dout(14)
    );
\empty_reg_142[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(15),
      O => p_src_mat_cols_dout(15)
    );
\empty_reg_142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => p_src_mat_cols_dout(1)
    );
\empty_reg_142[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => p_src_mat_cols_dout(2)
    );
\empty_reg_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => p_src_mat_cols_dout(3)
    );
\empty_reg_142[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => p_src_mat_cols_dout(4)
    );
\empty_reg_142[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => p_src_mat_cols_dout(5)
    );
\empty_reg_142[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => p_src_mat_cols_dout(6)
    );
\empty_reg_142[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => p_src_mat_cols_dout(7)
    );
\empty_reg_142[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => p_src_mat_cols_dout(8)
    );
\empty_reg_142[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => p_src_mat_cols_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14 : entity is "threshold_accel_fifo_w32_d2_S_x_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG[0][16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\SRL_SIG[0][17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\SRL_SIG[0][18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\SRL_SIG[0][19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\SRL_SIG[0][20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\SRL_SIG[0][21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\SRL_SIG[0][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\SRL_SIG[0][25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\SRL_SIG[0][26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\SRL_SIG[0][27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\SRL_SIG[0][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\SRL_SIG[0][29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\SRL_SIG[0][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\SRL_SIG[0][31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
mul_ln1021_reg_179_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
mul_ln1021_reg_179_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
mul_ln1021_reg_179_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
mul_ln1021_reg_179_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
mul_ln1021_reg_179_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
mul_ln1021_reg_179_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
mul_ln1021_reg_179_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
mul_ln1021_reg_179_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
mul_ln1021_reg_179_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
mul_ln1021_reg_179_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
mul_ln1021_reg_179_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
mul_ln1021_reg_179_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
mul_ln1021_reg_179_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
mul_ln1021_reg_179_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
mul_ln1021_reg_179_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
mul_ln1021_reg_179_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg is
  port (
    ap_sync_reg_entry_proc3_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_entry_proc3_U0_ap_ready : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  ap_sync_reg_entry_proc3_U0_ap_ready_reg <= \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_sync_reg_entry_proc3_U0_ap_ready,
      I1 => rows_c_empty_n,
      I2 => rows_c_full_n,
      I3 => cols_c_empty_n,
      I4 => cols_c_full_n,
      I5 => AxiStream2Mat_U0_ap_start,
      O => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_reg_entry_proc3_u0_ap_ready_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg_22 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg_22 : entity is "threshold_accel_fifo_w32_d3_S_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg_22;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg_22 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => tmp_product(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_mat_rows_channel_full_n : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair481";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
  push <= \^push\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => out_mat_rows_channel_full_n,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => buff0_reg,
      O => \^push\
    );
\SRL_SIG_reg[3][0]_srl4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff0_reg_2,
      I1 => buff0_reg_1,
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff0_reg_0,
      I1 => buff0_reg_1,
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg_9 is
  port (
    push : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_mat_cols_channel_full_n : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_cols_channel : in STD_LOGIC;
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg_9 : entity is "threshold_accel_fifo_w32_d4_S_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg_9;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg_9 is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
  push <= \^push\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => out_mat_cols_channel_full_n,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_out_mat_cols_channel,
      O => \^push\
    );
\SRL_SIG_reg[3][0]_srl4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff0_reg_1,
      I1 => buff0_reg_0,
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buff0_reg,
      I1 => buff0_reg_0,
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_2\ : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_ShiftReg is
  signal \SRL_SIG[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \^srl_sig_reg[0][3]_0\ : STD_LOGIC;
  signal \^srl_sig_reg[1][3]_0\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][3]_0\ <= \^srl_sig_reg[0][3]_0\;
  \SRL_SIG_reg[1][3]_0\ <= \^srl_sig_reg[1][3]_0\;
\SRL_SIG[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFBFF88880800"
    )
        port map (
      I0 => \^srl_sig_reg[0][3]_0\,
      I1 => \SRL_SIG_reg[1][3]_1\,
      I2 => \SRL_SIG_reg[1][3]_2\,
      I3 => AxiStream2Mat_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^srl_sig_reg[1][3]_0\,
      O => \SRL_SIG[1][3]_i_1_n_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][3]_1\,
      Q => \^srl_sig_reg[0][3]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][3]_i_1_n_0\,
      Q => \^srl_sig_reg[1][3]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x_ShiftReg is
  port (
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg : out STD_LOGIC;
    last_blk_width_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][3]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_1\ : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready : in STD_LOGIC;
    \last_blk_width_read_reg_142_reg[3]\ : in STD_LOGIC;
    \last_blk_width_read_reg_142_reg[3]_0\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x_ShiftReg is
  signal \SRL_SIG[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^srl_sig_reg[0][3]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \SRL_SIG[1][3]_i_1__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \last_blk_width_read_reg_142[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__6\ : label is "soft_lutpair540";
begin
  \SRL_SIG_reg[0][3]_0\ <= \^srl_sig_reg[0][3]_0\;
  push <= \^push\;
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      O => ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg
    );
\SRL_SIG[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^srl_sig_reg[0][3]_0\,
      I1 => \^push\,
      I2 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG[1][3]_i_1__0_n_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][3]_1\,
      Q => \^srl_sig_reg[0][3]_0\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][3]_i_1__0_n_0\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\last_blk_width_read_reg_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0][3]_0\,
      I1 => \last_blk_width_read_reg_142_reg[3]\,
      I2 => \last_blk_width_read_reg_142_reg[3]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => last_blk_width_channel_dout(0)
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888A88"
    )
        port map (
      I0 => \SRL_SIG_reg[1][3]_0\,
      I1 => ap_done_reg,
      I2 => \SRL_SIG_reg[1][3]_1\,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg,
      I4 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      O => \^push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    \dout_1_reg_93_reg[63]\ : in STD_LOGIC;
    \dout_1_reg_93_reg[63]_0\ : in STD_LOGIC;
    \dout_1_reg_93_reg[0]\ : in STD_LOGIC;
    \dout_1_reg_93_reg[0]_0\ : in STD_LOGIC;
    \dout_1_reg_93_reg[0]_1\ : in STD_LOGIC;
    \dout_1_reg_93_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  push <= \^push\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_Mat2Axi_fu_62_ap_start_reg,
      I1 => \dout_1_reg_93_reg[63]\,
      I2 => \dout_1_reg_93_reg[63]_0\,
      O => \^push\
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_1_reg_93_reg[0]_1\,
      I1 => \dout_1_reg_93_reg[0]_0\,
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_1_reg_93_reg[0]\,
      I1 => \dout_1_reg_93_reg[0]_0\,
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(62),
      Q => \out\(62)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(63),
      Q => \out\(63)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_1_reg_93_reg[63]_1\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S_ShiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][32]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][32]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][32]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][33]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][33]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][33]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][34]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][34]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][34]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][35]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][35]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][35]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][36]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][36]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][36]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][37]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][37]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][37]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][38]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][38]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][38]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][39]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][39]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][39]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][40]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][40]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][40]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][41]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][41]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][41]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][42]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][42]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][42]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][43]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][43]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][43]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][44]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][44]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][44]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][45]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][45]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][45]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][46]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][46]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][46]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][47]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][47]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][47]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][48]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][48]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][48]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][49]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][49]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][49]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][50]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][50]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][50]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][51]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][51]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][51]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][52]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][52]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][52]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][53]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][53]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][53]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][54]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][54]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][54]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][55]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][55]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][55]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][56]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][56]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][56]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][57]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][57]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][57]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][58]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][58]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][58]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][59]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][59]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][59]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][60]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][60]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][60]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][61]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][61]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][61]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][62]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][62]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][62]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][63]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][63]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][63]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(62),
      Q => \out\(62)
    );
\SRL_SIG_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(63),
      Q => \out\(63)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1071_reg_756 : in STD_LOGIC;
    \shl_ln1071_reg_774_reg[7]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \val_fu_96_reg[7]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\shl_ln1071_reg_774[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => icmp_ln1071_reg_756,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \shl_ln1071_reg_774_reg[7]\,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][0]_0\(0)
    );
\val_fu_96[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\val_fu_96[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\val_fu_96[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\val_fu_96[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\val_fu_96[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\val_fu_96[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\val_fu_96[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\val_fu_96[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => mOutPtr(0),
      I2 => \val_fu_96_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg is
  port (
    \icmp_ln1315_reg_446_reg[0]\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_6\ : out STD_LOGIC;
    icmp_ln1315_reg_446 : in STD_LOGIC;
    icmp_ln1301_reg_437 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_1\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \icmp_ln1315_reg_446_reg[0]_6\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(1),
      O => \icmp_ln1315_reg_446_reg[0]_5\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => \icmp_ln1315_reg_446_reg[0]_4\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(3),
      O => \icmp_ln1315_reg_446_reg[0]_3\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \icmp_ln1315_reg_446_reg[0]_2\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(5),
      O => \icmp_ln1315_reg_446_reg[0]_1\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => \icmp_ln1315_reg_446_reg[0]_0\
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202200002000"
    )
        port map (
      I0 => icmp_ln1315_reg_446,
      I1 => icmp_ln1301_reg_437,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      I4 => mOutPtr(0),
      I5 => \SRL_SIG_reg[0]_0\(7),
      O => \icmp_ln1315_reg_446_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12 is
  port (
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139[0]_i_6\ : in STD_LOGIC;
    \icmp_ln89_reg_139[0]_i_6_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12 : entity is "threshold_accel_fifo_w8_d2_S_x0_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \SRL_SIG_reg[0][7]_0\(7 downto 0) <= \^srl_sig_reg[0][7]_0\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^srl_sig_reg[0][7]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^srl_sig_reg[0][7]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^srl_sig_reg[0][7]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^srl_sig_reg[0][7]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\icmp_ln89_reg_139[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_ln89_reg_139[0]_i_6\,
      I2 => \icmp_ln89_reg_139[0]_i_6_0\,
      I3 => \^srl_sig_reg[0][7]_0\(7),
      O => in_mat_data_dout(3)
    );
\icmp_ln89_reg_139[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(5),
      I1 => \icmp_ln89_reg_139[0]_i_6\,
      I2 => \icmp_ln89_reg_139[0]_i_6_0\,
      I3 => \^srl_sig_reg[0][7]_0\(5),
      O => in_mat_data_dout(2)
    );
\icmp_ln89_reg_139[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(3),
      I1 => \icmp_ln89_reg_139[0]_i_6\,
      I2 => \icmp_ln89_reg_139[0]_i_6_0\,
      I3 => \^srl_sig_reg[0][7]_0\(3),
      O => in_mat_data_dout(1)
    );
\icmp_ln89_reg_139[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \icmp_ln89_reg_139[0]_i_6\,
      I2 => \icmp_ln89_reg_139[0]_i_6_0\,
      I3 => \^srl_sig_reg[0][7]_0\(1),
      O => in_mat_data_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x_ShiftReg is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ldata_read_reg_135_reg[0]\ : in STD_LOGIC;
    \ldata_read_reg_135_reg[0]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x_ShiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\ldata_read_reg_135[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\ldata_read_reg_135[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\ldata_read_reg_135[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\ldata_read_reg_135[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\ldata_read_reg_135[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\ldata_read_reg_135[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\ldata_read_reg_135[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\ldata_read_reg_135[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \ldata_read_reg_135_reg[0]\,
      I2 => \ldata_read_reg_135_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1__2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair483";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg_10 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \maxval_read_reg_132_reg[7]\ : in STD_LOGIC;
    \maxval_read_reg_132_reg[7]_0\ : in STD_LOGIC;
    \maxval_read_reg_132_reg[0]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg_10 : entity is "threshold_accel_fifo_w8_d4_S_ShiftReg";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg_10;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg_10 is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1__3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__1\ : label is "soft_lutpair477";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \maxval_read_reg_132_reg[0]\,
      I1 => \maxval_read_reg_132_reg[7]_0\,
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \maxval_read_reg_132_reg[7]\,
      I1 => \maxval_read_reg_132_reg[7]_0\,
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init is
  port (
    empty_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    icmp_ln1315_reg_446 : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    icmp_ln1324_reg_466_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln1301_reg_437_pp0_iter3_reg : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[3]_i_3_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_0\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \j_fu_84[15]_i_1\ : label is "soft_lutpair524";
begin
  empty_n_reg <= \^empty_n_reg\;
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^empty_n_reg\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000400FFFF"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_done_cache_reg_0,
      I3 => icmp_ln1315_reg_446,
      I4 => \ap_CS_fsm[3]_i_3_n_0\,
      I5 => ldata_full_n,
      O => \^empty_n_reg\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => icmp_ln1324_reg_466_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1301_reg_437_pp0_iter3_reg,
      O => \ap_CS_fsm[3]_i_3_n_0\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^empty_n_reg\,
      I4 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      O => \ap_loop_init_int_i_1__2_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\j_fu_84[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^empty_n_reg\,
      I2 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_18 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \j_fu_46_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_load : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln71_fu_89_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    out_mat_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_18 : entity is "threshold_accel_flow_control_loop_pipe_sequential_init";
end design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_18;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_18 is
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal \icmp_ln71_fu_89_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_fu_46[15]_i_1\ : label is "soft_lutpair81";
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\add_ln71_fu_95_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(8)
    );
\add_ln71_fu_95_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(7)
    );
\add_ln71_fu_95_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(6)
    );
\add_ln71_fu_95_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(5)
    );
\add_ln71_fu_95_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(12)
    );
\add_ln71_fu_95_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(11)
    );
\add_ln71_fu_95_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(10)
    );
\add_ln71_fu_95_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(9)
    );
\add_ln71_fu_95_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(15)
    );
\add_ln71_fu_95_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(14)
    );
\add_ln71_fu_95_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(13)
    );
add_ln71_fu_95_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(0)
    );
add_ln71_fu_95_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(4)
    );
add_ln71_fu_95_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(3)
    );
add_ln71_fu_95_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(2)
    );
add_ln71_fu_95_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_load(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg[1]_1\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0(0),
      I2 => \ap_CS_fsm_reg[1]_0\(1),
      I3 => \ap_CS_fsm[2]_i_3_n_0\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[1]_0\(2),
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => CO(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln71_fu_89_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln71_fu_89_p2_carry__0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I3 => Q(15),
      O => S(1)
    );
\icmp_ln71_fu_89_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(12),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln71_fu_89_p2_carry__0\(12),
      I4 => \icmp_ln71_fu_89_p2_carry__0_i_3_n_0\,
      O => S(0)
    );
\icmp_ln71_fu_89_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(13),
      I1 => \icmp_ln71_fu_89_p2_carry__0\(13),
      I2 => Q(14),
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln71_fu_89_p2_carry__0\(14),
      O => \icmp_ln71_fu_89_p2_carry__0_i_3_n_0\
    );
icmp_ln71_fu_89_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(9),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln71_fu_89_p2_carry__0\(9),
      I4 => icmp_ln71_fu_89_p2_carry_i_5_n_0,
      O => \j_fu_46_reg[9]\(3)
    );
icmp_ln71_fu_89_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(6),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln71_fu_89_p2_carry__0\(6),
      I4 => icmp_ln71_fu_89_p2_carry_i_6_n_0,
      O => \j_fu_46_reg[9]\(2)
    );
icmp_ln71_fu_89_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln71_fu_89_p2_carry__0\(3),
      I4 => icmp_ln71_fu_89_p2_carry_i_7_n_0,
      O => \j_fu_46_reg[9]\(1)
    );
icmp_ln71_fu_89_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln71_fu_89_p2_carry__0\(0),
      I4 => icmp_ln71_fu_89_p2_carry_i_8_n_0,
      O => \j_fu_46_reg[9]\(0)
    );
icmp_ln71_fu_89_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(10),
      I1 => \icmp_ln71_fu_89_p2_carry__0\(10),
      I2 => Q(11),
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln71_fu_89_p2_carry__0\(11),
      O => icmp_ln71_fu_89_p2_carry_i_5_n_0
    );
icmp_ln71_fu_89_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln71_fu_89_p2_carry__0\(7),
      I2 => Q(8),
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln71_fu_89_p2_carry__0\(8),
      O => icmp_ln71_fu_89_p2_carry_i_6_n_0
    );
icmp_ln71_fu_89_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln71_fu_89_p2_carry__0\(4),
      I2 => Q(5),
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln71_fu_89_p2_carry__0\(5),
      O => icmp_ln71_fu_89_p2_carry_i_7_n_0
    );
icmp_ln71_fu_89_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln71_fu_89_p2_carry__0\(1),
      I2 => Q(2),
      I3 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln71_fu_89_p2_carry__0\(2),
      O => icmp_ln71_fu_89_p2_carry_i_8_n_0
    );
\j_fu_46[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_46[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_46[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440400004404"
    )
        port map (
      I0 => CO(0),
      I1 => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => in_mat_data_empty_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => out_mat_data_full_n,
      O => E(0)
    );
\j_fu_46[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => out_mat_data_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => in_mat_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_23 is
  port (
    ap_done_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    j_fu_92 : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_ready : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AxiStream2MatStream_2_U0_ap_start : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    icmp_ln1084_reg_705_pp0_iter4_reg : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln1065_reg_709 : in STD_LOGIC;
    icmp_ln1054_reg_693_pp0_iter2_reg : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_92_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_23 : entity is "threshold_accel_flow_control_loop_pipe_sequential_init";
end design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_23 is
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \icmp_ln1054_reg_693[0]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rem_fu_84[31]_i_1\ : label is "soft_lutpair19";
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  empty_n_reg <= \^empty_n_reg\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => E(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF4CCC"
    )
        port map (
      I0 => in_mat_rows_c_full_n,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => in_mat_cols_c_full_n,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      I4 => \^ap_done_reg_reg_0\,
      I5 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \ap_CS_fsm_reg[0]\(0),
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDF55DF"
    )
        port map (
      I0 => Q(3),
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => ap_done_cache,
      I4 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      O => \^ap_cs_fsm_reg[3]\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => \^empty_n_reg\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
      I2 => ap_rst_n,
      I3 => \^ap_done_reg_reg_0\,
      O => ap_done_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACEFFFF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_loop_init_int,
      I2 => \^empty_n_reg\,
      I3 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      I4 => ap_rst_n,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => ap_start,
      I4 => ap_sync_ready,
      O => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg
    );
ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      I1 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ap_rst_n,
      I4 => \^ap_done_reg_reg_0\,
      O => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg
    );
ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB0000000000"
    )
        port map (
      I0 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
      I1 => \^ap_cs_fsm_reg[3]\,
      I2 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => grp_Axi2Mat_fu_84_ap_ready,
      I5 => \ap_CS_fsm_reg[0]\(2),
      O => \^ap_done_reg_reg_0\
    );
\icmp_ln1054_reg_693[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111F111"
    )
        port map (
      I0 => \icmp_ln1054_reg_693[0]_i_3_n_0\,
      I1 => ldata_empty_n,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => icmp_ln1084_reg_705_pp0_iter4_reg,
      I4 => in_mat_data_full_n,
      O => \^empty_n_reg\
    );
\icmp_ln1054_reg_693[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => icmp_ln1065_reg_709,
      I2 => icmp_ln1054_reg_693_pp0_iter2_reg,
      O => \icmp_ln1054_reg_693[0]_i_3_n_0\
    );
\j_fu_92[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3320202020202020"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^empty_n_reg\,
      I2 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \j_fu_92_reg[0]\(0),
      O => j_fu_92
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020AA2000000000"
    )
        port map (
      I0 => AxiStream2MatStream_2_U0_ap_start,
      I1 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      I4 => \^empty_n_reg\,
      I5 => Q(3),
      O => empty_n_reg_0
    );
\rem_fu_84[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^empty_n_reg\,
      I2 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_24 is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_c_1 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    mul_ln1021_reg_179_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \c_fu_56_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    P : in STD_LOGIC_VECTOR ( 21 downto 0 );
    start_once_reg : in STD_LOGIC;
    start_for_AxiStream2Mat_U0_full_n : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_24 : entity is "threshold_accel_flow_control_loop_pipe_sequential_init";
end design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_24 is
  signal \^ap_cs_fsm_reg[12]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^bus_wide_gen.data_valid_reg\ : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_fu_56[21]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg_i_1 : label is "soft_lutpair1";
begin
  \ap_CS_fsm_reg[12]\ <= \^ap_cs_fsm_reg[12]\;
  \bus_wide_gen.data_valid_reg\ <= \^bus_wide_gen.data_valid_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[12]\,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^bus_wide_gen.data_valid_reg\,
      O => \^ap_cs_fsm_reg[12]\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^bus_wide_gen.data_valid_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I1 => \^bus_wide_gen.data_valid_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^bus_wide_gen.data_valid_reg\,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => CO(0),
      I1 => gmem1_RVALID,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ldata_full_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^bus_wide_gen.data_valid_reg\,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
      I1 => \^ap_cs_fsm_reg[12]\,
      I2 => ap_rst_n,
      I3 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0,
      O => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg
    );
\c_2_fu_98_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(8)
    );
\c_2_fu_98_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(7)
    );
\c_2_fu_98_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(6)
    );
\c_2_fu_98_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(5)
    );
\c_2_fu_98_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(12)
    );
\c_2_fu_98_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(11)
    );
\c_2_fu_98_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(10)
    );
\c_2_fu_98_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(9)
    );
\c_2_fu_98_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(16)
    );
\c_2_fu_98_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(15)
    );
\c_2_fu_98_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(14)
    );
\c_2_fu_98_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(13)
    );
\c_2_fu_98_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(20)
    );
\c_2_fu_98_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(19)
    );
\c_2_fu_98_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(18)
    );
\c_2_fu_98_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(17)
    );
\c_2_fu_98_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(21)
    );
c_2_fu_98_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(0)
    );
c_2_fu_98_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(4)
    );
c_2_fu_98_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(3)
    );
c_2_fu_98_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(2)
    );
c_2_fu_98_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      O => ap_sig_allocacmp_c_1(1)
    );
\c_fu_56[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \c_fu_56_reg[21]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\c_fu_56[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I2 => \^bus_wide_gen.data_valid_reg\,
      I3 => CO(0),
      O => SR(0)
    );
\c_fu_56[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0BB0000"
    )
        port map (
      I0 => gmem1_RVALID,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ldata_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => CO(0),
      O => E(0)
    );
\c_fu_56[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gmem1_RVALID,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ldata_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      O => \^bus_wide_gen.data_valid_reg\
    );
grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I2 => \^bus_wide_gen.data_valid_reg\,
      I3 => CO(0),
      O => \ap_CS_fsm_reg[11]\
    );
grp_Axi2Mat_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => grp_Axi2Mat_fu_84_ap_start_reg_reg(1),
      I1 => \^ap_cs_fsm_reg[12]\,
      I2 => grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
      I3 => grp_Axi2Mat_fu_84_ap_start_reg_reg(0),
      I4 => grp_Axi2Mat_fu_84_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\icmp_ln1021_fu_92_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => P(21),
      I1 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \c_fu_56_reg[21]\(21),
      O => mul_ln1021_reg_179_reg(3)
    );
\icmp_ln1021_fu_92_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln1021_fu_92_p2_carry__0_i_5_n_0\,
      I1 => \c_fu_56_reg[21]\(18),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(18),
      O => mul_ln1021_reg_179_reg(2)
    );
\icmp_ln1021_fu_92_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln1021_fu_92_p2_carry__0_i_6_n_0\,
      I1 => \c_fu_56_reg[21]\(15),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(15),
      O => mul_ln1021_reg_179_reg(1)
    );
\icmp_ln1021_fu_92_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln1021_fu_92_p2_carry__0_i_7_n_0\,
      I1 => \c_fu_56_reg[21]\(12),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(12),
      O => mul_ln1021_reg_179_reg(0)
    );
\icmp_ln1021_fu_92_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(20),
      I1 => P(20),
      I2 => \c_fu_56_reg[21]\(19),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(19),
      O => \icmp_ln1021_fu_92_p2_carry__0_i_5_n_0\
    );
\icmp_ln1021_fu_92_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(17),
      I1 => P(17),
      I2 => \c_fu_56_reg[21]\(16),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(16),
      O => \icmp_ln1021_fu_92_p2_carry__0_i_6_n_0\
    );
\icmp_ln1021_fu_92_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(14),
      I1 => P(14),
      I2 => \c_fu_56_reg[21]\(13),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(13),
      O => \icmp_ln1021_fu_92_p2_carry__0_i_7_n_0\
    );
icmp_ln1021_fu_92_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln1021_fu_92_p2_carry_i_5_n_0,
      I1 => \c_fu_56_reg[21]\(9),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(9),
      O => S(3)
    );
icmp_ln1021_fu_92_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln1021_fu_92_p2_carry_i_6_n_0,
      I1 => \c_fu_56_reg[21]\(6),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(6),
      O => S(2)
    );
icmp_ln1021_fu_92_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln1021_fu_92_p2_carry_i_7_n_0,
      I1 => \c_fu_56_reg[21]\(3),
      I2 => ap_loop_init_int,
      I3 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I4 => P(3),
      O => S(1)
    );
icmp_ln1021_fu_92_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I3 => P(0),
      I4 => icmp_ln1021_fu_92_p2_carry_i_8_n_0,
      O => S(0)
    );
icmp_ln1021_fu_92_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(11),
      I1 => P(11),
      I2 => \c_fu_56_reg[21]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(10),
      O => icmp_ln1021_fu_92_p2_carry_i_5_n_0
    );
icmp_ln1021_fu_92_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(8),
      I1 => P(8),
      I2 => \c_fu_56_reg[21]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(7),
      O => icmp_ln1021_fu_92_p2_carry_i_6_n_0
    );
icmp_ln1021_fu_92_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(5),
      I1 => P(5),
      I2 => \c_fu_56_reg[21]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(4),
      O => icmp_ln1021_fu_92_p2_carry_i_7_n_0
    );
icmp_ln1021_fu_92_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \c_fu_56_reg[21]\(2),
      I1 => P(2),
      I2 => \c_fu_56_reg[21]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      I5 => P(1),
      O => icmp_ln1021_fu_92_p2_carry_i_8_n_0
    );
start_once_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[12]\,
      I1 => start_once_reg,
      I2 => start_for_AxiStream2Mat_U0_full_n,
      I3 => grp_Axi2Mat_fu_84_ap_start_reg,
      O => start_once_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_8 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_58_reg[2]\ : out STD_LOGIC;
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \i_fu_58_reg[5]\ : out STD_LOGIC;
    \i_fu_58_reg[8]\ : out STD_LOGIC;
    \i_fu_58_reg[11]\ : out STD_LOGIC;
    \i_fu_58_reg[14]\ : out STD_LOGIC;
    \i_fu_58_reg[17]\ : out STD_LOGIC;
    \i_fu_58_reg[20]\ : out STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ldata_empty_n : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_4 : in STD_LOGIC;
    \i_fu_58_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    icmp_ln1379_fu_96_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1_0 : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_8 : entity is "threshold_accel_flow_control_loop_pipe_sequential_init";
end design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_8 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_0\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \i_fu_58[0]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \i_fu_58[21]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of icmp_ln1379_fu_96_p2_carry_i_6 : label is "soft_lutpair485";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  empty_n_reg <= \^empty_n_reg\;
\add_ln1379_fu_102_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(8),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(8)
    );
\add_ln1379_fu_102_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(7),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(7)
    );
\add_ln1379_fu_102_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(6),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(6)
    );
\add_ln1379_fu_102_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(5),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(5)
    );
\add_ln1379_fu_102_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(12),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(12)
    );
\add_ln1379_fu_102_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(11),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(11)
    );
\add_ln1379_fu_102_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(10),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(10)
    );
\add_ln1379_fu_102_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(9),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(9)
    );
\add_ln1379_fu_102_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(16),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(16)
    );
\add_ln1379_fu_102_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(15),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(15)
    );
\add_ln1379_fu_102_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(14),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(14)
    );
\add_ln1379_fu_102_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(13),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(13)
    );
\add_ln1379_fu_102_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(20),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(20)
    );
\add_ln1379_fu_102_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(19),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(19)
    );
\add_ln1379_fu_102_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(18),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(18)
    );
\add_ln1379_fu_102_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(17),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(17)
    );
\add_ln1379_fu_102_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(21),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(21)
    );
add_ln1379_fu_102_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(0)
    );
add_ln1379_fu_102_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(4)
    );
add_ln1379_fu_102_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(3)
    );
add_ln1379_fu_102_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(2)
    );
add_ln1379_fu_102_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_58_reg[21]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => ap_sig_allocacmp_i_1(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache_reg_0,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => ap_done_cache_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^empty_n_reg\,
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_rst_n,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \^empty_n_reg\,
      I4 => ap_done_cache_reg_0,
      O => \ap_loop_init_int_i_1__3_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_0\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\i_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \i_fu_58_reg[21]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\i_fu_58[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \^empty_n_reg\,
      I3 => CO(0),
      O => SR(0)
    );
\i_fu_58[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ldata_empty_n,
      I1 => ap_done_cache_reg_1,
      I2 => gmem2_WREADY,
      I3 => ap_enable_reg_pp0_iter2,
      O => \^empty_n_reg\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => \icmp_ln1379_fu_96_p2_carry__0_i_2\,
      I1 => \i_fu_58_reg[21]\(20),
      I2 => \icmp_ln1379_fu_96_p2_carry__0_i_2_0\,
      I3 => \i_fu_58_reg[21]\(19),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[20]\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => \icmp_ln1379_fu_96_p2_carry__0_i_3\,
      I1 => \i_fu_58_reg[21]\(17),
      I2 => \icmp_ln1379_fu_96_p2_carry__0_i_3_0\,
      I3 => \i_fu_58_reg[21]\(16),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[17]\
    );
\icmp_ln1379_fu_96_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => \icmp_ln1379_fu_96_p2_carry__0_i_4\,
      I1 => \i_fu_58_reg[21]\(14),
      I2 => \icmp_ln1379_fu_96_p2_carry__0_i_4_0\,
      I3 => \i_fu_58_reg[21]\(13),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[14]\
    );
icmp_ln1379_fu_96_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2_carry_i_4,
      I1 => \i_fu_58_reg[21]\(2),
      I2 => icmp_ln1379_fu_96_p2_carry_i_4_0,
      I3 => \i_fu_58_reg[21]\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[2]\
    );
icmp_ln1379_fu_96_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      O => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg
    );
icmp_ln1379_fu_96_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2_carry_i_1,
      I1 => \i_fu_58_reg[21]\(11),
      I2 => icmp_ln1379_fu_96_p2_carry_i_1_0,
      I3 => \i_fu_58_reg[21]\(10),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[11]\
    );
icmp_ln1379_fu_96_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2_carry_i_2,
      I1 => \i_fu_58_reg[21]\(8),
      I2 => icmp_ln1379_fu_96_p2_carry_i_2_0,
      I3 => \i_fu_58_reg[21]\(7),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[8]\
    );
icmp_ln1379_fu_96_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FF99FF99FF99F"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2_carry_i_3,
      I1 => \i_fu_58_reg[21]\(5),
      I2 => icmp_ln1379_fu_96_p2_carry_i_3_0,
      I3 => \i_fu_58_reg[21]\(4),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => \i_fu_58_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2_17\ is
  port (
    ost_ctrl_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2_17\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2_17\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2_17\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal need_rlast : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__25\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__1\ : label is "soft_lutpair248";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => need_rlast,
      I2 => empty_n_reg_n_0,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => need_rlast,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C88"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => empty_n_reg_n_0,
      I2 => RBURST_READY_Dummy,
      I3 => need_rlast,
      I4 => ost_ctrl_valid,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      O => \empty_n_i_2__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_0\,
      I2 => ost_ctrl_valid,
      I3 => pop,
      I4 => \^ost_ctrl_ready\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \full_n_i_2__1_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^ost_ctrl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      I3 => ost_ctrl_valid,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => p_12_in,
      O => \mOutPtr[2]_i_1__25_n_0\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1__2_n_0\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      I3 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__2_n_0\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[4]_i_2__1_n_0\
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      I3 => empty_n_reg_n_0,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__25_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[4]_i_2__1_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_mem__parameterized0\ is
  port (
    mem_reg_0 : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \raddr_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg : out STD_LOGIC;
    \raddr_reg[0]\ : out STD_LOGIC;
    \raddr_reg[3]\ : out STD_LOGIC;
    \raddr_reg[4]\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    \bus_wide_gen.first_beat_reg\ : in STD_LOGIC;
    \raddr_reg_reg[1]_0\ : in STD_LOGIC;
    \raddr_reg_reg[1]_1\ : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[3]_0\ : in STD_LOGIC;
    \raddr_reg_reg[7]_0\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    push_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_mem__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_mem";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_mem__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_mem__parameterized0\ is
  signal burst_ready : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \mem_reg_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_n_0 : STD_LOGIC;
  signal mem_reg_n_1 : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_2 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_26 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_28 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_3 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_4 : STD_LOGIC;
  signal mem_reg_n_5 : STD_LOGIC;
  signal mem_reg_n_6 : STD_LOGIC;
  signal mem_reg_n_7 : STD_LOGIC;
  signal mem_reg_n_8 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \^raddr_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \raddr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal raddr_reg_0_sn_1 : STD_LOGIC;
  signal raddr_reg_3_sn_1 : STD_LOGIC;
  signal raddr_reg_4_sn_1 : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bus_wide_gen.first_beat_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \dout[3]_i_3\ : label is "soft_lutpair329";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM of mem_reg_i_4 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of ready_for_outstanding_i_1 : label is "soft_lutpair327";
begin
  dout(8 downto 0) <= \^dout\(8 downto 0);
  dout_vld_reg <= \^dout_vld_reg\;
  \raddr_reg[0]\ <= raddr_reg_0_sn_1;
  \raddr_reg[3]\ <= raddr_reg_3_sn_1;
  \raddr_reg[4]\ <= raddr_reg_4_sn_1;
  \raddr_reg[7]\(3 downto 0) <= \^raddr_reg[7]\(3 downto 0);
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[0]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_15,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(0),
      I1 => mem_reg_n_7,
      I2 => Q(0),
      I3 => mem_reg_n_31,
      I4 => Q(1),
      I5 => mem_reg_n_15,
      O => \bus_wide_gen.data_buf[0]_i_2_n_0\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[10]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_5,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_29,
      I1 => Q(0),
      I2 => \^dout\(2),
      I3 => Q(1),
      I4 => mem_reg_n_5,
      O => \bus_wide_gen.data_buf[10]_i_2_n_0\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[11]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_4,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_28,
      I1 => Q(0),
      I2 => \^dout\(3),
      I3 => Q(1),
      I4 => mem_reg_n_4,
      O => \bus_wide_gen.data_buf[11]_i_2_n_0\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[12]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_3,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_27,
      I1 => Q(0),
      I2 => \^dout\(4),
      I3 => Q(1),
      I4 => mem_reg_n_3,
      O => \bus_wide_gen.data_buf[12]_i_2_n_0\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[13]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_2,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_26,
      I1 => Q(0),
      I2 => \^dout\(5),
      I3 => Q(1),
      I4 => mem_reg_n_2,
      O => \bus_wide_gen.data_buf[13]_i_2_n_0\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[14]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_1,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_25,
      I1 => Q(0),
      I2 => \^dout\(6),
      I3 => Q(1),
      I4 => mem_reg_n_1,
      O => \bus_wide_gen.data_buf[14]_i_2_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[15]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_0,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_24,
      I1 => Q(0),
      I2 => \^dout\(7),
      I3 => Q(1),
      I4 => mem_reg_n_0,
      O => \bus_wide_gen.data_buf[15]_i_2_n_0\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[16]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_31,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(16),
      O => D(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => Q(0),
      I2 => mem_reg_n_31,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_0\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[17]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_30,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(17),
      O => D(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => Q(0),
      I2 => mem_reg_n_30,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_0\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[18]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_29,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(18),
      O => D(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => Q(0),
      I2 => mem_reg_n_29,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_0\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[19]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_28,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(19),
      O => D(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => Q(0),
      I2 => mem_reg_n_28,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_0\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[1]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_14,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(1),
      I1 => mem_reg_n_6,
      I2 => Q(0),
      I3 => mem_reg_n_30,
      I4 => Q(1),
      I5 => mem_reg_n_14,
      O => \bus_wide_gen.data_buf[1]_i_2_n_0\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[20]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_27,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(20),
      O => D(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => Q(0),
      I2 => mem_reg_n_27,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_0\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[21]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_26,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(21),
      O => D(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => Q(0),
      I2 => mem_reg_n_26,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_0\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[22]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_25,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(22),
      O => D(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => Q(0),
      I2 => mem_reg_n_25,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_0\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[23]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_24,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(23),
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => Q(0),
      I2 => mem_reg_n_24,
      I3 => Q(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_0\
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[2]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_13,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(2),
      I1 => mem_reg_n_5,
      I2 => Q(0),
      I3 => mem_reg_n_29,
      I4 => Q(1),
      I5 => mem_reg_n_13,
      O => \bus_wide_gen.data_buf[2]_i_2_n_0\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[3]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_12,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(3),
      I1 => mem_reg_n_4,
      I2 => Q(0),
      I3 => mem_reg_n_28,
      I4 => Q(1),
      I5 => mem_reg_n_12,
      O => \bus_wide_gen.data_buf[3]_i_2_n_0\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[4]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_11,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(4),
      I1 => mem_reg_n_3,
      I2 => Q(0),
      I3 => mem_reg_n_27,
      I4 => Q(1),
      I5 => mem_reg_n_11,
      O => \bus_wide_gen.data_buf[4]_i_2_n_0\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[5]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_10,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(5),
      I1 => mem_reg_n_2,
      I2 => Q(0),
      I3 => mem_reg_n_26,
      I4 => Q(1),
      I5 => mem_reg_n_10,
      O => \bus_wide_gen.data_buf[5]_i_2_n_0\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[6]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_9,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(6),
      I1 => mem_reg_n_1,
      I2 => Q(0),
      I3 => mem_reg_n_25,
      I4 => Q(1),
      I5 => mem_reg_n_9,
      O => \bus_wide_gen.data_buf[6]_i_2_n_0\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_8,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dout\(7),
      I1 => mem_reg_n_0,
      I2 => Q(0),
      I3 => mem_reg_n_24,
      I4 => Q(1),
      I5 => mem_reg_n_8,
      O => \bus_wide_gen.data_buf[7]_i_2_n_0\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[8]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_7,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_31,
      I1 => Q(0),
      I2 => \^dout\(0),
      I3 => Q(1),
      I4 => mem_reg_n_7,
      O => \bus_wide_gen.data_buf[8]_i_2_n_0\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \bus_wide_gen.data_buf[9]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[23]_1\,
      I4 => mem_reg_n_6,
      I5 => \bus_wide_gen.data_buf_reg[23]_2\(9),
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mem_reg_n_30,
      I1 => Q(0),
      I2 => \^dout\(1),
      I3 => Q(1),
      I4 => mem_reg_n_6,
      O => \bus_wide_gen.data_buf[9]_i_2_n_0\
    );
\bus_wide_gen.first_beat_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB3"
    )
        port map (
      I0 => \^dout\(8),
      I1 => ap_rst_n,
      I2 => ready_for_outstanding_reg,
      I3 => \bus_wide_gen.first_beat_reg\,
      O => mem_reg_0
    );
\dout[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \bus_wide_gen.offset_valid\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => \^dout\(8),
      O => dout_vld_reg_0
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_3(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => mem_reg_n_0,
      DOADO(14) => mem_reg_n_1,
      DOADO(13) => mem_reg_n_2,
      DOADO(12) => mem_reg_n_3,
      DOADO(11) => mem_reg_n_4,
      DOADO(10) => mem_reg_n_5,
      DOADO(9) => mem_reg_n_6,
      DOADO(8) => mem_reg_n_7,
      DOADO(7) => mem_reg_n_8,
      DOADO(6) => mem_reg_n_9,
      DOADO(5) => mem_reg_n_10,
      DOADO(4) => mem_reg_n_11,
      DOADO(3) => mem_reg_n_12,
      DOADO(2) => mem_reg_n_13,
      DOADO(1) => mem_reg_n_14,
      DOADO(0) => mem_reg_n_15,
      DOBDO(15 downto 8) => \^dout\(7 downto 0),
      DOBDO(7) => mem_reg_n_24,
      DOBDO(6) => mem_reg_n_25,
      DOBDO(5) => mem_reg_n_26,
      DOBDO(4) => mem_reg_n_27,
      DOBDO(3) => mem_reg_n_28,
      DOBDO(2) => mem_reg_n_29,
      DOBDO(1) => mem_reg_n_30,
      DOBDO(0) => mem_reg_n_31,
      DOPADOP(1) => burst_ready,
      DOPADOP(0) => \^dout\(8),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \mem_reg_i_1__0_n_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ap_rst_n_inv,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => push_0,
      WEBWE(2) => push_0,
      WEBWE(1) => push_0,
      WEBWE(0) => push_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dout_vld_reg\,
      O => \mem_reg_i_1__0_n_0\
    );
mem_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => mem_reg_2,
      O => \^dout_vld_reg\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \raddr_reg_reg[3]_0\,
      I1 => \raddr_reg_reg[1]_1\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      I4 => \raddr_reg_reg[4]_0\,
      I5 => raddr_reg_0_sn_1,
      O => raddr_reg_3_sn_1
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => raddr_reg_0_sn_1,
      O => rnext(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D2"
    )
        port map (
      I0 => \raddr_reg_reg[1]_0\,
      I1 => \^dout_vld_reg\,
      I2 => \raddr_reg_reg[1]_1\,
      I3 => raddr_reg_0_sn_1,
      O => \^raddr_reg[7]\(0)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC00DF20"
    )
        port map (
      I0 => \raddr_reg_reg[1]_1\,
      I1 => \^dout_vld_reg\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      I4 => raddr_reg_0_sn_1,
      O => \^raddr_reg[7]\(1)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC14CC44CC44CC44"
    )
        port map (
      I0 => raddr_reg_0_sn_1,
      I1 => \raddr_reg_reg[3]_0\,
      I2 => \raddr_reg_reg[1]_1\,
      I3 => \^dout_vld_reg\,
      I4 => \raddr_reg_reg[1]_0\,
      I5 => \raddr_reg_reg[2]_0\,
      O => \^raddr_reg[7]\(2)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \^dout_vld_reg\,
      I2 => raddr_reg_3_sn_1,
      O => rnext(4)
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0B4"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => raddr_reg_4_sn_1,
      I2 => \raddr_reg_reg[5]_0\,
      I3 => raddr_reg_0_sn_1,
      O => rnext(5)
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00BF40"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => raddr_reg_4_sn_1,
      I2 => \raddr_reg_reg[5]_0\,
      I3 => \raddr_reg_reg[6]_0\,
      I4 => raddr_reg_0_sn_1,
      O => rnext(6)
    );
\raddr_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[1]_1\,
      I4 => \raddr_reg_reg[3]_0\,
      O => raddr_reg_4_sn_1
    );
\raddr_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \raddr_reg[6]_i_4_n_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[1]_1\,
      I3 => \raddr_reg_reg[2]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      O => raddr_reg_0_sn_1
    );
\raddr_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raddr_reg_reg[7]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      I2 => \raddr_reg_reg[4]_0\,
      I3 => \raddr_reg_reg[6]_0\,
      O => \raddr_reg[6]_i_4_n_0\
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E1E0F0F0"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => \raddr_reg[7]_i_2_n_0\,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[1]_1\,
      I5 => \raddr_reg[7]_i_3_n_0\,
      O => \^raddr_reg[7]\(3)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_reg[6]_0\,
      I1 => \raddr_reg_reg[4]_0\,
      I2 => \raddr_reg_reg[5]_0\,
      O => \raddr_reg[7]_i_2_n_0\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[3]_0\,
      O => \raddr_reg[7]_i_3_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr_reg[7]\(0),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr_reg[7]\(1),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr_reg[7]\(2),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr_reg[7]\(3),
      Q => raddr_reg(7),
      R => '0'
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => burst_ready,
      I1 => ready_for_outstanding_reg,
      O => mem_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \could_multi_bursts.last_loop_reg\ : out STD_LOGIC;
    next_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \sect_total_reg[12]\ : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[89]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[75]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    req_handling_reg_0 : in STD_LOGIC;
    first_sect_reg : in STD_LOGIC;
    first_sect_reg_0 : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_ready : in STD_LOGIC;
    \could_multi_bursts.len_buf_reg[0]\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \sect_total[19]_i_5_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[95]_0\ : in STD_LOGIC_VECTOR ( 86 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_total_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    load_p2 : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \beat_len[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.last_loop_reg\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[68]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[69]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[74]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[78]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[79]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[80]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[82]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[83]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[84]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[85]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[89]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem1_arready_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total[19]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[19]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \^sect_total_reg[12]\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair272";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1\ : label is 35;
begin
  Q(73 downto 0) <= \^q\(73 downto 0);
  \could_multi_bursts.last_loop_reg\ <= \^could_multi_bursts.last_loop_reg\;
  m_axi_gmem1_ARREADY_0(0) <= \^m_axi_gmem1_arready_0\(0);
  next_req <= \^next_req\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \sect_total_reg[12]\ <= \^sect_total_reg[12]\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008CFF00"
    )
        port map (
      I0 => \bus_wide_gen.offset_full_n\,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \^next_req\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008CFF8000730080"
    )
        port map (
      I0 => \bus_wide_gen.offset_full_n\,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \^next_req\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\beat_len[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^q\(1),
      O => \beat_len[1]_i_2_n_0\
    );
\beat_len[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^q\(0),
      O => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 2) => \data_p1_reg[75]_0\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => \^q\(65 downto 64),
      S(1) => \beat_len[1]_i_2_n_0\,
      S(0) => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(5 downto 2),
      S(3 downto 0) => \^q\(69 downto 66)
    );
\beat_len_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(9 downto 6),
      S(3 downto 0) => \^q\(73 downto 70)
    );
\could_multi_bursts.addr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.len_buf_reg[0]\,
      I2 => first_sect_reg,
      I3 => ost_ctrl_ready,
      O => \^m_axi_gmem1_arready_0\(0)
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070F070FFFFFFFF"
    )
        port map (
      I0 => first_sect_reg_0,
      I1 => ost_ctrl_ready,
      I2 => first_sect_reg,
      I3 => \could_multi_bursts.len_buf_reg[0]\,
      I4 => m_axi_gmem1_ARREADY,
      I5 => req_handling_reg_0,
      O => \^could_multi_bursts.last_loop_reg\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(31),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(32),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(33),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(34),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(35),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(36),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(37),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(38),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(39),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(40),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(41),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(42),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(43),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(44),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(45),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(46),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(47),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(48),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(49),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(50),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(51),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(52),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(53),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(54),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(55),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(56),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(57),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(58),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(59),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(60),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(61),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(62),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(63),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(64),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(64),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(65),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(65),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(66),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(67),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(67),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(68),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(68),
      O => \data_p1[68]_i_1_n_0\
    );
\data_p1[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(69),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(69),
      O => \data_p1[69]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(70),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(70),
      O => \data_p1[70]_i_1_n_0\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(71),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(71),
      O => \data_p1[71]_i_1_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(72),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(72),
      O => \data_p1[72]_i_1_n_0\
    );
\data_p1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(73),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(73),
      O => \data_p1[73]_i_1_n_0\
    );
\data_p1[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(74),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(74),
      O => \data_p1[74]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(75),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(75),
      O => \data_p1[75]_i_1_n_0\
    );
\data_p1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(76),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(76),
      O => \data_p1[76]_i_1_n_0\
    );
\data_p1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(77),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(77),
      O => \data_p1[77]_i_1_n_0\
    );
\data_p1[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(78),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(78),
      O => \data_p1[78]_i_1_n_0\
    );
\data_p1[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(79),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(79),
      O => \data_p1[79]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(80),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(80),
      O => \data_p1[80]_i_1_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(81),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(81),
      O => \data_p1[81]_i_1_n_0\
    );
\data_p1[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(82),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(82),
      O => \data_p1[82]_i_1_n_0\
    );
\data_p1[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(83),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(83),
      O => \data_p1[83]_i_1_n_0\
    );
\data_p1[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(84),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(84),
      O => \data_p1[84]_i_1_n_0\
    );
\data_p1[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(85),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(85),
      O => \data_p1[85]_i_1_n_0\
    );
\data_p1[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444D0D000D0"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^next_req\,
      I2 => s_ready_t_reg_1,
      I3 => \^s_ready_t_reg_0\,
      I4 => \bus_wide_gen.offset_full_n\,
      I5 => \state__0\(0),
      O => load_p1
    );
\data_p1[89]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(95),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(86),
      O => \data_p1[89]_i_2_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[95]_0\(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => p_1_in(0),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[68]_i_1_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[69]_i_1_n_0\,
      Q => \^q\(67),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1_n_0\,
      Q => \^q\(68),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_0\,
      Q => \^q\(69),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_0\,
      Q => \^q\(70),
      R => '0'
    );
\data_p1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[73]_i_1_n_0\,
      Q => \^q\(71),
      R => '0'
    );
\data_p1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[74]_i_1_n_0\,
      Q => \^q\(72),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_1_n_0\,
      Q => \^q\(73),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[76]_i_1_n_0\,
      Q => p_1_in(12),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\data_p1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[78]_i_1_n_0\,
      Q => p_1_in(14),
      R => '0'
    );
\data_p1_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[79]_i_1_n_0\,
      Q => p_1_in(15),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p1_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[80]_i_1_n_0\,
      Q => p_1_in(16),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_1_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[82]_i_1_n_0\,
      Q => p_1_in(18),
      R => '0'
    );
\data_p1_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[83]_i_1_n_0\,
      Q => p_1_in(19),
      R => '0'
    );
\data_p1_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[84]_i_1_n_0\,
      Q => p_1_in(20),
      R => '0'
    );
\data_p1_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[85]_i_1_n_0\,
      Q => p_1_in(21),
      R => '0'
    );
\data_p1_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[89]_i_2_n_0\,
      Q => p_1_in(25),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(64),
      Q => data_p2(64),
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(65),
      Q => data_p2(65),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(66),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(67),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(68),
      Q => data_p2(68),
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(69),
      Q => data_p2(69),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(70),
      Q => data_p2(70),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(71),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(72),
      Q => data_p2(72),
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(73),
      Q => data_p2(73),
      R => '0'
    );
\data_p2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(74),
      Q => data_p2(74),
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(75),
      Q => data_p2(75),
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(76),
      Q => data_p2(76),
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(77),
      Q => data_p2(77),
      R => '0'
    );
\data_p2_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(78),
      Q => data_p2(78),
      R => '0'
    );
\data_p2_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(79),
      Q => data_p2(79),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(80),
      Q => data_p2(80),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(81),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(82),
      Q => data_p2(82),
      R => '0'
    );
\data_p2_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(83),
      Q => data_p2(83),
      R => '0'
    );
\data_p2_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(84),
      Q => data_p2(84),
      R => '0'
    );
\data_p2_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(85),
      Q => data_p2(85),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(86),
      Q => data_p2(95),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[95]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(69),
      O => \data_p1_reg[7]_0\(3)
    );
\end_from_4k1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(68),
      O => \data_p1_reg[7]_0\(2)
    );
\end_from_4k1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(67),
      O => \data_p1_reg[7]_0\(1)
    );
\end_from_4k1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(66),
      O => \data_p1_reg[7]_0\(0)
    );
\end_from_4k1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(73),
      O => \data_p1_reg[11]_0\(3)
    );
\end_from_4k1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(72),
      O => \data_p1_reg[11]_0\(2)
    );
\end_from_4k1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(71),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(70),
      O => \data_p1_reg[11]_0\(0)
    );
end_from_4k1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(65),
      O => \data_p1_reg[3]_0\(3)
    );
end_from_4k1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(2)
    );
end_from_4k1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_1_in(1),
      O => \data_p1_reg[3]_0\(1)
    );
end_from_4k1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_1_in(0),
      O => \data_p1_reg[3]_0\(0)
    );
last_sect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => req_handling_reg,
      I2 => \^could_multi_bursts.last_loop_reg\,
      I3 => last_sect_reg_0,
      I4 => \^next_req\,
      O => ap_rst_n_0
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFAAAAEEEF2220"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^could_multi_bursts.last_loop_reg\,
      I2 => req_handling_reg,
      I3 => \^sect_total_reg[12]\,
      I4 => req_handling_reg_0,
      I5 => req_valid,
      O => last_sect_reg
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FF44DF55FF55"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^next_req\,
      I2 => s_ready_t_reg_1,
      I3 => \^s_ready_t_reg_0\,
      I4 => \bus_wide_gen.offset_full_n\,
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(62),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2E2E2E"
    )
        port map (
      I0 => req_valid,
      I1 => req_handling_reg_0,
      I2 => first_sect_reg,
      I3 => \^m_axi_gmem1_arready_0\(0),
      I4 => first_sect_reg_0,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => req_valid,
      I1 => \^sect_total_reg[12]\,
      I2 => req_handling_reg,
      I3 => \^could_multi_bursts.last_loop_reg\,
      I4 => req_handling_reg_0,
      O => \^next_req\
    );
\sect_total[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_4_n_0\,
      I1 => \sect_total[19]_i_5_0\(12),
      I2 => \sect_total[19]_i_5_0\(9),
      I3 => \sect_total[19]_i_5_0\(17),
      I4 => \sect_total[19]_i_5_0\(4),
      I5 => \sect_total[19]_i_5_n_0\,
      O => \^sect_total_reg[12]\
    );
\sect_total[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(10),
      I1 => \sect_total[19]_i_5_0\(5),
      I2 => \sect_total[19]_i_5_0\(16),
      I3 => \sect_total[19]_i_5_0\(14),
      O => \sect_total[19]_i_4_n_0\
    );
\sect_total[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(0),
      I1 => \sect_total[19]_i_5_0\(1),
      I2 => \sect_total[19]_i_5_0\(7),
      I3 => \sect_total[19]_i_5_0\(8),
      I4 => \sect_total[19]_i_6_n_0\,
      I5 => \sect_total[19]_i_7_n_0\,
      O => \sect_total[19]_i_5_n_0\
    );
\sect_total[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(19),
      I1 => \sect_total[19]_i_5_0\(6),
      I2 => \sect_total[19]_i_5_0\(15),
      I3 => \sect_total[19]_i_5_0\(2),
      O => \sect_total[19]_i_6_n_0\
    );
\sect_total[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sect_total[19]_i_5_0\(13),
      I1 => \sect_total[19]_i_5_0\(11),
      I2 => \sect_total[19]_i_5_0\(18),
      I3 => \sect_total[19]_i_5_0\(3),
      O => \sect_total[19]_i_7_n_0\
    );
\sect_total[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^q\(1),
      O => \sect_total[3]_i_15_n_0\
    );
\sect_total[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^q\(0),
      O => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1_n_0\,
      CO(3) => \sect_total_reg[11]_i_1_n_0\,
      CO(2) => \sect_total_reg[11]_i_1_n_1\,
      CO(1) => \sect_total_reg[11]_i_1_n_2\,
      CO(0) => \sect_total_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(11 downto 8),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1 downto 0) => p_1_in(21 downto 20)
    );
\sect_total_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1_n_0\,
      CO(3) => \sect_total_reg[15]_i_1_n_0\,
      CO(2) => \sect_total_reg[15]_i_1_n_1\,
      CO(1) => \sect_total_reg[15]_i_1_n_2\,
      CO(0) => \sect_total_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(15 downto 12),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1) => p_1_in(25),
      S(0) => p_1_in(25)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2_n_1\,
      CO(1) => \sect_total_reg[19]_i_2_n_2\,
      CO(0) => \sect_total_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(19 downto 16),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1) => p_1_in(25),
      S(0) => p_1_in(25)
    );
\sect_total_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2_n_0\,
      CO(3) => \sect_total_reg[3]_i_1_n_0\,
      CO(2) => \sect_total_reg[3]_i_1_n_1\,
      CO(1) => \sect_total_reg[3]_i_1_n_2\,
      CO(0) => \sect_total_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(3 downto 0),
      S(3 downto 0) => p_1_in(15 downto 12)
    );
\sect_total_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3_n_0\,
      CO(3) => \sect_total_reg[3]_i_2_n_0\,
      CO(2) => \sect_total_reg[3]_i_2_n_1\,
      CO(1) => \sect_total_reg[3]_i_2_n_2\,
      CO(0) => \sect_total_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(73 downto 70),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]\(3 downto 0)
    );
\sect_total_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8_n_0\,
      CO(3) => \sect_total_reg[3]_i_3_n_0\,
      CO(2) => \sect_total_reg[3]_i_3_n_1\,
      CO(1) => \sect_total_reg[3]_i_3_n_2\,
      CO(0) => \sect_total_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(69 downto 66),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]_i_2_0\(3 downto 0)
    );
\sect_total_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8_n_0\,
      CO(2) => \sect_total_reg[3]_i_8_n_1\,
      CO(1) => \sect_total_reg[3]_i_8_n_2\,
      CO(0) => \sect_total_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^q\(65 downto 64),
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \sect_total[3]_i_15_n_0\,
      S(0) => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1_n_0\,
      CO(3) => \sect_total_reg[7]_i_1_n_0\,
      CO(2) => \sect_total_reg[7]_i_1_n_1\,
      CO(1) => \sect_total_reg[7]_i_1_n_2\,
      CO(0) => \sect_total_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(7 downto 4),
      S(3 downto 0) => p_1_in(19 downto 16)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF777F77C0000000"
    )
        port map (
      I0 => \^next_req\,
      I1 => state(1),
      I2 => \^s_ready_t_reg_0\,
      I3 => s_ready_t_reg_1,
      I4 => \bus_wide_gen.offset_full_n\,
      I5 => req_valid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DDD5DFFFFFFFF"
    )
        port map (
      I0 => req_valid,
      I1 => state(1),
      I2 => s_ready_t_reg_1,
      I3 => \^s_ready_t_reg_0\,
      I4 => \bus_wide_gen.offset_full_n\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700070007000FF00"
    )
        port map (
      I0 => first_sect_reg_0,
      I1 => \^m_axi_gmem1_arready_0\(0),
      I2 => first_sect_reg,
      I3 => req_handling_reg_0,
      I4 => req_handling_reg,
      I5 => \^sect_total_reg[12]\,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_valid,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized1\ is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized1\ : entity is "threshold_accel_gmem1_m_axi_reg_slice";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized1\ is
  signal \FSM_sequential_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair315";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair315";
begin
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem1_bready\,
      I1 => m_axi_gmem1_BVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__4_n_0\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem1_BVALID,
      O => \next__0\(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem1_BVALID,
      I1 => \^m_axi_gmem1_bready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^m_axi_gmem1_bready\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized2\ : entity is "threshold_accel_gmem1_m_axi_reg_slice";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair314";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair314";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => RREADY_Dummy,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem1_RVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => RREADY_Dummy,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => m_axi_gmem1_RVALID,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem1_RVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => RREADY_Dummy,
      O => push
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \state__0\(1),
      I2 => RREADY_Dummy,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => m_axi_gmem1_RVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => RREADY_Dummy,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 85 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[72]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[68]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[80]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[84]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[85]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : out STD_LOGIC;
    \dout_reg[85]_1\ : in STD_LOGIC;
    \dout_reg[85]_2\ : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \dout_reg[85]_3\ : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \dout_reg[85]_4\ : in STD_LOGIC;
    \dout_reg[85]_5\ : in STD_LOGIC;
    \dout_reg[85]_6\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][62]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][63]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][64]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][65]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][66]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][67]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][68]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][69]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][70]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][71]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][72]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][73]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][74]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][75]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][76]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][77]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][78]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][79]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][80]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][81]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][82]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][83]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][84]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][85]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal tmp_valid_i_2_n_0 : STD_LOGIC;
  signal tmp_valid_i_3_n_0 : STD_LOGIC;
  signal tmp_valid_i_4_n_0 : STD_LOGIC;
  signal tmp_valid_i_5_n_0 : STD_LOGIC;
  signal tmp_valid_i_6_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][62]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][63]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][65]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][65]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][66]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][66]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][67]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][67]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][67]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][68]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][68]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][69]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][69]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][70]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][70]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][71]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][71]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][72]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][72]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][72]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][73]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][73]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][73]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][74]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][74]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][74]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][75]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][75]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][75]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][76]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][76]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][76]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][77]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][77]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][77]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][78]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][78]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][79]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][79]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][79]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][80]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][80]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][80]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][81]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][81]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][81]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][82]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][82]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][82]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][83]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][83]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][83]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][84]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][84]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][84]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][85]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][85]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][85]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  E(0) <= \^e\(0);
  Q(85 downto 0) <= \^q\(85 downto 0);
\dout[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222AAAA"
    )
        port map (
      I0 => \dout_reg[85]_1\,
      I1 => \dout_reg[85]_2\,
      I2 => ARREADY_Dummy,
      I3 => \dout_reg[85]_3\,
      I4 => rreq_valid,
      O => \^e\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^q\(33),
      R => ap_rst_n_inv
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^q\(34),
      R => ap_rst_n_inv
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^q\(35),
      R => ap_rst_n_inv
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^q\(36),
      R => ap_rst_n_inv
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^q\(37),
      R => ap_rst_n_inv
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^q\(38),
      R => ap_rst_n_inv
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^q\(39),
      R => ap_rst_n_inv
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^q\(40),
      R => ap_rst_n_inv
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^q\(41),
      R => ap_rst_n_inv
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^q\(42),
      R => ap_rst_n_inv
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^q\(43),
      R => ap_rst_n_inv
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^q\(44),
      R => ap_rst_n_inv
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^q\(45),
      R => ap_rst_n_inv
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^q\(46),
      R => ap_rst_n_inv
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^q\(47),
      R => ap_rst_n_inv
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^q\(48),
      R => ap_rst_n_inv
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^q\(49),
      R => ap_rst_n_inv
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^q\(50),
      R => ap_rst_n_inv
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^q\(51),
      R => ap_rst_n_inv
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^q\(52),
      R => ap_rst_n_inv
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^q\(53),
      R => ap_rst_n_inv
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^q\(54),
      R => ap_rst_n_inv
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^q\(55),
      R => ap_rst_n_inv
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^q\(56),
      R => ap_rst_n_inv
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^q\(57),
      R => ap_rst_n_inv
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^q\(58),
      R => ap_rst_n_inv
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^q\(59),
      R => ap_rst_n_inv
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^q\(60),
      R => ap_rst_n_inv
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^q\(61),
      R => ap_rst_n_inv
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][62]_srl6_n_0\,
      Q => \^q\(62),
      R => ap_rst_n_inv
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][63]_srl6_n_0\,
      Q => \^q\(63),
      R => ap_rst_n_inv
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][64]_srl6_n_0\,
      Q => \^q\(64),
      R => ap_rst_n_inv
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][65]_srl6_n_0\,
      Q => \^q\(65),
      R => ap_rst_n_inv
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][66]_srl6_n_0\,
      Q => \^q\(66),
      R => ap_rst_n_inv
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][67]_srl6_n_0\,
      Q => \^q\(67),
      R => ap_rst_n_inv
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][68]_srl6_n_0\,
      Q => \^q\(68),
      R => ap_rst_n_inv
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][69]_srl6_n_0\,
      Q => \^q\(69),
      R => ap_rst_n_inv
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][70]_srl6_n_0\,
      Q => \^q\(70),
      R => ap_rst_n_inv
    );
\dout_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][71]_srl6_n_0\,
      Q => \^q\(71),
      R => ap_rst_n_inv
    );
\dout_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][72]_srl6_n_0\,
      Q => \^q\(72),
      R => ap_rst_n_inv
    );
\dout_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][73]_srl6_n_0\,
      Q => \^q\(73),
      R => ap_rst_n_inv
    );
\dout_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][74]_srl6_n_0\,
      Q => \^q\(74),
      R => ap_rst_n_inv
    );
\dout_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][75]_srl6_n_0\,
      Q => \^q\(75),
      R => ap_rst_n_inv
    );
\dout_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][76]_srl6_n_0\,
      Q => \^q\(76),
      R => ap_rst_n_inv
    );
\dout_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][77]_srl6_n_0\,
      Q => \^q\(77),
      R => ap_rst_n_inv
    );
\dout_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][78]_srl6_n_0\,
      Q => \^q\(78),
      R => ap_rst_n_inv
    );
\dout_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][79]_srl6_n_0\,
      Q => \^q\(79),
      R => ap_rst_n_inv
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][80]_srl6_n_0\,
      Q => \^q\(80),
      R => ap_rst_n_inv
    );
\dout_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][81]_srl6_n_0\,
      Q => \^q\(81),
      R => ap_rst_n_inv
    );
\dout_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][82]_srl6_n_0\,
      Q => \^q\(82),
      R => ap_rst_n_inv
    );
\dout_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][83]_srl6_n_0\,
      Q => \^q\(83),
      R => ap_rst_n_inv
    );
\dout_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][84]_srl6_n_0\,
      Q => \^q\(84),
      R => ap_rst_n_inv
    );
\dout_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][85]_srl6_n_0\,
      Q => \^q\(85),
      R => ap_rst_n_inv
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][62]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(62),
      Q => \mem_reg[5][62]_srl6_n_0\
    );
\mem_reg[5][63]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(63),
      Q => \mem_reg[5][63]_srl6_n_0\
    );
\mem_reg[5][64]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(64),
      Q => \mem_reg[5][64]_srl6_n_0\
    );
\mem_reg[5][65]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(65),
      Q => \mem_reg[5][65]_srl6_n_0\
    );
\mem_reg[5][66]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(66),
      Q => \mem_reg[5][66]_srl6_n_0\
    );
\mem_reg[5][67]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(67),
      Q => \mem_reg[5][67]_srl6_n_0\
    );
\mem_reg[5][68]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(68),
      Q => \mem_reg[5][68]_srl6_n_0\
    );
\mem_reg[5][69]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(69),
      Q => \mem_reg[5][69]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][70]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(70),
      Q => \mem_reg[5][70]_srl6_n_0\
    );
\mem_reg[5][71]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(71),
      Q => \mem_reg[5][71]_srl6_n_0\
    );
\mem_reg[5][72]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(72),
      Q => \mem_reg[5][72]_srl6_n_0\
    );
\mem_reg[5][73]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(73),
      Q => \mem_reg[5][73]_srl6_n_0\
    );
\mem_reg[5][74]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(74),
      Q => \mem_reg[5][74]_srl6_n_0\
    );
\mem_reg[5][75]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(75),
      Q => \mem_reg[5][75]_srl6_n_0\
    );
\mem_reg[5][76]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(76),
      Q => \mem_reg[5][76]_srl6_n_0\
    );
\mem_reg[5][77]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(77),
      Q => \mem_reg[5][77]_srl6_n_0\
    );
\mem_reg[5][78]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(78),
      Q => \mem_reg[5][78]_srl6_n_0\
    );
\mem_reg[5][79]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(79),
      Q => \mem_reg[5][79]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][80]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(80),
      Q => \mem_reg[5][80]_srl6_n_0\
    );
\mem_reg[5][81]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(81),
      Q => \mem_reg[5][81]_srl6_n_0\
    );
\mem_reg[5][82]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(82),
      Q => \mem_reg[5][82]_srl6_n_0\
    );
\mem_reg[5][83]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(83),
      Q => \mem_reg[5][83]_srl6_n_0\
    );
\mem_reg[5][84]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(84),
      Q => \mem_reg[5][84]_srl6_n_0\
    );
\mem_reg[5][85]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(85),
      Q => \mem_reg[5][85]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_4\,
      A1 => \dout_reg[85]_5\,
      A2 => \dout_reg[85]_6\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\tmp_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(72),
      O => \dout_reg[72]_0\(3)
    );
\tmp_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(71),
      O => \dout_reg[72]_0\(2)
    );
\tmp_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(70),
      O => \dout_reg[72]_0\(1)
    );
\tmp_len0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(69),
      O => \dout_reg[72]_0\(0)
    );
\tmp_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(76),
      O => S(3)
    );
\tmp_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(75),
      O => S(2)
    );
\tmp_len0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(74),
      O => S(1)
    );
\tmp_len0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(73),
      O => S(0)
    );
\tmp_len0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(80),
      O => \dout_reg[80]_0\(3)
    );
\tmp_len0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(79),
      O => \dout_reg[80]_0\(2)
    );
\tmp_len0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(78),
      O => \dout_reg[80]_0\(1)
    );
\tmp_len0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(77),
      O => \dout_reg[80]_0\(0)
    );
\tmp_len0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(84),
      O => \dout_reg[84]_0\(3)
    );
\tmp_len0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(83),
      O => \dout_reg[84]_0\(2)
    );
\tmp_len0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(82),
      O => \dout_reg[84]_0\(1)
    );
\tmp_len0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(81),
      O => \dout_reg[84]_0\(0)
    );
\tmp_len0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(85),
      O => \dout_reg[85]_0\(0)
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(68),
      O => \dout_reg[68]_0\(3)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      O => \dout_reg[68]_0\(2)
    );
tmp_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(66),
      O => \dout_reg[68]_0\(1)
    );
tmp_len0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      O => \dout_reg[68]_0\(0)
    );
\tmp_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(64),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2A2A2AFF2AFF2A"
    )
        port map (
      I0 => \dout_reg[85]_2\,
      I1 => ARREADY_Dummy,
      I2 => \dout_reg[85]_3\,
      I3 => rreq_valid,
      I4 => tmp_valid_i_2_n_0,
      I5 => tmp_valid_i_3_n_0,
      O => tmp_valid_reg
    );
tmp_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_valid_i_4_n_0,
      I1 => \^q\(65),
      I2 => \^q\(66),
      I3 => \^q\(64),
      I4 => \^q\(67),
      I5 => tmp_valid_i_5_n_0,
      O => tmp_valid_i_2_n_0
    );
tmp_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(81),
      I2 => \^q\(80),
      I3 => \^q\(83),
      I4 => \^q\(84),
      I5 => \^q\(85),
      O => tmp_valid_i_3_n_0
    );
tmp_valid_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      I2 => \^q\(70),
      I3 => \^q\(71),
      O => tmp_valid_i_4_n_0
    );
tmp_valid_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^q\(73),
      I2 => \^q\(72),
      I3 => \^q\(75),
      I4 => tmp_valid_i_6_n_0,
      O => tmp_valid_i_5_n_0
    );
tmp_valid_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(76),
      I2 => \^q\(79),
      I3 => \^q\(78),
      O => tmp_valid_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized1\ is
  port (
    pop : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized1\ : entity is "threshold_accel_gmem1_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized1\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized1\ is
  signal last_burst : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  pop <= \^pop\;
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\(0),
      I2 => RREADY_Dummy,
      I3 => \dout_reg[0]_2\(0),
      I4 => burst_valid,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => last_burst,
      R => ap_rst_n_inv
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[0]_1\(0),
      I1 => last_burst,
      I2 => burst_valid,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized3\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[1]_0\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \dout_reg[3]_1\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    \raddr_reg[0]\ : in STD_LOGIC;
    \dout_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[0]_1\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dout_reg[0]_2\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_1\ : in STD_LOGIC;
    \dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized3\ : entity is "threshold_accel_gmem1_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized3\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.end_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\ : STD_LOGIC;
  signal \^dout_reg[1]_0\ : STD_LOGIC;
  signal \^dout_reg[3]_0\ : STD_LOGIC;
  signal \^dout_reg[3]_1\ : STD_LOGIC;
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mOutPtr[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair339";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair339";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \dout_reg[1]_0\ <= \^dout_reg[1]_0\;
  \dout_reg[3]_0\ <= \^dout_reg[3]_0\;
  \dout_reg[3]_1\ <= \^dout_reg[3]_1\;
  dout_vld_reg_0(0) <= \^dout_vld_reg_0\(0);
  pop <= \^pop\;
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(0),
      O => dout_vld_reg_1(0)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(1),
      O => dout_vld_reg_1(1)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(2),
      O => dout_vld_reg_1(2)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(3),
      O => dout_vld_reg_1(3)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(4),
      O => dout_vld_reg_1(4)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(5),
      O => dout_vld_reg_1(5)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(6),
      O => dout_vld_reg_1(6)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => beat_valid,
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      O => \^dout_vld_reg_0\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^dout_reg[3]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[3]_0\,
      I5 => dout(7),
      O => dout_vld_reg_1(7)
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4010005500004055"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => \^q\(1),
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \^q\(0),
      O => \^dout_reg[3]_1\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000802040F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I5 => \bus_wide_gen.data_buf_reg[31]_0\,
      O => \^dout_reg[3]_0\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^dout_vld_reg_0\(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I3 => ap_rst_n,
      I4 => \^dout_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \^dout_vld_reg_0\(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I4 => ap_rst_n,
      I5 => \^dout_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7FFFFF"
    )
        port map (
      I0 => beat_valid,
      I1 => \dout_reg[0]_1\,
      I2 => \bus_wide_gen.data_buf_reg[31]_1\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => beat_valid,
      I2 => \dout_reg[0]_1\,
      I3 => \bus_wide_gen.data_buf_reg[31]_1\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => dout(8),
      I2 => beat_valid,
      I3 => \^dout_reg[1]_0\,
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F80102"
    )
        port map (
      I0 => \dout_reg_n_0_[1]\,
      I1 => \dout_reg_n_0_[0]\,
      I2 => \dout_reg[0]_2\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I5 => \bus_wide_gen.data_buf_reg[31]_0\,
      O => \^dout_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \^dout_reg[1]_0\,
      I2 => beat_valid,
      I3 => dout(8),
      I4 => dout_vld_reg_2,
      O => dout_vld_reg
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDDFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^pop\,
      I2 => ARREADY_Dummy,
      I3 => full_n_reg,
      I4 => full_n_reg_0,
      I5 => p_1_in,
      O => ap_rst_n_0
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => full_n_reg,
      I2 => ARREADY_Dummy,
      I3 => \^pop\,
      I4 => \mOutPtr_reg[4]\(0),
      I5 => \mOutPtr_reg[4]\(1),
      O => D(0)
    );
\mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A96AA9"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(2),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \dout_reg[0]_0\,
      I4 => \^pop\,
      O => D(1)
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA96AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(3),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \dout_reg[0]_0\,
      I5 => \^pop\,
      O => D(2)
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^pop\,
      I1 => ARREADY_Dummy,
      I2 => full_n_reg,
      I3 => full_n_reg_0,
      O => s_ready_t_reg(0)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAA9A"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(4),
      I1 => \mOutPtr_reg[4]\(3),
      I2 => \mOutPtr[4]_i_3_n_0\,
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(0),
      I5 => \mOutPtr_reg[4]\(1),
      O => D(3)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5550000FFFFFFFF"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => \^dout_reg[1]_0\,
      I2 => beat_valid,
      I3 => dout(8),
      I4 => dout_vld_reg_2,
      I5 => \dout_reg[0]_0\,
      O => \mOutPtr[4]_i_3_n_0\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_2\(0),
      A1 => \dout_reg[3]_2\(1),
      A2 => \dout_reg[3]_2\(2),
      A3 => \dout_reg[3]_2\(3),
      CE => \dout_reg[0]_0\,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg[1]_1\(0),
      I1 => \dout_reg[3]_3\(0),
      O => \bus_wide_gen.end_offset\(0)
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_2\(0),
      A1 => \dout_reg[3]_2\(1),
      A2 => \dout_reg[3]_2\(2),
      A3 => \dout_reg[3]_2\(3),
      CE => \dout_reg[0]_0\,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \dout_reg[3]_3\(0),
      I1 => \dout_reg[1]_1\(0),
      I2 => \dout_reg[3]_3\(1),
      I3 => \dout_reg[1]_1\(1),
      O => \bus_wide_gen.end_offset\(1)
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_2\(0),
      A1 => \dout_reg[3]_2\(1),
      A2 => \dout_reg[3]_2\(2),
      A3 => \dout_reg[3]_2\(3),
      CE => \dout_reg[0]_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_3\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_2\(0),
      A1 => \dout_reg[3]_2\(1),
      A2 => \dout_reg[3]_2\(2),
      A3 => \dout_reg[3]_2\(3),
      CE => \dout_reg[0]_0\,
      CLK => ap_clk,
      D => \dout_reg[3]_3\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\raddr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => \^pop\,
      I1 => \dout_reg[0]_0\,
      I2 => dout_vld_reg_2,
      I3 => \dout_reg[3]_2\(0),
      I4 => \dout_reg[3]_2\(1),
      O => \raddr_reg[3]\(0)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => \dout_reg[3]_2\(0),
      I1 => dout_vld_reg_2,
      I2 => \dout_reg[0]_0\,
      I3 => \^pop\,
      I4 => \dout_reg[3]_2\(2),
      I5 => \dout_reg[3]_2\(1),
      O => \raddr_reg[3]\(1)
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFD000000FD00"
    )
        port map (
      I0 => \raddr_reg[0]\,
      I1 => \dout_reg[3]_2\(3),
      I2 => \dout_reg[3]_2\(2),
      I3 => \^pop\,
      I4 => \dout_reg[0]_0\,
      I5 => dout_vld_reg_2,
      O => E(0)
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA9A9AAA9"
    )
        port map (
      I0 => \dout_reg[3]_2\(3),
      I1 => \dout_reg[3]_2\(1),
      I2 => \dout_reg[3]_2\(0),
      I3 => dout_vld_reg_2,
      I4 => \mOutPtr[4]_i_3_n_0\,
      I5 => \dout_reg[3]_2\(2),
      O => \raddr_reg[3]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized3\ is
  port (
    gmem2_BVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \wrsp_read__0\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized3\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized3\ is
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^gmem2_bvalid\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair468";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  gmem2_BVALID <= \^gmem2_bvalid\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => \^gmem2_bvalid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_12_in,
      I4 => \mOutPtr[2]_i_3__0_n_0\,
      I5 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDF5F5FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => \wrsp_read__0\,
      O => \full_n_i_1__8_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      O => \full_n_i_2__7_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[2]_i_3__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F90"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr[2]_i_3__0_n_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFF8100"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr[2]_i_3__0_n_0\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF555500000000"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => empty_n_reg_1(1),
      I2 => empty_n_reg_1(0),
      I3 => Q(0),
      I4 => \^gmem2_bvalid\,
      I5 => \wrsp_read__0\,
      O => p_12_in
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59595999AAAAAAAA"
    )
        port map (
      I0 => \wrsp_read__0\,
      I1 => \^gmem2_bvalid\,
      I2 => Q(0),
      I3 => empty_n_reg_1(0),
      I4 => empty_n_reg_1(1),
      I5 => \^empty_n_reg_0\,
      O => \mOutPtr[2]_i_3__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => wrsp_type,
      I2 => last_resp,
      I3 => need_wrsp,
      O => p_4_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized5\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized5\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized5\ is
  signal beat_valid : STD_LOGIC;
  signal \dout_vld_i_1__9_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \full_n_i_3__3_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_7_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[0]_i_1__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dout_vld_i_1__9\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \full_n_i_1__9\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__7\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_4__0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_5\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_7\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_8\ : label is "soft_lutpair449";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => dout_vld_reg_0
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C00C08"
    )
        port map (
      I0 => beat_valid,
      I1 => ap_rst_n,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      O => dout_vld_reg_1
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => beat_valid,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      O => \dout_vld_i_1__9_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__9_n_0\,
      Q => beat_valid,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \empty_n_i_2__6_n_0\,
      I1 => \empty_n_i_3__2_n_0\,
      I2 => \mOutPtr_reg_n_0_[8]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr[8]_i_1_n_0\,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[7]\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \empty_n_i_2__6_n_0\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      O => \empty_n_i_3__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF5FFF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__8_n_0\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      O => \full_n_i_1__9_n_0\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \full_n_i_3__3_n_0\,
      I1 => \mOutPtr_reg_n_0_[7]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[8]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      I5 => full_n_i_4_n_0,
      O => \full_n_i_2__8_n_0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[5]\,
      O => \full_n_i_3__3_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__7_n_0\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[4]_i_1__5_n_0\
    );
\mOutPtr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mOutPtr[5]_i_2__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[5]_i_1__0_n_0\
    );
\mOutPtr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2__0_n_0\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FC0EE11"
    )
        port map (
      I0 => \mOutPtr[8]_i_5_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr[8]_i_7_n_0\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_1_n_0\
    );
\mOutPtr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC0FF00FF00EE11"
    )
        port map (
      I0 => \mOutPtr[8]_i_5_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr[8]_i_7_n_0\,
      I3 => \mOutPtr_reg_n_0_[7]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      I5 => \mOutPtr_reg_n_0_[6]\,
      O => \mOutPtr[7]_i_1__0_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => Q(0),
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE01010EFEF101"
    )
        port map (
      I0 => \mOutPtr[8]_i_4__0_n_0\,
      I1 => \mOutPtr[8]_i_5_n_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[8]_i_7_n_0\,
      I4 => \mOutPtr_reg_n_0_[8]\,
      I5 => \mOutPtr[8]_i_8_n_0\,
      O => \mOutPtr[8]_i_2__0_n_0\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I3 => beat_valid,
      I4 => empty_n_reg_n_0,
      O => pop
    );
\mOutPtr[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[8]_i_4__0_n_0\
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[8]_i_5_n_0\
    );
\mOutPtr[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => mOutPtr18_out
    );
\mOutPtr[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[8]_i_7_n_0\
    );
\mOutPtr[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[8]_i_8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[3]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[4]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[5]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[6]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[7]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[8]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[8]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_mem is
  port (
    rnext : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dout_vld_reg : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_mem;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_mem is
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \mem_reg_i_2__0_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \raddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 567;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1__0\ : label is "soft_lutpair450";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  rnext(5 downto 0) <= \^rnext\(5 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => Q(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => raddr_reg(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 0) => mem_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => dout(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we,
      ENBWREN => \mem_reg_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SR(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222FFFF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_1,
      I2 => \bus_wide_gen.offset_valid\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => ap_rst_n,
      O => \mem_reg_i_2__0_n_0\
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A4AAA4AAA4AAA4A"
    )
        port map (
      I0 => raddr(0),
      I1 => \raddr_reg[5]_i_2_n_0\,
      I2 => mem_reg_0,
      I3 => mem_reg_1,
      I4 => \bus_wide_gen.offset_valid\,
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60AA"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => \^dout_vld_reg\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60C0CCCC"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(2),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => raddr(0),
      I4 => \^dout_vld_reg\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA0000AAAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => \raddr_reg[5]_i_2_n_0\,
      I5 => \^dout_vld_reg\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A0AAA0A"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => \^dout_vld_reg\,
      I3 => \raddr_reg[5]_i_2_n_0\,
      I4 => \raddr_reg[5]_i_3_n_0\,
      O => \^rnext\(4)
    );
\raddr_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60C0C0C0CCCCCCCC"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(5),
      I2 => \raddr_reg[5]_i_2_n_0\,
      I3 => \raddr_reg[5]_i_3_n_0\,
      I4 => raddr(3),
      I5 => \^dout_vld_reg\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(5),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => raddr(1),
      I5 => raddr(0),
      O => \raddr_reg[5]_i_2_n_0\
    );
\raddr_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr_reg[5]_i_3_n_0\
    );
\raddr_reg[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => mem_reg_1,
      I3 => mem_reg_0,
      O => \^dout_vld_reg\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    next_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 73 downto 0 );
    \single_sect__18\ : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[89]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[75]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    tmp_valid : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_handling_reg : in STD_LOGIC;
    req_handling_reg_0 : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_1\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt[5]_i_10_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[89]_0\ : in STD_LOGIC_VECTOR ( 86 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_total_reg[3]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[89]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \beat_len[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_10_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_11_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_9_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[69]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[70]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[73]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[74]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[78]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[79]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[80]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[82]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[83]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[84]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[85]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[89]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_sect_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1__0\ : label is 35;
begin
  Q(73 downto 0) <= \^q\(73 downto 0);
  SR(0) <= \^sr\(0);
  next_req <= \^next_req\;
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF0000B000"
    )
        port map (
      I0 => \bus_wide_gen.offset_full_n\,
      I1 => \^s_ready_t_reg_0\,
      I2 => tmp_valid,
      I3 => \state__0\(1),
      I4 => \^next_req\,
      I5 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41441111D8888888"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^next_req\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \^s_ready_t_reg_0\,
      I4 => tmp_valid,
      I5 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
\beat_len[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^q\(1),
      O => \beat_len[1]_i_2__0_n_0\
    );
\beat_len[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^q\(0),
      O => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[1]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[1]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 2) => \data_p1_reg[75]_0\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => \^q\(65 downto 64),
      S(1) => \beat_len[1]_i_2__0_n_0\,
      S(0) => \beat_len[1]_i_3__0_n_0\
    );
\beat_len_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1__0_n_0\,
      CO(3) => \beat_len_reg[5]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[5]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[5]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(5 downto 2),
      S(3 downto 0) => \^q\(69 downto 66)
    );
\beat_len_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[75]_0\(9 downto 6),
      S(3 downto 0) => \^q\(73 downto 70)
    );
\could_multi_bursts.loop_cnt[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_11_n_0\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_10_0\(12),
      I2 => \could_multi_bursts.loop_cnt[5]_i_10_0\(13),
      I3 => \could_multi_bursts.loop_cnt[5]_i_10_0\(10),
      I4 => \could_multi_bursts.loop_cnt[5]_i_10_0\(11),
      O => \could_multi_bursts.loop_cnt[5]_i_10_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_10_0\(14),
      I1 => \could_multi_bursts.loop_cnt[5]_i_10_0\(15),
      I2 => \could_multi_bursts.loop_cnt[5]_i_10_0\(16),
      I3 => \could_multi_bursts.loop_cnt[5]_i_10_0\(17),
      I4 => \could_multi_bursts.loop_cnt[5]_i_10_0\(19),
      I5 => \could_multi_bursts.loop_cnt[5]_i_10_0\(18),
      O => \could_multi_bursts.loop_cnt[5]_i_11_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_10_0\(1),
      I1 => \could_multi_bursts.loop_cnt[5]_i_10_0\(0),
      I2 => \could_multi_bursts.loop_cnt[5]_i_10_0\(3),
      I3 => \could_multi_bursts.loop_cnt[5]_i_10_0\(2),
      I4 => \could_multi_bursts.loop_cnt[5]_i_9_n_0\,
      I5 => \could_multi_bursts.loop_cnt[5]_i_10_n_0\,
      O => \^single_sect__18\
    );
\could_multi_bursts.loop_cnt[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_10_0\(4),
      I1 => \could_multi_bursts.loop_cnt[5]_i_10_0\(5),
      I2 => \could_multi_bursts.loop_cnt[5]_i_10_0\(6),
      I3 => \could_multi_bursts.loop_cnt[5]_i_10_0\(7),
      I4 => \could_multi_bursts.loop_cnt[5]_i_10_0\(9),
      I5 => \could_multi_bursts.loop_cnt[5]_i_10_0\(8),
      O => \could_multi_bursts.loop_cnt[5]_i_9_n_0\
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(29),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(30),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(31),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(32),
      O => \data_p1[32]_i_1__1_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(33),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(34),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(35),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(36),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(37),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(38),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(39),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(40),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(41),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(42),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(43),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(44),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(45),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(46),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(47),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(48),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(49),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(50),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(51),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(52),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(53),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(54),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(55),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(56),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(57),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(58),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(59),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(60),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(61),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(62),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(63),
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(64),
      O => \data_p1[64]_i_1__0_n_0\
    );
\data_p1[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(65),
      O => \data_p1[65]_i_1__0_n_0\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(66),
      O => \data_p1[66]_i_1__0_n_0\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(67),
      O => \data_p1[67]_i_1__0_n_0\
    );
\data_p1[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[68]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(68),
      O => \data_p1[68]_i_1__0_n_0\
    );
\data_p1[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[69]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(69),
      O => \data_p1[69]_i_1__0_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[70]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(70),
      O => \data_p1[70]_i_1__0_n_0\
    );
\data_p1[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[71]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(71),
      O => \data_p1[71]_i_1__0_n_0\
    );
\data_p1[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[72]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(72),
      O => \data_p1[72]_i_1__0_n_0\
    );
\data_p1[73]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[73]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(73),
      O => \data_p1[73]_i_1__0_n_0\
    );
\data_p1[74]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[74]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(74),
      O => \data_p1[74]_i_1__0_n_0\
    );
\data_p1[75]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[75]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(75),
      O => \data_p1[75]_i_1__0_n_0\
    );
\data_p1[76]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[76]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(76),
      O => \data_p1[76]_i_1__0_n_0\
    );
\data_p1[77]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[77]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(77),
      O => \data_p1[77]_i_1__0_n_0\
    );
\data_p1[78]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[78]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(78),
      O => \data_p1[78]_i_1__0_n_0\
    );
\data_p1[79]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[79]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(79),
      O => \data_p1[79]_i_1__0_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[80]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[80]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(80),
      O => \data_p1[80]_i_1__0_n_0\
    );
\data_p1[81]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[81]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(81),
      O => \data_p1[81]_i_1__0_n_0\
    );
\data_p1[82]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[82]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(82),
      O => \data_p1[82]_i_1__0_n_0\
    );
\data_p1[83]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[83]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(83),
      O => \data_p1[83]_i_1__0_n_0\
    );
\data_p1[84]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[84]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(84),
      O => \data_p1[84]_i_1__0_n_0\
    );
\data_p1[85]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[85]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(85),
      O => \data_p1[85]_i_1__0_n_0\
    );
\data_p1[89]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200FF00A2A2"
    )
        port map (
      I0 => tmp_valid,
      I1 => \^s_ready_t_reg_0\,
      I2 => \bus_wide_gen.offset_full_n\,
      I3 => \^next_req\,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[89]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[89]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(86),
      O => \data_p1[89]_i_2__0_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[89]_0\(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1__0_n_0\,
      Q => p_1_in(0),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__0_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_0\,
      Q => \^q\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_0\,
      Q => \^q\(65),
      R => '0'
    );
\data_p1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[68]_i_1__0_n_0\,
      Q => \^q\(66),
      R => '0'
    );
\data_p1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[69]_i_1__0_n_0\,
      Q => \^q\(67),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[70]_i_1__0_n_0\,
      Q => \^q\(68),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1__0_n_0\,
      Q => \^q\(69),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1__0_n_0\,
      Q => \^q\(70),
      R => '0'
    );
\data_p1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[73]_i_1__0_n_0\,
      Q => \^q\(71),
      R => '0'
    );
\data_p1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[74]_i_1__0_n_0\,
      Q => \^q\(72),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_1__0_n_0\,
      Q => \^q\(73),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[76]_i_1__0_n_0\,
      Q => p_1_in(12),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1__0_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\data_p1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[78]_i_1__0_n_0\,
      Q => p_1_in(14),
      R => '0'
    );
\data_p1_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[79]_i_1__0_n_0\,
      Q => p_1_in(15),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p1_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[80]_i_1__0_n_0\,
      Q => p_1_in(16),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_1__0_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[82]_i_1__0_n_0\,
      Q => p_1_in(18),
      R => '0'
    );
\data_p1_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[83]_i_1__0_n_0\,
      Q => p_1_in(19),
      R => '0'
    );
\data_p1_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[84]_i_1__0_n_0\,
      Q => p_1_in(20),
      R => '0'
    );
\data_p1_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[85]_i_1__0_n_0\,
      Q => p_1_in(21),
      R => '0'
    );
\data_p1_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[89]_i_2__0_n_0\,
      Q => p_1_in(25),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(33),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(34),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(35),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(36),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(37),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(38),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(39),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(40),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(41),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(42),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(43),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(44),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(45),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(46),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(47),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(48),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(49),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(50),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(51),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(52),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(53),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(54),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(55),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(56),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(57),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(58),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(59),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(60),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(61),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(62),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(63),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(64),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(65),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(66),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(67),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(68),
      Q => \data_p2_reg_n_0_[68]\,
      R => '0'
    );
\data_p2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(69),
      Q => \data_p2_reg_n_0_[69]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(70),
      Q => \data_p2_reg_n_0_[70]\,
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(71),
      Q => \data_p2_reg_n_0_[71]\,
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(72),
      Q => \data_p2_reg_n_0_[72]\,
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(73),
      Q => \data_p2_reg_n_0_[73]\,
      R => '0'
    );
\data_p2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(74),
      Q => \data_p2_reg_n_0_[74]\,
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(75),
      Q => \data_p2_reg_n_0_[75]\,
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(76),
      Q => \data_p2_reg_n_0_[76]\,
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(77),
      Q => \data_p2_reg_n_0_[77]\,
      R => '0'
    );
\data_p2_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(78),
      Q => \data_p2_reg_n_0_[78]\,
      R => '0'
    );
\data_p2_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(79),
      Q => \data_p2_reg_n_0_[79]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(80),
      Q => \data_p2_reg_n_0_[80]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(81),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(82),
      Q => \data_p2_reg_n_0_[82]\,
      R => '0'
    );
\data_p2_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(83),
      Q => \data_p2_reg_n_0_[83]\,
      R => '0'
    );
\data_p2_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(84),
      Q => \data_p2_reg_n_0_[84]\,
      R => '0'
    );
\data_p2_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(85),
      Q => \data_p2_reg_n_0_[85]\,
      R => '0'
    );
\data_p2_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(86),
      Q => \data_p2_reg_n_0_[89]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[89]_1\(0),
      D => \data_p2_reg[89]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(69),
      O => \data_p1_reg[7]_0\(3)
    );
\end_from_4k1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(68),
      O => \data_p1_reg[7]_0\(2)
    );
\end_from_4k1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(67),
      O => \data_p1_reg[7]_0\(1)
    );
\end_from_4k1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(66),
      O => \data_p1_reg[7]_0\(0)
    );
\end_from_4k1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(73),
      O => \data_p1_reg[11]_0\(3)
    );
\end_from_4k1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(72),
      O => \data_p1_reg[11]_0\(2)
    );
\end_from_4k1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(71),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(70),
      O => \data_p1_reg[11]_0\(0)
    );
\end_from_4k1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(65),
      O => \data_p1_reg[3]_0\(3)
    );
\end_from_4k1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(64),
      O => \data_p1_reg[3]_0\(2)
    );
\end_from_4k1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_1_in(1),
      O => \data_p1_reg[3]_0\(1)
    );
\end_from_4k1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_1_in(0),
      O => \data_p1_reg[3]_0\(0)
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^next_req\,
      O => ap_rst_n_0
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => req_valid,
      I4 => \^next_req\,
      I5 => req_handling_reg_0,
      O => last_sect_reg
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF3131FFFF3131"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^next_req\,
      I3 => \bus_wide_gen.offset_full_n\,
      I4 => \^s_ready_t_reg_0\,
      I5 => tmp_valid,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => \^sr\(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(62),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_15_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \sect_total_buf_reg[0]\,
      I2 => AWREADY_Dummy_0,
      I3 => \sect_total_buf_reg[0]_0\,
      I4 => \sect_total_buf_reg[0]_1\,
      I5 => req_handling_reg_0,
      O => \^p_15_in\
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FF0000"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => req_handling_reg_0,
      I4 => req_valid,
      O => \^next_req\
    );
\sect_total[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^q\(1),
      O => \sect_total[3]_i_15__0_n_0\
    );
\sect_total[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^q\(0),
      O => \sect_total[3]_i_16__0_n_0\
    );
\sect_total_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[11]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[11]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[11]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(11 downto 8),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1 downto 0) => p_1_in(21 downto 20)
    );
\sect_total_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[15]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[15]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[15]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(15 downto 12),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1) => p_1_in(25),
      S(0) => p_1_in(25)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[19]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(19 downto 16),
      S(3) => p_1_in(25),
      S(2) => p_1_in(25),
      S(1) => p_1_in(25),
      S(0) => p_1_in(25)
    );
\sect_total_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(3 downto 0),
      S(3 downto 0) => p_1_in(15 downto 12)
    );
\sect_total_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_2__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(73 downto 70),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]\(3 downto 0)
    );
\sect_total_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8__0_n_0\,
      CO(3) => \sect_total_reg[3]_i_3__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_3__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_3__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(69 downto 66),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[3]_i_2__0_0\(3 downto 0)
    );
\sect_total_reg[3]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8__0_n_0\,
      CO(2) => \sect_total_reg[3]_i_8__0_n_1\,
      CO(1) => \sect_total_reg[3]_i_8__0_n_2\,
      CO(0) => \sect_total_reg[3]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^q\(65 downto 64),
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \sect_total[3]_i_15__0_n_0\,
      S(0) => \sect_total[3]_i_16__0_n_0\
    );
\sect_total_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[7]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[7]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[7]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[89]_0\(7 downto 4),
      S(3 downto 0) => p_1_in(19 downto 16)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF55FFFFC0000000"
    )
        port map (
      I0 => \^next_req\,
      I1 => \bus_wide_gen.offset_full_n\,
      I2 => \^s_ready_t_reg_0\,
      I3 => tmp_valid,
      I4 => state(1),
      I5 => req_valid,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20AAFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \bus_wide_gen.offset_full_n\,
      I2 => \^s_ready_t_reg_0\,
      I3 => tmp_valid,
      I4 => req_valid,
      I5 => \^next_req\,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => req_valid,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ is
  port (
    rs_req_ready : out STD_LOGIC;
    \last_cnt_reg[4]\ : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \req_en__0\ : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_reg_slice";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem2_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rs_req_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__5_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  m_axi_gmem2_AWVALID <= \^m_axi_gmem2_awvalid\;
  rs_req_ready <= \^rs_req_ready\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(1),
      I3 => m_axi_gmem2_AWREADY,
      I4 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880077FF800080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^rs_req_ready\,
      I3 => \state__0\(0),
      I4 => m_axi_gmem2_AWREADY,
      I5 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__2_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F088"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem2_AWREADY,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1__1_n_0\
    );
\data_p1[65]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1__1_n_0\
    );
\data_p1[66]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1__1_n_0\
    );
\data_p1[67]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1__1_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00FF000F"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem2_AWREADY,
      I5 => \^rs_req_ready\,
      O => \s_ready_t_i_1__5_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_0\,
      Q => \^rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF88000000"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem2_AWREADY,
      I3 => \^rs_req_ready\,
      I4 => state(1),
      I5 => \^m_axi_gmem2_awvalid\,
      O => \state[0]_i_1__4_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \last_cnt_reg[4]\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => state(1),
      I3 => \^m_axi_gmem2_awvalid\,
      I4 => m_axi_gmem2_AWREADY,
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => \^m_axi_gmem2_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    p_4_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized1\ : entity is "threshold_accel_gmem2_m_axi_reg_slice";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair355";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair355";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem2_BVALID,
      I3 => p_4_in,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => p_4_in,
      I2 => m_axi_gmem2_BVALID,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF44DF55"
    )
        port map (
      I0 => \state__0\(1),
      I1 => p_4_in,
      I2 => m_axi_gmem2_BVALID,
      I3 => \^s_ready_t_reg_0\,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem2_BVALID,
      I2 => state(1),
      I3 => p_4_in,
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => p_4_in,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => m_axi_gmem2_BVALID,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized2\ : entity is "threshold_accel_gmem2_m_axi_reg_slice";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair345";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__4\ : label is "soft_lutpair345";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem2_RVALID,
      I3 => RREADY_Dummy,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => RREADY_Dummy,
      I2 => m_axi_gmem2_RVALID,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF44DF55"
    )
        port map (
      I0 => \state__0\(1),
      I1 => RREADY_Dummy,
      I2 => m_axi_gmem2_RVALID,
      I3 => \^s_ready_t_reg_0\,
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA30F0F0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => RREADY_Dummy,
      I2 => \^q\(0),
      I3 => m_axi_gmem2_RVALID,
      I4 => state(1),
      O => \state[0]_i_1__3_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => m_axi_gmem2_RVALID,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[32]_0\ : out STD_LOGIC;
    \dout_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_54_in : out STD_LOGIC;
    \dout_reg[31]_0\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg_18_sp_1\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg_10_sp_1\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg_11_sp_1\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.first_pad_reg_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_2 : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    dout_vld_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \raddr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[3].data_buf_reg[24]\ : in STD_LOGIC;
    p_56_in : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.len_cnt[0]_i_4_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt[0]_i_4_1\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \dout_reg[33]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[29]_1\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl is
  signal \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.len_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg_10_sn_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg_11_sn_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg_18_sn_1\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh2__0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \dout[33]_i_2_n_0\ : STD_LOGIC;
  signal \dout[33]_i_4_n_0\ : STD_LOGIC;
  signal \dout[33]_i_5_n_0\ : STD_LOGIC;
  signal \dout[33]_i_6_n_0\ : STD_LOGIC;
  signal \dout[33]_i_7_n_0\ : STD_LOGIC;
  signal \dout[33]_i_8_n_0\ : STD_LOGIC;
  signal \dout[33]_i_9_n_0\ : STD_LOGIC;
  signal \^dout_reg[31]_0\ : STD_LOGIC;
  signal \^dout_reg[32]_0\ : STD_LOGIC;
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_reg_n_0_[16]\ : STD_LOGIC;
  signal \dout_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_reg_n_0_[19]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_reg_n_0_[22]\ : STD_LOGIC;
  signal \dout_reg_n_0_[23]\ : STD_LOGIC;
  signal \dout_reg_n_0_[24]\ : STD_LOGIC;
  signal \dout_reg_n_0_[25]\ : STD_LOGIC;
  signal \dout_reg_n_0_[26]\ : STD_LOGIC;
  signal \dout_reg_n_0_[27]\ : STD_LOGIC;
  signal \dout_reg_n_0_[28]\ : STD_LOGIC;
  signal \dout_reg_n_0_[29]\ : STD_LOGIC;
  signal \dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_reg_n_0_[32]\ : STD_LOGIC;
  signal \dout_reg_n_0_[33]\ : STD_LOGIC;
  signal \dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_1\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_3\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_2__4_n_5\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_i_1__1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_5\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_6\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_i_1_n_7\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \NLW_mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[0].data_buf[7]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[1]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \dout[33]_i_3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \dout[33]_i_4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \dout[33]_i_6\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \dout[33]_i_9\ : label is "soft_lutpair457";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mem_reg[14][0]_srl15_i_2__4\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][10]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][14]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][18]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][22]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][26]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][2]_srl15_i_1__1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][30]_srl15_i_1\ : label is "soft_lutpair459";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][31]_srl15_i_1\ : label is "soft_lutpair459";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute ADDER_THRESHOLD of \mem_reg[14][6]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  \bus_wide_gen.len_cnt_reg_10_sp_1\ <= \bus_wide_gen.len_cnt_reg_10_sn_1\;
  \bus_wide_gen.len_cnt_reg_11_sp_1\ <= \bus_wide_gen.len_cnt_reg_11_sn_1\;
  \bus_wide_gen.len_cnt_reg_18_sp_1\ <= \bus_wide_gen.len_cnt_reg_18_sn_1\;
  \dout_reg[31]_0\ <= \^dout_reg[31]_0\;
  \dout_reg[32]_0\ <= \^dout_reg[32]_0\;
  pop <= \^pop\;
  push <= \^push\;
\bus_wide_gen.data_gen[0].data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB333333"
    )
        port map (
      I0 => \dout_reg_n_0_[32]\,
      I1 => ap_rst_n,
      I2 => \dout_reg_n_0_[33]\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => p_56_in,
      O => \dout_reg[32]_1\(0)
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000808880"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => \bus_wide_gen.pad_oh2__0\,
      I4 => \dout_reg_n_0_[33]\,
      I5 => \dout_reg_n_0_[32]\,
      O => dout_vld_reg_0(0)
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(11),
      I1 => \bus_wide_gen.len_cnt_reg\(12),
      I2 => \bus_wide_gen.len_cnt_reg\(13),
      I3 => \bus_wide_gen.len_cnt_reg\(14),
      I4 => \bus_wide_gen.len_cnt_reg\(15),
      I5 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      O => \bus_wide_gen.len_cnt_reg_11_sn_1\
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I2 => CO(0),
      I3 => \bus_wide_gen.din\(0),
      I4 => \bus_wide_gen.din\(1),
      I5 => \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\,
      O => dout_vld_reg(0)
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020AA2000200020"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[2].strb_buf_reg[2]\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I2 => \dout_reg[0]_0\(0),
      I3 => \bus_wide_gen.pad_oh2__0\,
      I4 => \dout_reg_n_0_[33]\,
      I5 => \dout_reg_n_0_[32]\,
      O => \bus_wide_gen.first_pad_reg_0\(0)
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => p_56_in,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \dout_reg_n_0_[33]\,
      I3 => ap_rst_n,
      O => \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => p_56_in,
      I1 => \dout_reg_n_0_[33]\,
      I2 => \dout_reg_n_0_[32]\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0\,
      O => \dout_reg[33]_0\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020AA2000200020"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[2].strb_buf_reg[2]\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I2 => \dout_reg[0]_0\(1),
      I3 => \bus_wide_gen.pad_oh2__0\,
      I4 => \dout_reg_n_0_[32]\,
      I5 => \dout_reg_n_0_[33]\,
      O => \bus_wide_gen.first_pad_reg\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \bus_wide_gen.din\(1),
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I3 => CO(0),
      I4 => ap_rst_n,
      O => \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3333333B3333333"
    )
        port map (
      I0 => \bus_wide_gen.din\(0),
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I4 => \bus_wide_gen.ready_for_data__0\,
      I5 => \bus_wide_gen.din\(1),
      O => \dout_reg[30]_0\(0)
    );
\bus_wide_gen.data_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88888888"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I1 => \^dout_reg[31]_0\,
      I2 => burst_valid,
      I3 => WREADY_Dummy,
      I4 => \bus_wide_gen.data_valid_reg\,
      I5 => \bus_wide_gen.data_valid_reg_0\,
      O => dout_vld_reg_1
    );
\bus_wide_gen.last_beat0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[22]\,
      I1 => \bus_wide_gen.len_cnt_reg\(22),
      I2 => \dout_reg_n_0_[23]\,
      I3 => \bus_wide_gen.len_cnt_reg\(23),
      I4 => \bus_wide_gen.len_cnt_reg\(21),
      I5 => \dout_reg_n_0_[21]\,
      O => \dout_reg[22]_0\(3)
    );
\bus_wide_gen.last_beat0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[20]\,
      I1 => \bus_wide_gen.len_cnt_reg\(20),
      I2 => \dout_reg_n_0_[18]\,
      I3 => \bus_wide_gen.len_cnt_reg\(18),
      I4 => \bus_wide_gen.len_cnt_reg\(19),
      I5 => \dout_reg_n_0_[19]\,
      O => \dout_reg[22]_0\(2)
    );
\bus_wide_gen.last_beat0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[16]\,
      I1 => \bus_wide_gen.len_cnt_reg\(16),
      I2 => \dout_reg_n_0_[17]\,
      I3 => \bus_wide_gen.len_cnt_reg\(17),
      I4 => \bus_wide_gen.len_cnt_reg\(15),
      I5 => \dout_reg_n_0_[15]\,
      O => \dout_reg[22]_0\(1)
    );
\bus_wide_gen.last_beat0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[14]\,
      I1 => \bus_wide_gen.len_cnt_reg\(14),
      I2 => \dout_reg_n_0_[12]\,
      I3 => \bus_wide_gen.len_cnt_reg\(12),
      I4 => \bus_wide_gen.len_cnt_reg\(13),
      I5 => \dout_reg_n_0_[13]\,
      O => \dout_reg[22]_0\(0)
    );
\bus_wide_gen.last_beat0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[29]\,
      I1 => \bus_wide_gen.len_cnt_reg\(29),
      I2 => \dout_reg_n_0_[28]\,
      I3 => \bus_wide_gen.len_cnt_reg\(28),
      I4 => \bus_wide_gen.len_cnt_reg\(27),
      I5 => \dout_reg_n_0_[27]\,
      O => \dout_reg[29]_0\(1)
    );
\bus_wide_gen.last_beat0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[26]\,
      I1 => \bus_wide_gen.len_cnt_reg\(26),
      I2 => \dout_reg_n_0_[24]\,
      I3 => \bus_wide_gen.len_cnt_reg\(24),
      I4 => \bus_wide_gen.len_cnt_reg\(25),
      I5 => \dout_reg_n_0_[25]\,
      O => \dout_reg[29]_0\(0)
    );
\bus_wide_gen.last_beat0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[10]\,
      I1 => \bus_wide_gen.len_cnt_reg\(10),
      I2 => \dout_reg_n_0_[11]\,
      I3 => \bus_wide_gen.len_cnt_reg\(11),
      I4 => \bus_wide_gen.len_cnt_reg\(9),
      I5 => \dout_reg_n_0_[9]\,
      O => S(3)
    );
\bus_wide_gen.last_beat0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[8]\,
      I1 => \bus_wide_gen.len_cnt_reg\(8),
      I2 => \dout_reg_n_0_[6]\,
      I3 => \bus_wide_gen.len_cnt_reg\(6),
      I4 => \bus_wide_gen.len_cnt_reg\(7),
      I5 => \dout_reg_n_0_[7]\,
      O => S(2)
    );
\bus_wide_gen.last_beat0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[4]\,
      I1 => \bus_wide_gen.len_cnt_reg\(4),
      I2 => \dout_reg_n_0_[5]\,
      I3 => \bus_wide_gen.len_cnt_reg\(5),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      I5 => \dout_reg_n_0_[3]\,
      O => S(1)
    );
\bus_wide_gen.last_beat0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \dout_reg_n_0_[2]\,
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \dout_reg_n_0_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(1),
      I5 => \dout_reg_n_0_[1]\,
      O => S(0)
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^dout_reg[31]_0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I3 => CO(0),
      I4 => ap_rst_n,
      O => dout_vld_reg_2
    );
\bus_wide_gen.len_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA00000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I1 => burst_valid,
      I2 => WREADY_Dummy,
      I3 => \bus_wide_gen.data_valid_reg\,
      I4 => \bus_wide_gen.data_valid_reg_0\,
      I5 => \^dout_reg[31]_0\,
      O => p_54_in
    );
\bus_wide_gen.len_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[0]_i_6_n_0\,
      I1 => \bus_wide_gen.len_cnt[0]_i_7_n_0\,
      I2 => \bus_wide_gen.len_cnt[0]_i_8_n_0\,
      I3 => \dout[33]_i_6_n_0\,
      I4 => \^dout_reg[32]_0\,
      I5 => \dout[33]_i_4_n_0\,
      O => \^dout_reg[31]_0\
    );
\bus_wide_gen.len_cnt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000808880"
    )
        port map (
      I0 => \bus_wide_gen.din\(1),
      I1 => \bus_wide_gen.din\(0),
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => \bus_wide_gen.pad_oh2__0\,
      I4 => \dout_reg_n_0_[33]\,
      I5 => \dout_reg_n_0_[32]\,
      O => \bus_wide_gen.len_cnt[0]_i_6_n_0\
    );
\bus_wide_gen.len_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.din\(1),
      I1 => \bus_wide_gen.din\(0),
      O => \bus_wide_gen.len_cnt[0]_i_7_n_0\
    );
\bus_wide_gen.len_cnt[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C30BBBB0C308888"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[0]_i_4_0\,
      I1 => \bus_wide_gen.din\(0),
      I2 => \dout_reg_n_0_[32]\,
      I3 => \dout_reg_n_0_[33]\,
      I4 => \bus_wide_gen.pad_oh2__0\,
      I5 => \bus_wide_gen.len_cnt[0]_i_4_1\,
      O => \bus_wide_gen.len_cnt[0]_i_8_n_0\
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222E"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.pad_oh2__0\,
      I2 => \dout_reg_n_0_[33]\,
      I3 => \dout_reg_n_0_[32]\,
      O => \bus_wide_gen.first_pad_reg_1\(0)
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F40404"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \dout_reg[0]_0\(0),
      I2 => \bus_wide_gen.pad_oh2__0\,
      I3 => \dout_reg_n_0_[33]\,
      I4 => \dout_reg_n_0_[32]\,
      O => \bus_wide_gen.first_pad_reg_1\(1)
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F40404"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \dout_reg[0]_0\(1),
      I2 => \bus_wide_gen.pad_oh2__0\,
      I3 => \dout_reg_n_0_[32]\,
      I4 => \dout_reg_n_0_[33]\,
      O => \bus_wide_gen.first_pad_reg_1\(2)
    );
\bus_wide_gen.pad_oh_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg_18_sn_1\,
      I1 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.pad_oh2__0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_6_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg\(18),
      I2 => \bus_wide_gen.len_cnt_reg\(19),
      I3 => \bus_wide_gen.len_cnt_reg\(20),
      I4 => \bus_wide_gen.len_cnt_reg\(21),
      I5 => \bus_wide_gen.pad_oh_reg[3]_i_7_n_0\,
      O => \bus_wide_gen.len_cnt_reg_18_sn_1\
    );
\bus_wide_gen.pad_oh_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_8_n_0\,
      I4 => \bus_wide_gen.len_cnt_reg_10_sn_1\,
      I5 => \bus_wide_gen.len_cnt_reg_11_sn_1\,
      O => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(22),
      I1 => \bus_wide_gen.len_cnt_reg\(23),
      I2 => \bus_wide_gen.len_cnt_reg\(24),
      I3 => \bus_wide_gen.len_cnt_reg\(25),
      O => \bus_wide_gen.pad_oh_reg[3]_i_6_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(28),
      I1 => \bus_wide_gen.len_cnt_reg\(29),
      I2 => \bus_wide_gen.len_cnt_reg\(27),
      I3 => \bus_wide_gen.len_cnt_reg\(26),
      I4 => \bus_wide_gen.len_cnt_reg\(16),
      I5 => \bus_wide_gen.len_cnt_reg\(17),
      O => \bus_wide_gen.pad_oh_reg[3]_i_7_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt_reg\(5),
      I2 => \bus_wide_gen.len_cnt_reg\(4),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \bus_wide_gen.pad_oh_reg[3]_i_8_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(10),
      I1 => \bus_wide_gen.len_cnt_reg\(9),
      I2 => \bus_wide_gen.len_cnt_reg\(8),
      I3 => \bus_wide_gen.len_cnt_reg\(7),
      O => \bus_wide_gen.len_cnt_reg_10_sn_1\
    );
\dout[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \dout[33]_i_2_n_0\,
      I1 => \^dout_reg[32]_0\,
      I2 => \dout[33]_i_4_n_0\,
      I3 => \dout[33]_i_5_n_0\,
      I4 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I5 => dout_vld_reg_3,
      O => \^pop\
    );
\dout[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A0000088A000"
    )
        port map (
      I0 => \dout[33]_i_6_n_0\,
      I1 => \dout[33]_i_7_n_0\,
      I2 => \dout[33]_i_8_n_0\,
      I3 => \bus_wide_gen.din\(0),
      I4 => \bus_wide_gen.din\(1),
      I5 => \dout[33]_i_9_n_0\,
      O => \dout[33]_i_2_n_0\
    );
\dout[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808F80"
    )
        port map (
      I0 => \dout_reg_n_0_[32]\,
      I1 => \dout_reg_n_0_[33]\,
      I2 => \bus_wide_gen.pad_oh2__0\,
      I3 => \dout_reg[0]_0\(2),
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \^dout_reg[32]_0\
    );
\dout[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F0000"
    )
        port map (
      I0 => CO(0),
      I1 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I2 => \bus_wide_gen.din\(1),
      I3 => \bus_wide_gen.din\(0),
      I4 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      O => \dout[33]_i_4_n_0\
    );
\dout[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088808080808"
    )
        port map (
      I0 => CO(0),
      I1 => dout_vld_reg_3,
      I2 => \bus_wide_gen.data_valid_reg_0\,
      I3 => \bus_wide_gen.data_valid_reg\,
      I4 => WREADY_Dummy,
      I5 => burst_valid,
      O => \dout[33]_i_5_n_0\
    );
\dout[33]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I2 => CO(0),
      O => \dout[33]_i_6_n_0\
    );
\dout[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \dout_reg_n_0_[32]\,
      I1 => \dout_reg_n_0_[33]\,
      I2 => \bus_wide_gen.len_cnt_reg_18_sn_1\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I5 => \dout_reg[0]_0\(0),
      O => \dout[33]_i_7_n_0\
    );
\dout[33]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \dout_reg_n_0_[33]\,
      I1 => \dout_reg_n_0_[32]\,
      I2 => \bus_wide_gen.len_cnt_reg_18_sn_1\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I5 => \dout_reg[0]_0\(1),
      O => \dout[33]_i_8_n_0\
    );
\dout[33]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0000"
    )
        port map (
      I0 => \dout_reg_n_0_[32]\,
      I1 => \dout_reg_n_0_[33]\,
      I2 => \bus_wide_gen.len_cnt_reg_18_sn_1\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \dout[33]_i_9_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg_n_0_[0]\,
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg_n_0_[10]\,
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg_n_0_[11]\,
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg_n_0_[12]\,
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg_n_0_[13]\,
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg_n_0_[14]\,
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg_n_0_[15]\,
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg_n_0_[16]\,
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg_n_0_[17]\,
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg_n_0_[18]\,
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg_n_0_[19]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg_n_0_[1]\,
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg_n_0_[20]\,
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg_n_0_[21]\,
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg_n_0_[22]\,
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg_n_0_[23]\,
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg_n_0_[24]\,
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg_n_0_[25]\,
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg_n_0_[26]\,
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg_n_0_[27]\,
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg_n_0_[28]\,
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg_n_0_[29]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg_n_0_[2]\,
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \bus_wide_gen.din\(0),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \bus_wide_gen.din\(1),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg_n_0_[32]\,
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg_n_0_[33]\,
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg_n_0_[3]\,
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg_n_0_[4]\,
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg_n_0_[5]\,
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg_n_0_[6]\,
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg_n_0_[7]\,
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg_n_0_[8]\,
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg_n_0_[9]\,
      R => SR(0)
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => dout_vld_reg_3,
      I1 => \bus_wide_gen.data_gen[3].data_buf_reg[24]\,
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => CO(0),
      I4 => \^dout_reg[31]_0\,
      O => empty_n_reg
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => AWREADY_Dummy,
      I3 => full_n_reg_0,
      I4 => full_n_reg_1,
      I5 => \^pop\,
      O => ap_rst_n_0
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => full_n_reg_0,
      I2 => full_n_reg_1,
      I3 => \^pop\,
      I4 => \mOutPtr_reg[4]\(0),
      I5 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => \^push\,
      I1 => \^pop\,
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00F20D"
    )
        port map (
      I0 => \^push\,
      I1 => \^pop\,
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(3),
      I4 => \mOutPtr_reg[4]\(2),
      I5 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^pop\,
      I1 => full_n_reg_1,
      I2 => full_n_reg_0,
      I3 => AWREADY_Dummy,
      O => full_n_reg(0)
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(4),
      I3 => \mOutPtr_reg[4]\(1),
      I4 => \mOutPtr_reg[4]\(2),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202222222"
    )
        port map (
      I0 => \^push\,
      I1 => \mOutPtr_reg[4]_0\,
      I2 => \dout[33]_i_5_n_0\,
      I3 => \dout[33]_i_4_n_0\,
      I4 => \^dout_reg[32]_0\,
      I5 => \dout[33]_i_2_n_0\,
      O => p_12_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][0]_srl15_i_2__4_n_5\,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => full_n_reg_0,
      I2 => AWREADY_Dummy,
      O => \^push\
    );
\mem_reg[14][0]_srl15_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_reg[14][0]_srl15_i_2__4_n_0\,
      CO(2) => \mem_reg[14][0]_srl15_i_2__4_n_1\,
      CO(1) => \mem_reg[14][0]_srl15_i_2__4_n_2\,
      CO(0) => \mem_reg[14][0]_srl15_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \dout_reg[29]_1\(1 downto 0),
      O(3) => \mem_reg[14][0]_srl15_i_2__4_n_4\,
      O(2) => \mem_reg[14][0]_srl15_i_2__4_n_5\,
      O(1 downto 0) => \NLW_mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => \dout_reg[29]_1\(3 downto 2),
      S(1 downto 0) => \dout_reg[1]_0\(1 downto 0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_7\,
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][10]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][6]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][10]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][10]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][10]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][10]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][10]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][10]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][10]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][10]_srl15_i_1_n_7\,
      S(3 downto 0) => \dout_reg[29]_1\(15 downto 12)
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_6\,
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_5\,
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][10]_srl15_i_1_n_4\,
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_7\,
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][14]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][10]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][14]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][14]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][14]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][14]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][14]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][14]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][14]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][14]_srl15_i_1_n_7\,
      S(3 downto 0) => \dout_reg[29]_1\(19 downto 16)
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_6\,
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_5\,
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][14]_srl15_i_1_n_4\,
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_7\,
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][18]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][14]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][18]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][18]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][18]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][18]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][18]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][18]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][18]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][18]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_1\(22),
      S(2 downto 0) => \dout_reg[29]_1\(22 downto 20)
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_6\,
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][0]_srl15_i_2__4_n_4\,
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_5\,
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][18]_srl15_i_1_n_4\,
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_7\,
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][22]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][18]_srl15_i_1_n_0\,
      CO(3) => \mem_reg[14][22]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][22]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][22]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][22]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][22]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][22]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][22]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][22]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_1\(22),
      S(2) => \dout_reg[29]_1\(22),
      S(1) => \dout_reg[29]_1\(22),
      S(0) => \dout_reg[29]_1\(22)
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_6\,
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_5\,
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][22]_srl15_i_1_n_4\,
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_7\,
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][26]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][22]_srl15_i_1_n_0\,
      CO(3) => \NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mem_reg[14][26]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][26]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][26]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][26]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][26]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][26]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][26]_srl15_i_1_n_7\,
      S(3) => \dout_reg[29]_1\(22),
      S(2) => \dout_reg[29]_1\(22),
      S(1) => \dout_reg[29]_1\(22),
      S(0) => \dout_reg[29]_1\(22)
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_6\,
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_5\,
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][26]_srl15_i_1_n_4\,
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__1_n_7\,
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][0]_srl15_i_2__4_n_0\,
      CO(3) => \mem_reg[14][2]_srl15_i_1__1_n_0\,
      CO(2) => \mem_reg[14][2]_srl15_i_1__1_n_1\,
      CO(1) => \mem_reg[14][2]_srl15_i_1__1_n_2\,
      CO(0) => \mem_reg[14][2]_srl15_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][2]_srl15_i_1__1_n_4\,
      O(2) => \mem_reg[14][2]_srl15_i_1__1_n_5\,
      O(1) => \mem_reg[14][2]_srl15_i_1__1_n_6\,
      O(0) => \mem_reg[14][2]_srl15_i_1__1_n_7\,
      S(3 downto 0) => \dout_reg[29]_1\(7 downto 4)
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => p_1_out(30),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][30]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dout_reg[33]_1\(0),
      I1 => \dout_reg[29]_1\(0),
      O => p_1_out(30)
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][31]_srl15_i_1_n_0\,
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][31]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \dout_reg[33]_1\(0),
      I1 => \dout_reg[29]_1\(0),
      I2 => \dout_reg[33]_1\(1),
      I3 => \dout_reg[29]_1\(1),
      O => \mem_reg[14][31]_srl15_i_1_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[33]_1\(0),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[33]_1\(1),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__1_n_6\,
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__1_n_5\,
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][2]_srl15_i_1__1_n_4\,
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_7\,
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][6]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_reg[14][2]_srl15_i_1__1_n_0\,
      CO(3) => \mem_reg[14][6]_srl15_i_1_n_0\,
      CO(2) => \mem_reg[14][6]_srl15_i_1_n_1\,
      CO(1) => \mem_reg[14][6]_srl15_i_1_n_2\,
      CO(0) => \mem_reg[14][6]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mem_reg[14][6]_srl15_i_1_n_4\,
      O(2) => \mem_reg[14][6]_srl15_i_1_n_5\,
      O(1) => \mem_reg[14][6]_srl15_i_1_n_6\,
      O(0) => \mem_reg[14][6]_srl15_i_1_n_7\,
      S(3 downto 0) => \dout_reg[29]_1\(11 downto 8)
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_6\,
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_5\,
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[14][6]_srl15_i_1_n_4\,
      Q => \mem_reg[14][9]_srl15_n_0\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => dout_vld_reg_3,
      I3 => \^push\,
      I4 => \^pop\,
      O => D(0)
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAA5595"
    )
        port map (
      I0 => Q(2),
      I1 => dout_vld_reg_3,
      I2 => \^push\,
      I3 => \^pop\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AF00AC0"
    )
        port map (
      I0 => dout_vld_reg_3,
      I1 => Q(0),
      I2 => \^pop\,
      I3 => \^push\,
      I4 => \raddr_reg[0]\,
      O => E(0)
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => dout_vld_reg_3,
      I4 => p_12_in,
      I5 => Q(0),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized0\ is
  port (
    valid_length : out STD_LOGIC;
    \dout_reg[85]_0\ : out STD_LOGIC_VECTOR ( 85 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[72]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[76]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[80]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[84]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[85]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \dout_reg[85]_2\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \dout_reg[85]_3\ : in STD_LOGIC;
    \dout_reg[85]_4\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \dout_reg[85]_5\ : in STD_LOGIC;
    \dout_reg[85]_6\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized0\ is
  signal \^dout_reg[85]_0\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \mem_reg[14][0]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_4_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_5_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_6_n_0\ : STD_LOGIC;
  signal \mem_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][16]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][17]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][18]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][19]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][20]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][21]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][22]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][23]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][24]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][25]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][26]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][27]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][28]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][29]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][30]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][31]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][32]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][33]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][34]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][35]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][36]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][37]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][38]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][39]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][40]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][41]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][42]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][43]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][44]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][45]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][46]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][47]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][48]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][49]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][50]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][51]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][52]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][53]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][54]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][55]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][56]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][57]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][58]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][59]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][60]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][61]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][62]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][63]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][64]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][65]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][66]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][67]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][68]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][69]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][70]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][71]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][72]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][73]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][74]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][75]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][76]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][77]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][78]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][79]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][80]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][81]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][82]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][83]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][84]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][85]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \mem_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \^valid_length\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[2][0]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[2][0]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][10]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][10]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][11]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][11]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][12]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][12]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][13]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][13]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][14]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][14]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][15]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][15]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][16]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][16]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][17]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][17]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][18]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][18]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][19]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][19]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][1]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][1]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][20]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][20]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][21]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][21]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][22]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][22]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][23]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][23]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][24]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][24]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][25]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][25]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][26]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][26]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][27]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][27]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][28]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][28]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][29]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][29]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][2]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][2]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][30]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][30]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][30]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][31]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][31]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][31]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][32]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][32]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][33]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][33]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][34]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][34]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][35]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][35]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][36]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][36]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][37]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][37]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][38]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][38]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][39]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][39]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][3]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][3]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][40]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][40]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][41]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][41]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][42]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][42]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][43]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][43]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][44]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][44]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][45]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][45]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][46]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][46]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][47]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][47]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][48]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][48]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][48]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][49]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][49]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][49]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][4]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][4]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][50]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][50]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][50]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][51]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][51]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][51]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][52]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][52]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][52]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][53]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][53]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][53]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][54]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][54]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][54]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][55]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][55]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][55]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][56]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][56]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][56]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][57]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][57]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][57]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][58]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][58]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][58]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][59]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][59]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][59]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][5]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][5]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][60]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][60]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][60]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][61]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][61]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][61]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][62]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][62]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][62]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][63]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][63]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][63]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][64]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][64]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][64]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][65]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][65]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][65]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][66]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][66]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][66]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][67]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][67]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][67]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][68]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][68]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][68]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][69]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][69]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][69]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][6]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][6]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][70]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][70]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][70]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][71]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][71]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][71]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][72]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][72]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][72]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][73]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][73]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][73]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][74]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][74]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][74]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][75]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][75]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][75]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][76]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][76]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][76]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][77]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][77]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][77]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][78]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][78]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][78]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][79]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][79]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][79]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][7]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][7]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][80]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][80]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][80]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][81]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][81]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][81]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][82]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][82]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][82]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][83]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][83]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][83]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][84]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][84]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][84]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][85]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][85]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][85]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][8]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][8]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 ";
  attribute srl_bus_name of \mem_reg[2][9]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] ";
  attribute srl_name of \mem_reg[2][9]_srl3\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 ";
begin
  \dout_reg[85]_0\(85 downto 0) <= \^dout_reg[85]_0\(85 downto 0);
  valid_length <= \^valid_length\;
\dout[85]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA0000AAAAAAAA"
    )
        port map (
      I0 => \dout_reg[85]_2\,
      I1 => AWREADY_Dummy,
      I2 => \dout_reg[85]_3\,
      I3 => \dout_reg[85]_4\,
      I4 => wrsp_ready,
      I5 => tmp_valid_reg,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][0]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][10]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][11]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][12]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][13]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][14]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][15]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][16]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][17]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][18]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][19]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][1]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][20]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][21]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][22]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][23]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][24]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][25]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][26]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][27]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][28]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][29]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][2]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][30]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][31]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][32]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][33]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][34]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][35]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][36]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][37]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][38]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][39]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][3]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][40]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][41]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][42]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][43]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][44]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][45]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][46]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][47]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][48]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][49]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][4]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][50]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][51]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][52]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][53]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][54]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][55]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][56]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][57]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][58]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][59]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][5]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][60]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][61]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(61),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][62]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(62),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][63]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(63),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][64]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(64),
      R => SR(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][65]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(65),
      R => SR(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][66]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(66),
      R => SR(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][67]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(67),
      R => SR(0)
    );
\dout_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][68]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(68),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][69]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(69),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][6]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][70]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(70),
      R => SR(0)
    );
\dout_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][71]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(71),
      R => SR(0)
    );
\dout_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][72]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(72),
      R => SR(0)
    );
\dout_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][73]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(73),
      R => SR(0)
    );
\dout_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][74]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(74),
      R => SR(0)
    );
\dout_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][75]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(75),
      R => SR(0)
    );
\dout_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][76]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(76),
      R => SR(0)
    );
\dout_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][77]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(77),
      R => SR(0)
    );
\dout_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][78]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(78),
      R => SR(0)
    );
\dout_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][79]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(79),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][7]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(7),
      R => SR(0)
    );
\dout_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][80]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(80),
      R => SR(0)
    );
\dout_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][81]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(81),
      R => SR(0)
    );
\dout_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][82]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(82),
      R => SR(0)
    );
\dout_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][83]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(83),
      R => SR(0)
    );
\dout_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][84]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(84),
      R => SR(0)
    );
\dout_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][85]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(85),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][8]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[2][9]_srl3_n_0\,
      Q => \^dout_reg[85]_0\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_reg[14][0]_srl15_i_3_n_0\,
      I1 => \mem_reg[14][0]_srl15_i_4_n_0\,
      I2 => \^dout_reg[85]_0\(78),
      I3 => \^dout_reg[85]_0\(79),
      I4 => \mem_reg[14][0]_srl15_i_5_n_0\,
      I5 => \mem_reg[14][0]_srl15_i_6_n_0\,
      O => \^valid_length\
    );
\mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[85]_0\(66),
      I1 => \^dout_reg[85]_0\(67),
      I2 => \^dout_reg[85]_0\(68),
      I3 => \^dout_reg[85]_0\(69),
      O => \mem_reg[14][0]_srl15_i_3_n_0\
    );
\mem_reg[14][0]_srl15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_reg[85]_0\(77),
      I1 => \^dout_reg[85]_0\(76),
      I2 => \^dout_reg[85]_0\(75),
      I3 => \^dout_reg[85]_0\(74),
      I4 => \^dout_reg[85]_0\(64),
      I5 => \^dout_reg[85]_0\(65),
      O => \mem_reg[14][0]_srl15_i_4_n_0\
    );
\mem_reg[14][0]_srl15_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_reg[85]_0\(85),
      I1 => \^dout_reg[85]_0\(84),
      I2 => \^dout_reg[85]_0\(83),
      I3 => \^dout_reg[85]_0\(82),
      I4 => \^dout_reg[85]_0\(80),
      I5 => \^dout_reg[85]_0\(81),
      O => \mem_reg[14][0]_srl15_i_5_n_0\
    );
\mem_reg[14][0]_srl15_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_reg[85]_0\(70),
      I1 => \^dout_reg[85]_0\(71),
      I2 => \^dout_reg[85]_0\(72),
      I3 => \^dout_reg[85]_0\(73),
      O => \mem_reg[14][0]_srl15_i_6_n_0\
    );
\mem_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[2][0]_srl3_n_0\
    );
\mem_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[2][10]_srl3_n_0\
    );
\mem_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[2][11]_srl3_n_0\
    );
\mem_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[2][12]_srl3_n_0\
    );
\mem_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[2][13]_srl3_n_0\
    );
\mem_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[2][14]_srl3_n_0\
    );
\mem_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[2][15]_srl3_n_0\
    );
\mem_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[2][16]_srl3_n_0\
    );
\mem_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[2][17]_srl3_n_0\
    );
\mem_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[2][18]_srl3_n_0\
    );
\mem_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[2][19]_srl3_n_0\
    );
\mem_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[2][1]_srl3_n_0\
    );
\mem_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[2][20]_srl3_n_0\
    );
\mem_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[2][21]_srl3_n_0\
    );
\mem_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[2][22]_srl3_n_0\
    );
\mem_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[2][23]_srl3_n_0\
    );
\mem_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[2][24]_srl3_n_0\
    );
\mem_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[2][25]_srl3_n_0\
    );
\mem_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[2][26]_srl3_n_0\
    );
\mem_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[2][27]_srl3_n_0\
    );
\mem_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[2][28]_srl3_n_0\
    );
\mem_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[2][29]_srl3_n_0\
    );
\mem_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[2][2]_srl3_n_0\
    );
\mem_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[2][30]_srl3_n_0\
    );
\mem_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[2][31]_srl3_n_0\
    );
\mem_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[2][32]_srl3_n_0\
    );
\mem_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[2][33]_srl3_n_0\
    );
\mem_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[2][34]_srl3_n_0\
    );
\mem_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[2][35]_srl3_n_0\
    );
\mem_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[2][36]_srl3_n_0\
    );
\mem_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[2][37]_srl3_n_0\
    );
\mem_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[2][38]_srl3_n_0\
    );
\mem_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[2][39]_srl3_n_0\
    );
\mem_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[2][3]_srl3_n_0\
    );
\mem_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[2][40]_srl3_n_0\
    );
\mem_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[2][41]_srl3_n_0\
    );
\mem_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[2][42]_srl3_n_0\
    );
\mem_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[2][43]_srl3_n_0\
    );
\mem_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[2][44]_srl3_n_0\
    );
\mem_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[2][45]_srl3_n_0\
    );
\mem_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[2][46]_srl3_n_0\
    );
\mem_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[2][47]_srl3_n_0\
    );
\mem_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[2][48]_srl3_n_0\
    );
\mem_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[2][49]_srl3_n_0\
    );
\mem_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[2][4]_srl3_n_0\
    );
\mem_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[2][50]_srl3_n_0\
    );
\mem_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[2][51]_srl3_n_0\
    );
\mem_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[2][52]_srl3_n_0\
    );
\mem_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[2][53]_srl3_n_0\
    );
\mem_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[2][54]_srl3_n_0\
    );
\mem_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[2][55]_srl3_n_0\
    );
\mem_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[2][56]_srl3_n_0\
    );
\mem_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[2][57]_srl3_n_0\
    );
\mem_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[2][58]_srl3_n_0\
    );
\mem_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[2][59]_srl3_n_0\
    );
\mem_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[2][5]_srl3_n_0\
    );
\mem_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[2][60]_srl3_n_0\
    );
\mem_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[2][61]_srl3_n_0\
    );
\mem_reg[2][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(62),
      Q => \mem_reg[2][62]_srl3_n_0\
    );
\mem_reg[2][63]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(63),
      Q => \mem_reg[2][63]_srl3_n_0\
    );
\mem_reg[2][64]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(64),
      Q => \mem_reg[2][64]_srl3_n_0\
    );
\mem_reg[2][65]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(65),
      Q => \mem_reg[2][65]_srl3_n_0\
    );
\mem_reg[2][66]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(66),
      Q => \mem_reg[2][66]_srl3_n_0\
    );
\mem_reg[2][67]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(67),
      Q => \mem_reg[2][67]_srl3_n_0\
    );
\mem_reg[2][68]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(68),
      Q => \mem_reg[2][68]_srl3_n_0\
    );
\mem_reg[2][69]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(69),
      Q => \mem_reg[2][69]_srl3_n_0\
    );
\mem_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[2][6]_srl3_n_0\
    );
\mem_reg[2][70]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(70),
      Q => \mem_reg[2][70]_srl3_n_0\
    );
\mem_reg[2][71]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(71),
      Q => \mem_reg[2][71]_srl3_n_0\
    );
\mem_reg[2][72]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(72),
      Q => \mem_reg[2][72]_srl3_n_0\
    );
\mem_reg[2][73]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(73),
      Q => \mem_reg[2][73]_srl3_n_0\
    );
\mem_reg[2][74]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(74),
      Q => \mem_reg[2][74]_srl3_n_0\
    );
\mem_reg[2][75]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(75),
      Q => \mem_reg[2][75]_srl3_n_0\
    );
\mem_reg[2][76]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(76),
      Q => \mem_reg[2][76]_srl3_n_0\
    );
\mem_reg[2][77]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(77),
      Q => \mem_reg[2][77]_srl3_n_0\
    );
\mem_reg[2][78]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(78),
      Q => \mem_reg[2][78]_srl3_n_0\
    );
\mem_reg[2][79]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(79),
      Q => \mem_reg[2][79]_srl3_n_0\
    );
\mem_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[2][7]_srl3_n_0\
    );
\mem_reg[2][80]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(80),
      Q => \mem_reg[2][80]_srl3_n_0\
    );
\mem_reg[2][81]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(81),
      Q => \mem_reg[2][81]_srl3_n_0\
    );
\mem_reg[2][82]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(82),
      Q => \mem_reg[2][82]_srl3_n_0\
    );
\mem_reg[2][83]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(83),
      Q => \mem_reg[2][83]_srl3_n_0\
    );
\mem_reg[2][84]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(84),
      Q => \mem_reg[2][84]_srl3_n_0\
    );
\mem_reg[2][85]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(85),
      Q => \mem_reg[2][85]_srl3_n_0\
    );
\mem_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[2][8]_srl3_n_0\
    );
\mem_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[85]_5\,
      A1 => \dout_reg[85]_6\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[2][9]_srl3_n_0\
    );
\tmp_len0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(72),
      O => \dout_reg[72]_0\(3)
    );
\tmp_len0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(71),
      O => \dout_reg[72]_0\(2)
    );
\tmp_len0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(70),
      O => \dout_reg[72]_0\(1)
    );
\tmp_len0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(69),
      O => \dout_reg[72]_0\(0)
    );
\tmp_len0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(76),
      O => \dout_reg[76]_0\(3)
    );
\tmp_len0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(75),
      O => \dout_reg[76]_0\(2)
    );
\tmp_len0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(74),
      O => \dout_reg[76]_0\(1)
    );
\tmp_len0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(73),
      O => \dout_reg[76]_0\(0)
    );
\tmp_len0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(80),
      O => \dout_reg[80]_0\(3)
    );
\tmp_len0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(79),
      O => \dout_reg[80]_0\(2)
    );
\tmp_len0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(78),
      O => \dout_reg[80]_0\(1)
    );
\tmp_len0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(77),
      O => \dout_reg[80]_0\(0)
    );
\tmp_len0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(84),
      O => \dout_reg[84]_0\(3)
    );
\tmp_len0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(83),
      O => \dout_reg[84]_0\(2)
    );
\tmp_len0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(82),
      O => \dout_reg[84]_0\(1)
    );
\tmp_len0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(81),
      O => \dout_reg[84]_0\(0)
    );
\tmp_len0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(85),
      O => \dout_reg[85]_1\(0)
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(68),
      O => S(3)
    );
\tmp_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(67),
      O => S(2)
    );
\tmp_len0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(66),
      O => S(1)
    );
\tmp_len0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(65),
      O => S(0)
    );
\tmp_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[85]_0\(64),
      O => D(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAA3F003F003F00"
    )
        port map (
      I0 => \^valid_length\,
      I1 => AWREADY_Dummy,
      I2 => \dout_reg[85]_3\,
      I3 => \dout_reg[85]_4\,
      I4 => tmp_valid_reg,
      I5 => wrsp_ready,
      O => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \raddr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    valid_length : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^p_12_in\ : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[3]_i_3__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4__0\ : label is "soft_lutpair463";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__3\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__3\ : label is "soft_lutpair466";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  full_n_reg <= \^full_n_reg\;
  p_12_in <= \^p_12_in\;
  p_8_in <= \^p_8_in\;
\dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA0000AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_reg[0]_0\,
      I4 => dout_vld_reg_1,
      I5 => wrsp_valid,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => dout_vld_reg_0(0),
      I3 => \^dout_reg[0]_0\,
      I4 => wrsp_valid,
      I5 => dout_vld_reg_1,
      O => empty_n_reg
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => \dout_reg[0]_1\,
      I2 => dout_vld_reg,
      I3 => \^full_n_reg\,
      I4 => wrsp_valid,
      O => \^p_8_in\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg_0,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^p_12_in\,
      I4 => \^p_8_in\,
      O => ap_rst_n_0
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(3),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => wrsp_valid,
      I1 => \^full_n_reg\,
      I2 => dout_vld_reg,
      I3 => \dout_reg[0]_1\,
      I4 => \mOutPtr_reg[0]_0\,
      O => E(0)
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(4),
      I3 => \mOutPtr_reg[4]\(1),
      I4 => \mOutPtr_reg[4]\(2),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => wrsp_valid,
      I2 => \^dout_reg[0]_0\,
      I3 => dout_vld_reg_0(0),
      I4 => last_resp,
      O => \^full_n_reg\
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \^full_n_reg\,
      I2 => wrsp_valid,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \dout_reg[0]_1\,
      O => \^p_12_in\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \dout_reg[0]_1\,
      CLK => ap_clk,
      D => valid_length,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => dout_vld_reg,
      I3 => \^p_12_in\,
      O => D(0)
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => Q(2),
      I1 => dout_vld_reg,
      I2 => \^p_12_in\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5D5"
    )
        port map (
      I0 => \raddr[3]_i_3__3_n_0\,
      I1 => Q(0),
      I2 => \^p_8_in\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \raddr_reg[0]\(0)
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => dout_vld_reg,
      I4 => \^p_12_in\,
      I5 => Q(0),
      O => D(2)
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => dout_vld_reg,
      O => \raddr[3]_i_3__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1_16\ is
  port (
    last_resp : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1_16\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1_16\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1_16\ is
  signal \^last_resp\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_0(0),
      I2 => ursp_ready,
      I3 => wrsp_type,
      I4 => \^last_resp\,
      I5 => dout_vld_reg_1,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^last_resp\,
      R => SR(0)
    );
\dout_vld_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_0(0),
      I2 => ursp_ready,
      I3 => wrsp_type,
      I4 => \^last_resp\,
      I5 => dout_vld_reg_1,
      O => empty_n_reg
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => ost_ctrl_valid,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized4\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized4\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized4\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized4\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_valid_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_4_n_0\ : STD_LOGIC;
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WLAST_Dummy_i_1 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair346";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
begin
  E(0) <= \^e\(0);
  \bus_wide_gen.data_valid_reg\(0) <= \^bus_wide_gen.data_valid_reg\(0);
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => WLAST_Dummy_reg,
      I2 => WLAST_Dummy_reg_0,
      I3 => WLAST_Dummy_reg_1,
      O => WVALID_Dummy_reg
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => dout_vld_reg,
      I2 => \dout_reg[3]_0\,
      O => \^e\(0)
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \dout[3]_i_3__0_n_0\,
      I3 => \dout[3]_i_4_n_0\,
      I4 => \^bus_wide_gen.data_valid_reg\(0),
      O => next_burst
    );
\dout[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \dout_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \dout_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \dout[3]_i_3__0_n_0\
    );
\dout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \dout_reg_n_0_[2]\,
      I2 => Q(1),
      I3 => \dout_reg_n_0_[1]\,
      O => \dout[3]_i_4_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \dout_reg_n_0_[0]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \dout_reg_n_0_[1]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg_n_0_[2]\,
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg_n_0_[3]\,
      R => SR(0)
    );
\dout_vld_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => dout_vld_reg,
      I2 => next_burst,
      O => empty_n_reg
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg_0,
      I2 => ost_ctrl_valid,
      I3 => \mOutPtr_reg[4]\,
      I4 => \^e\(0),
      O => ap_rst_n_0
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => dout_vld_reg,
      I2 => WLAST_Dummy_reg,
      I3 => WLAST_Dummy_reg_0,
      O => \^bus_wide_gen.data_valid_reg\(0)
    );
\mOutPtr[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66AAAAAAAAAAAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \mOutPtr_reg[4]\,
      I2 => AWREADY_Dummy_0,
      I3 => AWVALID_Dummy,
      I4 => \mOutPtr_reg[4]_0\,
      I5 => ost_ctrl_ready,
      O => full_n_reg(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_1\(0),
      A1 => \dout_reg[3]_1\(1),
      A2 => \dout_reg[3]_1\(2),
      A3 => \dout_reg[3]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized5\ is
  port (
    \dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \dout_reg[2]_0\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \dout_reg[67]_1\ : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    \dout_reg[67]_2\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized5\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized5\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized5\ is
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][64]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][65]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][66]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][67]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
\dout[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \dout_reg[67]_1\,
      I1 => rs_req_ready,
      I2 => \req_en__0\,
      I3 => \dout_reg[67]_2\,
      O => pop
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[67]_0\(8),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[67]_0\(9),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[67]_0\(10),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[67]_0\(11),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[67]_0\(12),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[67]_0\(13),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[67]_0\(14),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[67]_0\(15),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[67]_0\(16),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[67]_0\(17),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[67]_0\(18),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[67]_0\(19),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[67]_0\(20),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[67]_0\(21),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[67]_0\(22),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[67]_0\(23),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[67]_0\(24),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[67]_0\(25),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[67]_0\(26),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[67]_0\(27),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[67]_0\(0),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[67]_0\(28),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[67]_0\(29),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[67]_0\(30),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[67]_0\(31),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[67]_0\(32),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[67]_0\(33),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \dout_reg[67]_0\(34),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][37]_srl15_n_0\,
      Q => \dout_reg[67]_0\(35),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][38]_srl15_n_0\,
      Q => \dout_reg[67]_0\(36),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][39]_srl15_n_0\,
      Q => \dout_reg[67]_0\(37),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[67]_0\(1),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][40]_srl15_n_0\,
      Q => \dout_reg[67]_0\(38),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][41]_srl15_n_0\,
      Q => \dout_reg[67]_0\(39),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][42]_srl15_n_0\,
      Q => \dout_reg[67]_0\(40),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][43]_srl15_n_0\,
      Q => \dout_reg[67]_0\(41),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][44]_srl15_n_0\,
      Q => \dout_reg[67]_0\(42),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][45]_srl15_n_0\,
      Q => \dout_reg[67]_0\(43),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][46]_srl15_n_0\,
      Q => \dout_reg[67]_0\(44),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][47]_srl15_n_0\,
      Q => \dout_reg[67]_0\(45),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][48]_srl15_n_0\,
      Q => \dout_reg[67]_0\(46),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][49]_srl15_n_0\,
      Q => \dout_reg[67]_0\(47),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[67]_0\(2),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][50]_srl15_n_0\,
      Q => \dout_reg[67]_0\(48),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][51]_srl15_n_0\,
      Q => \dout_reg[67]_0\(49),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][52]_srl15_n_0\,
      Q => \dout_reg[67]_0\(50),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][53]_srl15_n_0\,
      Q => \dout_reg[67]_0\(51),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][54]_srl15_n_0\,
      Q => \dout_reg[67]_0\(52),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][55]_srl15_n_0\,
      Q => \dout_reg[67]_0\(53),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][56]_srl15_n_0\,
      Q => \dout_reg[67]_0\(54),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][57]_srl15_n_0\,
      Q => \dout_reg[67]_0\(55),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][58]_srl15_n_0\,
      Q => \dout_reg[67]_0\(56),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][59]_srl15_n_0\,
      Q => \dout_reg[67]_0\(57),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[67]_0\(3),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][60]_srl15_n_0\,
      Q => \dout_reg[67]_0\(58),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][61]_srl15_n_0\,
      Q => \dout_reg[67]_0\(59),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][62]_srl15_n_0\,
      Q => \dout_reg[67]_0\(60),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][63]_srl15_n_0\,
      Q => \dout_reg[67]_0\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][64]_srl15_n_0\,
      Q => \dout_reg[67]_0\(62),
      R => SR(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][65]_srl15_n_0\,
      Q => \dout_reg[67]_0\(63),
      R => SR(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][66]_srl15_n_0\,
      Q => \dout_reg[67]_0\(64),
      R => SR(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][67]_srl15_n_0\,
      Q => \dout_reg[67]_0\(65),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[67]_0\(4),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[67]_0\(5),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[67]_0\(6),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[67]_0\(7),
      R => SR(0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[2]_0\,
      I1 => AWVALID_Dummy,
      O => push
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_0\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_0\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_0\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_0\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_0\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_0\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_0\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_0\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_0\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_0\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_0\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_0\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_0\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_0\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_0\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_0\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_0\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_0\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_0\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_0\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_0\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_0\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_0\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_0\
    );
\mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(62),
      Q => \mem_reg[14][64]_srl15_n_0\
    );
\mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(63),
      Q => \mem_reg[14][65]_srl15_n_0\
    );
\mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(64),
      Q => \mem_reg[14][66]_srl15_n_0\
    );
\mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(65),
      Q => \mem_reg[14][67]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized6\ is
  port (
    \req_en__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    pop : out STD_LOGIC;
    flying_req_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WREADY_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_valid : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    flying_req_reg_0 : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \last_cnt_reg[1]\ : in STD_LOGIC;
    \last_cnt_reg[1]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized6\ : entity is "threshold_accel_gmem2_m_axi_srl";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized6\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^dout_vld_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^flying_req_reg\ : STD_LOGIC;
  signal \last_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^req_en__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_cnt[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \last_cnt[3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \last_cnt[4]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \last_cnt[4]_i_4\ : label is "soft_lutpair425";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  Q(36 downto 0) <= \^q\(36 downto 0);
  dout_vld_reg(0) <= \^dout_vld_reg\(0);
  flying_req_reg <= \^flying_req_reg\;
  pop <= \^pop\;
  \req_en__0\ <= \^req_en__0\;
\data_p2[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      O => \^dout_vld_reg\(0)
    );
\dout[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^flying_req_reg\,
      I1 => m_axi_gmem2_WREADY,
      I2 => fifo_valid,
      I3 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
flying_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^dout_vld_reg\(0),
      I1 => \^flying_req_reg\,
      I2 => m_axi_gmem2_WREADY,
      I3 => fifo_valid,
      I4 => \^q\(36),
      I5 => flying_req_reg_0,
      O => m_axi_gmem2_WREADY_0
    );
\last_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => p_8_in,
      I1 => \last_cnt_reg[1]\,
      I2 => \last_cnt_reg[1]_0\,
      I3 => \in\(36),
      I4 => \last_cnt_reg[4]\(1),
      I5 => \last_cnt_reg[4]\(0),
      O => D(0)
    );
\last_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \last_cnt_reg[4]\(2),
      I1 => \last_cnt[4]_i_4_n_0\,
      I2 => \last_cnt_reg[4]\(1),
      I3 => \last_cnt_reg[4]\(0),
      O => D(1)
    );
\last_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \last_cnt_reg[4]\(2),
      I1 => \last_cnt_reg[4]\(0),
      I2 => \last_cnt_reg[4]\(1),
      I3 => \last_cnt[4]_i_4_n_0\,
      I4 => \last_cnt_reg[4]\(3),
      O => D(2)
    );
\last_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_8_in,
      I1 => \last_cnt_reg[1]\,
      I2 => \last_cnt_reg[1]_0\,
      I3 => \in\(36),
      O => E(0)
    );
\last_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFEFF00800100"
    )
        port map (
      I0 => \last_cnt_reg[4]\(2),
      I1 => \last_cnt_reg[4]\(0),
      I2 => \last_cnt_reg[4]\(1),
      I3 => \last_cnt[4]_i_4_n_0\,
      I4 => \last_cnt_reg[4]\(3),
      I5 => \last_cnt_reg[4]\(4),
      O => D(3)
    );
\last_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(36),
      I1 => fifo_valid,
      I2 => m_axi_gmem2_WREADY,
      I3 => \^flying_req_reg\,
      O => p_8_in
    );
\last_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \in\(36),
      I1 => \last_cnt_reg[1]_0\,
      I2 => \last_cnt_reg[1]\,
      I3 => p_8_in,
      O => \last_cnt[4]_i_4_n_0\
    );
m_axi_gmem2_WVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => flying_req_reg_0,
      I1 => \last_cnt_reg[4]\(0),
      I2 => \last_cnt_reg[4]\(4),
      I3 => \last_cnt_reg[4]\(3),
      I4 => \last_cnt_reg[4]\(2),
      I5 => \last_cnt_reg[4]\(1),
      O => \^flying_req_reg\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_cnt_reg[1]\,
      I1 => \last_cnt_reg[1]_0\,
      O => push
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_0\(0),
      A1 => \dout_reg[36]_0\(1),
      A2 => \dout_reg[36]_0\(2),
      A3 => \dout_reg[36]_0\(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00FF80FF0000"
    )
        port map (
      I0 => \^q\(36),
      I1 => fifo_valid,
      I2 => m_axi_gmem2_WREADY,
      I3 => flying_req_reg_0,
      I4 => \data_p2_reg[2]\,
      I5 => \last_cnt_reg[4]\(0),
      O => \^req_en__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width is
  port (
    ap_done_reg : out STD_LOGIC;
    \return_r_preg_reg[3]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \return_r_preg_reg[3]_1\ : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_blk_pxl_width_U0_ap_continue : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__0_n_0\ : STD_LOGIC;
  signal return_r_preg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \return_r_preg[3]_i_1_n_0\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFF88880C00"
    )
        port map (
      I0 => return_r_preg(3),
      I1 => last_blk_pxl_width_U0_ap_continue,
      I2 => \return_r_preg_reg[3]_1\,
      I3 => AxiStream2Mat_U0_ap_start,
      I4 => \^ap_done_reg\,
      I5 => \SRL_SIG_reg[0][3]\,
      O => \return_r_preg_reg[3]_0\
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F400"
    )
        port map (
      I0 => \return_r_preg_reg[3]_1\,
      I1 => AxiStream2Mat_U0_ap_start,
      I2 => \^ap_done_reg\,
      I3 => ap_rst_n,
      I4 => last_blk_pxl_width_U0_ap_continue,
      O => \ap_done_reg_i_1__0_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__0_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\return_r_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => AxiStream2Mat_U0_ap_start,
      I2 => \return_r_preg_reg[3]_1\,
      I3 => return_r_preg(3),
      O => \return_r_preg[3]_i_1_n_0\
    );
\return_r_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \return_r_preg[3]_i_1_n_0\,
      Q => return_r_preg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width_1 is
  port (
    ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    \return_r_preg_reg[3]_0\ : out STD_LOGIC;
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_addrbound_U0_ap_ready : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg_reg : in STD_LOGIC;
    dout_c_full_n : in STD_LOGIC;
    \return_r_preg_reg[3]_1\ : in STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_entry_proc_U0_ap_ready : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    last_blk_pxl_width_1_U0_ap_continue : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width_1;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width_1 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_sync_Mat2AxiStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0 : STD_LOGIC;
  signal return_r_preg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \return_r_preg[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2 : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_1 : label is "soft_lutpair539";
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF8080808C"
    )
        port map (
      I0 => return_r_preg(3),
      I1 => last_blk_pxl_width_1_U0_ap_continue,
      I2 => \^ap_done_reg\,
      I3 => \return_r_preg_reg[3]_1\,
      I4 => \SRL_SIG_reg[0][3]\,
      I5 => \SRL_SIG_reg[0][3]_0\,
      O => \return_r_preg_reg[3]_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFAF2F0"
    )
        port map (
      I0 => ap_sync_entry_proc_U0_ap_ready,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg,
      I4 => \return_r_preg_reg[3]_1\,
      I5 => ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0,
      O => ap_done_reg_reg_0
    );
ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      I2 => ap_rst_n,
      O => ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA002000AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \return_r_preg_reg[3]_1\,
      I2 => \^ap_done_reg\,
      I3 => ap_sync_entry_proc_U0_ap_ready,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      I5 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      O => ap_rst_n_1
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => ap_rst_n,
      I3 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
      O => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A800A800A800"
    )
        port map (
      I0 => ap_sync_Mat2AxiStream_U0_ap_ready,
      I1 => Q(0),
      I2 => ap_sync_reg_addrbound_U0_ap_ready,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg_reg,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      I5 => dout_c_full_n,
      O => \^ap_cs_fsm_reg[2]\
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFEF0F0"
    )
        port map (
      I0 => \return_r_preg_reg[3]_1\,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      I2 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I3 => \^ap_done_reg\,
      I4 => ap_sync_entry_proc_U0_ap_ready,
      O => ap_sync_Mat2AxiStream_U0_ap_ready
    );
ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888008A8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \return_r_preg_reg[3]_1\,
      I2 => \^ap_done_reg\,
      I3 => ap_sync_entry_proc_U0_ap_ready,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      I5 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      O => ap_rst_n_0
    );
grp_Mat2Axi_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => grp_Mat2Axi_fu_62_ap_start_reg_reg_0(1),
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg_reg_0(0),
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\return_r_preg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \return_r_preg_reg[3]_1\,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      I2 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I3 => \^ap_done_reg\,
      I4 => return_r_preg(3),
      O => \return_r_preg[3]_i_1_n_0\
    );
\return_r_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \return_r_preg[3]_i_1_n_0\,
      Q => return_r_preg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_mul_16ns_16ns_32_3_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_clk : in STD_LOGIC;
    p_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_addrbound_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    p_channel_preg : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_mul_16ns_16ns_32_3_1;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_mul_16ns_16ns_32_3_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal buff0_reg_i_1_n_0 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__0\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__0\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__0\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__0\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__0\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__0\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__0\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_2__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__0\ : label is "soft_lutpair552";
begin
  E(0) <= \^e\(0);
  P(21 downto 0) <= \^p\(21 downto 0);
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(1),
      I2 => p_channel_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(1),
      I2 => p_channel_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(1),
      I2 => p_channel_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(1),
      I2 => p_channel_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => Q(1),
      I2 => p_channel_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => Q(1),
      I2 => p_channel_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(15),
      I1 => Q(1),
      I2 => p_channel_preg(15),
      O => D(15)
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(16),
      I1 => Q(1),
      I2 => p_channel_preg(16),
      O => D(16)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(17),
      I1 => Q(1),
      I2 => p_channel_preg(17),
      O => D(17)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(18),
      I1 => Q(1),
      I2 => p_channel_preg(18),
      O => D(18)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(19),
      I1 => Q(1),
      I2 => p_channel_preg(19),
      O => D(19)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(1),
      I2 => p_channel_preg(1),
      O => D(1)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(20),
      I1 => Q(1),
      I2 => p_channel_preg(20),
      O => D(20)
    );
\SRL_SIG[0][21]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(21),
      I1 => Q(1),
      I2 => p_channel_preg(21),
      O => D(21)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(1),
      I2 => p_channel_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(1),
      I2 => p_channel_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(1),
      I2 => p_channel_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(1),
      I2 => p_channel_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(1),
      I2 => p_channel_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(1),
      I2 => p_channel_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(1),
      I2 => p_channel_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(1),
      I2 => p_channel_preg(9),
      O => D(9)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => \in\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => p_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff0_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^e\(0),
      CEB2 => buff0_reg_i_1_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => buff0_reg_i_1_n_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_buff0_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => \^p\(21 downto 0),
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff0_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => buff0_reg_0,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      I2 => ap_sync_reg_addrbound_U0_ap_ready,
      I3 => Q(0),
      O => buff0_reg_i_1_n_0
    );
\trunc_ln1557_reg_87[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buff0_reg_1(0),
      I1 => out_mat_rows_channel_empty_n,
      I2 => out_mat_cols_channel_empty_n,
      I3 => img_out_c_empty_n,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_mul_32s_32s_32_2_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cols_c_empty_n_1 : in STD_LOGIC;
    rows_c_empty_n_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    AxiStream2MatStream_2_U0_ap_start : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_mul_32s_32s_32_2_1;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_mul_32s_32s_32_2_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bound_reg_122[19]_i_2_n_0\ : STD_LOGIC;
  signal \bound_reg_122[19]_i_3_n_0\ : STD_LOGIC;
  signal \bound_reg_122[19]_i_4_n_0\ : STD_LOGIC;
  signal \bound_reg_122[23]_i_2_n_0\ : STD_LOGIC;
  signal \bound_reg_122[23]_i_3_n_0\ : STD_LOGIC;
  signal \bound_reg_122[23]_i_4_n_0\ : STD_LOGIC;
  signal \bound_reg_122[23]_i_5_n_0\ : STD_LOGIC;
  signal \bound_reg_122[27]_i_2_n_0\ : STD_LOGIC;
  signal \bound_reg_122[27]_i_3_n_0\ : STD_LOGIC;
  signal \bound_reg_122[27]_i_4_n_0\ : STD_LOGIC;
  signal \bound_reg_122[27]_i_5_n_0\ : STD_LOGIC;
  signal \bound_reg_122[31]_i_2_n_0\ : STD_LOGIC;
  signal \bound_reg_122[31]_i_3_n_0\ : STD_LOGIC;
  signal \bound_reg_122[31]_i_4_n_0\ : STD_LOGIC;
  signal \bound_reg_122[31]_i_5_n_0\ : STD_LOGIC;
  signal \bound_reg_122_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \bound_reg_122_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_122_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_122_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_122_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \bound_reg_122_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_122_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_122_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_122_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \bound_reg_122_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_122_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_122_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \bound_reg_122_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \bound_reg_122_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \bound_reg_122_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_bound_reg_122_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bound_reg_122_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_122_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_122_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bound_reg_122_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  E(0) <= \^e\(0);
\bound_reg_122[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \bound_reg_122[19]_i_2_n_0\
    );
\bound_reg_122[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \bound_reg_122[19]_i_3_n_0\
    );
\bound_reg_122[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \bound_reg_122[19]_i_4_n_0\
    );
\bound_reg_122[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \bound_reg_122[23]_i_2_n_0\
    );
\bound_reg_122[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \bound_reg_122[23]_i_3_n_0\
    );
\bound_reg_122[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \bound_reg_122[23]_i_4_n_0\
    );
\bound_reg_122[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \bound_reg_122[23]_i_5_n_0\
    );
\bound_reg_122[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \bound_reg_122[27]_i_2_n_0\
    );
\bound_reg_122[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \bound_reg_122[27]_i_3_n_0\
    );
\bound_reg_122[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \bound_reg_122[27]_i_4_n_0\
    );
\bound_reg_122[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \bound_reg_122[27]_i_5_n_0\
    );
\bound_reg_122[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \bound_reg_122[31]_i_2_n_0\
    );
\bound_reg_122[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \bound_reg_122[31]_i_3_n_0\
    );
\bound_reg_122[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \bound_reg_122[31]_i_4_n_0\
    );
\bound_reg_122[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \bound_reg_122[31]_i_5_n_0\
    );
\bound_reg_122_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bound_reg_122_reg[19]_i_1_n_0\,
      CO(2) => \bound_reg_122_reg[19]_i_1_n_1\,
      CO(1) => \bound_reg_122_reg[19]_i_1_n_2\,
      CO(0) => \bound_reg_122_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \bound_reg_122[19]_i_2_n_0\,
      S(2) => \bound_reg_122[19]_i_3_n_0\,
      S(1) => \bound_reg_122[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\bound_reg_122_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_122_reg[19]_i_1_n_0\,
      CO(3) => \bound_reg_122_reg[23]_i_1_n_0\,
      CO(2) => \bound_reg_122_reg[23]_i_1_n_1\,
      CO(1) => \bound_reg_122_reg[23]_i_1_n_2\,
      CO(0) => \bound_reg_122_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \bound_reg_122[23]_i_2_n_0\,
      S(2) => \bound_reg_122[23]_i_3_n_0\,
      S(1) => \bound_reg_122[23]_i_4_n_0\,
      S(0) => \bound_reg_122[23]_i_5_n_0\
    );
\bound_reg_122_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_122_reg[23]_i_1_n_0\,
      CO(3) => \bound_reg_122_reg[27]_i_1_n_0\,
      CO(2) => \bound_reg_122_reg[27]_i_1_n_1\,
      CO(1) => \bound_reg_122_reg[27]_i_1_n_2\,
      CO(0) => \bound_reg_122_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \bound_reg_122[27]_i_2_n_0\,
      S(2) => \bound_reg_122[27]_i_3_n_0\,
      S(1) => \bound_reg_122[27]_i_4_n_0\,
      S(0) => \bound_reg_122[27]_i_5_n_0\
    );
\bound_reg_122_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bound_reg_122_reg[27]_i_1_n_0\,
      CO(3) => \NLW_bound_reg_122_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bound_reg_122_reg[31]_i_1_n_1\,
      CO(1) => \bound_reg_122_reg[31]_i_1_n_2\,
      CO(0) => \bound_reg_122_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \bound_reg_122[31]_i_2_n_0\,
      S(2) => \bound_reg_122[31]_i_3_n_0\,
      S(1) => \bound_reg_122[31]_i_4_n_0\,
      S(0) => \bound_reg_122[31]_i_5_n_0\
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff0_reg_0(31),
      B(16) => buff0_reg_0(31),
      B(15) => buff0_reg_0(31),
      B(14 downto 0) => buff0_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => cols_c_empty_n_1,
      I1 => rows_c_empty_n_0,
      I2 => Q(0),
      I3 => ap_done_reg,
      I4 => AxiStream2MatStream_2_U0_ap_start,
      O => \^e\(0)
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff0_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \out\(31),
      B(16) => \out\(31),
      B(15) => \out\(31),
      B(14 downto 0) => \out\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => buff0_reg_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_start_for_AxiStream2Mat_U0 is
  port (
    AxiStream2Mat_U0_ap_start : out STD_LOGIC;
    start_for_AxiStream2Mat_U0_full_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_start_for_AxiStream2Mat_U0;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_start_for_AxiStream2Mat_U0 is
  signal A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axistream2mat_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__11_n_0\ : STD_LOGIC;
  signal \full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_axistream2mat_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__11\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair30";
begin
  AxiStream2Mat_U0_ap_start <= \^axistream2mat_u0_ap_start\;
  start_for_AxiStream2Mat_U0_full_n <= \^start_for_axistream2mat_u0_full_n\;
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF000F0000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => start_once_reg,
      I4 => \empty_n_i_2__11_n_0\,
      I5 => \^axistream2mat_u0_ap_start\,
      O => \empty_n_i_1__5_n_0\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_Axi2Mat_fu_84_ap_start_reg,
      I1 => \^start_for_axistream2mat_u0_full_n\,
      I2 => start_once_reg,
      O => \empty_n_i_2__11_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_0\,
      Q => \^axistream2mat_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => start_once_reg,
      I3 => grp_Axi2Mat_fu_84_ap_start_reg,
      I4 => \^start_for_axistream2mat_u0_full_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \full_n_i_1__20_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_0\,
      Q => \^start_for_axistream2mat_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => \^start_for_axistream2mat_u0_full_n\,
      I1 => grp_Axi2Mat_fu_84_ap_start_reg,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => A(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBBBBBB42444444"
    )
        port map (
      I0 => A(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => start_once_reg,
      I3 => grp_Axi2Mat_fu_84_ap_start_reg,
      I4 => \^start_for_axistream2mat_u0_full_n\,
      I5 => A(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => A(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => A(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0 is
  port (
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start : out STD_LOGIC;
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    full_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0 is
  signal \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal \full_n_i_1__36_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^start_for_threshold_0_0_1080_1920_1_2_2_u0_full_n\ : STD_LOGIC;
begin
  Threshold_0_0_1080_1920_1_2_2_U0_ap_start <= \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\;
  start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n <= \^start_for_threshold_0_0_1080_1920_1_2_2_u0_full_n\;
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => full_n,
      I5 => \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\,
      O => \empty_n_i_1__21_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_0\,
      Q => \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFAAAAAAAA"
    )
        port map (
      I0 => full_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => mOutPtr16_out,
      I5 => \^start_for_threshold_0_0_1080_1920_1_2_2_u0_full_n\,
      O => \full_n_i_1__36_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_0\,
      Q => \^start_for_threshold_0_0_1080_1920_1_2_2_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F807F80807F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^threshold_0_0_1080_1920_1_2_2_u0_ap_start\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEF7FF10110800"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 is
  port (
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg : out STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 21 downto 0 );
    start_once_reg : in STD_LOGIC;
    start_for_AxiStream2Mat_U0_full_n : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 : in STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_c_1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal c_2_fu_98_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \c_2_fu_98_p2_carry__0_n_0\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__0_n_1\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__0_n_2\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__0_n_3\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__1_n_0\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__1_n_1\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__1_n_2\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__1_n_3\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__2_n_0\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__2_n_1\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__2_n_2\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__2_n_3\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__3_n_0\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__3_n_1\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__3_n_2\ : STD_LOGIC;
  signal \c_2_fu_98_p2_carry__3_n_3\ : STD_LOGIC;
  signal c_2_fu_98_p2_carry_n_0 : STD_LOGIC;
  signal c_2_fu_98_p2_carry_n_1 : STD_LOGIC;
  signal c_2_fu_98_p2_carry_n_2 : STD_LOGIC;
  signal c_2_fu_98_p2_carry_n_3 : STD_LOGIC;
  signal c_fu_56 : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[0]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[10]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[11]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[12]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[13]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[14]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[15]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[16]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[17]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[18]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[19]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[1]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[20]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[21]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[2]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[3]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[4]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[5]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[6]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[7]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[8]\ : STD_LOGIC;
  signal \c_fu_56_reg_n_0_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2 : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1021_fu_92_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1021_fu_92_p2_carry_n_3 : STD_LOGIC;
  signal \NLW_c_2_fu_98_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_2_fu_98_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1021_fu_92_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1021_fu_92_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of c_2_fu_98_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \c_2_fu_98_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \c_2_fu_98_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \c_2_fu_98_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \c_2_fu_98_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \c_2_fu_98_p2_carry__4\ : label is 35;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => gmem1_RVALID,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ldata_full_n,
      O => push_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ldata_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => gmem1_RVALID,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA2A2A2AA"
    )
        port map (
      I0 => gmem1_RVALID,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => flow_control_loop_pipe_sequential_init_U_n_1,
      O => \bus_wide_gen.data_valid_reg\
    );
c_2_fu_98_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => c_2_fu_98_p2_carry_n_0,
      CO(2) => c_2_fu_98_p2_carry_n_1,
      CO(1) => c_2_fu_98_p2_carry_n_2,
      CO(0) => c_2_fu_98_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_c_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_2_fu_98_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_c_1(4 downto 1)
    );
\c_2_fu_98_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => c_2_fu_98_p2_carry_n_0,
      CO(3) => \c_2_fu_98_p2_carry__0_n_0\,
      CO(2) => \c_2_fu_98_p2_carry__0_n_1\,
      CO(1) => \c_2_fu_98_p2_carry__0_n_2\,
      CO(0) => \c_2_fu_98_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_2_fu_98_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_c_1(8 downto 5)
    );
\c_2_fu_98_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_2_fu_98_p2_carry__0_n_0\,
      CO(3) => \c_2_fu_98_p2_carry__1_n_0\,
      CO(2) => \c_2_fu_98_p2_carry__1_n_1\,
      CO(1) => \c_2_fu_98_p2_carry__1_n_2\,
      CO(0) => \c_2_fu_98_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_2_fu_98_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_c_1(12 downto 9)
    );
\c_2_fu_98_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_2_fu_98_p2_carry__1_n_0\,
      CO(3) => \c_2_fu_98_p2_carry__2_n_0\,
      CO(2) => \c_2_fu_98_p2_carry__2_n_1\,
      CO(1) => \c_2_fu_98_p2_carry__2_n_2\,
      CO(0) => \c_2_fu_98_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_2_fu_98_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_c_1(16 downto 13)
    );
\c_2_fu_98_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_2_fu_98_p2_carry__2_n_0\,
      CO(3) => \c_2_fu_98_p2_carry__3_n_0\,
      CO(2) => \c_2_fu_98_p2_carry__3_n_1\,
      CO(1) => \c_2_fu_98_p2_carry__3_n_2\,
      CO(0) => \c_2_fu_98_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => c_2_fu_98_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_c_1(20 downto 17)
    );
\c_2_fu_98_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_2_fu_98_p2_carry__3_n_0\,
      CO(3 downto 0) => \NLW_c_2_fu_98_p2_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_c_2_fu_98_p2_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => c_2_fu_98_p2(21),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_c_1(21)
    );
\c_fu_56_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(0),
      Q => \c_fu_56_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(10),
      Q => \c_fu_56_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(11),
      Q => \c_fu_56_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(12),
      Q => \c_fu_56_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(13),
      Q => \c_fu_56_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(14),
      Q => \c_fu_56_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(15),
      Q => \c_fu_56_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(16),
      Q => \c_fu_56_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(17),
      Q => \c_fu_56_reg_n_0_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(18),
      Q => \c_fu_56_reg_n_0_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(19),
      Q => \c_fu_56_reg_n_0_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(1),
      Q => \c_fu_56_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(20),
      Q => \c_fu_56_reg_n_0_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(21),
      Q => \c_fu_56_reg_n_0_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(2),
      Q => \c_fu_56_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(3),
      Q => \c_fu_56_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(4),
      Q => \c_fu_56_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(5),
      Q => \c_fu_56_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(6),
      Q => \c_fu_56_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(7),
      Q => \c_fu_56_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(8),
      Q => \c_fu_56_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
\c_fu_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => c_fu_56,
      D => c_2_fu_98_p2(9),
      Q => \c_fu_56_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_3
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_24
     port map (
      CO(0) => icmp_ln1021_fu_92_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => c_fu_56,
      P(21 downto 0) => P(21 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm_reg[12]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0(0) => c_2_fu_98_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_c_1(21 downto 0) => ap_sig_allocacmp_c_1(21 downto 0),
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0,
      \bus_wide_gen.data_valid_reg\ => flow_control_loop_pipe_sequential_init_U_n_1,
      \c_fu_56_reg[21]\(21) => \c_fu_56_reg_n_0_[21]\,
      \c_fu_56_reg[21]\(20) => \c_fu_56_reg_n_0_[20]\,
      \c_fu_56_reg[21]\(19) => \c_fu_56_reg_n_0_[19]\,
      \c_fu_56_reg[21]\(18) => \c_fu_56_reg_n_0_[18]\,
      \c_fu_56_reg[21]\(17) => \c_fu_56_reg_n_0_[17]\,
      \c_fu_56_reg[21]\(16) => \c_fu_56_reg_n_0_[16]\,
      \c_fu_56_reg[21]\(15) => \c_fu_56_reg_n_0_[15]\,
      \c_fu_56_reg[21]\(14) => \c_fu_56_reg_n_0_[14]\,
      \c_fu_56_reg[21]\(13) => \c_fu_56_reg_n_0_[13]\,
      \c_fu_56_reg[21]\(12) => \c_fu_56_reg_n_0_[12]\,
      \c_fu_56_reg[21]\(11) => \c_fu_56_reg_n_0_[11]\,
      \c_fu_56_reg[21]\(10) => \c_fu_56_reg_n_0_[10]\,
      \c_fu_56_reg[21]\(9) => \c_fu_56_reg_n_0_[9]\,
      \c_fu_56_reg[21]\(8) => \c_fu_56_reg_n_0_[8]\,
      \c_fu_56_reg[21]\(7) => \c_fu_56_reg_n_0_[7]\,
      \c_fu_56_reg[21]\(6) => \c_fu_56_reg_n_0_[6]\,
      \c_fu_56_reg[21]\(5) => \c_fu_56_reg_n_0_[5]\,
      \c_fu_56_reg[21]\(4) => \c_fu_56_reg_n_0_[4]\,
      \c_fu_56_reg[21]\(3) => \c_fu_56_reg_n_0_[3]\,
      \c_fu_56_reg[21]\(2) => \c_fu_56_reg_n_0_[2]\,
      \c_fu_56_reg[21]\(1) => \c_fu_56_reg_n_0_[1]\,
      \c_fu_56_reg[21]\(0) => \c_fu_56_reg_n_0_[0]\,
      gmem1_RVALID => gmem1_RVALID,
      grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready,
      grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg => grp_Axi2Mat_fu_84_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg_reg(1 downto 0) => grp_Axi2Mat_fu_84_ap_start_reg_reg(1 downto 0),
      grp_Axi2Mat_fu_84_ap_start_reg_reg_0 => grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
      ldata_full_n => ldata_full_n,
      mul_ln1021_reg_179_reg(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      mul_ln1021_reg_179_reg(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      mul_ln1021_reg_179_reg(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      mul_ln1021_reg_179_reg(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      start_for_AxiStream2Mat_U0_full_n => start_for_AxiStream2Mat_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_once_reg_reg
    );
\gmem1_addr_read_reg_131[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ldata_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => gmem1_RVALID,
      O => ap_block_pp0_stage0_subdone
    );
\gmem1_addr_read_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(0),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(0),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(1),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(1),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(2),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(2),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(3),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(3),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(4),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(4),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(5),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(5),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(6),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(6),
      R => '0'
    );
\gmem1_addr_read_reg_131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \gmem1_addr_read_reg_131_reg[7]_1\(7),
      Q => \gmem1_addr_read_reg_131_reg[7]_0\(7),
      R => '0'
    );
icmp_ln1021_fu_92_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1021_fu_92_p2_carry_n_0,
      CO(2) => icmp_ln1021_fu_92_p2_carry_n_1,
      CO(1) => icmp_ln1021_fu_92_p2_carry_n_2,
      CO(0) => icmp_ln1021_fu_92_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1021_fu_92_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_11
    );
\icmp_ln1021_fu_92_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1021_fu_92_p2_carry_n_0,
      CO(3) => icmp_ln1021_fu_92_p2,
      CO(2) => \icmp_ln1021_fu_92_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1021_fu_92_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1021_fu_92_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1021_fu_92_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_37
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is
  port (
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    we : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_58_reg[2]_0\ : out STD_LOGIC;
    \i_fu_58_reg[21]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_fu_58_reg[5]_0\ : out STD_LOGIC;
    \i_fu_58_reg[8]_0\ : out STD_LOGIC;
    \i_fu_58_reg[11]_0\ : out STD_LOGIC;
    \i_fu_58_reg[14]_0\ : out STD_LOGIC;
    \i_fu_58_reg[17]_0\ : out STD_LOGIC;
    \i_fu_58_reg[20]_0\ : out STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_58_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_4 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1_0 : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ : in STD_LOGIC;
    \ldata_read_reg_135_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 is
  signal add_ln1379_fu_102_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \add_ln1379_fu_102_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln1379_fu_102_p2_carry__3_n_3\ : STD_LOGIC;
  signal add_ln1379_fu_102_p2_carry_n_0 : STD_LOGIC;
  signal add_ln1379_fu_102_p2_carry_n_1 : STD_LOGIC;
  signal add_ln1379_fu_102_p2_carry_n_2 : STD_LOGIC;
  signal add_ln1379_fu_102_p2_carry_n_3 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^empty_n_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready : STD_LOGIC;
  signal i_fu_58 : STD_LOGIC;
  signal \^i_fu_58_reg[21]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_fu_58_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[16]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[17]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[19]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[20]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_0_[8]\ : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2 : STD_LOGIC;
  signal \icmp_ln1379_fu_96_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1379_fu_96_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1379_fu_96_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2_carry_n_3 : STD_LOGIC;
  signal \NLW_add_ln1379_fu_102_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln1379_fu_102_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1379_fu_96_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1379_fu_96_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln1379_fu_102_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1379_fu_102_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1379_fu_102_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1379_fu_102_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1379_fu_102_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1379_fu_102_p2_carry__4\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__7\ : label is "soft_lutpair488";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  empty_n_reg <= \^empty_n_reg\;
  full_n_reg <= \^full_n_reg\;
  \i_fu_58_reg[21]_0\(7 downto 0) <= \^i_fu_58_reg[21]_0\(7 downto 0);
add_ln1379_fu_102_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln1379_fu_102_p2_carry_n_0,
      CO(2) => add_ln1379_fu_102_p2_carry_n_1,
      CO(1) => add_ln1379_fu_102_p2_carry_n_2,
      CO(0) => add_ln1379_fu_102_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_i_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1379_fu_102_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_i_1(4 downto 1)
    );
\add_ln1379_fu_102_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln1379_fu_102_p2_carry_n_0,
      CO(3) => \add_ln1379_fu_102_p2_carry__0_n_0\,
      CO(2) => \add_ln1379_fu_102_p2_carry__0_n_1\,
      CO(1) => \add_ln1379_fu_102_p2_carry__0_n_2\,
      CO(0) => \add_ln1379_fu_102_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1379_fu_102_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_i_1(8 downto 5)
    );
\add_ln1379_fu_102_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1379_fu_102_p2_carry__0_n_0\,
      CO(3) => \add_ln1379_fu_102_p2_carry__1_n_0\,
      CO(2) => \add_ln1379_fu_102_p2_carry__1_n_1\,
      CO(1) => \add_ln1379_fu_102_p2_carry__1_n_2\,
      CO(0) => \add_ln1379_fu_102_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1379_fu_102_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_i_1(12 downto 9)
    );
\add_ln1379_fu_102_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1379_fu_102_p2_carry__1_n_0\,
      CO(3) => \add_ln1379_fu_102_p2_carry__2_n_0\,
      CO(2) => \add_ln1379_fu_102_p2_carry__2_n_1\,
      CO(1) => \add_ln1379_fu_102_p2_carry__2_n_2\,
      CO(0) => \add_ln1379_fu_102_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1379_fu_102_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_i_1(16 downto 13)
    );
\add_ln1379_fu_102_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1379_fu_102_p2_carry__2_n_0\,
      CO(3) => \add_ln1379_fu_102_p2_carry__3_n_0\,
      CO(2) => \add_ln1379_fu_102_p2_carry__3_n_1\,
      CO(1) => \add_ln1379_fu_102_p2_carry__3_n_2\,
      CO(0) => \add_ln1379_fu_102_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1379_fu_102_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_i_1(20 downto 17)
    );
\add_ln1379_fu_102_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1379_fu_102_p2_carry__3_n_0\,
      CO(3 downto 0) => \NLW_add_ln1379_fu_102_p2_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln1379_fu_102_p2_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1379_fu_102_p2(21),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_i_1(21)
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \^empty_n_reg\,
      I3 => ap_done_cache_reg,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => gmem2_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ldata_empty_n,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => icmp_ln1379_fu_96_p2,
      I1 => ldata_empty_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => gmem2_WREADY,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_done_cache_reg,
      O => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_8
     port map (
      CO(0) => icmp_ln1379_fu_96_p2,
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_cache_reg_1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1(0) => add_ln1379_fu_102_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_1(21 downto 0) => ap_sig_allocacmp_i_1(21 downto 0),
      empty_n_reg => \^empty_n_reg\,
      gmem2_WREADY => gmem2_WREADY,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg,
      \i_fu_58_reg[11]\ => \i_fu_58_reg[11]_0\,
      \i_fu_58_reg[14]\ => \i_fu_58_reg[14]_0\,
      \i_fu_58_reg[17]\ => \i_fu_58_reg[17]_0\,
      \i_fu_58_reg[20]\ => \i_fu_58_reg[20]_0\,
      \i_fu_58_reg[21]\(21) => \^i_fu_58_reg[21]_0\(7),
      \i_fu_58_reg[21]\(20) => \i_fu_58_reg_n_0_[20]\,
      \i_fu_58_reg[21]\(19) => \i_fu_58_reg_n_0_[19]\,
      \i_fu_58_reg[21]\(18) => \^i_fu_58_reg[21]_0\(6),
      \i_fu_58_reg[21]\(17) => \i_fu_58_reg_n_0_[17]\,
      \i_fu_58_reg[21]\(16) => \i_fu_58_reg_n_0_[16]\,
      \i_fu_58_reg[21]\(15) => \^i_fu_58_reg[21]_0\(5),
      \i_fu_58_reg[21]\(14) => \i_fu_58_reg_n_0_[14]\,
      \i_fu_58_reg[21]\(13) => \i_fu_58_reg_n_0_[13]\,
      \i_fu_58_reg[21]\(12) => \^i_fu_58_reg[21]_0\(4),
      \i_fu_58_reg[21]\(11) => \i_fu_58_reg_n_0_[11]\,
      \i_fu_58_reg[21]\(10) => \i_fu_58_reg_n_0_[10]\,
      \i_fu_58_reg[21]\(9) => \^i_fu_58_reg[21]_0\(3),
      \i_fu_58_reg[21]\(8) => \i_fu_58_reg_n_0_[8]\,
      \i_fu_58_reg[21]\(7) => \i_fu_58_reg_n_0_[7]\,
      \i_fu_58_reg[21]\(6) => \^i_fu_58_reg[21]_0\(2),
      \i_fu_58_reg[21]\(5) => \i_fu_58_reg_n_0_[5]\,
      \i_fu_58_reg[21]\(4) => \i_fu_58_reg_n_0_[4]\,
      \i_fu_58_reg[21]\(3) => \^i_fu_58_reg[21]_0\(1),
      \i_fu_58_reg[21]\(2) => \i_fu_58_reg_n_0_[2]\,
      \i_fu_58_reg[21]\(1) => \i_fu_58_reg_n_0_[1]\,
      \i_fu_58_reg[21]\(0) => \^i_fu_58_reg[21]_0\(0),
      \i_fu_58_reg[2]\ => \i_fu_58_reg[2]_0\,
      \i_fu_58_reg[5]\ => \i_fu_58_reg[5]_0\,
      \i_fu_58_reg[8]\ => \i_fu_58_reg[8]_0\,
      \icmp_ln1379_fu_96_p2_carry__0_i_2\ => \icmp_ln1379_fu_96_p2_carry__0_i_2\,
      \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_2_0\,
      \icmp_ln1379_fu_96_p2_carry__0_i_3\ => \icmp_ln1379_fu_96_p2_carry__0_i_3\,
      \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_3_0\,
      \icmp_ln1379_fu_96_p2_carry__0_i_4\ => \icmp_ln1379_fu_96_p2_carry__0_i_4\,
      \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_4_0\,
      icmp_ln1379_fu_96_p2_carry_i_1 => icmp_ln1379_fu_96_p2_carry_i_1,
      icmp_ln1379_fu_96_p2_carry_i_1_0 => icmp_ln1379_fu_96_p2_carry_i_1_0,
      icmp_ln1379_fu_96_p2_carry_i_2 => icmp_ln1379_fu_96_p2_carry_i_2,
      icmp_ln1379_fu_96_p2_carry_i_2_0 => icmp_ln1379_fu_96_p2_carry_i_2_0,
      icmp_ln1379_fu_96_p2_carry_i_3 => icmp_ln1379_fu_96_p2_carry_i_3,
      icmp_ln1379_fu_96_p2_carry_i_3_0 => icmp_ln1379_fu_96_p2_carry_i_3_0,
      icmp_ln1379_fu_96_p2_carry_i_4 => icmp_ln1379_fu_96_p2_carry_i_4,
      icmp_ln1379_fu_96_p2_carry_i_4_0 => icmp_ln1379_fu_96_p2_carry_i_4_0,
      ldata_empty_n => ldata_empty_n
    );
grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache_reg,
      I2 => \^empty_n_reg\,
      I3 => icmp_ln1379_fu_96_p2,
      O => \ap_CS_fsm_reg[2]\
    );
\i_fu_58[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0BB0000"
    )
        port map (
      I0 => ldata_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => gmem2_WREADY,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_done_cache_reg,
      I5 => icmp_ln1379_fu_96_p2,
      O => i_fu_58
    );
\i_fu_58_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(0),
      Q => \^i_fu_58_reg[21]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(10),
      Q => \i_fu_58_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(11),
      Q => \i_fu_58_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(12),
      Q => \^i_fu_58_reg[21]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(13),
      Q => \i_fu_58_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(14),
      Q => \i_fu_58_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(15),
      Q => \^i_fu_58_reg[21]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(16),
      Q => \i_fu_58_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(17),
      Q => \i_fu_58_reg_n_0_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(18),
      Q => \^i_fu_58_reg[21]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(19),
      Q => \i_fu_58_reg_n_0_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(1),
      Q => \i_fu_58_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(20),
      Q => \i_fu_58_reg_n_0_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(21),
      Q => \^i_fu_58_reg[21]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(2),
      Q => \i_fu_58_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(3),
      Q => \^i_fu_58_reg[21]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(4),
      Q => \i_fu_58_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(5),
      Q => \i_fu_58_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(6),
      Q => \^i_fu_58_reg[21]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(7),
      Q => \i_fu_58_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(8),
      Q => \i_fu_58_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\i_fu_58_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_58,
      D => add_ln1379_fu_102_p2(9),
      Q => \^i_fu_58_reg[21]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
icmp_ln1379_fu_96_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1379_fu_96_p2_carry_n_0,
      CO(2) => icmp_ln1379_fu_96_p2_carry_n_1,
      CO(1) => icmp_ln1379_fu_96_p2_carry_n_2,
      CO(0) => icmp_ln1379_fu_96_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1379_fu_96_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln1379_fu_96_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1379_fu_96_p2_carry_n_0,
      CO(3) => icmp_ln1379_fu_96_p2,
      CO(2) => \icmp_ln1379_fu_96_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1379_fu_96_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1379_fu_96_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1379_fu_96_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \i_fu_58_reg[0]_0\(3 downto 0)
    );
\ldata_read_reg_135[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => gmem2_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ldata_empty_n,
      O => ap_block_pp0_stage0_subdone
    );
\ldata_read_reg_135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(0),
      Q => m_axi_gmem2_WDATA(0),
      R => '0'
    );
\ldata_read_reg_135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(1),
      Q => m_axi_gmem2_WDATA(1),
      R => '0'
    );
\ldata_read_reg_135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(2),
      Q => m_axi_gmem2_WDATA(2),
      R => '0'
    );
\ldata_read_reg_135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(3),
      Q => m_axi_gmem2_WDATA(3),
      R => '0'
    );
\ldata_read_reg_135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(4),
      Q => m_axi_gmem2_WDATA(4),
      R => '0'
    );
\ldata_read_reg_135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(5),
      Q => m_axi_gmem2_WDATA(5),
      R => '0'
    );
\ldata_read_reg_135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(6),
      Q => m_axi_gmem2_WDATA(6),
      R => '0'
    );
\ldata_read_reg_135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ldata_read_reg_135_reg[7]_0\(7),
      Q => m_axi_gmem2_WDATA(7),
      R => '0'
    );
\mOutPtr[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ldata_empty_n,
      I3 => gmem2_WREADY,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[3]\
    );
\mOutPtr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => pop,
      O => mOutPtr18_out
    );
mem_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_n_reg\,
      O => we
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => gmem2_WREADY,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => mem_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \^empty_n_reg\,
      O => \^full_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow is
  port (
    icmp_ln1071_reg_756 : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    last_blk_width_read_reg_110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_ready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AxiStream2MatStream_2_U0_ap_start : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    \icmp_ln1054_reg_693_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bLast_width_reg_697_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln1084_reg_705_reg[0]__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sub3_reg_132 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \val_fu_96_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \shl_ln1071_reg_774_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow is
  signal \_inferred__1/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__5_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry__6_n_7\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_4\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_5\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_6\ : STD_LOGIC;
  signal \_inferred__1/i___2_carry_n_7\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bLast_width_fu_209_p2_carry__1_n_3\ : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_n_0 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_n_1 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_n_2 : STD_LOGIC;
  signal bLast_width_fu_209_p2_carry_n_3 : STD_LOGIC;
  signal bLast_width_reg_697 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready : STD_LOGIC;
  signal \i___2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8_n_0\ : STD_LOGIC;
  signal i_fu_88 : STD_LOGIC;
  signal \i_fu_88[0]_i_3_n_0\ : STD_LOGIC;
  signal i_fu_88_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_fu_88_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2 : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1054_fu_198_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1054_fu_198_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1054_reg_693 : STD_LOGIC;
  signal icmp_ln1054_reg_693_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1054_reg_693_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1065_fu_270_p2 : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry__2_n_3\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_n_0\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_n_1\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_n_2\ : STD_LOGIC;
  signal \icmp_ln1065_fu_270_p2__0_carry_n_3\ : STD_LOGIC;
  signal icmp_ln1065_reg_709 : STD_LOGIC;
  signal icmp_ln1065_reg_709_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1066_reg_734[0]_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln1066_reg_734_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln1066_reg_734_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2 : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1071_fu_353_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1071_fu_353_p2_carry_n_3 : STD_LOGIC;
  signal \^icmp_ln1071_reg_756\ : STD_LOGIC;
  signal icmp_ln1071_reg_756_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2 : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_6\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_10_n_7\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_6\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_10_n_7\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1074_fu_304_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_4 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_6 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_10_n_7 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_11_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_11_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_11_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_4 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_6 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_12_n_7 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_4 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_6 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_13_n_7 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_14_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_14_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_14_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_15_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_16_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_17_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_18_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_19_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_20_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_21_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_22_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_23_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_24_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_25_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_26_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_27_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_28_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_29_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_30_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_31_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_32_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_33_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_34_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_35_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_36_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1074_fu_304_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1074_reg_713 : STD_LOGIC;
  signal icmp_ln1074_reg_713_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2 : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1084_fu_214_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1084_fu_214_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal icmp_ln1084_reg_705_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln1084_reg_705_reg[0]__0_n_0\ : STD_LOGIC;
  signal j_fu_92 : STD_LOGIC;
  signal \j_fu_92[0]_i_3_n_0\ : STD_LOGIC;
  signal j_fu_92_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_fu_92_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_fu_92_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal last_blk_width_cast3_cast_reg_688 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal localbuffer_reg_769 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln1074_reg_764 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \lshr_ln1074_reg_764[7]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rem_fu_84 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \rem_fu_84[31]_i_2_n_0\ : STD_LOGIC;
  signal shl_ln1071_reg_774 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shl_ln1071_reg_774[6]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln1074_1_fu_298_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal val_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal val_fu_96_0 : STD_LOGIC;
  signal \NLW__inferred__1/i___2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i___2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_bLast_width_fu_209_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_width_fu_209_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_width_fu_209_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bLast_width_fu_209_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_fu_88_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1054_fu_198_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1054_fu_198_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1054_fu_198_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1054_fu_198_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1065_fu_270_p2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1065_fu_270_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1065_fu_270_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1065_fu_270_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1065_fu_270_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1071_fu_353_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1071_fu_353_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1071_fu_353_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1071_fu_353_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1071_fu_353_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1074_fu_304_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1084_fu_214_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_214_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_214_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1084_fu_214_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_fu_92_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i___2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter4_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter5_i_1 : label is "soft_lutpair23";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl2 : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_loop_exit_ready_pp0_iter3_reg_reg_srl2 ";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i___2_carry_i_8\ : label is "soft_lutpair22";
  attribute ADDER_THRESHOLD of \i_fu_88_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1054_fu_198_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1054_fu_198_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1054_fu_198_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1054_fu_198_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1065_fu_270_p2__0_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1065_fu_270_p2__0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1065_fu_270_p2__0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1065_fu_270_p2__0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1071_fu_353_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1071_fu_353_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1071_fu_353_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1071_fu_353_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1074_fu_304_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__0_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__0_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__0_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__0_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__1_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__1_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__1_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__1_i_9\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__2_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln1074_fu_304_p2_carry__2_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1074_fu_304_p2_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1074_fu_304_p2_carry_i_11 : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1074_fu_304_p2_carry_i_12 : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1074_fu_304_p2_carry_i_13 : label is 35;
  attribute ADDER_THRESHOLD of icmp_ln1074_fu_304_p2_carry_i_14 : label is 35;
  attribute COMPARATOR_THRESHOLD of icmp_ln1084_fu_214_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_214_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_214_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1084_fu_214_p2_carry__2\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_705_pp0_iter3_reg_reg ";
  attribute srl_name of \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2 ";
  attribute ADDER_THRESHOLD of \j_fu_92_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_fu_92_reg[8]_i_1\ : label is 11;
begin
  icmp_ln1071_reg_756 <= \^icmp_ln1071_reg_756\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      I2 => icmp_ln1084_reg_705_pp0_iter4_reg,
      I3 => ap_enable_reg_pp0_iter5,
      I4 => \SRL_SIG_reg[1][0]\(2),
      I5 => Q(3),
      O => push_0
    );
\_inferred__1/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i___2_carry_n_0\,
      CO(2) => \_inferred__1/i___2_carry_n_1\,
      CO(1) => \_inferred__1/i___2_carry_n_2\,
      CO(0) => \_inferred__1/i___2_carry_n_3\,
      CYINIT => \i___2_carry_i_1_n_0\,
      DI(3) => \i___2_carry_i_2_n_0\,
      DI(2) => '0',
      DI(1) => \i___2_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \_inferred__1/i___2_carry_n_4\,
      O(2) => \_inferred__1/i___2_carry_n_5\,
      O(1) => \_inferred__1/i___2_carry_n_6\,
      O(0) => \_inferred__1/i___2_carry_n_7\,
      S(3) => \i___2_carry_i_4_n_0\,
      S(2) => \i___2_carry_i_5_n_0\,
      S(1) => \i___2_carry_i_6_n_0\,
      S(0) => \i___2_carry_i_7_n_0\
    );
\_inferred__1/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry_n_0\,
      CO(3) => \_inferred__1/i___2_carry__0_n_0\,
      CO(2) => \_inferred__1/i___2_carry__0_n_1\,
      CO(1) => \_inferred__1/i___2_carry__0_n_2\,
      CO(0) => \_inferred__1/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__0_i_1_n_0\,
      DI(2) => \i___2_carry__0_i_2_n_0\,
      DI(1) => \i___2_carry__0_i_3_n_0\,
      DI(0) => \i___2_carry__0_i_4_n_0\,
      O(3) => \_inferred__1/i___2_carry__0_n_4\,
      O(2) => \_inferred__1/i___2_carry__0_n_5\,
      O(1) => \_inferred__1/i___2_carry__0_n_6\,
      O(0) => \_inferred__1/i___2_carry__0_n_7\,
      S(3) => \i___2_carry__0_i_5_n_0\,
      S(2) => \i___2_carry__0_i_6_n_0\,
      S(1) => \i___2_carry__0_i_7_n_0\,
      S(0) => \i___2_carry__0_i_8_n_0\
    );
\_inferred__1/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__0_n_0\,
      CO(3) => \_inferred__1/i___2_carry__1_n_0\,
      CO(2) => \_inferred__1/i___2_carry__1_n_1\,
      CO(1) => \_inferred__1/i___2_carry__1_n_2\,
      CO(0) => \_inferred__1/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rem_fu_84(13 downto 10),
      O(3) => \_inferred__1/i___2_carry__1_n_4\,
      O(2) => \_inferred__1/i___2_carry__1_n_5\,
      O(1) => \_inferred__1/i___2_carry__1_n_6\,
      O(0) => \_inferred__1/i___2_carry__1_n_7\,
      S(3) => \i___2_carry__1_i_1_n_0\,
      S(2) => \i___2_carry__1_i_2_n_0\,
      S(1) => \i___2_carry__1_i_3_n_0\,
      S(0) => \i___2_carry__1_i_4_n_0\
    );
\_inferred__1/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__1_n_0\,
      CO(3) => \_inferred__1/i___2_carry__2_n_0\,
      CO(2) => \_inferred__1/i___2_carry__2_n_1\,
      CO(1) => \_inferred__1/i___2_carry__2_n_2\,
      CO(0) => \_inferred__1/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rem_fu_84(17 downto 14),
      O(3) => \_inferred__1/i___2_carry__2_n_4\,
      O(2) => \_inferred__1/i___2_carry__2_n_5\,
      O(1) => \_inferred__1/i___2_carry__2_n_6\,
      O(0) => \_inferred__1/i___2_carry__2_n_7\,
      S(3) => \i___2_carry__2_i_1_n_0\,
      S(2) => \i___2_carry__2_i_2_n_0\,
      S(1) => \i___2_carry__2_i_3_n_0\,
      S(0) => \i___2_carry__2_i_4_n_0\
    );
\_inferred__1/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__2_n_0\,
      CO(3) => \_inferred__1/i___2_carry__3_n_0\,
      CO(2) => \_inferred__1/i___2_carry__3_n_1\,
      CO(1) => \_inferred__1/i___2_carry__3_n_2\,
      CO(0) => \_inferred__1/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rem_fu_84(21 downto 18),
      O(3) => \_inferred__1/i___2_carry__3_n_4\,
      O(2) => \_inferred__1/i___2_carry__3_n_5\,
      O(1) => \_inferred__1/i___2_carry__3_n_6\,
      O(0) => \_inferred__1/i___2_carry__3_n_7\,
      S(3) => \i___2_carry__3_i_1_n_0\,
      S(2) => \i___2_carry__3_i_2_n_0\,
      S(1) => \i___2_carry__3_i_3_n_0\,
      S(0) => \i___2_carry__3_i_4_n_0\
    );
\_inferred__1/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__3_n_0\,
      CO(3) => \_inferred__1/i___2_carry__4_n_0\,
      CO(2) => \_inferred__1/i___2_carry__4_n_1\,
      CO(1) => \_inferred__1/i___2_carry__4_n_2\,
      CO(0) => \_inferred__1/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rem_fu_84(25 downto 22),
      O(3) => \_inferred__1/i___2_carry__4_n_4\,
      O(2) => \_inferred__1/i___2_carry__4_n_5\,
      O(1) => \_inferred__1/i___2_carry__4_n_6\,
      O(0) => \_inferred__1/i___2_carry__4_n_7\,
      S(3) => \i___2_carry__4_i_1_n_0\,
      S(2) => \i___2_carry__4_i_2_n_0\,
      S(1) => \i___2_carry__4_i_3_n_0\,
      S(0) => \i___2_carry__4_i_4_n_0\
    );
\_inferred__1/i___2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__4_n_0\,
      CO(3) => \_inferred__1/i___2_carry__5_n_0\,
      CO(2) => \_inferred__1/i___2_carry__5_n_1\,
      CO(1) => \_inferred__1/i___2_carry__5_n_2\,
      CO(0) => \_inferred__1/i___2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rem_fu_84(29 downto 26),
      O(3) => \_inferred__1/i___2_carry__5_n_4\,
      O(2) => \_inferred__1/i___2_carry__5_n_5\,
      O(1) => \_inferred__1/i___2_carry__5_n_6\,
      O(0) => \_inferred__1/i___2_carry__5_n_7\,
      S(3) => \i___2_carry__5_i_1_n_0\,
      S(2) => \i___2_carry__5_i_2_n_0\,
      S(1) => \i___2_carry__5_i_3_n_0\,
      S(0) => \i___2_carry__5_i_4_n_0\
    );
\_inferred__1/i___2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___2_carry__5_n_0\,
      CO(3 downto 0) => \NLW__inferred__1/i___2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW__inferred__1/i___2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \_inferred__1/i___2_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \i___2_carry__6_i_1_n_0\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808A008"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      I2 => flow_control_loop_pipe_sequential_init_U_n_5,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln1054_fu_198_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => icmp_ln1054_reg_693,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => flow_control_loop_pipe_sequential_init_U_n_5,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5,
      O => ap_enable_reg_pp0_iter5_i_1_n_0
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_0,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln1054_fu_198_p2,
      I1 => ap_enable_reg_pp0_iter1,
      O => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready
    );
\ap_loop_exit_ready_pp0_iter4_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAACCCC00000000"
    )
        port map (
      I0 => shl_ln1071_reg_774(0),
      I1 => localbuffer_reg_769(0),
      I2 => icmp_ln1066_reg_734_pp0_iter3_reg,
      I3 => icmp_ln1071_reg_756_pp0_iter3_reg,
      I4 => icmp_ln1065_reg_709_pp0_iter3_reg,
      I5 => icmp_ln1054_reg_693_pp0_iter3_reg,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0\,
      I1 => lshr_ln1074_reg_764(1),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(1),
      I4 => localbuffer_reg_769(1),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1054_reg_693_pp0_iter3_reg,
      I1 => icmp_ln1065_reg_709_pp0_iter3_reg,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(2),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(2),
      I4 => localbuffer_reg_769(2),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(3),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(3),
      I4 => localbuffer_reg_769(3),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(4),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(4),
      I4 => localbuffer_reg_769(4),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(5),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(5),
      I4 => localbuffer_reg_769(5),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(6),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(6),
      I4 => localbuffer_reg_769(6),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\,
      I1 => lshr_ln1074_reg_764(7),
      I2 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\,
      I3 => shl_ln1071_reg_774(7),
      I4 => localbuffer_reg_769(7),
      I5 => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1065_reg_709_pp0_iter3_reg,
      I1 => icmp_ln1054_reg_693_pp0_iter3_reg,
      I2 => icmp_ln1074_reg_713_pp0_iter3_reg,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln1065_reg_709_pp0_iter3_reg,
      I1 => icmp_ln1054_reg_693_pp0_iter3_reg,
      I2 => icmp_ln1071_reg_756_pp0_iter3_reg,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => icmp_ln1066_reg_734_pp0_iter3_reg,
      I1 => icmp_ln1071_reg_756_pp0_iter3_reg,
      I2 => icmp_ln1065_reg_709_pp0_iter3_reg,
      I3 => icmp_ln1054_reg_693_pp0_iter3_reg,
      O => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0\
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550,
      D => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0\,
      Q => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(7),
      R => '0'
    );
bLast_width_fu_209_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bLast_width_fu_209_p2_carry_n_0,
      CO(2) => bLast_width_fu_209_p2_carry_n_1,
      CO(1) => bLast_width_fu_209_p2_carry_n_2,
      CO(0) => bLast_width_fu_209_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_bLast_width_fu_209_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bLast_width_fu_209_p2_carry_i_1_n_0,
      S(2) => bLast_width_fu_209_p2_carry_i_2_n_0,
      S(1) => bLast_width_fu_209_p2_carry_i_3_n_0,
      S(0) => bLast_width_fu_209_p2_carry_i_4_n_0
    );
\bLast_width_fu_209_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bLast_width_fu_209_p2_carry_n_0,
      CO(3) => \bLast_width_fu_209_p2_carry__0_n_0\,
      CO(2) => \bLast_width_fu_209_p2_carry__0_n_1\,
      CO(1) => \bLast_width_fu_209_p2_carry__0_n_2\,
      CO(0) => \bLast_width_fu_209_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_width_fu_209_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bLast_width_fu_209_p2_carry__0_i_1_n_0\,
      S(2) => \bLast_width_fu_209_p2_carry__0_i_2_n_0\,
      S(1) => \bLast_width_fu_209_p2_carry__0_i_3_n_0\,
      S(0) => \bLast_width_fu_209_p2_carry__0_i_4_n_0\
    );
\bLast_width_fu_209_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(22),
      I1 => \bLast_width_reg_697_reg[0]_0\(22),
      I2 => j_fu_92_reg(21),
      I3 => \bLast_width_reg_697_reg[0]_0\(21),
      I4 => \bLast_width_reg_697_reg[0]_0\(23),
      I5 => j_fu_92_reg(23),
      O => \bLast_width_fu_209_p2_carry__0_i_1_n_0\
    );
\bLast_width_fu_209_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(18),
      I1 => \bLast_width_reg_697_reg[0]_0\(18),
      I2 => j_fu_92_reg(19),
      I3 => \bLast_width_reg_697_reg[0]_0\(19),
      I4 => \bLast_width_reg_697_reg[0]_0\(20),
      I5 => j_fu_92_reg(20),
      O => \bLast_width_fu_209_p2_carry__0_i_2_n_0\
    );
\bLast_width_fu_209_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(15),
      I1 => \bLast_width_reg_697_reg[0]_0\(15),
      I2 => j_fu_92_reg(16),
      I3 => \bLast_width_reg_697_reg[0]_0\(16),
      I4 => \bLast_width_reg_697_reg[0]_0\(17),
      I5 => j_fu_92_reg(17),
      O => \bLast_width_fu_209_p2_carry__0_i_3_n_0\
    );
\bLast_width_fu_209_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(14),
      I1 => \bLast_width_reg_697_reg[0]_0\(14),
      I2 => j_fu_92_reg(12),
      I3 => \bLast_width_reg_697_reg[0]_0\(12),
      I4 => \bLast_width_reg_697_reg[0]_0\(13),
      I5 => j_fu_92_reg(13),
      O => \bLast_width_fu_209_p2_carry__0_i_4_n_0\
    );
\bLast_width_fu_209_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bLast_width_fu_209_p2_carry__0_n_0\,
      CO(3) => \NLW_bLast_width_fu_209_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => p_1_in,
      CO(1) => \bLast_width_fu_209_p2_carry__1_n_2\,
      CO(0) => \bLast_width_fu_209_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_width_fu_209_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bLast_width_fu_209_p2_carry__1_i_1_n_0\,
      S(1) => \bLast_width_fu_209_p2_carry__1_i_2_n_0\,
      S(0) => \bLast_width_fu_209_p2_carry__1_i_3_n_0\
    );
\bLast_width_fu_209_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bLast_width_reg_697_reg[0]_0\(31),
      I1 => j_fu_92_reg(31),
      I2 => \bLast_width_reg_697_reg[0]_0\(30),
      I3 => j_fu_92_reg(30),
      O => \bLast_width_fu_209_p2_carry__1_i_1_n_0\
    );
\bLast_width_fu_209_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(27),
      I1 => \bLast_width_reg_697_reg[0]_0\(27),
      I2 => j_fu_92_reg(28),
      I3 => \bLast_width_reg_697_reg[0]_0\(28),
      I4 => \bLast_width_reg_697_reg[0]_0\(29),
      I5 => j_fu_92_reg(29),
      O => \bLast_width_fu_209_p2_carry__1_i_2_n_0\
    );
\bLast_width_fu_209_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(24),
      I1 => \bLast_width_reg_697_reg[0]_0\(24),
      I2 => j_fu_92_reg(25),
      I3 => \bLast_width_reg_697_reg[0]_0\(25),
      I4 => \bLast_width_reg_697_reg[0]_0\(26),
      I5 => j_fu_92_reg(26),
      O => \bLast_width_fu_209_p2_carry__1_i_3_n_0\
    );
bLast_width_fu_209_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(10),
      I1 => \bLast_width_reg_697_reg[0]_0\(10),
      I2 => j_fu_92_reg(9),
      I3 => \bLast_width_reg_697_reg[0]_0\(9),
      I4 => \bLast_width_reg_697_reg[0]_0\(11),
      I5 => j_fu_92_reg(11),
      O => bLast_width_fu_209_p2_carry_i_1_n_0
    );
bLast_width_fu_209_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(8),
      I1 => \bLast_width_reg_697_reg[0]_0\(8),
      I2 => j_fu_92_reg(6),
      I3 => \bLast_width_reg_697_reg[0]_0\(6),
      I4 => \bLast_width_reg_697_reg[0]_0\(7),
      I5 => j_fu_92_reg(7),
      O => bLast_width_fu_209_p2_carry_i_2_n_0
    );
bLast_width_fu_209_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(3),
      I1 => \bLast_width_reg_697_reg[0]_0\(3),
      I2 => j_fu_92_reg(4),
      I3 => \bLast_width_reg_697_reg[0]_0\(4),
      I4 => \bLast_width_reg_697_reg[0]_0\(5),
      I5 => j_fu_92_reg(5),
      O => bLast_width_fu_209_p2_carry_i_3_n_0
    );
bLast_width_fu_209_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_fu_92_reg(0),
      I1 => \bLast_width_reg_697_reg[0]_0\(0),
      I2 => j_fu_92_reg(1),
      I3 => \bLast_width_reg_697_reg[0]_0\(1),
      I4 => \bLast_width_reg_697_reg[0]_0\(2),
      I5 => j_fu_92_reg(2),
      O => bLast_width_fu_209_p2_carry_i_4_n_0
    );
\bLast_width_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in,
      Q => bLast_width_reg_697,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_23
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      CO(0) => icmp_ln1054_fu_198_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[0]\(2 downto 0) => \SRL_SIG_reg[1][0]\(2 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_done_reg_reg,
      ap_done_reg_reg_0 => ap_done_reg_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      empty_n_reg_0 => empty_n_reg,
      grp_Axi2Mat_fu_84_ap_ready => grp_Axi2Mat_fu_84_ap_ready,
      grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      icmp_ln1054_reg_693_pp0_iter2_reg => icmp_ln1054_reg_693_pp0_iter2_reg,
      icmp_ln1065_reg_709 => icmp_ln1065_reg_709,
      icmp_ln1084_reg_705_pp0_iter4_reg => icmp_ln1084_reg_705_pp0_iter4_reg,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      j_fu_92 => j_fu_92,
      \j_fu_92_reg[0]\(0) => p_1_in,
      ldata_empty_n => ldata_empty_n
    );
grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1054_fu_198_p2,
      I4 => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\i___2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rem_fu_84(8),
      I1 => rem_fu_84(9),
      O => \i___2_carry__0_i_1_n_0\
    );
\i___2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rem_fu_84(7),
      I1 => rem_fu_84(8),
      O => \i___2_carry__0_i_2_n_0\
    );
\i___2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rem_fu_84(6),
      I1 => rem_fu_84(7),
      O => \i___2_carry__0_i_3_n_0\
    );
\i___2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rem_fu_84(5),
      I1 => rem_fu_84(6),
      O => \i___2_carry__0_i_4_n_0\
    );
\i___2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => rem_fu_84(8),
      I1 => rem_fu_84(9),
      I2 => rem_fu_84(10),
      O => \i___2_carry__0_i_5_n_0\
    );
\i___2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => rem_fu_84(7),
      I1 => rem_fu_84(8),
      I2 => rem_fu_84(9),
      O => \i___2_carry__0_i_6_n_0\
    );
\i___2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => rem_fu_84(6),
      I1 => rem_fu_84(8),
      I2 => rem_fu_84(7),
      O => \i___2_carry__0_i_7_n_0\
    );
\i___2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => rem_fu_84(5),
      I1 => rem_fu_84(7),
      I2 => rem_fu_84(6),
      O => \i___2_carry__0_i_8_n_0\
    );
\i___2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(13),
      I1 => rem_fu_84(14),
      O => \i___2_carry__1_i_1_n_0\
    );
\i___2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(12),
      I1 => rem_fu_84(13),
      O => \i___2_carry__1_i_2_n_0\
    );
\i___2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(11),
      I1 => rem_fu_84(12),
      O => \i___2_carry__1_i_3_n_0\
    );
\i___2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(10),
      I1 => rem_fu_84(11),
      O => \i___2_carry__1_i_4_n_0\
    );
\i___2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(17),
      I1 => rem_fu_84(18),
      O => \i___2_carry__2_i_1_n_0\
    );
\i___2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(16),
      I1 => rem_fu_84(17),
      O => \i___2_carry__2_i_2_n_0\
    );
\i___2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(15),
      I1 => rem_fu_84(16),
      O => \i___2_carry__2_i_3_n_0\
    );
\i___2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(14),
      I1 => rem_fu_84(15),
      O => \i___2_carry__2_i_4_n_0\
    );
\i___2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(21),
      I1 => rem_fu_84(22),
      O => \i___2_carry__3_i_1_n_0\
    );
\i___2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(20),
      I1 => rem_fu_84(21),
      O => \i___2_carry__3_i_2_n_0\
    );
\i___2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(19),
      I1 => rem_fu_84(20),
      O => \i___2_carry__3_i_3_n_0\
    );
\i___2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(18),
      I1 => rem_fu_84(19),
      O => \i___2_carry__3_i_4_n_0\
    );
\i___2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(25),
      I1 => rem_fu_84(26),
      O => \i___2_carry__4_i_1_n_0\
    );
\i___2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(24),
      I1 => rem_fu_84(25),
      O => \i___2_carry__4_i_2_n_0\
    );
\i___2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(23),
      I1 => rem_fu_84(24),
      O => \i___2_carry__4_i_3_n_0\
    );
\i___2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(22),
      I1 => rem_fu_84(23),
      O => \i___2_carry__4_i_4_n_0\
    );
\i___2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(29),
      I1 => rem_fu_84(30),
      O => \i___2_carry__5_i_1_n_0\
    );
\i___2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(28),
      I1 => rem_fu_84(29),
      O => \i___2_carry__5_i_2_n_0\
    );
\i___2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(27),
      I1 => rem_fu_84(28),
      O => \i___2_carry__5_i_3_n_0\
    );
\i___2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(26),
      I1 => rem_fu_84(27),
      O => \i___2_carry__5_i_4_n_0\
    );
\i___2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rem_fu_84(30),
      I1 => rem_fu_84(31),
      O => \i___2_carry__6_i_1_n_0\
    );
\i___2_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1054_reg_693,
      I2 => icmp_ln1065_fu_270_p2,
      O => \i___2_carry_i_1_n_0\
    );
\i___2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
        port map (
      I0 => rem_fu_84(5),
      I1 => icmp_ln1065_fu_270_p2,
      I2 => icmp_ln1054_reg_693,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => rem_fu_84(4),
      O => \i___2_carry_i_2_n_0\
    );
\i___2_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1054_reg_693,
      I2 => icmp_ln1065_fu_270_p2,
      I3 => rem_fu_84(4),
      O => \i___2_carry_i_3_n_0\
    );
\i___2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EAAA1555"
    )
        port map (
      I0 => rem_fu_84(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln1054_reg_693,
      I3 => icmp_ln1065_fu_270_p2,
      I4 => rem_fu_84(6),
      I5 => rem_fu_84(5),
      O => \i___2_carry_i_4_n_0\
    );
\i___2_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80007F"
    )
        port map (
      I0 => icmp_ln1065_fu_270_p2,
      I1 => icmp_ln1054_reg_693,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => rem_fu_84(4),
      I4 => rem_fu_84(5),
      O => \i___2_carry_i_5_n_0\
    );
\i___2_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA6565AAAA5555"
    )
        port map (
      I0 => rem_fu_84(4),
      I1 => last_blk_width_read_reg_110(0),
      I2 => bLast_width_reg_697,
      I3 => sub3_reg_132(0),
      I4 => \i___2_carry_i_8_n_0\,
      I5 => rem_fu_84(3),
      O => \i___2_carry_i_6_n_0\
    );
\i___2_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FCFA030"
    )
        port map (
      I0 => sub3_reg_132(0),
      I1 => last_blk_width_read_reg_110(0),
      I2 => bLast_width_reg_697,
      I3 => \i___2_carry_i_8_n_0\,
      I4 => rem_fu_84(3),
      O => \i___2_carry_i_7_n_0\
    );
\i___2_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln1065_fu_270_p2,
      I1 => icmp_ln1054_reg_693,
      I2 => ap_enable_reg_pp0_iter2,
      O => \i___2_carry_i_8_n_0\
    );
\i_fu_88[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln1054_fu_198_p2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => i_fu_88
    );
\i_fu_88[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_88_reg(0),
      O => \i_fu_88[0]_i_3_n_0\
    );
\i_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[0]_i_2_n_7\,
      Q => i_fu_88_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_88_reg[0]_i_2_n_0\,
      CO(2) => \i_fu_88_reg[0]_i_2_n_1\,
      CO(1) => \i_fu_88_reg[0]_i_2_n_2\,
      CO(0) => \i_fu_88_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_88_reg[0]_i_2_n_4\,
      O(2) => \i_fu_88_reg[0]_i_2_n_5\,
      O(1) => \i_fu_88_reg[0]_i_2_n_6\,
      O(0) => \i_fu_88_reg[0]_i_2_n_7\,
      S(3 downto 1) => i_fu_88_reg(3 downto 1),
      S(0) => \i_fu_88[0]_i_3_n_0\
    );
\i_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[8]_i_1_n_5\,
      Q => i_fu_88_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[8]_i_1_n_4\,
      Q => i_fu_88_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[12]_i_1_n_7\,
      Q => i_fu_88_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[8]_i_1_n_0\,
      CO(3) => \i_fu_88_reg[12]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[12]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[12]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[12]_i_1_n_4\,
      O(2) => \i_fu_88_reg[12]_i_1_n_5\,
      O(1) => \i_fu_88_reg[12]_i_1_n_6\,
      O(0) => \i_fu_88_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(15 downto 12)
    );
\i_fu_88_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[12]_i_1_n_6\,
      Q => i_fu_88_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[12]_i_1_n_5\,
      Q => i_fu_88_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[12]_i_1_n_4\,
      Q => i_fu_88_reg(15),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[16]_i_1_n_7\,
      Q => i_fu_88_reg(16),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[12]_i_1_n_0\,
      CO(3) => \i_fu_88_reg[16]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[16]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[16]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[16]_i_1_n_4\,
      O(2) => \i_fu_88_reg[16]_i_1_n_5\,
      O(1) => \i_fu_88_reg[16]_i_1_n_6\,
      O(0) => \i_fu_88_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(19 downto 16)
    );
\i_fu_88_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[16]_i_1_n_6\,
      Q => i_fu_88_reg(17),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[16]_i_1_n_5\,
      Q => i_fu_88_reg(18),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[16]_i_1_n_4\,
      Q => i_fu_88_reg(19),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[0]_i_2_n_6\,
      Q => i_fu_88_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[20]_i_1_n_7\,
      Q => i_fu_88_reg(20),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[16]_i_1_n_0\,
      CO(3) => \i_fu_88_reg[20]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[20]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[20]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[20]_i_1_n_4\,
      O(2) => \i_fu_88_reg[20]_i_1_n_5\,
      O(1) => \i_fu_88_reg[20]_i_1_n_6\,
      O(0) => \i_fu_88_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(23 downto 20)
    );
\i_fu_88_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[20]_i_1_n_6\,
      Q => i_fu_88_reg(21),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[20]_i_1_n_5\,
      Q => i_fu_88_reg(22),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[20]_i_1_n_4\,
      Q => i_fu_88_reg(23),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[24]_i_1_n_7\,
      Q => i_fu_88_reg(24),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[20]_i_1_n_0\,
      CO(3) => \i_fu_88_reg[24]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[24]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[24]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[24]_i_1_n_4\,
      O(2) => \i_fu_88_reg[24]_i_1_n_5\,
      O(1) => \i_fu_88_reg[24]_i_1_n_6\,
      O(0) => \i_fu_88_reg[24]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(27 downto 24)
    );
\i_fu_88_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[24]_i_1_n_6\,
      Q => i_fu_88_reg(25),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[24]_i_1_n_5\,
      Q => i_fu_88_reg(26),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[24]_i_1_n_4\,
      Q => i_fu_88_reg(27),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[28]_i_1_n_7\,
      Q => i_fu_88_reg(28),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_fu_88_reg[28]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_fu_88_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_fu_88_reg[28]_i_1_n_5\,
      O(1) => \i_fu_88_reg[28]_i_1_n_6\,
      O(0) => \i_fu_88_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_fu_88_reg(30 downto 28)
    );
\i_fu_88_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[28]_i_1_n_6\,
      Q => i_fu_88_reg(29),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[0]_i_2_n_5\,
      Q => i_fu_88_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[28]_i_1_n_5\,
      Q => i_fu_88_reg(30),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[0]_i_2_n_4\,
      Q => i_fu_88_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[4]_i_1_n_7\,
      Q => i_fu_88_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[0]_i_2_n_0\,
      CO(3) => \i_fu_88_reg[4]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[4]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[4]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[4]_i_1_n_4\,
      O(2) => \i_fu_88_reg[4]_i_1_n_5\,
      O(1) => \i_fu_88_reg[4]_i_1_n_6\,
      O(0) => \i_fu_88_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(7 downto 4)
    );
\i_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[4]_i_1_n_6\,
      Q => i_fu_88_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[4]_i_1_n_5\,
      Q => i_fu_88_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[4]_i_1_n_4\,
      Q => i_fu_88_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[8]_i_1_n_7\,
      Q => i_fu_88_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\i_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[4]_i_1_n_0\,
      CO(3) => \i_fu_88_reg[8]_i_1_n_0\,
      CO(2) => \i_fu_88_reg[8]_i_1_n_1\,
      CO(1) => \i_fu_88_reg[8]_i_1_n_2\,
      CO(0) => \i_fu_88_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[8]_i_1_n_4\,
      O(2) => \i_fu_88_reg[8]_i_1_n_5\,
      O(1) => \i_fu_88_reg[8]_i_1_n_6\,
      O(0) => \i_fu_88_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_fu_88_reg(11 downto 8)
    );
\i_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \i_fu_88_reg[8]_i_1_n_6\,
      Q => i_fu_88_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
icmp_ln1054_fu_198_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1054_fu_198_p2_carry_n_0,
      CO(2) => icmp_ln1054_fu_198_p2_carry_n_1,
      CO(1) => icmp_ln1054_fu_198_p2_carry_n_2,
      CO(0) => icmp_ln1054_fu_198_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1054_fu_198_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1054_fu_198_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1054_fu_198_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1054_fu_198_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1054_fu_198_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1054_fu_198_p2_carry_i_5_n_0,
      S(2) => icmp_ln1054_fu_198_p2_carry_i_6_n_0,
      S(1) => icmp_ln1054_fu_198_p2_carry_i_7_n_0,
      S(0) => icmp_ln1054_fu_198_p2_carry_i_8_n_0
    );
\icmp_ln1054_fu_198_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1054_fu_198_p2_carry_n_0,
      CO(3) => \icmp_ln1054_fu_198_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1054_fu_198_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1054_fu_198_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1054_fu_198_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1054_fu_198_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1054_fu_198_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1054_fu_198_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1054_fu_198_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1054_fu_198_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1054_fu_198_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1054_fu_198_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1054_fu_198_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1054_fu_198_p2_carry__0_i_8_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(15),
      I1 => i_fu_88_reg(15),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(14),
      I3 => i_fu_88_reg(14),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_1_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(13),
      I1 => i_fu_88_reg(13),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(12),
      I3 => i_fu_88_reg(12),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_2_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(11),
      I1 => i_fu_88_reg(11),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(10),
      I3 => i_fu_88_reg(10),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_3_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(9),
      I1 => i_fu_88_reg(9),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(8),
      I3 => i_fu_88_reg(8),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_4_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(15),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(15),
      I2 => i_fu_88_reg(14),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(14),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_5_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(13),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(13),
      I2 => i_fu_88_reg(12),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(12),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_6_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(11),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(11),
      I2 => i_fu_88_reg(10),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(10),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_7_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(9),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(9),
      I2 => i_fu_88_reg(8),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(8),
      O => \icmp_ln1054_fu_198_p2_carry__0_i_8_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1054_fu_198_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1054_fu_198_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1054_fu_198_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1054_fu_198_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1054_fu_198_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1054_fu_198_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1054_fu_198_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1054_fu_198_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1054_fu_198_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1054_fu_198_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1054_fu_198_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1054_fu_198_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1054_fu_198_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1054_fu_198_p2_carry__1_i_8_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(23),
      I1 => i_fu_88_reg(23),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(22),
      I3 => i_fu_88_reg(22),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_1_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(21),
      I1 => i_fu_88_reg(21),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(20),
      I3 => i_fu_88_reg(20),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_2_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(19),
      I1 => i_fu_88_reg(19),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(18),
      I3 => i_fu_88_reg(18),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_3_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(17),
      I1 => i_fu_88_reg(17),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(16),
      I3 => i_fu_88_reg(16),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_4_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(23),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(23),
      I2 => i_fu_88_reg(22),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(22),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_5_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(21),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(21),
      I2 => i_fu_88_reg(20),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(20),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_6_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(19),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(19),
      I2 => i_fu_88_reg(18),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(18),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_7_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(17),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(17),
      I2 => i_fu_88_reg(16),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(16),
      O => \icmp_ln1054_fu_198_p2_carry__1_i_8_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1054_fu_198_p2_carry__1_n_0\,
      CO(3) => icmp_ln1054_fu_198_p2,
      CO(2) => \icmp_ln1054_fu_198_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1054_fu_198_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1054_fu_198_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1054_fu_198_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1054_fu_198_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1054_fu_198_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1054_fu_198_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1054_fu_198_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1054_fu_198_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1054_fu_198_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1054_fu_198_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1054_fu_198_p2_carry__2_i_8_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(31),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(30),
      I2 => i_fu_88_reg(30),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_1_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(29),
      I1 => i_fu_88_reg(29),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(28),
      I3 => i_fu_88_reg(28),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_2_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(27),
      I1 => i_fu_88_reg(27),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(26),
      I3 => i_fu_88_reg(26),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_3_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(25),
      I1 => i_fu_88_reg(25),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(24),
      I3 => i_fu_88_reg(24),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_4_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(31),
      I1 => i_fu_88_reg(30),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(30),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_5_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(29),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(29),
      I2 => i_fu_88_reg(28),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(28),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_6_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(27),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(27),
      I2 => i_fu_88_reg(26),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(26),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_7_n_0\
    );
\icmp_ln1054_fu_198_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(25),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(25),
      I2 => i_fu_88_reg(24),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(24),
      O => \icmp_ln1054_fu_198_p2_carry__2_i_8_n_0\
    );
icmp_ln1054_fu_198_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(7),
      I1 => i_fu_88_reg(7),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(6),
      I3 => i_fu_88_reg(6),
      O => icmp_ln1054_fu_198_p2_carry_i_1_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(5),
      I1 => i_fu_88_reg(5),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(4),
      I3 => i_fu_88_reg(4),
      O => icmp_ln1054_fu_198_p2_carry_i_2_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(3),
      I1 => i_fu_88_reg(3),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(2),
      I3 => i_fu_88_reg(2),
      O => icmp_ln1054_fu_198_p2_carry_i_3_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1054_reg_693_reg[0]_0\(1),
      I1 => i_fu_88_reg(1),
      I2 => \icmp_ln1054_reg_693_reg[0]_0\(0),
      I3 => i_fu_88_reg(0),
      O => icmp_ln1054_fu_198_p2_carry_i_4_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(7),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(7),
      I2 => i_fu_88_reg(6),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(6),
      O => icmp_ln1054_fu_198_p2_carry_i_5_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(5),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(5),
      I2 => i_fu_88_reg(4),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(4),
      O => icmp_ln1054_fu_198_p2_carry_i_6_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(3),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(3),
      I2 => i_fu_88_reg(2),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(2),
      O => icmp_ln1054_fu_198_p2_carry_i_7_n_0
    );
icmp_ln1054_fu_198_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(1),
      I1 => \icmp_ln1054_reg_693_reg[0]_0\(1),
      I2 => i_fu_88_reg(0),
      I3 => \icmp_ln1054_reg_693_reg[0]_0\(0),
      O => icmp_ln1054_fu_198_p2_carry_i_8_n_0
    );
\icmp_ln1054_reg_693[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1054_reg_693_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1054_reg_693,
      Q => icmp_ln1054_reg_693_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1054_reg_693_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1054_reg_693_pp0_iter2_reg,
      Q => icmp_ln1054_reg_693_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1054_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1054_fu_198_p2,
      Q => icmp_ln1054_reg_693,
      R => '0'
    );
\icmp_ln1065_fu_270_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1065_fu_270_p2__0_carry_n_0\,
      CO(2) => \icmp_ln1065_fu_270_p2__0_carry_n_1\,
      CO(1) => \icmp_ln1065_fu_270_p2__0_carry_n_2\,
      CO(0) => \icmp_ln1065_fu_270_p2__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln1065_fu_270_p2__0_carry_i_1_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1065_fu_270_p2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1065_fu_270_p2__0_carry_i_2_n_0\,
      S(2) => \icmp_ln1065_fu_270_p2__0_carry_i_3_n_0\,
      S(1) => \icmp_ln1065_fu_270_p2__0_carry_i_4_n_0\,
      S(0) => \icmp_ln1065_fu_270_p2__0_carry_i_5_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1065_fu_270_p2__0_carry_n_0\,
      CO(3) => \icmp_ln1065_fu_270_p2__0_carry__0_n_0\,
      CO(2) => \icmp_ln1065_fu_270_p2__0_carry__0_n_1\,
      CO(1) => \icmp_ln1065_fu_270_p2__0_carry__0_n_2\,
      CO(0) => \icmp_ln1065_fu_270_p2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1065_fu_270_p2__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(16),
      I1 => rem_fu_84(17),
      O => \icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(14),
      I1 => rem_fu_84(15),
      O => \icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(12),
      I1 => rem_fu_84(13),
      O => \icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(10),
      I1 => rem_fu_84(11),
      O => \icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1065_fu_270_p2__0_carry__0_n_0\,
      CO(3) => \icmp_ln1065_fu_270_p2__0_carry__1_n_0\,
      CO(2) => \icmp_ln1065_fu_270_p2__0_carry__1_n_1\,
      CO(1) => \icmp_ln1065_fu_270_p2__0_carry__1_n_2\,
      CO(0) => \icmp_ln1065_fu_270_p2__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1065_fu_270_p2__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0\,
      S(2) => \icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0\,
      S(1) => \icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0\,
      S(0) => \icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(24),
      I1 => rem_fu_84(25),
      O => \icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(22),
      I1 => rem_fu_84(23),
      O => \icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(20),
      I1 => rem_fu_84(21),
      O => \icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(18),
      I1 => rem_fu_84(19),
      O => \icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1065_fu_270_p2__0_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln1065_fu_270_p2__0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln1065_fu_270_p2,
      CO(1) => \icmp_ln1065_fu_270_p2__0_carry__2_n_2\,
      CO(0) => \icmp_ln1065_fu_270_p2__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rem_fu_84(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln1065_fu_270_p2__0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0\,
      S(1) => \icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0\,
      S(0) => \icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(30),
      I1 => rem_fu_84(31),
      O => \icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(28),
      I1 => rem_fu_84(29),
      O => \icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(26),
      I1 => rem_fu_84(27),
      O => \icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => rem_fu_84(3),
      I1 => last_blk_width_read_reg_110(0),
      I2 => bLast_width_reg_697,
      O => \icmp_ln1065_fu_270_p2__0_carry_i_1_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(9),
      I1 => rem_fu_84(8),
      O => \icmp_ln1065_fu_270_p2__0_carry_i_2_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(6),
      I1 => rem_fu_84(7),
      O => \icmp_ln1065_fu_270_p2__0_carry_i_3_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(5),
      I1 => rem_fu_84(4),
      O => \icmp_ln1065_fu_270_p2__0_carry_i_4_n_0\
    );
\icmp_ln1065_fu_270_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rem_fu_84(3),
      I1 => last_blk_width_read_reg_110(0),
      I2 => bLast_width_reg_697,
      O => \icmp_ln1065_fu_270_p2__0_carry_i_5_n_0\
    );
\icmp_ln1065_reg_709_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1065_reg_709,
      Q => icmp_ln1065_reg_709_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1065_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1065_fu_270_p2,
      Q => icmp_ln1065_reg_709,
      R => '0'
    );
\icmp_ln1066_reg_734[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000003"
    )
        port map (
      I0 => \icmp_ln1066_reg_734_reg_n_0_[0]\,
      I1 => \icmp_ln1066_reg_734[0]_i_2_n_0\,
      I2 => \icmp_ln1066_reg_734[0]_i_3_n_0\,
      I3 => \icmp_ln1066_reg_734[0]_i_4_n_0\,
      I4 => \icmp_ln1066_reg_734[0]_i_5_n_0\,
      I5 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => \icmp_ln1066_reg_734[0]_i_1_n_0\
    );
\icmp_ln1066_reg_734[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(24),
      I1 => rem_fu_84(25),
      O => \icmp_ln1066_reg_734[0]_i_10_n_0\
    );
\icmp_ln1066_reg_734[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => rem_fu_84(3),
      I1 => rem_fu_84(6),
      I2 => rem_fu_84(9),
      I3 => \icmp_ln1066_reg_734[0]_i_6_n_0\,
      I4 => rem_fu_84(12),
      I5 => rem_fu_84(13),
      O => \icmp_ln1066_reg_734[0]_i_2_n_0\
    );
\icmp_ln1066_reg_734[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \icmp_ln1066_reg_734[0]_i_7_n_0\,
      I1 => rem_fu_84(16),
      I2 => rem_fu_84(17),
      I3 => \icmp_ln1066_reg_734[0]_i_8_n_0\,
      I4 => rem_fu_84(7),
      I5 => rem_fu_84(8),
      O => \icmp_ln1066_reg_734[0]_i_3_n_0\
    );
\icmp_ln1066_reg_734[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => rem_fu_84(10),
      I1 => rem_fu_84(11),
      I2 => rem_fu_84(5),
      I3 => rem_fu_84(4),
      I4 => \icmp_ln1066_reg_734[0]_i_9_n_0\,
      I5 => \icmp_ln1066_reg_734[0]_i_10_n_0\,
      O => \icmp_ln1066_reg_734[0]_i_4_n_0\
    );
\icmp_ln1066_reg_734[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rem_fu_84(26),
      I1 => rem_fu_84(27),
      I2 => rem_fu_84(18),
      I3 => rem_fu_84(19),
      I4 => rem_fu_84(31),
      I5 => rem_fu_84(30),
      O => \icmp_ln1066_reg_734[0]_i_5_n_0\
    );
\icmp_ln1066_reg_734[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(20),
      I1 => rem_fu_84(21),
      O => \icmp_ln1066_reg_734[0]_i_6_n_0\
    );
\icmp_ln1066_reg_734[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(22),
      I1 => rem_fu_84(23),
      O => \icmp_ln1066_reg_734[0]_i_7_n_0\
    );
\icmp_ln1066_reg_734[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(14),
      I1 => rem_fu_84(15),
      O => \icmp_ln1066_reg_734[0]_i_8_n_0\
    );
\icmp_ln1066_reg_734[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(28),
      I1 => rem_fu_84(29),
      O => \icmp_ln1066_reg_734[0]_i_9_n_0\
    );
\icmp_ln1066_reg_734_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1066_reg_734_reg_n_0_[0]\,
      Q => icmp_ln1066_reg_734_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1066_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1066_reg_734[0]_i_1_n_0\,
      Q => \icmp_ln1066_reg_734_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln1071_fu_353_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1071_fu_353_p2_carry_n_0,
      CO(2) => icmp_ln1071_fu_353_p2_carry_n_1,
      CO(1) => icmp_ln1071_fu_353_p2_carry_n_2,
      CO(0) => icmp_ln1071_fu_353_p2_carry_n_3,
      CYINIT => icmp_ln1071_fu_353_p2_carry_i_1_n_0,
      DI(3) => icmp_ln1071_fu_353_p2_carry_i_2_n_0,
      DI(2) => icmp_ln1071_fu_353_p2_carry_i_3_n_0,
      DI(1) => icmp_ln1071_fu_353_p2_carry_i_4_n_0,
      DI(0) => icmp_ln1071_fu_353_p2_carry_i_5_n_0,
      O(3 downto 0) => NLW_icmp_ln1071_fu_353_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1071_fu_353_p2_carry_i_6_n_0,
      S(2) => icmp_ln1071_fu_353_p2_carry_i_7_n_0,
      S(1) => icmp_ln1071_fu_353_p2_carry_i_8_n_0,
      S(0) => icmp_ln1071_fu_353_p2_carry_i_9_n_0
    );
\icmp_ln1071_fu_353_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1071_fu_353_p2_carry_n_0,
      CO(3) => \icmp_ln1071_fu_353_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1071_fu_353_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1071_fu_353_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1071_fu_353_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1071_fu_353_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1071_fu_353_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1071_fu_353_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1071_fu_353_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1071_fu_353_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1071_fu_353_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1071_fu_353_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1071_fu_353_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1071_fu_353_p2_carry__0_i_8_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(19),
      I3 => rem_fu_84(18),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_1_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(17),
      I3 => rem_fu_84(16),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_2_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(15),
      I3 => rem_fu_84(14),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_3_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(13),
      I3 => rem_fu_84(12),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_4_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(18),
      I3 => rem_fu_84(19),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_5_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(16),
      I3 => rem_fu_84(17),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_6_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(14),
      I3 => rem_fu_84(15),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_7_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(12),
      I3 => rem_fu_84(13),
      O => \icmp_ln1071_fu_353_p2_carry__0_i_8_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1071_fu_353_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1071_fu_353_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1071_fu_353_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1071_fu_353_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1071_fu_353_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1071_fu_353_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1071_fu_353_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1071_fu_353_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1071_fu_353_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1071_fu_353_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1071_fu_353_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1071_fu_353_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1071_fu_353_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1071_fu_353_p2_carry__1_i_8_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(27),
      I3 => rem_fu_84(26),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_1_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(25),
      I3 => rem_fu_84(24),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_2_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(23),
      I3 => rem_fu_84(22),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_3_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(21),
      I3 => rem_fu_84(20),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_4_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(26),
      I3 => rem_fu_84(27),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_5_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(24),
      I3 => rem_fu_84(25),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_6_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(22),
      I3 => rem_fu_84(23),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_7_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(20),
      I3 => rem_fu_84(21),
      O => \icmp_ln1071_fu_353_p2_carry__1_i_8_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1071_fu_353_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln1071_fu_353_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1071_fu_353_p2,
      CO(0) => \icmp_ln1071_fu_353_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln1071_fu_353_p2_carry__2_i_1_n_0\,
      DI(0) => \icmp_ln1071_fu_353_p2_carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1071_fu_353_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1071_fu_353_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln1071_fu_353_p2_carry__2_i_4_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(31),
      I3 => rem_fu_84(30),
      O => \icmp_ln1071_fu_353_p2_carry__2_i_1_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(29),
      I3 => rem_fu_84(28),
      O => \icmp_ln1071_fu_353_p2_carry__2_i_2_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(30),
      I3 => rem_fu_84(31),
      O => \icmp_ln1071_fu_353_p2_carry__2_i_3_n_0\
    );
\icmp_ln1071_fu_353_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(28),
      I3 => rem_fu_84(29),
      O => \icmp_ln1071_fu_353_p2_carry__2_i_4_n_0\
    );
icmp_ln1071_fu_353_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rem_fu_84(3),
      I1 => last_blk_width_read_reg_110(0),
      I2 => bLast_width_reg_697,
      O => icmp_ln1071_fu_353_p2_carry_i_1_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(11),
      I3 => rem_fu_84(10),
      O => icmp_ln1071_fu_353_p2_carry_i_2_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(8),
      I3 => rem_fu_84(9),
      O => icmp_ln1071_fu_353_p2_carry_i_3_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(7),
      I3 => rem_fu_84(6),
      O => icmp_ln1071_fu_353_p2_carry_i_4_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB0"
    )
        port map (
      I0 => last_blk_width_read_reg_110(0),
      I1 => bLast_width_reg_697,
      I2 => rem_fu_84(4),
      I3 => rem_fu_84(5),
      O => icmp_ln1071_fu_353_p2_carry_i_5_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(10),
      I3 => rem_fu_84(11),
      O => icmp_ln1071_fu_353_p2_carry_i_6_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(9),
      I3 => rem_fu_84(8),
      O => icmp_ln1071_fu_353_p2_carry_i_7_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(6),
      I3 => rem_fu_84(7),
      O => icmp_ln1071_fu_353_p2_carry_i_8_n_0
    );
icmp_ln1071_fu_353_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200D"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_read_reg_110(0),
      I2 => rem_fu_84(5),
      I3 => rem_fu_84(4),
      O => icmp_ln1071_fu_353_p2_carry_i_9_n_0
    );
\icmp_ln1071_reg_756_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln1071_reg_756\,
      Q => icmp_ln1071_reg_756_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1071_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1071_fu_353_p2,
      Q => \^icmp_ln1071_reg_756\,
      R => '0'
    );
icmp_ln1074_fu_304_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1074_fu_304_p2_carry_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_n_3,
      CYINIT => icmp_ln1074_fu_304_p2_carry_i_1_n_0,
      DI(3) => icmp_ln1074_fu_304_p2_carry_i_2_n_0,
      DI(2) => icmp_ln1074_fu_304_p2_carry_i_3_n_0,
      DI(1) => icmp_ln1074_fu_304_p2_carry_i_4_n_0,
      DI(0) => icmp_ln1074_fu_304_p2_carry_i_5_n_0,
      O(3 downto 0) => NLW_icmp_ln1074_fu_304_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1074_fu_304_p2_carry_i_6_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_7_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_8_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_9_n_0
    );
\icmp_ln1074_fu_304_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_n_0,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1074_fu_304_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1074_fu_304_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1074_fu_304_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1074_fu_304_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1074_fu_304_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1074_fu_304_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__0_i_8_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(19),
      I1 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_7\,
      I2 => sub_ln1074_1_fu_298_p2(18),
      I3 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_4\,
      O => \icmp_ln1074_fu_304_p2_carry__0_i_1_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_4\,
      O(2) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_5\,
      O(1) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_6\,
      O(0) => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_7\,
      S(3) => \icmp_ln1074_fu_304_p2_carry__0_i_17_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__0_i_18_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__0_i_19_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__0_i_20_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_i_12_n_0,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_4\,
      O(2) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_5\,
      O(1) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_6\,
      O(0) => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_7\,
      S(3) => \icmp_ln1074_fu_304_p2_carry__0_i_21_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__0_i_22_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__0_i_23_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__0_i_24_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_i_11_n_0,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__0_i_12_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__0_i_12_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__0_i_12_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(16 downto 13),
      S(3) => \icmp_ln1074_fu_304_p2_carry__0_i_25_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__0_i_26_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__0_i_27_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__0_i_28_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(20),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_13_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(19),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_14_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(18),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_15_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(17),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_16_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(22),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_17_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(21),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_18_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(20),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_19_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(17),
      I1 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_5\,
      I2 => sub_ln1074_1_fu_298_p2(16),
      I3 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_6\,
      O => \icmp_ln1074_fu_304_p2_carry__0_i_2_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(19),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_20_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(18),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_21_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(17),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_22_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(16),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_23_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(15),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_24_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(16),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_25_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(15),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_26_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(14),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_27_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(13),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_28_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(15),
      I1 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_7\,
      I2 => sub_ln1074_1_fu_298_p2(14),
      I3 => icmp_ln1074_fu_304_p2_carry_i_12_n_4,
      O => \icmp_ln1074_fu_304_p2_carry__0_i_3_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(13),
      I1 => icmp_ln1074_fu_304_p2_carry_i_12_n_5,
      I2 => sub_ln1074_1_fu_298_p2(12),
      I3 => icmp_ln1074_fu_304_p2_carry_i_12_n_6,
      O => \icmp_ln1074_fu_304_p2_carry__0_i_4_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_7\,
      I1 => sub_ln1074_1_fu_298_p2(19),
      I2 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_4\,
      I3 => sub_ln1074_1_fu_298_p2(18),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_5_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_5\,
      I1 => sub_ln1074_1_fu_298_p2(17),
      I2 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_6\,
      I3 => sub_ln1074_1_fu_298_p2(16),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_6_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__0_i_11_n_7\,
      I1 => sub_ln1074_1_fu_298_p2(15),
      I2 => icmp_ln1074_fu_304_p2_carry_i_12_n_4,
      I3 => sub_ln1074_1_fu_298_p2(14),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_7_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1074_fu_304_p2_carry_i_12_n_5,
      I1 => sub_ln1074_1_fu_298_p2(13),
      I2 => icmp_ln1074_fu_304_p2_carry_i_12_n_6,
      I3 => sub_ln1074_1_fu_298_p2(12),
      O => \icmp_ln1074_fu_304_p2_carry__0_i_8_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__0_i_12_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__0_i_9_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__0_i_9_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__0_i_9_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(20 downto 17),
      S(3) => \icmp_ln1074_fu_304_p2_carry__0_i_13_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__0_i_14_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__0_i_15_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__0_i_16_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1074_fu_304_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1074_fu_304_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1074_fu_304_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1074_fu_304_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1074_fu_304_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1074_fu_304_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__1_i_8_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(27),
      I1 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_7\,
      I2 => sub_ln1074_1_fu_298_p2(26),
      I3 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_4\,
      O => \icmp_ln1074_fu_304_p2_carry__1_i_1_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_4\,
      O(2) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_5\,
      O(1) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_6\,
      O(0) => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_7\,
      S(3) => \icmp_ln1074_fu_304_p2_carry__1_i_17_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__1_i_18_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__1_i_19_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__1_i_20_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_4\,
      O(2) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_5\,
      O(1) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_6\,
      O(0) => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_7\,
      S(3) => \icmp_ln1074_fu_304_p2_carry__1_i_21_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__1_i_22_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__1_i_23_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__1_i_24_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__0_i_9_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__1_i_12_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__1_i_12_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__1_i_12_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__1_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(24 downto 21),
      S(3) => \icmp_ln1074_fu_304_p2_carry__1_i_25_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__1_i_26_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__1_i_27_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__1_i_28_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(28),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_13_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(27),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_14_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(26),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_15_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(25),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_16_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(30),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_17_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(29),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_18_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(28),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_19_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(25),
      I1 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_5\,
      I2 => sub_ln1074_1_fu_298_p2(24),
      I3 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_6\,
      O => \icmp_ln1074_fu_304_p2_carry__1_i_2_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(27),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_20_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(26),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_21_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(25),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_22_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(24),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_23_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(23),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_24_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(24),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_25_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(23),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_26_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(22),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_27_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(21),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_28_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(23),
      I1 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_7\,
      I2 => sub_ln1074_1_fu_298_p2(22),
      I3 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_4\,
      O => \icmp_ln1074_fu_304_p2_carry__1_i_3_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(21),
      I1 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_5\,
      I2 => sub_ln1074_1_fu_298_p2(20),
      I3 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_6\,
      O => \icmp_ln1074_fu_304_p2_carry__1_i_4_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_7\,
      I1 => sub_ln1074_1_fu_298_p2(27),
      I2 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_4\,
      I3 => sub_ln1074_1_fu_298_p2(26),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_5_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_5\,
      I1 => sub_ln1074_1_fu_298_p2(25),
      I2 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_6\,
      I3 => sub_ln1074_1_fu_298_p2(24),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_6_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__1_i_11_n_7\,
      I1 => sub_ln1074_1_fu_298_p2(23),
      I2 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_4\,
      I3 => sub_ln1074_1_fu_298_p2(22),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_7_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_5\,
      I1 => sub_ln1074_1_fu_298_p2(21),
      I2 => \icmp_ln1074_fu_304_p2_carry__0_i_10_n_6\,
      I3 => sub_ln1074_1_fu_298_p2(20),
      O => \icmp_ln1074_fu_304_p2_carry__1_i_8_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__1_i_12_n_0\,
      CO(3) => \icmp_ln1074_fu_304_p2_carry__1_i_9_n_0\,
      CO(2) => \icmp_ln1074_fu_304_p2_carry__1_i_9_n_1\,
      CO(1) => \icmp_ln1074_fu_304_p2_carry__1_i_9_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(28 downto 25),
      S(3) => \icmp_ln1074_fu_304_p2_carry__1_i_13_n_0\,
      S(2) => \icmp_ln1074_fu_304_p2_carry__1_i_14_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__1_i_15_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__1_i_16_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln1074_fu_304_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1074_fu_304_p2,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln1074_fu_304_p2_carry__2_i_1_n_0\,
      DI(0) => \icmp_ln1074_fu_304_p2_carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1074_fu_304_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1074_fu_304_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__2_i_4_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(31),
      I1 => \icmp_ln1074_fu_304_p2_carry__2_i_6_n_7\,
      I2 => sub_ln1074_1_fu_298_p2(30),
      I3 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_4\,
      O => \icmp_ln1074_fu_304_p2_carry__2_i_1_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(31),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_10_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(29),
      I1 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_5\,
      I2 => sub_ln1074_1_fu_298_p2(28),
      I3 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_6\,
      O => \icmp_ln1074_fu_304_p2_carry__2_i_2_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__2_i_6_n_7\,
      I1 => sub_ln1074_1_fu_298_p2(31),
      I2 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_4\,
      I3 => sub_ln1074_1_fu_298_p2(30),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_3_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_5\,
      I1 => sub_ln1074_1_fu_298_p2(29),
      I2 => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_6\,
      I3 => sub_ln1074_1_fu_298_p2(28),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_4_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__1_i_9_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln1074_fu_304_p2_carry__2_i_5_n_2\,
      CO(0) => \icmp_ln1074_fu_304_p2_carry__2_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln1074_1_fu_298_p2(31 downto 29),
      S(3) => '0',
      S(2) => \icmp_ln1074_fu_304_p2_carry__2_i_7_n_0\,
      S(1) => \icmp_ln1074_fu_304_p2_carry__2_i_8_n_0\,
      S(0) => \icmp_ln1074_fu_304_p2_carry__2_i_9_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1074_fu_304_p2_carry__1_i_10_n_0\,
      CO(3 downto 0) => \NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \icmp_ln1074_fu_304_p2_carry__2_i_6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln1074_fu_304_p2_carry__2_i_10_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(31),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_7_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(30),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_8_n_0\
    );
\icmp_ln1074_fu_304_p2_carry__2_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(29),
      O => \icmp_ln1074_fu_304_p2_carry__2_i_9_n_0\
    );
icmp_ln1074_fu_304_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(3),
      I1 => icmp_ln1074_fu_304_p2_carry_i_10_n_7,
      O => icmp_ln1074_fu_304_p2_carry_i_1_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1074_fu_304_p2_carry_i_10_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_i_10_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_i_10_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_i_10_n_3,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => icmp_ln1074_fu_304_p2_carry_i_15_n_0,
      O(3) => icmp_ln1074_fu_304_p2_carry_i_10_n_4,
      O(2) => icmp_ln1074_fu_304_p2_carry_i_10_n_5,
      O(1) => icmp_ln1074_fu_304_p2_carry_i_10_n_6,
      O(0) => icmp_ln1074_fu_304_p2_carry_i_10_n_7,
      S(3) => icmp_ln1074_fu_304_p2_carry_i_16_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_17_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_18_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_19_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_i_14_n_0,
      CO(3) => icmp_ln1074_fu_304_p2_carry_i_11_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_i_11_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_i_11_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(12 downto 9),
      S(3) => icmp_ln1074_fu_304_p2_carry_i_20_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_21_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_22_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_23_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_i_13_n_0,
      CO(3) => icmp_ln1074_fu_304_p2_carry_i_12_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_i_12_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_i_12_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => icmp_ln1074_fu_304_p2_carry_i_12_n_4,
      O(2) => icmp_ln1074_fu_304_p2_carry_i_12_n_5,
      O(1) => icmp_ln1074_fu_304_p2_carry_i_12_n_6,
      O(0) => icmp_ln1074_fu_304_p2_carry_i_12_n_7,
      S(3) => icmp_ln1074_fu_304_p2_carry_i_24_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_25_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_26_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_27_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1074_fu_304_p2_carry_i_10_n_0,
      CO(3) => icmp_ln1074_fu_304_p2_carry_i_13_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_i_13_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_i_13_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => icmp_ln1074_fu_304_p2_carry_i_13_n_4,
      O(2) => icmp_ln1074_fu_304_p2_carry_i_13_n_5,
      O(1) => icmp_ln1074_fu_304_p2_carry_i_13_n_6,
      O(0) => icmp_ln1074_fu_304_p2_carry_i_13_n_7,
      S(3) => icmp_ln1074_fu_304_p2_carry_i_28_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_29_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_30_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_31_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1074_fu_304_p2_carry_i_14_n_0,
      CO(2) => icmp_ln1074_fu_304_p2_carry_i_14_n_1,
      CO(1) => icmp_ln1074_fu_304_p2_carry_i_14_n_2,
      CO(0) => icmp_ln1074_fu_304_p2_carry_i_14_n_3,
      CYINIT => icmp_ln1074_fu_304_p2_carry_i_32_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln1074_1_fu_298_p2(8 downto 5),
      S(3) => icmp_ln1074_fu_304_p2_carry_i_33_n_0,
      S(2) => icmp_ln1074_fu_304_p2_carry_i_34_n_0,
      S(1) => icmp_ln1074_fu_304_p2_carry_i_35_n_0,
      S(0) => icmp_ln1074_fu_304_p2_carry_i_36_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(3),
      O => icmp_ln1074_fu_304_p2_carry_i_15_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(6),
      O => icmp_ln1074_fu_304_p2_carry_i_16_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(5),
      O => icmp_ln1074_fu_304_p2_carry_i_17_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(4),
      O => icmp_ln1074_fu_304_p2_carry_i_18_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => bLast_width_reg_697,
      I1 => last_blk_width_cast3_cast_reg_688(3),
      I2 => rem_fu_84(3),
      O => icmp_ln1074_fu_304_p2_carry_i_19_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(11),
      I1 => icmp_ln1074_fu_304_p2_carry_i_12_n_7,
      I2 => sub_ln1074_1_fu_298_p2(10),
      I3 => icmp_ln1074_fu_304_p2_carry_i_13_n_4,
      O => icmp_ln1074_fu_304_p2_carry_i_2_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(12),
      O => icmp_ln1074_fu_304_p2_carry_i_20_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(11),
      O => icmp_ln1074_fu_304_p2_carry_i_21_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(10),
      O => icmp_ln1074_fu_304_p2_carry_i_22_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(9),
      O => icmp_ln1074_fu_304_p2_carry_i_23_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(14),
      O => icmp_ln1074_fu_304_p2_carry_i_24_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(13),
      O => icmp_ln1074_fu_304_p2_carry_i_25_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(12),
      O => icmp_ln1074_fu_304_p2_carry_i_26_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(11),
      O => icmp_ln1074_fu_304_p2_carry_i_27_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(10),
      O => icmp_ln1074_fu_304_p2_carry_i_28_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(9),
      O => icmp_ln1074_fu_304_p2_carry_i_29_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(9),
      I1 => icmp_ln1074_fu_304_p2_carry_i_13_n_5,
      I2 => sub_ln1074_1_fu_298_p2(8),
      I3 => icmp_ln1074_fu_304_p2_carry_i_13_n_6,
      O => icmp_ln1074_fu_304_p2_carry_i_3_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(8),
      O => icmp_ln1074_fu_304_p2_carry_i_30_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(7),
      O => icmp_ln1074_fu_304_p2_carry_i_31_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(4),
      O => icmp_ln1074_fu_304_p2_carry_i_32_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(8),
      O => icmp_ln1074_fu_304_p2_carry_i_33_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(7),
      O => icmp_ln1074_fu_304_p2_carry_i_34_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(6),
      O => icmp_ln1074_fu_304_p2_carry_i_35_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_fu_84(5),
      O => icmp_ln1074_fu_304_p2_carry_i_36_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(7),
      I1 => icmp_ln1074_fu_304_p2_carry_i_13_n_7,
      I2 => sub_ln1074_1_fu_298_p2(6),
      I3 => icmp_ln1074_fu_304_p2_carry_i_10_n_4,
      O => icmp_ln1074_fu_304_p2_carry_i_4_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sub_ln1074_1_fu_298_p2(5),
      I1 => icmp_ln1074_fu_304_p2_carry_i_10_n_5,
      I2 => rem_fu_84(4),
      I3 => icmp_ln1074_fu_304_p2_carry_i_10_n_6,
      O => icmp_ln1074_fu_304_p2_carry_i_5_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1074_fu_304_p2_carry_i_12_n_7,
      I1 => sub_ln1074_1_fu_298_p2(11),
      I2 => icmp_ln1074_fu_304_p2_carry_i_13_n_4,
      I3 => sub_ln1074_1_fu_298_p2(10),
      O => icmp_ln1074_fu_304_p2_carry_i_6_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1074_fu_304_p2_carry_i_13_n_5,
      I1 => sub_ln1074_1_fu_298_p2(9),
      I2 => icmp_ln1074_fu_304_p2_carry_i_13_n_6,
      I3 => sub_ln1074_1_fu_298_p2(8),
      O => icmp_ln1074_fu_304_p2_carry_i_7_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1074_fu_304_p2_carry_i_13_n_7,
      I1 => sub_ln1074_1_fu_298_p2(7),
      I2 => icmp_ln1074_fu_304_p2_carry_i_10_n_4,
      I3 => sub_ln1074_1_fu_298_p2(6),
      O => icmp_ln1074_fu_304_p2_carry_i_8_n_0
    );
icmp_ln1074_fu_304_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1074_fu_304_p2_carry_i_10_n_5,
      I1 => sub_ln1074_1_fu_298_p2(5),
      I2 => icmp_ln1074_fu_304_p2_carry_i_10_n_6,
      I3 => rem_fu_84(4),
      O => icmp_ln1074_fu_304_p2_carry_i_9_n_0
    );
\icmp_ln1074_reg_713_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1074_reg_713,
      Q => icmp_ln1074_reg_713_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1074_reg_713_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1074_fu_304_p2,
      Q => icmp_ln1074_reg_713,
      R => '0'
    );
icmp_ln1084_fu_214_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1084_fu_214_p2_carry_n_0,
      CO(2) => icmp_ln1084_fu_214_p2_carry_n_1,
      CO(1) => icmp_ln1084_fu_214_p2_carry_n_2,
      CO(0) => icmp_ln1084_fu_214_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1084_fu_214_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1084_fu_214_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1084_fu_214_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1084_fu_214_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1084_fu_214_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1084_fu_214_p2_carry_i_5_n_0,
      S(2) => icmp_ln1084_fu_214_p2_carry_i_6_n_0,
      S(1) => icmp_ln1084_fu_214_p2_carry_i_7_n_0,
      S(0) => icmp_ln1084_fu_214_p2_carry_i_8_n_0
    );
\icmp_ln1084_fu_214_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1084_fu_214_p2_carry_n_0,
      CO(3) => \icmp_ln1084_fu_214_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1084_fu_214_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1084_fu_214_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1084_fu_214_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1084_fu_214_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1084_fu_214_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1084_fu_214_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1084_fu_214_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1084_fu_214_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1084_fu_214_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1084_fu_214_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1084_fu_214_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1084_fu_214_p2_carry__0_i_8_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(15),
      I1 => j_fu_92_reg(15),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(14),
      I3 => j_fu_92_reg(14),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_1_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(13),
      I1 => j_fu_92_reg(13),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(12),
      I3 => j_fu_92_reg(12),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_2_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(11),
      I1 => j_fu_92_reg(11),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(10),
      I3 => j_fu_92_reg(10),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_3_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(9),
      I1 => j_fu_92_reg(9),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(8),
      I3 => j_fu_92_reg(8),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_4_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(15),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(15),
      I2 => j_fu_92_reg(14),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(14),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_5_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(13),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(13),
      I2 => j_fu_92_reg(12),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(12),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_6_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(11),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(11),
      I2 => j_fu_92_reg(10),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(10),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_7_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(9),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(9),
      I2 => j_fu_92_reg(8),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(8),
      O => \icmp_ln1084_fu_214_p2_carry__0_i_8_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1084_fu_214_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1084_fu_214_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1084_fu_214_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1084_fu_214_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1084_fu_214_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1084_fu_214_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1084_fu_214_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1084_fu_214_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1084_fu_214_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1084_fu_214_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1084_fu_214_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1084_fu_214_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1084_fu_214_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1084_fu_214_p2_carry__1_i_8_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(23),
      I1 => j_fu_92_reg(23),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(22),
      I3 => j_fu_92_reg(22),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_1_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(21),
      I1 => j_fu_92_reg(21),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(20),
      I3 => j_fu_92_reg(20),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_2_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(19),
      I1 => j_fu_92_reg(19),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(18),
      I3 => j_fu_92_reg(18),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_3_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(17),
      I1 => j_fu_92_reg(17),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(16),
      I3 => j_fu_92_reg(16),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_4_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(23),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(23),
      I2 => j_fu_92_reg(22),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(22),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_5_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(21),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(21),
      I2 => j_fu_92_reg(20),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(20),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_6_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(19),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(19),
      I2 => j_fu_92_reg(18),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(18),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_7_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(17),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(17),
      I2 => j_fu_92_reg(16),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(16),
      O => \icmp_ln1084_fu_214_p2_carry__1_i_8_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1084_fu_214_p2_carry__1_n_0\,
      CO(3) => icmp_ln1084_fu_214_p2,
      CO(2) => \icmp_ln1084_fu_214_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1084_fu_214_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1084_fu_214_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1084_fu_214_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1084_fu_214_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1084_fu_214_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1084_fu_214_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1084_fu_214_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1084_fu_214_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1084_fu_214_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1084_fu_214_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1084_fu_214_p2_carry__2_i_8_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => j_fu_92_reg(31),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(31),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(30),
      I3 => j_fu_92_reg(30),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_1_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(29),
      I1 => j_fu_92_reg(29),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(28),
      I3 => j_fu_92_reg(28),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_2_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(27),
      I1 => j_fu_92_reg(27),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(26),
      I3 => j_fu_92_reg(26),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_3_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(25),
      I1 => j_fu_92_reg(25),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(24),
      I3 => j_fu_92_reg(24),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_4_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(31),
      I1 => j_fu_92_reg(31),
      I2 => j_fu_92_reg(30),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(30),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_5_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(29),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(29),
      I2 => j_fu_92_reg(28),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(28),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_6_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(27),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(27),
      I2 => j_fu_92_reg(26),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(26),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_7_n_0\
    );
\icmp_ln1084_fu_214_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(25),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(25),
      I2 => j_fu_92_reg(24),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(24),
      O => \icmp_ln1084_fu_214_p2_carry__2_i_8_n_0\
    );
icmp_ln1084_fu_214_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(7),
      I1 => j_fu_92_reg(7),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(6),
      I3 => j_fu_92_reg(6),
      O => icmp_ln1084_fu_214_p2_carry_i_1_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(5),
      I1 => j_fu_92_reg(5),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(4),
      I3 => j_fu_92_reg(4),
      O => icmp_ln1084_fu_214_p2_carry_i_2_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(3),
      I1 => j_fu_92_reg(3),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(2),
      I3 => j_fu_92_reg(2),
      O => icmp_ln1084_fu_214_p2_carry_i_3_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln1084_reg_705_reg[0]__0_0\(1),
      I1 => j_fu_92_reg(1),
      I2 => \icmp_ln1084_reg_705_reg[0]__0_0\(0),
      I3 => j_fu_92_reg(0),
      O => icmp_ln1084_fu_214_p2_carry_i_4_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(7),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(7),
      I2 => j_fu_92_reg(6),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(6),
      O => icmp_ln1084_fu_214_p2_carry_i_5_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(5),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(5),
      I2 => j_fu_92_reg(4),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(4),
      O => icmp_ln1084_fu_214_p2_carry_i_6_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(3),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(3),
      I2 => j_fu_92_reg(2),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(2),
      O => icmp_ln1084_fu_214_p2_carry_i_7_n_0
    );
icmp_ln1084_fu_214_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_fu_92_reg(1),
      I1 => \icmp_ln1084_reg_705_reg[0]__0_0\(1),
      I2 => j_fu_92_reg(0),
      I3 => \icmp_ln1084_reg_705_reg[0]__0_0\(0),
      O => icmp_ln1084_fu_214_p2_carry_i_8_n_0
    );
\icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln1084_reg_705_reg[0]__0_n_0\,
      Q => \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\icmp_ln1084_reg_705_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => icmp_ln1084_reg_705_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1084_reg_705_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1084_fu_214_p2,
      Q => \icmp_ln1084_reg_705_reg[0]__0_n_0\,
      R => '0'
    );
\j_fu_92[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_fu_92_reg(0),
      O => \j_fu_92[0]_i_3_n_0\
    );
\j_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[0]_i_2_n_7\,
      Q => j_fu_92_reg(0),
      R => j_fu_92
    );
\j_fu_92_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_92_reg[0]_i_2_n_0\,
      CO(2) => \j_fu_92_reg[0]_i_2_n_1\,
      CO(1) => \j_fu_92_reg[0]_i_2_n_2\,
      CO(0) => \j_fu_92_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_fu_92_reg[0]_i_2_n_4\,
      O(2) => \j_fu_92_reg[0]_i_2_n_5\,
      O(1) => \j_fu_92_reg[0]_i_2_n_6\,
      O(0) => \j_fu_92_reg[0]_i_2_n_7\,
      S(3 downto 1) => j_fu_92_reg(3 downto 1),
      S(0) => \j_fu_92[0]_i_3_n_0\
    );
\j_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[8]_i_1_n_5\,
      Q => j_fu_92_reg(10),
      R => j_fu_92
    );
\j_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[8]_i_1_n_4\,
      Q => j_fu_92_reg(11),
      R => j_fu_92
    );
\j_fu_92_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[12]_i_1_n_7\,
      Q => j_fu_92_reg(12),
      R => j_fu_92
    );
\j_fu_92_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[8]_i_1_n_0\,
      CO(3) => \j_fu_92_reg[12]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[12]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[12]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[12]_i_1_n_4\,
      O(2) => \j_fu_92_reg[12]_i_1_n_5\,
      O(1) => \j_fu_92_reg[12]_i_1_n_6\,
      O(0) => \j_fu_92_reg[12]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(15 downto 12)
    );
\j_fu_92_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[12]_i_1_n_6\,
      Q => j_fu_92_reg(13),
      R => j_fu_92
    );
\j_fu_92_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[12]_i_1_n_5\,
      Q => j_fu_92_reg(14),
      R => j_fu_92
    );
\j_fu_92_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[12]_i_1_n_4\,
      Q => j_fu_92_reg(15),
      R => j_fu_92
    );
\j_fu_92_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[16]_i_1_n_7\,
      Q => j_fu_92_reg(16),
      R => j_fu_92
    );
\j_fu_92_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[12]_i_1_n_0\,
      CO(3) => \j_fu_92_reg[16]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[16]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[16]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[16]_i_1_n_4\,
      O(2) => \j_fu_92_reg[16]_i_1_n_5\,
      O(1) => \j_fu_92_reg[16]_i_1_n_6\,
      O(0) => \j_fu_92_reg[16]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(19 downto 16)
    );
\j_fu_92_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[16]_i_1_n_6\,
      Q => j_fu_92_reg(17),
      R => j_fu_92
    );
\j_fu_92_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[16]_i_1_n_5\,
      Q => j_fu_92_reg(18),
      R => j_fu_92
    );
\j_fu_92_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[16]_i_1_n_4\,
      Q => j_fu_92_reg(19),
      R => j_fu_92
    );
\j_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[0]_i_2_n_6\,
      Q => j_fu_92_reg(1),
      R => j_fu_92
    );
\j_fu_92_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[20]_i_1_n_7\,
      Q => j_fu_92_reg(20),
      R => j_fu_92
    );
\j_fu_92_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[16]_i_1_n_0\,
      CO(3) => \j_fu_92_reg[20]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[20]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[20]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[20]_i_1_n_4\,
      O(2) => \j_fu_92_reg[20]_i_1_n_5\,
      O(1) => \j_fu_92_reg[20]_i_1_n_6\,
      O(0) => \j_fu_92_reg[20]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(23 downto 20)
    );
\j_fu_92_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[20]_i_1_n_6\,
      Q => j_fu_92_reg(21),
      R => j_fu_92
    );
\j_fu_92_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[20]_i_1_n_5\,
      Q => j_fu_92_reg(22),
      R => j_fu_92
    );
\j_fu_92_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[20]_i_1_n_4\,
      Q => j_fu_92_reg(23),
      R => j_fu_92
    );
\j_fu_92_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[24]_i_1_n_7\,
      Q => j_fu_92_reg(24),
      R => j_fu_92
    );
\j_fu_92_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[20]_i_1_n_0\,
      CO(3) => \j_fu_92_reg[24]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[24]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[24]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[24]_i_1_n_4\,
      O(2) => \j_fu_92_reg[24]_i_1_n_5\,
      O(1) => \j_fu_92_reg[24]_i_1_n_6\,
      O(0) => \j_fu_92_reg[24]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(27 downto 24)
    );
\j_fu_92_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[24]_i_1_n_6\,
      Q => j_fu_92_reg(25),
      R => j_fu_92
    );
\j_fu_92_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[24]_i_1_n_5\,
      Q => j_fu_92_reg(26),
      R => j_fu_92
    );
\j_fu_92_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[24]_i_1_n_4\,
      Q => j_fu_92_reg(27),
      R => j_fu_92
    );
\j_fu_92_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[28]_i_1_n_7\,
      Q => j_fu_92_reg(28),
      R => j_fu_92
    );
\j_fu_92_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[24]_i_1_n_0\,
      CO(3) => \NLW_j_fu_92_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_fu_92_reg[28]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[28]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[28]_i_1_n_4\,
      O(2) => \j_fu_92_reg[28]_i_1_n_5\,
      O(1) => \j_fu_92_reg[28]_i_1_n_6\,
      O(0) => \j_fu_92_reg[28]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(31 downto 28)
    );
\j_fu_92_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[28]_i_1_n_6\,
      Q => j_fu_92_reg(29),
      R => j_fu_92
    );
\j_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[0]_i_2_n_5\,
      Q => j_fu_92_reg(2),
      R => j_fu_92
    );
\j_fu_92_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[28]_i_1_n_5\,
      Q => j_fu_92_reg(30),
      R => j_fu_92
    );
\j_fu_92_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[28]_i_1_n_4\,
      Q => j_fu_92_reg(31),
      R => j_fu_92
    );
\j_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[0]_i_2_n_4\,
      Q => j_fu_92_reg(3),
      R => j_fu_92
    );
\j_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[4]_i_1_n_7\,
      Q => j_fu_92_reg(4),
      R => j_fu_92
    );
\j_fu_92_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[0]_i_2_n_0\,
      CO(3) => \j_fu_92_reg[4]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[4]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[4]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[4]_i_1_n_4\,
      O(2) => \j_fu_92_reg[4]_i_1_n_5\,
      O(1) => \j_fu_92_reg[4]_i_1_n_6\,
      O(0) => \j_fu_92_reg[4]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(7 downto 4)
    );
\j_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[4]_i_1_n_6\,
      Q => j_fu_92_reg(5),
      R => j_fu_92
    );
\j_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[4]_i_1_n_5\,
      Q => j_fu_92_reg(6),
      R => j_fu_92
    );
\j_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[4]_i_1_n_4\,
      Q => j_fu_92_reg(7),
      R => j_fu_92
    );
\j_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[8]_i_1_n_7\,
      Q => j_fu_92_reg(8),
      R => j_fu_92
    );
\j_fu_92_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_92_reg[4]_i_1_n_0\,
      CO(3) => \j_fu_92_reg[8]_i_1_n_0\,
      CO(2) => \j_fu_92_reg[8]_i_1_n_1\,
      CO(1) => \j_fu_92_reg[8]_i_1_n_2\,
      CO(0) => \j_fu_92_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_fu_92_reg[8]_i_1_n_4\,
      O(2) => \j_fu_92_reg[8]_i_1_n_5\,
      O(1) => \j_fu_92_reg[8]_i_1_n_6\,
      O(0) => \j_fu_92_reg[8]_i_1_n_7\,
      S(3 downto 0) => j_fu_92_reg(11 downto 8)
    );
\j_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_88,
      D => \j_fu_92_reg[8]_i_1_n_6\,
      Q => j_fu_92_reg(9),
      R => j_fu_92
    );
\last_blk_width_cast3_cast_reg_688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => last_blk_width_read_reg_110(0),
      Q => last_blk_width_cast3_cast_reg_688(3),
      R => '0'
    );
\localbuffer_reg_769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(0),
      Q => localbuffer_reg_769(0),
      R => '0'
    );
\localbuffer_reg_769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(1),
      Q => localbuffer_reg_769(1),
      R => '0'
    );
\localbuffer_reg_769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(2),
      Q => localbuffer_reg_769(2),
      R => '0'
    );
\localbuffer_reg_769_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(3),
      Q => localbuffer_reg_769(3),
      R => '0'
    );
\localbuffer_reg_769_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(4),
      Q => localbuffer_reg_769(4),
      R => '0'
    );
\localbuffer_reg_769_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(5),
      Q => localbuffer_reg_769(5),
      R => '0'
    );
\localbuffer_reg_769_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(6),
      Q => localbuffer_reg_769(6),
      R => '0'
    );
\localbuffer_reg_769_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(7),
      Q => localbuffer_reg_769(7),
      R => '0'
    );
\lshr_ln1074_reg_764[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1074_reg_713,
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(1),
      Q => lshr_ln1074_reg_764(1),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(2),
      Q => lshr_ln1074_reg_764(2),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(3),
      Q => lshr_ln1074_reg_764(3),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(4),
      Q => lshr_ln1074_reg_764(4),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(5),
      Q => lshr_ln1074_reg_764(5),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(6),
      Q => lshr_ln1074_reg_764(6),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\lshr_ln1074_reg_764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => val_fu_96(7),
      Q => lshr_ln1074_reg_764(7),
      R => \lshr_ln1074_reg_764[7]_i_1_n_0\
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__1_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => icmp_ln1054_reg_693_pp0_iter2_reg,
      I2 => icmp_ln1065_reg_709,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => flow_control_loop_pipe_sequential_init_U_n_5,
      I5 => Q(3),
      O => \mOutPtr[0]_i_2__1_n_0\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(3),
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => icmp_ln1065_reg_709,
      I4 => icmp_ln1054_reg_693_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\rem_fu_84[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => icmp_ln1054_reg_693,
      I2 => ap_enable_reg_pp0_iter2,
      O => \rem_fu_84[31]_i_2_n_0\
    );
\rem_fu_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__0_n_4\,
      Q => rem_fu_84(10),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__1_n_7\,
      Q => rem_fu_84(11),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__1_n_6\,
      Q => rem_fu_84(12),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__1_n_5\,
      Q => rem_fu_84(13),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__1_n_4\,
      Q => rem_fu_84(14),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__2_n_7\,
      Q => rem_fu_84(15),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__2_n_6\,
      Q => rem_fu_84(16),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__2_n_5\,
      Q => rem_fu_84(17),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__2_n_4\,
      Q => rem_fu_84(18),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__3_n_7\,
      Q => rem_fu_84(19),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__3_n_6\,
      Q => rem_fu_84(20),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__3_n_5\,
      Q => rem_fu_84(21),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__3_n_4\,
      Q => rem_fu_84(22),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__4_n_7\,
      Q => rem_fu_84(23),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__4_n_6\,
      Q => rem_fu_84(24),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__4_n_5\,
      Q => rem_fu_84(25),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__4_n_4\,
      Q => rem_fu_84(26),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__5_n_7\,
      Q => rem_fu_84(27),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__5_n_6\,
      Q => rem_fu_84(28),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__5_n_5\,
      Q => rem_fu_84(29),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__5_n_4\,
      Q => rem_fu_84(30),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__6_n_7\,
      Q => rem_fu_84(31),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry_n_7\,
      Q => rem_fu_84(3),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry_n_6\,
      Q => rem_fu_84(4),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry_n_5\,
      Q => rem_fu_84(5),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry_n_4\,
      Q => rem_fu_84(6),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__0_n_7\,
      Q => rem_fu_84(7),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__0_n_6\,
      Q => rem_fu_84(8),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\rem_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \rem_fu_84[31]_i_2_n_0\,
      D => \_inferred__1/i___2_carry__0_n_5\,
      Q => rem_fu_84(9),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\shl_ln1071_reg_774[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln1071_reg_756\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(0),
      Q => shl_ln1071_reg_774(0),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(1),
      Q => shl_ln1071_reg_774(1),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(2),
      Q => shl_ln1071_reg_774(2),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(3),
      Q => shl_ln1071_reg_774(3),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(4),
      Q => shl_ln1071_reg_774(4),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(5),
      Q => shl_ln1071_reg_774(5),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \val_fu_96_reg[7]_0\(6),
      Q => shl_ln1071_reg_774(6),
      R => \shl_ln1071_reg_774[6]_i_1_n_0\
    );
\shl_ln1071_reg_774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \shl_ln1071_reg_774_reg[7]_0\(0),
      Q => shl_ln1071_reg_774(7),
      R => '0'
    );
\val_fu_96[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln1065_reg_709,
      I3 => icmp_ln1054_reg_693_pp0_iter2_reg,
      O => val_fu_96_0
    );
\val_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(0),
      Q => val_fu_96(0),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(1),
      Q => val_fu_96(1),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(2),
      Q => val_fu_96(2),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(3),
      Q => val_fu_96(3),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(4),
      Q => val_fu_96(4),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(5),
      Q => val_fu_96(5),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(6),
      Q => val_fu_96(6),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\val_fu_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => val_fu_96_0,
      D => \val_fu_96_reg[7]_0\(7),
      Q => val_fu_96(7),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol is
  port (
    \icmp_ln1301_reg_437_reg[0]_0\ : out STD_LOGIC;
    icmp_ln1315_reg_446 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \localbuffer_fu_80_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cols_bound_per_npc_read_reg_147 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \bLast_reg_441_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    last_blk_width_read_reg_142 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    strideBased_cols_bound_per_npc_reg_158 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol is
  signal add_ln1306_fu_234_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_val_1_reg_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_val_1_reg_1580 : STD_LOGIC;
  signal bLast_fu_224_p2 : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bLast_fu_224_p2_carry__1_n_3\ : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_5_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_6_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_7_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_i_8_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_n_0 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_n_1 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_n_2 : STD_LOGIC;
  signal bLast_fu_224_p2_carry_n_3 : STD_LOGIC;
  signal bLast_reg_441 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready : STD_LOGIC;
  signal grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln1301_fu_193_p2 : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1301_fu_193_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1301_fu_193_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1301_reg_437_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1301_reg_437_pp0_iter3_reg : STD_LOGIC;
  signal \^icmp_ln1301_reg_437_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln1306_fu_207_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1306_fu_207_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1306_fu_207_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1306_fu_207_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1306_fu_207_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2 : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln1315_fu_229_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1315_fu_229_p2_carry_n_3 : STD_LOGIC;
  signal \^icmp_ln1315_reg_446\ : STD_LOGIC;
  signal icmp_ln1324_reg_466 : STD_LOGIC;
  signal \icmp_ln1324_reg_466[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1324_reg_466_pp0_iter3_reg : STD_LOGIC;
  signal indvar_flatten_fu_88 : STD_LOGIC;
  signal \indvar_flatten_fu_88[0]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten_fu_88_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_88_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal j_fu_84 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \j_fu_84[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_84[15]_i_4_n_0\ : STD_LOGIC;
  signal \j_fu_84[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_84_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_84_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_84_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_84_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_84_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \j_fu_84_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \j_fu_84_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_84_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_84_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_84_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_fu_84_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_fu_84_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_fu_84_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_fu_84_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal localbuffer_fu_80 : STD_LOGIC;
  signal \localbuffer_fu_80[0]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[1]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[2]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[3]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[4]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[5]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[6]_i_1_n_0\ : STD_LOGIC;
  signal \localbuffer_fu_80[7]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal shl_ln1320_reg_470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_bLast_fu_224_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_224_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bLast_fu_224_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bLast_fu_224_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1301_fu_193_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1301_fu_193_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1301_fu_193_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1301_fu_193_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1306_fu_207_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1306_fu_207_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1306_fu_207_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1315_fu_229_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1315_fu_229_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1315_fu_229_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1315_fu_229_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_fu_88_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_fu_84_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_84_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__3\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter4_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of bLast_fu_224_p2_carry_i_8 : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg_i_1 : label is "soft_lutpair526";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1315_fu_229_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1315_fu_229_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1315_fu_229_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1315_fu_229_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_88_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \j_fu_84[0]_i_1\ : label is "soft_lutpair527";
  attribute ADDER_THRESHOLD of \j_fu_84_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_84_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_84_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_84_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \localbuffer_fu_80[0]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[1]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[2]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[3]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[4]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[5]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[6]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \localbuffer_fu_80[7]_i_2\ : label is "soft_lutpair529";
begin
  \icmp_ln1301_reg_437_reg[0]_0\ <= \^icmp_ln1301_reg_437_reg[0]_0\;
  icmp_ln1315_reg_446 <= \^icmp_ln1315_reg_446\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(0),
      I1 => shl_ln1320_reg_470(0),
      O => \localbuffer_fu_80_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(1),
      I1 => shl_ln1320_reg_470(1),
      O => \localbuffer_fu_80_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(2),
      I1 => shl_ln1320_reg_470(2),
      O => \localbuffer_fu_80_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(3),
      I1 => shl_ln1320_reg_470(3),
      O => \localbuffer_fu_80_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(4),
      I1 => shl_ln1320_reg_470(4),
      O => \localbuffer_fu_80_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(5),
      I1 => shl_ln1320_reg_470(5),
      O => \localbuffer_fu_80_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(6),
      I1 => shl_ln1320_reg_470(6),
      O => \localbuffer_fu_80_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Q(1),
      I1 => flow_control_loop_pipe_sequential_init_U_n_0,
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => icmp_ln1301_reg_437_pp0_iter3_reg,
      O => push
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(7),
      I1 => shl_ln1320_reg_470(7),
      O => \localbuffer_fu_80_reg[7]_0\(7)
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A008A808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      I2 => flow_control_loop_pipe_sequential_init_U_n_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln1301_fu_193_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => \^icmp_ln1301_reg_437_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => flow_control_loop_pipe_sequential_init_U_n_0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln1301_fu_193_p2,
      I1 => ap_enable_reg_pp0_iter1,
      O => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_0,
      O => ap_phi_reg_pp0_iter3_val_1_reg_1580
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      D => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0\,
      Q => ap_phi_reg_pp0_iter3_val_1_reg_158(7),
      R => '0'
    );
bLast_fu_224_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bLast_fu_224_p2_carry_n_0,
      CO(2) => bLast_fu_224_p2_carry_n_1,
      CO(1) => bLast_fu_224_p2_carry_n_2,
      CO(0) => bLast_fu_224_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_bLast_fu_224_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => bLast_fu_224_p2_carry_i_1_n_0,
      S(2) => bLast_fu_224_p2_carry_i_2_n_0,
      S(1) => bLast_fu_224_p2_carry_i_3_n_0,
      S(0) => bLast_fu_224_p2_carry_i_4_n_0
    );
\bLast_fu_224_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bLast_fu_224_p2_carry_n_0,
      CO(3) => \bLast_fu_224_p2_carry__0_n_0\,
      CO(2) => \bLast_fu_224_p2_carry__0_n_1\,
      CO(1) => \bLast_fu_224_p2_carry__0_n_2\,
      CO(0) => \bLast_fu_224_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_224_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bLast_fu_224_p2_carry__0_i_1_n_0\,
      S(2) => \bLast_fu_224_p2_carry__0_i_2_n_0\,
      S(1) => \bLast_fu_224_p2_carry__0_i_3_n_0\,
      S(0) => \bLast_fu_224_p2_carry__0_i_4_n_0\
    );
\bLast_fu_224_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(22),
      I1 => \bLast_reg_441_reg[0]_0\(23),
      I2 => \bLast_reg_441_reg[0]_0\(21),
      O => \bLast_fu_224_p2_carry__0_i_1_n_0\
    );
\bLast_fu_224_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(19),
      I1 => \bLast_reg_441_reg[0]_0\(20),
      I2 => \bLast_reg_441_reg[0]_0\(18),
      O => \bLast_fu_224_p2_carry__0_i_2_n_0\
    );
\bLast_fu_224_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001141"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(17),
      I1 => \bLast_reg_441_reg[0]_0\(15),
      I2 => j_fu_84(15),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => \bLast_reg_441_reg[0]_0\(16),
      O => \bLast_fu_224_p2_carry__0_i_3_n_0\
    );
\bLast_fu_224_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AA010001550100"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(14),
      I1 => \bLast_reg_441_reg[0]_0\(13),
      I2 => \bLast_reg_441_reg[0]_0\(12),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => \bLast_fu_224_p2_carry__0_i_5_n_0\,
      I5 => j_fu_84(14),
      O => \bLast_fu_224_p2_carry__0_i_4_n_0\
    );
\bLast_fu_224_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(12),
      I1 => \bLast_reg_441_reg[0]_0\(13),
      I2 => j_fu_84(13),
      I3 => j_fu_84(12),
      O => \bLast_fu_224_p2_carry__0_i_5_n_0\
    );
\bLast_fu_224_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bLast_fu_224_p2_carry__0_n_0\,
      CO(3) => \NLW_bLast_fu_224_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => bLast_fu_224_p2,
      CO(1) => \bLast_fu_224_p2_carry__1_n_2\,
      CO(0) => \bLast_fu_224_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bLast_fu_224_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bLast_fu_224_p2_carry__1_i_1_n_0\,
      S(1) => \bLast_fu_224_p2_carry__1_i_2_n_0\,
      S(0) => \bLast_fu_224_p2_carry__1_i_3_n_0\
    );
\bLast_fu_224_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(31),
      I1 => \bLast_reg_441_reg[0]_0\(30),
      O => \bLast_fu_224_p2_carry__1_i_1_n_0\
    );
\bLast_fu_224_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(28),
      I1 => \bLast_reg_441_reg[0]_0\(29),
      I2 => \bLast_reg_441_reg[0]_0\(27),
      O => \bLast_fu_224_p2_carry__1_i_2_n_0\
    );
\bLast_fu_224_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(25),
      I1 => \bLast_reg_441_reg[0]_0\(26),
      I2 => \bLast_reg_441_reg[0]_0\(24),
      O => \bLast_fu_224_p2_carry__1_i_3_n_0\
    );
bLast_fu_224_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AA010001550100"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(11),
      I1 => \bLast_reg_441_reg[0]_0\(10),
      I2 => \bLast_reg_441_reg[0]_0\(9),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => bLast_fu_224_p2_carry_i_5_n_0,
      I5 => j_fu_84(11),
      O => bLast_fu_224_p2_carry_i_1_n_0
    );
bLast_fu_224_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AA010001550100"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(8),
      I1 => \bLast_reg_441_reg[0]_0\(7),
      I2 => \bLast_reg_441_reg[0]_0\(6),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => bLast_fu_224_p2_carry_i_6_n_0,
      I5 => j_fu_84(8),
      O => bLast_fu_224_p2_carry_i_2_n_0
    );
bLast_fu_224_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AA010001550100"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(5),
      I1 => \bLast_reg_441_reg[0]_0\(4),
      I2 => \bLast_reg_441_reg[0]_0\(3),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => bLast_fu_224_p2_carry_i_7_n_0,
      I5 => j_fu_84(5),
      O => bLast_fu_224_p2_carry_i_3_n_0
    );
bLast_fu_224_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01AA010001550100"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(2),
      I1 => \bLast_reg_441_reg[0]_0\(1),
      I2 => \bLast_reg_441_reg[0]_0\(0),
      I3 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I4 => bLast_fu_224_p2_carry_i_8_n_0,
      I5 => j_fu_84(2),
      O => bLast_fu_224_p2_carry_i_4_n_0
    );
bLast_fu_224_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(9),
      I1 => \bLast_reg_441_reg[0]_0\(10),
      I2 => j_fu_84(9),
      I3 => j_fu_84(10),
      O => bLast_fu_224_p2_carry_i_5_n_0
    );
bLast_fu_224_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(6),
      I1 => \bLast_reg_441_reg[0]_0\(7),
      I2 => j_fu_84(7),
      I3 => j_fu_84(6),
      O => bLast_fu_224_p2_carry_i_6_n_0
    );
bLast_fu_224_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(3),
      I1 => \bLast_reg_441_reg[0]_0\(4),
      I2 => j_fu_84(3),
      I3 => j_fu_84(4),
      O => bLast_fu_224_p2_carry_i_7_n_0
    );
bLast_fu_224_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \bLast_reg_441_reg[0]_0\(0),
      I1 => \bLast_reg_441_reg[0]_0\(1),
      I2 => j_fu_84(1),
      I3 => j_fu_84(0),
      O => bLast_fu_224_p2_carry_i_8_n_0
    );
\bLast_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => bLast_fu_224_p2,
      Q => bLast_reg_441,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^icmp_ln1301_reg_437_reg[0]_0\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      icmp_ln1301_reg_437_pp0_iter3_reg => icmp_ln1301_reg_437_pp0_iter3_reg,
      icmp_ln1315_reg_446 => \^icmp_ln1315_reg_446\,
      icmp_ln1324_reg_466_pp0_iter3_reg => icmp_ln1324_reg_466_pp0_iter3_reg,
      ldata_full_n => ldata_full_n,
      out_mat_data_empty_n => out_mat_data_empty_n
    );
grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => flow_control_loop_pipe_sequential_init_U_n_0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln1301_fu_193_p2,
      I4 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln1301_fu_193_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1301_fu_193_p2_carry_n_0,
      CO(2) => icmp_ln1301_fu_193_p2_carry_n_1,
      CO(1) => icmp_ln1301_fu_193_p2_carry_n_2,
      CO(0) => icmp_ln1301_fu_193_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1301_fu_193_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1301_fu_193_p2_carry_i_1_n_0,
      S(2) => icmp_ln1301_fu_193_p2_carry_i_2_n_0,
      S(1) => icmp_ln1301_fu_193_p2_carry_i_3_n_0,
      S(0) => icmp_ln1301_fu_193_p2_carry_i_4_n_0
    );
\icmp_ln1301_fu_193_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1301_fu_193_p2_carry_n_0,
      CO(3) => \icmp_ln1301_fu_193_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1301_fu_193_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1301_fu_193_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1301_fu_193_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1301_fu_193_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1301_fu_193_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1301_fu_193_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1301_fu_193_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1301_fu_193_p2_carry__0_i_4_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(21),
      I1 => P(21),
      I2 => indvar_flatten_fu_88_reg(22),
      I3 => P(22),
      I4 => P(23),
      I5 => indvar_flatten_fu_88_reg(23),
      O => \icmp_ln1301_fu_193_p2_carry__0_i_1_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(20),
      I1 => P(20),
      I2 => indvar_flatten_fu_88_reg(18),
      I3 => P(18),
      I4 => P(19),
      I5 => indvar_flatten_fu_88_reg(19),
      O => \icmp_ln1301_fu_193_p2_carry__0_i_2_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(16),
      I1 => P(16),
      I2 => indvar_flatten_fu_88_reg(15),
      I3 => P(15),
      I4 => P(17),
      I5 => indvar_flatten_fu_88_reg(17),
      O => \icmp_ln1301_fu_193_p2_carry__0_i_3_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(12),
      I1 => P(12),
      I2 => indvar_flatten_fu_88_reg(13),
      I3 => P(13),
      I4 => P(14),
      I5 => indvar_flatten_fu_88_reg(14),
      O => \icmp_ln1301_fu_193_p2_carry__0_i_4_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1301_fu_193_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln1301_fu_193_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln1301_fu_193_p2,
      CO(1) => \icmp_ln1301_fu_193_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1301_fu_193_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1301_fu_193_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln1301_fu_193_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln1301_fu_193_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln1301_fu_193_p2_carry__1_i_3_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(31),
      I1 => indvar_flatten_fu_88_reg(31),
      I2 => P(30),
      I3 => indvar_flatten_fu_88_reg(30),
      O => \icmp_ln1301_fu_193_p2_carry__1_i_1_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(28),
      I1 => P(28),
      I2 => indvar_flatten_fu_88_reg(27),
      I3 => P(27),
      I4 => P(29),
      I5 => indvar_flatten_fu_88_reg(29),
      O => \icmp_ln1301_fu_193_p2_carry__1_i_2_n_0\
    );
\icmp_ln1301_fu_193_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(24),
      I1 => P(24),
      I2 => indvar_flatten_fu_88_reg(25),
      I3 => P(25),
      I4 => P(26),
      I5 => indvar_flatten_fu_88_reg(26),
      O => \icmp_ln1301_fu_193_p2_carry__1_i_3_n_0\
    );
icmp_ln1301_fu_193_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(9),
      I1 => P(9),
      I2 => indvar_flatten_fu_88_reg(10),
      I3 => P(10),
      I4 => P(11),
      I5 => indvar_flatten_fu_88_reg(11),
      O => icmp_ln1301_fu_193_p2_carry_i_1_n_0
    );
icmp_ln1301_fu_193_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(7),
      I1 => P(7),
      I2 => indvar_flatten_fu_88_reg(6),
      I3 => P(6),
      I4 => P(8),
      I5 => indvar_flatten_fu_88_reg(8),
      O => icmp_ln1301_fu_193_p2_carry_i_2_n_0
    );
icmp_ln1301_fu_193_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(3),
      I1 => P(3),
      I2 => indvar_flatten_fu_88_reg(4),
      I3 => P(4),
      I4 => P(5),
      I5 => indvar_flatten_fu_88_reg(5),
      O => icmp_ln1301_fu_193_p2_carry_i_3_n_0
    );
icmp_ln1301_fu_193_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(1),
      I1 => P(1),
      I2 => indvar_flatten_fu_88_reg(0),
      I3 => P(0),
      I4 => P(2),
      I5 => indvar_flatten_fu_88_reg(2),
      O => icmp_ln1301_fu_193_p2_carry_i_4_n_0
    );
\icmp_ln1301_reg_437[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1301_reg_437_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln1301_reg_437_reg[0]_0\,
      Q => icmp_ln1301_reg_437_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1301_reg_437_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1301_reg_437_pp0_iter2_reg,
      Q => icmp_ln1301_reg_437_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1301_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1301_fu_193_p2,
      Q => \^icmp_ln1301_reg_437_reg[0]_0\,
      R => '0'
    );
icmp_ln1306_fu_207_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1306_fu_207_p2_carry_n_0,
      CO(2) => icmp_ln1306_fu_207_p2_carry_n_1,
      CO(1) => icmp_ln1306_fu_207_p2_carry_n_2,
      CO(0) => icmp_ln1306_fu_207_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1306_fu_207_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1306_fu_207_p2_carry_i_1_n_0,
      S(2) => icmp_ln1306_fu_207_p2_carry_i_2_n_0,
      S(1) => icmp_ln1306_fu_207_p2_carry_i_3_n_0,
      S(0) => icmp_ln1306_fu_207_p2_carry_i_4_n_0
    );
\icmp_ln1306_fu_207_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1306_fu_207_p2_carry_n_0,
      CO(3 downto 2) => \NLW_icmp_ln1306_fu_207_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1306_fu_207_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1306_fu_207_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1306_fu_207_p2_carry__0_i_1_n_0\,
      S(0) => \icmp_ln1306_fu_207_p2_carry__0_i_2_n_0\
    );
\icmp_ln1306_fu_207_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(0),
      I1 => j_fu_84(15),
      O => \icmp_ln1306_fu_207_p2_carry__0_i_1_n_0\
    );
\icmp_ln1306_fu_207_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(14),
      I1 => j_fu_84(12),
      I2 => j_fu_84(13),
      I3 => strideBased_cols_bound_per_npc_reg_158(13),
      I4 => strideBased_cols_bound_per_npc_reg_158(12),
      I5 => j_fu_84(14),
      O => \icmp_ln1306_fu_207_p2_carry__0_i_2_n_0\
    );
icmp_ln1306_fu_207_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(11),
      I1 => j_fu_84(10),
      I2 => j_fu_84(9),
      I3 => strideBased_cols_bound_per_npc_reg_158(10),
      I4 => strideBased_cols_bound_per_npc_reg_158(9),
      I5 => j_fu_84(11),
      O => icmp_ln1306_fu_207_p2_carry_i_1_n_0
    );
icmp_ln1306_fu_207_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(8),
      I1 => j_fu_84(6),
      I2 => j_fu_84(7),
      I3 => strideBased_cols_bound_per_npc_reg_158(7),
      I4 => strideBased_cols_bound_per_npc_reg_158(6),
      I5 => j_fu_84(8),
      O => icmp_ln1306_fu_207_p2_carry_i_2_n_0
    );
icmp_ln1306_fu_207_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(5),
      I1 => j_fu_84(4),
      I2 => j_fu_84(3),
      I3 => strideBased_cols_bound_per_npc_reg_158(4),
      I4 => strideBased_cols_bound_per_npc_reg_158(3),
      I5 => j_fu_84(5),
      O => icmp_ln1306_fu_207_p2_carry_i_3_n_0
    );
icmp_ln1306_fu_207_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(2),
      I1 => j_fu_84(0),
      I2 => j_fu_84(1),
      I3 => strideBased_cols_bound_per_npc_reg_158(1),
      I4 => strideBased_cols_bound_per_npc_reg_158(0),
      I5 => j_fu_84(2),
      O => icmp_ln1306_fu_207_p2_carry_i_4_n_0
    );
icmp_ln1315_fu_229_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1315_fu_229_p2_carry_n_0,
      CO(2) => icmp_ln1315_fu_229_p2_carry_n_1,
      CO(1) => icmp_ln1315_fu_229_p2_carry_n_2,
      CO(0) => icmp_ln1315_fu_229_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1315_fu_229_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1315_fu_229_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1315_fu_229_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1315_fu_229_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1315_fu_229_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1315_fu_229_p2_carry_i_5_n_0,
      S(2) => icmp_ln1315_fu_229_p2_carry_i_6_n_0,
      S(1) => icmp_ln1315_fu_229_p2_carry_i_7_n_0,
      S(0) => icmp_ln1315_fu_229_p2_carry_i_8_n_0
    );
\icmp_ln1315_fu_229_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1315_fu_229_p2_carry_n_0,
      CO(3) => \icmp_ln1315_fu_229_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1315_fu_229_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1315_fu_229_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1315_fu_229_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1315_fu_229_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1315_fu_229_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1315_fu_229_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1315_fu_229_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1315_fu_229_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1315_fu_229_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1315_fu_229_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1315_fu_229_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1315_fu_229_p2_carry__0_i_8_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4C0FFC4"
    )
        port map (
      I0 => j_fu_84(14),
      I1 => strideBased_cols_bound_per_npc_reg_158(14),
      I2 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I3 => cols_bound_per_npc_read_reg_147(0),
      I4 => j_fu_84(15),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_1_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAA0FFB0"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => j_fu_84(12),
      I2 => strideBased_cols_bound_per_npc_reg_158(12),
      I3 => strideBased_cols_bound_per_npc_reg_158(13),
      I4 => j_fu_84(13),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_2_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE88EFAA"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(11),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(10),
      I3 => strideBased_cols_bound_per_npc_reg_158(10),
      I4 => j_fu_84(11),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_3_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4C0FFC4"
    )
        port map (
      I0 => j_fu_84(8),
      I1 => strideBased_cols_bound_per_npc_reg_158(8),
      I2 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I3 => strideBased_cols_bound_per_npc_reg_158(9),
      I4 => j_fu_84(9),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_4_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20461045"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(14),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(15),
      I3 => cols_bound_per_npc_read_reg_147(0),
      I4 => j_fu_84(14),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_5_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42061203"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => strideBased_cols_bound_per_npc_reg_158(12),
      I2 => strideBased_cols_bound_per_npc_reg_158(13),
      I3 => j_fu_84(13),
      I4 => j_fu_84(12),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_6_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20461045"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(11),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(10),
      I3 => strideBased_cols_bound_per_npc_reg_158(10),
      I4 => j_fu_84(11),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_7_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20461045"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(8),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(9),
      I3 => strideBased_cols_bound_per_npc_reg_158(9),
      I4 => j_fu_84(8),
      O => \icmp_ln1315_fu_229_p2_carry__0_i_8_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1315_fu_229_p2_carry__0_n_0\,
      CO(3) => \icmp_ln1315_fu_229_p2_carry__1_n_0\,
      CO(2) => \icmp_ln1315_fu_229_p2_carry__1_n_1\,
      CO(1) => \icmp_ln1315_fu_229_p2_carry__1_n_2\,
      CO(0) => \icmp_ln1315_fu_229_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1315_fu_229_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln1315_fu_229_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln1315_fu_229_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln1315_fu_229_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1315_fu_229_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1315_fu_229_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln1315_fu_229_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln1315_fu_229_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln1315_fu_229_p2_carry__1_i_8_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(7),
      I1 => cols_bound_per_npc_read_reg_147(8),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_1_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(5),
      I1 => cols_bound_per_npc_read_reg_147(6),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_2_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(3),
      I1 => cols_bound_per_npc_read_reg_147(4),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_3_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(1),
      I1 => cols_bound_per_npc_read_reg_147(2),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_4_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(8),
      I1 => cols_bound_per_npc_read_reg_147(7),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_5_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(6),
      I1 => cols_bound_per_npc_read_reg_147(5),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_6_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(4),
      I1 => cols_bound_per_npc_read_reg_147(3),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_7_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(2),
      I1 => cols_bound_per_npc_read_reg_147(1),
      O => \icmp_ln1315_fu_229_p2_carry__1_i_8_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1315_fu_229_p2_carry__1_n_0\,
      CO(3) => icmp_ln1315_fu_229_p2,
      CO(2) => \icmp_ln1315_fu_229_p2_carry__2_n_1\,
      CO(1) => \icmp_ln1315_fu_229_p2_carry__2_n_2\,
      CO(0) => \icmp_ln1315_fu_229_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1315_fu_229_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln1315_fu_229_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln1315_fu_229_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln1315_fu_229_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1315_fu_229_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1315_fu_229_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln1315_fu_229_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln1315_fu_229_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln1315_fu_229_p2_carry__2_i_8_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(15),
      I1 => cols_bound_per_npc_read_reg_147(16),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_1_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(13),
      I1 => cols_bound_per_npc_read_reg_147(14),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_2_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(11),
      I1 => cols_bound_per_npc_read_reg_147(12),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_3_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(9),
      I1 => cols_bound_per_npc_read_reg_147(10),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_4_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(15),
      I1 => cols_bound_per_npc_read_reg_147(16),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_5_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(14),
      I1 => cols_bound_per_npc_read_reg_147(13),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_6_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(12),
      I1 => cols_bound_per_npc_read_reg_147(11),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_7_n_0\
    );
\icmp_ln1315_fu_229_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(10),
      I1 => cols_bound_per_npc_read_reg_147(9),
      O => \icmp_ln1315_fu_229_p2_carry__2_i_8_n_0\
    );
icmp_ln1315_fu_229_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAA0FFB0"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => j_fu_84(6),
      I2 => strideBased_cols_bound_per_npc_reg_158(6),
      I3 => strideBased_cols_bound_per_npc_reg_158(7),
      I4 => j_fu_84(7),
      O => icmp_ln1315_fu_229_p2_carry_i_1_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE88EFAA"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(5),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(4),
      I3 => strideBased_cols_bound_per_npc_reg_158(4),
      I4 => j_fu_84(5),
      O => icmp_ln1315_fu_229_p2_carry_i_2_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4C0FFC4"
    )
        port map (
      I0 => j_fu_84(2),
      I1 => strideBased_cols_bound_per_npc_reg_158(2),
      I2 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I3 => strideBased_cols_bound_per_npc_reg_158(3),
      I4 => j_fu_84(3),
      O => icmp_ln1315_fu_229_p2_carry_i_3_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAA0FFB0"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => j_fu_84(0),
      I2 => strideBased_cols_bound_per_npc_reg_158(0),
      I3 => strideBased_cols_bound_per_npc_reg_158(1),
      I4 => j_fu_84(1),
      O => icmp_ln1315_fu_229_p2_carry_i_4_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42061203"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => strideBased_cols_bound_per_npc_reg_158(6),
      I2 => strideBased_cols_bound_per_npc_reg_158(7),
      I3 => j_fu_84(7),
      I4 => j_fu_84(6),
      O => icmp_ln1315_fu_229_p2_carry_i_5_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20461045"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(5),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(4),
      I3 => strideBased_cols_bound_per_npc_reg_158(4),
      I4 => j_fu_84(5),
      O => icmp_ln1315_fu_229_p2_carry_i_6_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20461045"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(2),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I2 => j_fu_84(3),
      I3 => strideBased_cols_bound_per_npc_reg_158(3),
      I4 => j_fu_84(2),
      O => icmp_ln1315_fu_229_p2_carry_i_7_n_0
    );
icmp_ln1315_fu_229_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42061203"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => strideBased_cols_bound_per_npc_reg_158(0),
      I2 => strideBased_cols_bound_per_npc_reg_158(1),
      I3 => j_fu_84(1),
      I4 => j_fu_84(0),
      O => icmp_ln1315_fu_229_p2_carry_i_8_n_0
    );
\icmp_ln1315_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1315_fu_229_p2,
      Q => \^icmp_ln1315_reg_446\,
      R => '0'
    );
\icmp_ln1324_reg_466[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bLast_reg_441,
      I1 => last_blk_width_read_reg_142(0),
      O => \icmp_ln1324_reg_466[0]_i_1_n_0\
    );
\icmp_ln1324_reg_466_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1324_reg_466,
      Q => icmp_ln1324_reg_466_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1324_reg_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1324_reg_466[0]_i_1_n_0\,
      Q => icmp_ln1324_reg_466,
      R => '0'
    );
\indvar_flatten_fu_88[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_fu_88_reg(0),
      O => \indvar_flatten_fu_88[0]_i_2_n_0\
    );
\indvar_flatten_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[0]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_88_reg[0]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[0]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[0]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_fu_88_reg[0]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[0]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[0]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[0]_i_1_n_7\,
      S(3 downto 1) => indvar_flatten_fu_88_reg(3 downto 1),
      S(0) => \indvar_flatten_fu_88[0]_i_2_n_0\
    );
\indvar_flatten_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[8]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[8]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[12]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[12]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(15 downto 12)
    );
\indvar_flatten_fu_88_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[12]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[12]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[12]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(15),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[16]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(16),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[16]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(19 downto 16)
    );
\indvar_flatten_fu_88_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[16]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(17),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[16]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(18),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[16]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(19),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[0]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[20]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(20),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[16]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[20]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[20]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[20]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[20]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[20]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[20]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[20]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(23 downto 20)
    );
\indvar_flatten_fu_88_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[20]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(21),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[20]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(22),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[20]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(23),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[24]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(24),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[20]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[24]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[24]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[24]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[24]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[24]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[24]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[24]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(27 downto 24)
    );
\indvar_flatten_fu_88_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[24]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(25),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[24]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(26),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[24]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(27),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[28]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(28),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[24]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_fu_88_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_fu_88_reg[28]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[28]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[28]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[28]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[28]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[28]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(31 downto 28)
    );
\indvar_flatten_fu_88_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[28]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(29),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[0]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[28]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(30),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[28]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(31),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[0]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[4]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[0]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(7 downto 4)
    );
\indvar_flatten_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[4]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[4]_i_1_n_5\,
      Q => indvar_flatten_fu_88_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[4]_i_1_n_4\,
      Q => indvar_flatten_fu_88_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[8]_i_1_n_7\,
      Q => indvar_flatten_fu_88_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_88_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_88_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_88_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_88_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_88_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_fu_88_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_fu_88_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_fu_88_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_fu_88_reg[8]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten_fu_88_reg(11 downto 8)
    );
\indvar_flatten_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \indvar_flatten_fu_88_reg[8]_i_1_n_6\,
      Q => indvar_flatten_fu_88_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      I1 => j_fu_84(0),
      O => \j_fu_84[0]_i_1_n_0\
    );
\j_fu_84[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(12),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(12)
    );
\j_fu_84[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(11),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(11)
    );
\j_fu_84[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(10),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(10)
    );
\j_fu_84[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(9),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(9)
    );
\j_fu_84[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1301_fu_193_p2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => flow_control_loop_pipe_sequential_init_U_n_0,
      O => indvar_flatten_fu_88
    );
\j_fu_84[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(15),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => \j_fu_84[15]_i_4_n_0\
    );
\j_fu_84[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(14),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(14)
    );
\j_fu_84[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(13),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(13)
    );
\j_fu_84[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(0),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => \j_fu_84[4]_i_2_n_0\
    );
\j_fu_84[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(4),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(4)
    );
\j_fu_84[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(3),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(3)
    );
\j_fu_84[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(2),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(2)
    );
\j_fu_84[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(1),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(1)
    );
\j_fu_84[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(8),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(8)
    );
\j_fu_84[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(7),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(7)
    );
\j_fu_84[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(6),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(6)
    );
\j_fu_84[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_fu_84(5),
      I1 => \icmp_ln1306_fu_207_p2_carry__0_n_2\,
      O => p_0_in(5)
    );
\j_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => \j_fu_84[0]_i_1_n_0\,
      Q => j_fu_84(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(10),
      Q => j_fu_84(10),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(11),
      Q => j_fu_84(11),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(12),
      Q => j_fu_84(12),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_84_reg[8]_i_1_n_0\,
      CO(3) => \j_fu_84_reg[12]_i_1_n_0\,
      CO(2) => \j_fu_84_reg[12]_i_1_n_1\,
      CO(1) => \j_fu_84_reg[12]_i_1_n_2\,
      CO(0) => \j_fu_84_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1306_fu_234_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\j_fu_84_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(13),
      Q => j_fu_84(13),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(14),
      Q => j_fu_84(14),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(15),
      Q => j_fu_84(15),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_84_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_j_fu_84_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_84_reg[15]_i_3_n_2\,
      CO(0) => \j_fu_84_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_84_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1306_fu_234_p2(15 downto 13),
      S(3) => '0',
      S(2) => \j_fu_84[15]_i_4_n_0\,
      S(1 downto 0) => p_0_in(14 downto 13)
    );
\j_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(1),
      Q => j_fu_84(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(2),
      Q => j_fu_84(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(3),
      Q => j_fu_84(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(4),
      Q => j_fu_84(4),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_84_reg[4]_i_1_n_0\,
      CO(2) => \j_fu_84_reg[4]_i_1_n_1\,
      CO(1) => \j_fu_84_reg[4]_i_1_n_2\,
      CO(0) => \j_fu_84_reg[4]_i_1_n_3\,
      CYINIT => \j_fu_84[4]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1306_fu_234_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(5),
      Q => j_fu_84(5),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(6),
      Q => j_fu_84(6),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(7),
      Q => j_fu_84(7),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(8),
      Q => j_fu_84(8),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\j_fu_84_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_84_reg[4]_i_1_n_0\,
      CO(3) => \j_fu_84_reg[8]_i_1_n_0\,
      CO(2) => \j_fu_84_reg[8]_i_1_n_1\,
      CO(1) => \j_fu_84_reg[8]_i_1_n_2\,
      CO(0) => \j_fu_84_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1306_fu_234_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\j_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_88,
      D => add_ln1306_fu_234_p2(9),
      Q => j_fu_84(9),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(0),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(0),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[0]_i_1_n_0\
    );
\localbuffer_fu_80[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(1),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(1),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[1]_i_1_n_0\
    );
\localbuffer_fu_80[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(2),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(2),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[2]_i_1_n_0\
    );
\localbuffer_fu_80[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(3),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(3),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[3]_i_1_n_0\
    );
\localbuffer_fu_80[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(4),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(4),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[4]_i_1_n_0\
    );
\localbuffer_fu_80[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(5),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(5),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[5]_i_1_n_0\
    );
\localbuffer_fu_80[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(6),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(6),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[6]_i_1_n_0\
    );
\localbuffer_fu_80[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => icmp_ln1301_reg_437_pp0_iter3_reg,
      I2 => flow_control_loop_pipe_sequential_init_U_n_0,
      O => localbuffer_fu_80
    );
\localbuffer_fu_80[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => shl_ln1320_reg_470(7),
      I1 => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(7),
      I2 => icmp_ln1324_reg_466_pp0_iter3_reg,
      O => \localbuffer_fu_80[7]_i_2_n_0\
    );
\localbuffer_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[0]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[1]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[2]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[3]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[4]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[5]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[6]_i_1_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\localbuffer_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => localbuffer_fu_80,
      D => \localbuffer_fu_80[7]_i_2_n_0\,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__3_n_0\,
      I1 => \mOutPtr_reg[0]_0\(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => out_mat_data_empty_n,
      I2 => \mOutPtr[2]_i_4_n_0\,
      I3 => \mOutPtr_reg[0]_1\(0),
      I4 => Q(1),
      I5 => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      O => \mOutPtr[0]_i_2__3_n_0\
    );
\mOutPtr[2]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      I2 => Q(1),
      I3 => \mOutPtr_reg[0]_1\(0),
      I4 => \mOutPtr[2]_i_4_n_0\,
      I5 => out_mat_data_empty_n,
      O => mOutPtr16_out
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_val_1_reg_1580,
      I1 => Q(1),
      I2 => \mOutPtr_reg[0]_1\(0),
      I3 => \mOutPtr[2]_i_4_n_0\,
      I4 => out_mat_data_empty_n,
      I5 => push_0,
      O => \mOutPtr0__0\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^icmp_ln1301_reg_437_reg[0]_0\,
      I1 => \^icmp_ln1315_reg_446\,
      O => \mOutPtr[2]_i_4_n_0\
    );
\shl_ln1320_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(0),
      Q => shl_ln1320_reg_470(0),
      R => '0'
    );
\shl_ln1320_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(1),
      Q => shl_ln1320_reg_470(1),
      R => '0'
    );
\shl_ln1320_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(2),
      Q => shl_ln1320_reg_470(2),
      R => '0'
    );
\shl_ln1320_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(3),
      Q => shl_ln1320_reg_470(3),
      R => '0'
    );
\shl_ln1320_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(4),
      Q => shl_ln1320_reg_470(4),
      R => '0'
    );
\shl_ln1320_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(5),
      Q => shl_ln1320_reg_470(5),
      R => '0'
    );
\shl_ln1320_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(6),
      Q => shl_ln1320_reg_470(6),
      R => '0'
    );
\shl_ln1320_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_phi_reg_pp0_iter3_val_1_reg_158(7),
      Q => shl_ln1320_reg_470(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_mat_data_empty_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_mat_data_full_n : in STD_LOGIC;
    \icmp_ln71_fu_89_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \icmp_ln89_reg_139[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139[0]_i_7_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139_reg[0]_i_2_0\ : in STD_LOGIC;
    in_mat_data_dout : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop is
  signal add_ln71_fu_95_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln71_fu_95_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln71_fu_95_p2_carry__2_n_3\ : STD_LOGIC;
  signal add_ln71_fu_95_p2_carry_n_0 : STD_LOGIC;
  signal add_ln71_fu_95_p2_carry_n_1 : STD_LOGIC;
  signal add_ln71_fu_95_p2_carry_n_2 : STD_LOGIC;
  signal add_ln71_fu_95_p2_carry_n_3 : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2 : STD_LOGIC;
  signal \icmp_ln71_fu_89_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln71_fu_89_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln89_fu_106_p2 : STD_LOGIC;
  signal icmp_ln89_reg_139 : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln89_reg_139_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln89_reg_139_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln89_reg_139_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[10]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[11]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[12]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[13]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[14]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[15]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[2]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[3]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[4]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[5]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[6]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[7]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[8]\ : STD_LOGIC;
  signal \j_fu_46_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_add_ln71_fu_95_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln71_fu_95_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln71_fu_89_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln71_fu_89_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln71_fu_89_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln89_reg_139_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair83";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln71_fu_95_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_fu_95_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_fu_95_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_fu_95_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair83";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln89_reg_139_reg[0]_i_2\ : label is 11;
begin
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008080"
    )
        port map (
      I0 => Q(2),
      I1 => out_mat_data_full_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => in_mat_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => icmp_ln89_reg_139,
      O => \ap_CS_fsm_reg[2]_0\
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => in_mat_data_empty_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => out_mat_data_full_n,
      I4 => Q(2),
      O => push
    );
add_ln71_fu_95_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln71_fu_95_p2_carry_n_0,
      CO(2) => add_ln71_fu_95_p2_carry_n_1,
      CO(1) => add_ln71_fu_95_p2_carry_n_2,
      CO(0) => add_ln71_fu_95_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_j_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln71_fu_95_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_load(4 downto 1)
    );
\add_ln71_fu_95_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln71_fu_95_p2_carry_n_0,
      CO(3) => \add_ln71_fu_95_p2_carry__0_n_0\,
      CO(2) => \add_ln71_fu_95_p2_carry__0_n_1\,
      CO(1) => \add_ln71_fu_95_p2_carry__0_n_2\,
      CO(0) => \add_ln71_fu_95_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln71_fu_95_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_load(8 downto 5)
    );
\add_ln71_fu_95_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln71_fu_95_p2_carry__0_n_0\,
      CO(3) => \add_ln71_fu_95_p2_carry__1_n_0\,
      CO(2) => \add_ln71_fu_95_p2_carry__1_n_1\,
      CO(1) => \add_ln71_fu_95_p2_carry__1_n_2\,
      CO(0) => \add_ln71_fu_95_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln71_fu_95_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_j_load(12 downto 9)
    );
\add_ln71_fu_95_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln71_fu_95_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_add_ln71_fu_95_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln71_fu_95_p2_carry__2_n_2\,
      CO(0) => \add_ln71_fu_95_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln71_fu_95_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln71_fu_95_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_load(15 downto 13)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => in_mat_data_empty_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => out_mat_data_full_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_threshold_accel_0_2_threshold_accel_flow_control_loop_pipe_sequential_init_18
     port map (
      CO(0) => icmp_ln71_fu_89_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_4,
      Q(15) => \j_fu_46_reg_n_0_[15]\,
      Q(14) => \j_fu_46_reg_n_0_[14]\,
      Q(13) => \j_fu_46_reg_n_0_[13]\,
      Q(12) => \j_fu_46_reg_n_0_[12]\,
      Q(11) => \j_fu_46_reg_n_0_[11]\,
      Q(10) => \j_fu_46_reg_n_0_[10]\,
      Q(9) => \j_fu_46_reg_n_0_[9]\,
      Q(8) => \j_fu_46_reg_n_0_[8]\,
      Q(7) => \j_fu_46_reg_n_0_[7]\,
      Q(6) => \j_fu_46_reg_n_0_[6]\,
      Q(5) => \j_fu_46_reg_n_0_[5]\,
      Q(4) => \j_fu_46_reg_n_0_[4]\,
      Q(3) => \j_fu_46_reg_n_0_[3]\,
      Q(2) => \j_fu_46_reg_n_0_[2]\,
      Q(1) => \j_fu_46_reg_n_0_[1]\,
      Q(0) => \j_fu_46_reg_n_0_[0]\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_0,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_1,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_2,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_0\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0(0) => add_ln71_fu_95_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_load(15 downto 0) => ap_sig_allocacmp_j_load(15 downto 0),
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0(0) => CO(0),
      \icmp_ln71_fu_89_p2_carry__0\(15 downto 0) => \icmp_ln71_fu_89_p2_carry__0_0\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      \j_fu_46_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      \j_fu_46_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      \j_fu_46_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      \j_fu_46_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      out_mat_data_full_n => out_mat_data_full_n
    );
icmp_ln71_fu_89_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln71_fu_89_p2_carry_n_0,
      CO(2) => icmp_ln71_fu_89_p2_carry_n_1,
      CO(1) => icmp_ln71_fu_89_p2_carry_n_2,
      CO(0) => icmp_ln71_fu_89_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln71_fu_89_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_9
    );
\icmp_ln71_fu_89_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln71_fu_89_p2_carry_n_0,
      CO(3 downto 2) => \NLW_icmp_ln71_fu_89_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln71_fu_89_p2,
      CO(0) => \icmp_ln71_fu_89_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln71_fu_89_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => flow_control_loop_pipe_sequential_init_U_n_0,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_1
    );
\icmp_ln89_reg_139[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEA2A200A2"
    )
        port map (
      I0 => icmp_ln89_fu_106_p2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => in_mat_data_empty_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => out_mat_data_full_n,
      I5 => icmp_ln89_reg_139,
      O => \icmp_ln89_reg_139[0]_i_1_n_0\
    );
\icmp_ln89_reg_139[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F700000000"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_0\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \icmp_ln89_reg_139[0]_i_7_1\(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(0),
      I5 => \icmp_ln89_reg_139[0]_i_19_n_0\,
      O => \icmp_ln89_reg_139[0]_i_10_n_0\
    );
\icmp_ln89_reg_139[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_2\(7),
      I1 => \icmp_ln89_reg_139[0]_i_7_1\(7),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_0\(7),
      O => \icmp_ln89_reg_139[0]_i_16_n_0\
    );
\icmp_ln89_reg_139[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_2\(5),
      I1 => \icmp_ln89_reg_139[0]_i_7_1\(5),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_0\(5),
      O => \icmp_ln89_reg_139[0]_i_17_n_0\
    );
\icmp_ln89_reg_139[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_2\(3),
      I1 => \icmp_ln89_reg_139[0]_i_7_1\(3),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_0\(3),
      O => \icmp_ln89_reg_139[0]_i_18_n_0\
    );
\icmp_ln89_reg_139[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_2\(1),
      I1 => \icmp_ln89_reg_139[0]_i_7_1\(1),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_0\(1),
      O => \icmp_ln89_reg_139[0]_i_19_n_0\
    );
\icmp_ln89_reg_139[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_1\(6),
      I1 => \icmp_ln89_reg_139_reg[0]_i_2_0\,
      I2 => \icmp_ln89_reg_139[0]_i_7_0\(6),
      I3 => \icmp_ln89_reg_139[0]_i_7_2\(6),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(7),
      I5 => in_mat_data_dout(3),
      O => \icmp_ln89_reg_139[0]_i_3_n_0\
    );
\icmp_ln89_reg_139[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_1\(4),
      I1 => \icmp_ln89_reg_139_reg[0]_i_2_0\,
      I2 => \icmp_ln89_reg_139[0]_i_7_0\(4),
      I3 => \icmp_ln89_reg_139[0]_i_7_2\(4),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(5),
      I5 => in_mat_data_dout(2),
      O => \icmp_ln89_reg_139[0]_i_4_n_0\
    );
\icmp_ln89_reg_139[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_1\(2),
      I1 => \icmp_ln89_reg_139_reg[0]_i_2_0\,
      I2 => \icmp_ln89_reg_139[0]_i_7_0\(2),
      I3 => \icmp_ln89_reg_139[0]_i_7_2\(2),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(3),
      I5 => in_mat_data_dout(1),
      O => \icmp_ln89_reg_139[0]_i_5_n_0\
    );
\icmp_ln89_reg_139[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_1\(0),
      I1 => \icmp_ln89_reg_139_reg[0]_i_2_0\,
      I2 => \icmp_ln89_reg_139[0]_i_7_0\(0),
      I3 => \icmp_ln89_reg_139[0]_i_7_2\(0),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(1),
      I5 => in_mat_data_dout(0),
      O => \icmp_ln89_reg_139[0]_i_6_n_0\
    );
\icmp_ln89_reg_139[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F700000000"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_0\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \icmp_ln89_reg_139[0]_i_7_1\(6),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(6),
      I5 => \icmp_ln89_reg_139[0]_i_16_n_0\,
      O => \icmp_ln89_reg_139[0]_i_7_n_0\
    );
\icmp_ln89_reg_139[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F700000000"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_0\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \icmp_ln89_reg_139[0]_i_7_1\(4),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(4),
      I5 => \icmp_ln89_reg_139[0]_i_17_n_0\,
      O => \icmp_ln89_reg_139[0]_i_8_n_0\
    );
\icmp_ln89_reg_139[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F700000000"
    )
        port map (
      I0 => \icmp_ln89_reg_139[0]_i_7_0\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \icmp_ln89_reg_139[0]_i_7_1\(2),
      I4 => \icmp_ln89_reg_139[0]_i_7_2\(2),
      I5 => \icmp_ln89_reg_139[0]_i_18_n_0\,
      O => \icmp_ln89_reg_139[0]_i_9_n_0\
    );
\icmp_ln89_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln89_reg_139[0]_i_1_n_0\,
      Q => icmp_ln89_reg_139,
      R => '0'
    );
\icmp_ln89_reg_139_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln89_fu_106_p2,
      CO(2) => \icmp_ln89_reg_139_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln89_reg_139_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln89_reg_139_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln89_reg_139[0]_i_3_n_0\,
      DI(2) => \icmp_ln89_reg_139[0]_i_4_n_0\,
      DI(1) => \icmp_ln89_reg_139[0]_i_5_n_0\,
      DI(0) => \icmp_ln89_reg_139[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln89_reg_139_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln89_reg_139[0]_i_7_n_0\,
      S(2) => \icmp_ln89_reg_139[0]_i_8_n_0\,
      S(1) => \icmp_ln89_reg_139[0]_i_9_n_0\,
      S(0) => \icmp_ln89_reg_139[0]_i_10_n_0\
    );
\j_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(0),
      Q => \j_fu_46_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(10),
      Q => \j_fu_46_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(11),
      Q => \j_fu_46_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(12),
      Q => \j_fu_46_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(13),
      Q => \j_fu_46_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(14),
      Q => \j_fu_46_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(15),
      Q => \j_fu_46_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(1),
      Q => \j_fu_46_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(2),
      Q => \j_fu_46_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(3),
      Q => \j_fu_46_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(4),
      Q => \j_fu_46_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(5),
      Q => \j_fu_46_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(6),
      Q => \j_fu_46_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(7),
      Q => \j_fu_46_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(8),
      Q => \j_fu_46_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\j_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => add_ln71_fu_95_p2(9),
      Q => \j_fu_46_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000DFFFDFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => in_mat_data_empty_n,
      I4 => push_0,
      I5 => mOutPtr(0),
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[2]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAAAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => Q(2),
      I2 => out_mat_data_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => in_mat_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => mOutPtr16_out
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => Q(2),
      I1 => out_mat_data_full_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => in_mat_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => push_0,
      O => \mOutPtr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_addrbound is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_addrbound_U0_ap_ready : in STD_LOGIC;
    addrbound_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    buff0_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_addrbound;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_addrbound is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__3_n_0\ : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_0 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_1 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_10 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_11 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_12 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_13 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_14 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_15 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_16 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_17 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_18 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_19 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_2 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_20 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_21 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_3 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_4 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_5 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_6 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_7 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_8 : STD_LOGIC;
  signal mul_16ns_16ns_32_3_1_U81_n_9 : STD_LOGIC;
  signal p_channel_preg : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair557";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__3\ : label is "soft_lutpair557";
begin
  Q(0) <= \^q\(0);
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => addrbound_U0_ap_continue,
      I1 => \^q\(0),
      I2 => \^ap_done_reg\,
      O => push
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555155"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[1]\,
      I1 => grp_Mat2Axi_fu_62_ap_start_reg,
      I2 => \^ap_done_reg\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => ap_sync_reg_addrbound_U0_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => grp_Mat2Axi_fu_62_ap_start_reg,
      I1 => \^ap_done_reg\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => ap_sync_reg_addrbound_U0_ap_ready,
      I5 => \ap_CS_fsm_reg_n_0_[1]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => addrbound_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^q\(0),
      I3 => \^ap_done_reg\,
      O => \ap_done_reg_i_1__3_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__3_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_sync_reg_addrbound_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_sync_reg_addrbound_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg,
      I4 => grp_Mat2Axi_fu_62_ap_ready,
      O => \ap_CS_fsm_reg[2]_0\
    );
mul_16ns_16ns_32_3_1_U81: entity work.design_1_threshold_accel_0_2_threshold_accel_mul_16ns_16ns_32_3_1
     port map (
      D(21 downto 0) => D(21 downto 0),
      E(0) => E(0),
      P(21) => mul_16ns_16ns_32_3_1_U81_n_0,
      P(20) => mul_16ns_16ns_32_3_1_U81_n_1,
      P(19) => mul_16ns_16ns_32_3_1_U81_n_2,
      P(18) => mul_16ns_16ns_32_3_1_U81_n_3,
      P(17) => mul_16ns_16ns_32_3_1_U81_n_4,
      P(16) => mul_16ns_16ns_32_3_1_U81_n_5,
      P(15) => mul_16ns_16ns_32_3_1_U81_n_6,
      P(14) => mul_16ns_16ns_32_3_1_U81_n_7,
      P(13) => mul_16ns_16ns_32_3_1_U81_n_8,
      P(12) => mul_16ns_16ns_32_3_1_U81_n_9,
      P(11) => mul_16ns_16ns_32_3_1_U81_n_10,
      P(10) => mul_16ns_16ns_32_3_1_U81_n_11,
      P(9) => mul_16ns_16ns_32_3_1_U81_n_12,
      P(8) => mul_16ns_16ns_32_3_1_U81_n_13,
      P(7) => mul_16ns_16ns_32_3_1_U81_n_14,
      P(6) => mul_16ns_16ns_32_3_1_U81_n_15,
      P(5) => mul_16ns_16ns_32_3_1_U81_n_16,
      P(4) => mul_16ns_16ns_32_3_1_U81_n_17,
      P(3) => mul_16ns_16ns_32_3_1_U81_n_18,
      P(2) => mul_16ns_16ns_32_3_1_U81_n_19,
      P(1) => mul_16ns_16ns_32_3_1_U81_n_20,
      P(0) => mul_16ns_16ns_32_3_1_U81_n_21,
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_sync_reg_addrbound_U0_ap_ready => ap_sync_reg_addrbound_U0_ap_ready,
      buff0_reg_0 => \^ap_done_reg\,
      buff0_reg_1(0) => buff0_reg(0),
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(15 downto 0) => \in\(15 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      p_channel_preg(21 downto 0) => p_channel_preg(21 downto 0),
      p_read(15 downto 0) => p_read(15 downto 0)
    );
\p_channel_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_21,
      Q => p_channel_preg(0),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_11,
      Q => p_channel_preg(10),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_10,
      Q => p_channel_preg(11),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_9,
      Q => p_channel_preg(12),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_8,
      Q => p_channel_preg(13),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_7,
      Q => p_channel_preg(14),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_6,
      Q => p_channel_preg(15),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_5,
      Q => p_channel_preg(16),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_4,
      Q => p_channel_preg(17),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_3,
      Q => p_channel_preg(18),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_2,
      Q => p_channel_preg(19),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_20,
      Q => p_channel_preg(1),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_1,
      Q => p_channel_preg(20),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_0,
      Q => p_channel_preg(21),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_19,
      Q => p_channel_preg(2),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_18,
      Q => p_channel_preg(3),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_17,
      Q => p_channel_preg(4),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_16,
      Q => p_channel_preg(5),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_15,
      Q => p_channel_preg(6),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_14,
      Q => p_channel_preg(7),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_13,
      Q => p_channel_preg(8),
      R => ap_rst_n_inv
    );
\p_channel_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(0),
      D => mul_16ns_16ns_32_3_1_U81_n_12,
      Q => p_channel_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S is
  port (
    rows_c_empty_n : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_entry_proc_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_entry_proc_U0_ap_ready : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    MatStream2AxiStream_2_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bound_reg_169_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S is
  signal A : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \full_n_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^rows_c_empty_n\ : STD_LOGIC;
  signal rows_c_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of ap_sync_reg_entry_proc_U0_ap_ready_i_2 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__25\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__5\ : label is "soft_lutpair545";
begin
  E(0) <= \^e\(0);
  push <= \^push\;
  rows_c_empty_n <= \^rows_c_empty_n\;
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => rows_c_full_n,
      I1 => cols_c_full_n,
      I2 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg,
      I4 => ap_sync_reg_entry_proc_U0_ap_ready,
      O => \^push\
    );
U_threshold_accel_fifo_w16_d3_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S_ShiftReg
     port map (
      Q(2 downto 0) => A(2 downto 0),
      ap_clk => ap_clk,
      bound_reg_169_reg => \^push\,
      bound_reg_169_reg_0(15 downto 0) => bound_reg_169_reg(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => ap_sync_reg_entry_proc_U0_ap_ready,
      I1 => rows_c_full_n,
      I2 => cols_c_full_n,
      I3 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      O => ap_sync_entry_proc_U0_ap_ready
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => empty_n_reg_0(0),
      I4 => \^push\,
      I5 => \^rows_c_empty_n\,
      O => \empty_n_i_1__8_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_0\,
      Q => \^rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => A(1),
      I1 => A(2),
      I2 => A(0),
      I3 => \^push\,
      I4 => empty_n_reg_0(0),
      I5 => rows_c_full_n,
      O => \full_n_i_1__21_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_0\,
      Q => rows_c_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(0),
      O => \mOutPtr[0]_i_1__17_n_0\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => A(0),
      I1 => \^push\,
      I2 => empty_n_reg_0(0),
      I3 => A(1),
      O => \mOutPtr[1]_i_1__25_n_0\
    );
\mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cols_c_empty_n,
      I1 => MatStream2AxiStream_2_U0_ap_start,
      I2 => \^rows_c_empty_n\,
      I3 => Q(0),
      I4 => \^push\,
      O => \^e\(0)
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => A(2),
      I1 => \^push\,
      I2 => empty_n_reg_0(0),
      I3 => A(1),
      I4 => A(0),
      O => \mOutPtr[2]_i_2__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[0]_i_1__17_n_0\,
      Q => A(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[1]_i_1__25_n_0\,
      Q => A(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[2]_i_2__5_n_0\,
      Q => A(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S is
  port (
    AxiStream2Axi_U0_ap_start : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][20]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Mat2Axi_Block_entry24_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln1379_fu_96_p2_carry : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_1 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_3 : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_1\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_2\ : in STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S is
  signal \^axistream2axi_u0_ap_start\ : STD_LOGIC;
  signal Mat2Axi_Block_entry24_proc_U0_ap_continue : STD_LOGIC;
  signal \empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \full_n_i_1__26_n_0\ : STD_LOGIC;
  signal \full_n_i_2__14_n_0\ : STD_LOGIC;
  signal icmp_ln1379_fu_96_p2_carry_i_5_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__14\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair558";
begin
  AxiStream2Axi_U0_ap_start <= \^axistream2axi_u0_ap_start\;
U_threshold_accel_fifo_w22_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg_7
     port map (
      D(21 downto 0) => D(21 downto 0),
      Mat2Axi_Block_entry24_proc_U0_ap_continue => Mat2Axi_Block_entry24_proc_U0_ap_continue,
      Mat2Axi_Block_entry24_proc_U0_ap_start => Mat2Axi_Block_entry24_proc_U0_ap_start,
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[1][21]_0\(3 downto 0) => \SRL_SIG_reg[1][21]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init_int => ap_loop_init_int,
      \dout_reg[85]\ => \mOutPtr_reg_n_0_[0]\,
      \dout_reg[85]_0\ => \mOutPtr_reg_n_0_[2]\,
      full_n_reg(21 downto 0) => full_n_reg_1(21 downto 0),
      gmem2_AWREADY => gmem2_AWREADY,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
      icmp_ln1379_fu_96_p2_carry => icmp_ln1379_fu_96_p2_carry,
      icmp_ln1379_fu_96_p2_carry_0 => icmp_ln1379_fu_96_p2_carry_0,
      icmp_ln1379_fu_96_p2_carry_1 => icmp_ln1379_fu_96_p2_carry_1,
      icmp_ln1379_fu_96_p2_carry_2 => icmp_ln1379_fu_96_p2_carry_2,
      icmp_ln1379_fu_96_p2_carry_3 => icmp_ln1379_fu_96_p2_carry_3,
      \icmp_ln1379_fu_96_p2_carry__0\ => icmp_ln1379_fu_96_p2_carry_i_5_n_0,
      \icmp_ln1379_fu_96_p2_carry__0_0\(7 downto 0) => \icmp_ln1379_fu_96_p2_carry__0\(7 downto 0),
      \icmp_ln1379_fu_96_p2_carry__0_1\ => \icmp_ln1379_fu_96_p2_carry__0_0\,
      \icmp_ln1379_fu_96_p2_carry__0_2\ => \icmp_ln1379_fu_96_p2_carry__0_1\,
      \icmp_ln1379_fu_96_p2_carry__0_3\ => \icmp_ln1379_fu_96_p2_carry__0_2\,
      push => push
    );
\ap_done_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => Mat2Axi_Block_entry24_proc_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => Mat2Axi_Block_entry24_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => full_n_reg_0
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^axistream2axi_u0_ap_start\,
      I5 => push,
      O => \empty_n_i_1__10_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_0\,
      Q => \^axistream2axi_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => push,
      I4 => \full_n_i_2__14_n_0\,
      I5 => Mat2Axi_Block_entry24_proc_U0_ap_continue,
      O => \full_n_i_1__26_n_0\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axistream2axi_u0_ap_start\,
      I1 => gmem2_BVALID,
      I2 => Q(1),
      O => \full_n_i_2__14_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_0\,
      Q => Mat2Axi_Block_entry24_proc_U0_ap_continue,
      S => ap_rst_n_inv
    );
icmp_ln1379_fu_96_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      O => icmp_ln1379_fu_96_p2_carry_i_5_n_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^axistream2axi_u0_ap_start\,
      I1 => gmem2_BVALID,
      I2 => Q(1),
      I3 => push,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => Q(1),
      I3 => gmem2_BVALID,
      I4 => \^axistream2axi_u0_ap_start\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => push,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^axistream2axi_u0_ap_start\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_6 is
  port (
    Mat2Axi_Block_entry24_proc_U0_ap_start : out STD_LOGIC;
    addrbound_U0_ap_continue : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][18]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][20]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_done_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_6 : entity is "threshold_accel_fifo_w22_d2_S";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_6;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_6 is
  signal \^mat2axi_block_entry24_proc_u0_ap_start\ : STD_LOGIC;
  signal \^addrbound_u0_ap_continue\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__25_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
begin
  Mat2Axi_Block_entry24_proc_U0_ap_start <= \^mat2axi_block_entry24_proc_u0_ap_start\;
  addrbound_U0_ap_continue <= \^addrbound_u0_ap_continue\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
U_threshold_accel_fifo_w22_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_ShiftReg
     port map (
      D(21 downto 0) => D(21 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][18]_0\ => \SRL_SIG_reg[0][18]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][21]_0\ => \SRL_SIG_reg[0][21]\,
      \SRL_SIG_reg[0][21]_1\ => \mOutPtr_reg_n_0_[2]\,
      \SRL_SIG_reg[0][21]_2\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][21]_3\(21 downto 0) => \SRL_SIG_reg[0][21]_0\(21 downto 0),
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(21 downto 0) => ap_return_preg(21 downto 0),
      \ap_return_preg_reg[21]\ => \^mat2axi_block_entry24_proc_u0_ap_start\,
      empty_n_reg => \^empty_n_reg_0\,
      push => push
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFEAAAA"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \^mat2axi_block_entry24_proc_u0_ap_start\,
      I5 => ap_done_reg,
      O => \empty_n_i_1__6_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_0\,
      Q => \^mat2axi_block_entry24_proc_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => push,
      I4 => \^empty_n_reg_0\,
      I5 => \^addrbound_u0_ap_continue\,
      O => \full_n_i_1__25_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_0\,
      Q => \^addrbound_u0_ap_continue\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2D2DDDD2D2D222"
    )
        port map (
      I0 => \^mat2axi_block_entry24_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => \^addrbound_u0_ap_continue\,
      I3 => Q(0),
      I4 => ap_done_reg_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => ap_done_reg,
      I3 => \^mat2axi_block_entry24_proc_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE7F7F80018080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => push,
      I3 => ap_done_reg,
      I4 => \^mat2axi_block_entry24_proc_u0_ap_start\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S is
  port (
    cols_c_empty_n : out STD_LOGIC;
    cols_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S is
  signal \^cols_c_empty_n\ : STD_LOGIC;
  signal \^cols_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_1__19_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__20\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__8\ : label is "soft_lutpair27";
begin
  cols_c_empty_n <= \^cols_c_empty_n\;
  cols_c_full_n <= \^cols_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg_20
     port map (
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      \SRL_SIG_reg[0][31]_1\(31 downto 0) => \SRL_SIG_reg[0][31]_0\(31 downto 0),
      ap_clk => ap_clk,
      push => push
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push_0,
      I4 => push,
      I5 => \^cols_c_empty_n\,
      O => \empty_n_i_1__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push,
      I4 => push_0,
      I5 => \^cols_c_full_n\,
      O => \full_n_i_1__19_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_0\,
      Q => \^cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_0\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => push_0,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__20_n_0\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => push,
      I2 => push_0,
      I3 => mOutPtr(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[2]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__15_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__20_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__8_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_19 is
  port (
    rows_c_empty_n : out STD_LOGIC;
    rows_c_full_n : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_19 : entity is "threshold_accel_fifo_w32_d2_S";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_19;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_19 is
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_1__18_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^rows_c_empty_n\ : STD_LOGIC;
  signal \^rows_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__21\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair29";
begin
  rows_c_empty_n <= \^rows_c_empty_n\;
  rows_c_full_n <= \^rows_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_ShiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      push => push
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push_0,
      I4 => push,
      I5 => \^rows_c_empty_n\,
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => \^rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push,
      I4 => push_0,
      I5 => \^rows_c_full_n\,
      O => \full_n_i_1__18_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_0\,
      Q => \^rows_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__16_n_0\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => push_0,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__21_n_0\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => push,
      I2 => push_0,
      I3 => mOutPtr(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[2]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__16_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__21_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x is
  port (
    in_mat_cols_c10_channel_empty_n : out STD_LOGIC;
    in_mat_cols_c10_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c10_channel : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    out_mat_rows_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    Block_entry1_proc_U0_ap_done : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x is
  signal \empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__29_n_0\ : STD_LOGIC;
  signal \^in_mat_cols_c10_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c10_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__10_n_0\ : STD_LOGIC;
begin
  in_mat_cols_c10_channel_empty_n <= \^in_mat_cols_c10_channel_empty_n\;
  in_mat_cols_c10_channel_full_n <= \^in_mat_cols_c10_channel_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0)
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11131113111FFFFF"
    )
        port map (
      I0 => \^in_mat_cols_c10_channel_full_n\,
      I1 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I2 => ap_done_reg,
      I3 => Block_entry1_proc_U0_ap_start,
      I4 => out_mat_rows_channel_full_n,
      I5 => ap_done_reg_i_2,
      O => full_n_reg_0
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF0000FFFF"
    )
        port map (
      I0 => full_n,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \mOutPtr[1]_i_3__0_n_0\,
      I5 => \^in_mat_cols_c10_channel_empty_n\,
      O => \empty_n_i_1__14_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_0\,
      Q => \^in_mat_cols_c10_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__0_n_0\,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => full_n,
      I5 => \^in_mat_cols_c10_channel_full_n\,
      O => \full_n_i_1__29_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_0\,
      Q => \^in_mat_cols_c10_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DFDFDFDF202020"
    )
        port map (
      I0 => Block_entry1_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I2 => \^in_mat_cols_c10_channel_full_n\,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I4 => \^in_mat_cols_c10_channel_empty_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__20_n_0\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => full_n,
      I2 => \mOutPtr[1]_i_3__0_n_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__14_n_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FF000000000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I3 => \^in_mat_cols_c10_channel_full_n\,
      I4 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I5 => \^in_mat_cols_c10_channel_empty_n\,
      O => full_n
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFF1FFF1FF"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I3 => \^in_mat_cols_c10_channel_full_n\,
      I4 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I5 => \^in_mat_cols_c10_channel_empty_n\,
      O => \mOutPtr[1]_i_3__0_n_0\
    );
\mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF77710000888"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^in_mat_cols_c10_channel_empty_n\,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I4 => \mOutPtr[2]_i_2__10_n_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__15_n_0\
    );
\mOutPtr[2]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => \^in_mat_cols_c10_channel_full_n\,
      I1 => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => \mOutPtr[2]_i_2__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__15_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_0 is
  port (
    in_mat_cols_c_empty_n : out STD_LOGIC;
    in_mat_cols_c_full_n : out STD_LOGIC;
    p_src_mat_cols_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_0 : entity is "threshold_accel_fifo_w32_d2_S_x";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_0;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_0 is
  signal \empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal \full_n_i_1__32_n_0\ : STD_LOGIC;
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__18_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__23\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair472";
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13
     port map (
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0),
      p_src_mat_cols_dout(15 downto 0) => p_src_mat_cols_dout(15 downto 0),
      push => push
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^in_mat_cols_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__17_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_0\,
      Q => \^in_mat_cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^in_mat_cols_c_full_n\,
      O => \full_n_i_1__32_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_0\,
      Q => \^in_mat_cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^in_mat_cols_c_empty_n\,
      I2 => push,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__23_n_0\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__17_n_0\
    );
\mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => \^in_mat_cols_c_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__18_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__23_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__18_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_1 is
  port (
    in_mat_rows_c9_channel_empty_n : out STD_LOGIC;
    in_mat_rows_c9_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_in_mat_rows_c9_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c9_channel : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    Block_entry1_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_cols_channel : in STD_LOGIC;
    out_mat_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_cols_channel_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c10_channel_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_1 : entity is "threshold_accel_fifo_w32_d2_S_x";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_1;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_1 is
  signal \^ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__28_n_0\ : STD_LOGIC;
  signal \^in_mat_rows_c9_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c9_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_in_mat_rows_c9_channel_i_1 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__9\ : label is "soft_lutpair474";
begin
  ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg <= \^ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg\;
  in_mat_rows_c9_channel_empty_n <= \^in_mat_rows_c9_channel_empty_n\;
  in_mat_rows_c9_channel_full_n <= \^in_mat_rows_c9_channel_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF151F15FF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I1 => \^in_mat_rows_c9_channel_full_n\,
      I2 => Block_entry1_proc_U0_ap_done,
      I3 => ap_sync_reg_channel_write_out_mat_cols_channel,
      I4 => out_mat_cols_channel_full_n,
      I5 => ap_sync_reg_channel_write_out_mat_cols_channel_reg,
      O => \^ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg\
    );
ap_sync_reg_channel_write_in_mat_rows_c9_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I1 => \^in_mat_rows_c9_channel_full_n\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => ap_sync_channel_write_in_mat_rows_c9_channel
    );
ap_sync_reg_channel_write_out_mat_cols_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      O => ap_done_reg_reg
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF0000FFFF"
    )
        port map (
      I0 => full_n,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \mOutPtr[1]_i_3_n_0\,
      I5 => \^in_mat_rows_c9_channel_empty_n\,
      O => \empty_n_i_1__13_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_0\,
      Q => \^in_mat_rows_c9_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_0\,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => full_n,
      I5 => \^in_mat_rows_c9_channel_full_n\,
      O => \full_n_i_1__28_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_0\,
      Q => \^in_mat_rows_c9_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^in_mat_rows_c9_channel_empty_n\,
      I1 => Q(0),
      I2 => out_mat_rows_channel_empty_n,
      I3 => in_mat_cols_c10_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DFDFDFDF202020"
    )
        port map (
      I0 => Block_entry1_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I2 => \^in_mat_rows_c9_channel_full_n\,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I4 => \^in_mat_rows_c9_channel_empty_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__19_n_0\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => full_n,
      I2 => \mOutPtr[1]_i_3_n_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__13_n_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FF000000000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I3 => \^in_mat_rows_c9_channel_full_n\,
      I4 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I5 => \^in_mat_rows_c9_channel_empty_n\,
      O => full_n
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFF1FFF1FF"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I3 => \^in_mat_rows_c9_channel_full_n\,
      I4 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I5 => \^in_mat_rows_c9_channel_empty_n\,
      O => \mOutPtr[1]_i_3_n_0\
    );
\mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF77710000888"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^in_mat_rows_c9_channel_empty_n\,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      I4 => \mOutPtr[2]_i_2__9_n_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__14_n_0\
    );
\mOutPtr[2]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => \^in_mat_rows_c9_channel_full_n\,
      I1 => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => \mOutPtr[2]_i_2__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__14_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_2 is
  port (
    mOutPtr16_out : out STD_LOGIC;
    push : out STD_LOGIC;
    in_mat_rows_c_full_n : out STD_LOGIC;
    in_mat_rows_c_empty_n : out STD_LOGIC;
    p_src_mat_rows_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_2 : entity is "threshold_accel_fifo_w32_d2_S_x";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_2;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_2 is
  signal \empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \full_n_i_1__31_n_0\ : STD_LOGIC;
  signal \^in_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__15\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \full_n_i_2__16\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__22\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair475";
begin
  in_mat_rows_c_empty_n <= \^in_mat_rows_c_empty_n\;
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
  push <= \^push\;
U_threshold_accel_fifo_w32_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_ShiftReg
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_rows_c_full_n\,
      \SRL_SIG_reg[1][0]_1\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0),
      p_src_mat_rows_dout(15 downto 0) => p_src_mat_rows_dout(15 downto 0),
      push => \^push\,
      push_0 => push_0
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^in_mat_rows_c_empty_n\,
      I5 => push_0,
      O => \empty_n_i_1__16_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_0\,
      Q => \^in_mat_rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out_3,
      I4 => mOutPtr0,
      I5 => \^in_mat_rows_c_full_n\,
      O => \full_n_i_1__31_n_0\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => push_0,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^in_mat_rows_c_empty_n\,
      O => mOutPtr16_out_3
    );
\full_n_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => in_mat_cols_c_empty_n,
      O => mOutPtr16_out
    );
\full_n_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^in_mat_rows_c_empty_n\,
      I2 => push_0,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_0\,
      Q => \^in_mat_rows_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^in_mat_rows_c_empty_n\,
      I2 => push_0,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__22_n_0\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push_0,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__16_n_0\
    );
\mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push_0,
      I3 => \^in_mat_rows_c_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__17_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__17_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S is
  port (
    cols_c_empty_n_1 : out STD_LOGIC;
    cols_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC;
    AxiStream2MatStream_2_U0_cols_bound_per_npc_read : in STD_LOGIC;
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S is
  signal \^cols_c_empty_n_1\ : STD_LOGIC;
  signal \^cols_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__22\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__10\ : label is "soft_lutpair25";
begin
  cols_c_empty_n_1 <= \^cols_c_empty_n_1\;
  cols_c_full_n <= \^cols_c_full_n\;
U_threshold_accel_fifo_w32_d3_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg_22
     port map (
      Q(2) => \mOutPtr_reg_n_0_[2]\,
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \out\(31 downto 0) => \out\(31 downto 0),
      sel => sel,
      tmp_product(31 downto 0) => tmp_product(31 downto 0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I4 => sel,
      I5 => \^cols_c_empty_n_1\,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^cols_c_empty_n_1\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => sel,
      I4 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I5 => \^cols_c_full_n\,
      O => \full_n_i_1__15_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_0\,
      Q => \^cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__14_n_0\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => sel,
      I2 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__22_n_0\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => sel,
      I2 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[2]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_21 is
  port (
    rows_c_empty_n_0 : out STD_LOGIC;
    ap_sync_reg_entry_proc3_U0_ap_ready_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_entry_proc3_U0_ap_ready : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg : in STD_LOGIC;
    AxiStream2MatStream_2_U0_cols_bound_per_npc_read : in STD_LOGIC;
    AxiStream2MatStream_2_U0_ap_start : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols_c_empty_n_1 : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_21 : entity is "threshold_accel_fifo_w32_d3_S";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_21;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_0\ : STD_LOGIC;
  signal mOutPtr_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rows_c_empty_n_0\ : STD_LOGIC;
  signal rows_c_full_n : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__23\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__4\ : label is "soft_lutpair26";
begin
  E(0) <= \^e\(0);
  rows_c_empty_n_0 <= \^rows_c_empty_n_0\;
  sel <= \^sel\;
U_threshold_accel_fifo_w32_d3_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_ShiftReg
     port map (
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      Q(2 downto 0) => mOutPtr_2(2 downto 0),
      ap_clk => ap_clk,
      ap_sync_reg_entry_proc3_U0_ap_ready => ap_sync_reg_entry_proc3_U0_ap_ready,
      ap_sync_reg_entry_proc3_U0_ap_ready_reg => \^sel\,
      cols_c_empty_n => cols_c_empty_n,
      cols_c_full_n => cols_c_full_n,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      rows_c_empty_n => rows_c_empty_n,
      rows_c_full_n => rows_c_full_n
    );
ap_sync_reg_entry_proc3_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A8A8A800A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sel\,
      I2 => ap_sync_reg_entry_proc3_U0_ap_ready,
      I3 => AxiStream2Mat_U0_ap_start,
      I4 => ap_done_reg,
      I5 => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
      O => ap_rst_n_1
    );
ap_sync_reg_last_blk_pxl_width_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA02AA00000200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sel\,
      I2 => ap_sync_reg_entry_proc3_U0_ap_ready,
      I3 => AxiStream2Mat_U0_ap_start,
      I4 => ap_done_reg,
      I5 => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
      O => ap_rst_n_0
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_2(0),
      I1 => mOutPtr_2(1),
      I2 => mOutPtr_2(2),
      I3 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I4 => \^sel\,
      I5 => \^rows_c_empty_n_0\,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^rows_c_empty_n_0\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr_2(1),
      I1 => mOutPtr_2(2),
      I2 => mOutPtr_2(0),
      I3 => \^sel\,
      I4 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I5 => rows_c_full_n,
      O => \full_n_i_1__14_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_0\,
      Q => rows_c_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_2(0),
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => mOutPtr_2(0),
      I1 => \^sel\,
      I2 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I3 => mOutPtr_2(1),
      O => \mOutPtr[1]_i_1__23_n_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \^sel\,
      I1 => ap_sync_reg_entry_proc3_U0_ap_ready,
      I2 => AxiStream2Mat_U0_ap_start,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
      O => ap_sync_reg_entry_proc3_U0_ap_ready_reg
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sel\,
      I1 => AxiStream2MatStream_2_U0_ap_start,
      I2 => ap_done_reg_0,
      I3 => Q(0),
      I4 => \^rows_c_empty_n_0\,
      I5 => cols_c_empty_n_1,
      O => \^e\(0)
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => mOutPtr_2(2),
      I1 => \^sel\,
      I2 => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      I3 => mOutPtr_2(1),
      I4 => mOutPtr_2(0),
      O => \mOutPtr[2]_i_2__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => mOutPtr_2(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[1]_i_1__23_n_0\,
      Q => mOutPtr_2(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[2]_i_2__4_n_0\,
      Q => mOutPtr_2(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x is
  port (
    cols_c_empty_n : out STD_LOGIC;
    cols_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x is
  signal \^cols_c_empty_n\ : STD_LOGIC;
  signal \^cols_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \full_n_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__24\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__12\ : label is "soft_lutpair538";
begin
  cols_c_empty_n <= \^cols_c_empty_n\;
  cols_c_full_n <= \^cols_c_full_n\;
U_threshold_accel_fifo_w32_d3_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x_ShiftReg
     port map (
      Q(2) => \mOutPtr_reg_n_0_[2]\,
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      push => push
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => empty_n_reg_0(0),
      I4 => push,
      I5 => \^cols_c_empty_n\,
      O => \empty_n_i_1__9_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_0\,
      Q => \^cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => push,
      I4 => empty_n_reg_0(0),
      I5 => \^cols_c_full_n\,
      O => \full_n_i_1__22_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_0\,
      Q => \^cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__18_n_0\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => empty_n_reg_0(0),
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__24_n_0\
    );
\mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => push,
      I2 => empty_n_reg_0(0),
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[2]_i_1__12_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__24_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S is
  port (
    out_mat_cols_channel_empty_n : out STD_LOGIC;
    out_mat_cols_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_out_mat_cols_channel : in STD_LOGIC;
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_c_empty_n : in STD_LOGIC;
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S is
  signal addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \full_n_i_1__35_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^out_mat_cols_channel_empty_n\ : STD_LOGIC;
  signal \^out_mat_cols_channel_full_n\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair479";
begin
  out_mat_cols_channel_empty_n <= \^out_mat_cols_channel_empty_n\;
  out_mat_cols_channel_full_n <= \^out_mat_cols_channel_full_n\;
U_threshold_accel_fifo_w32_d4_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg_9
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_out_mat_cols_channel => ap_sync_reg_channel_write_out_mat_cols_channel,
      buff0_reg => \mOutPtr_reg_n_0_[1]\,
      buff0_reg_0 => \mOutPtr_reg_n_0_[2]\,
      buff0_reg_1 => \mOutPtr_reg_n_0_[0]\,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      out_mat_cols_channel_full_n => \^out_mat_cols_channel_full_n\,
      push => push
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => \^out_mat_cols_channel_empty_n\,
      O => \empty_n_i_1__20_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_0\,
      Q => \^out_mat_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => addr(1),
      I2 => push,
      I3 => \^out_mat_cols_channel_empty_n\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => \^out_mat_cols_channel_full_n\,
      O => \full_n_i_1__35_n_0\
    );
\full_n_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^out_mat_cols_channel_empty_n\,
      I1 => out_mat_rows_channel_empty_n,
      I2 => Q(0),
      I3 => img_out_c_empty_n,
      O => empty_n_reg_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_0\,
      Q => \^out_mat_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I1 => \^out_mat_cols_channel_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => \^out_mat_cols_channel_empty_n\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => push,
      I3 => \^out_mat_cols_channel_empty_n\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_4 is
  port (
    out_mat_rows_channel_empty_n : out STD_LOGIC;
    out_mat_rows_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    buff0_reg : in STD_LOGIC;
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_4 : entity is "threshold_accel_fifo_w32_d4_S";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_4;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_4 is
  signal addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal \full_n_i_1__34_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^out_mat_rows_channel_empty_n\ : STD_LOGIC;
  signal \^out_mat_rows_channel_full_n\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair482";
begin
  out_mat_rows_channel_empty_n <= \^out_mat_rows_channel_empty_n\;
  out_mat_rows_channel_full_n <= \^out_mat_rows_channel_full_n\;
U_threshold_accel_fifo_w32_d4_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_ShiftReg
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      buff0_reg => buff0_reg,
      buff0_reg_0 => \mOutPtr_reg_n_0_[1]\,
      buff0_reg_1 => \mOutPtr_reg_n_0_[2]\,
      buff0_reg_2 => \mOutPtr_reg_n_0_[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \mOutPtr_reg[1]\(0) => addr(1),
      \out\(15 downto 0) => \out\(15 downto 0),
      out_mat_rows_channel_full_n => \^out_mat_rows_channel_full_n\,
      push => push
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^out_mat_rows_channel_empty_n\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => push,
      O => \empty_n_i_1__19_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_0\,
      Q => \^out_mat_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => addr(1),
      I2 => push,
      I3 => \^out_mat_rows_channel_empty_n\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => \^out_mat_rows_channel_full_n\,
      O => \full_n_i_1__34_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_0\,
      Q => \^out_mat_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I1 => \^out_mat_rows_channel_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => \^out_mat_rows_channel_empty_n\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => push,
      I3 => \^out_mat_rows_channel_empty_n\,
      I4 => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S is
  port (
    AxiStream2MatStream_2_U0_ap_start : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    last_blk_pxl_width_U0_ap_continue : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S is
  signal \^axistream2matstream_2_u0_ap_start\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \^last_blk_pxl_width_u0_ap_continue\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  AxiStream2MatStream_2_U0_ap_start <= \^axistream2matstream_2_u0_ap_start\;
  last_blk_pxl_width_U0_ap_continue <= \^last_blk_pxl_width_u0_ap_continue\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[2]_0\ <= \^moutptr_reg[2]_0\;
U_threshold_accel_fifo_w4_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_ShiftReg
     port map (
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][3]_1\ => \SRL_SIG_reg[0][3]_0\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][3]_1\ => \^last_blk_pxl_width_u0_ap_continue\,
      \SRL_SIG_reg[1][3]_2\ => \SRL_SIG_reg[1][3]_0\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[2]_0\,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => \^axistream2matstream_2_u0_ap_start\,
      I5 => push,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^axistream2matstream_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[2]_0\,
      I3 => push,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \^last_blk_pxl_width_u0_ap_continue\,
      O => \full_n_i_1__16_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_0\,
      Q => \^last_blk_pxl_width_u0_ap_continue\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999959556666A6AA"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => \^last_blk_pxl_width_u0_ap_continue\,
      I2 => \SRL_SIG_reg[1][3]_0\,
      I3 => AxiStream2Mat_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^moutptr_reg[0]_0\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => \mOutPtr_reg[2]_1\,
      I3 => \^axistream2matstream_2_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE7F7F80018080"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => push,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => \^axistream2matstream_2_u0_ap_start\,
      I5 => \^moutptr_reg[2]_0\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => \^last_blk_pxl_width_u0_ap_continue\,
      I1 => \SRL_SIG_reg[1][3]_0\,
      I2 => AxiStream2Mat_U0_ap_start,
      I3 => ap_done_reg,
      O => push
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \^moutptr_reg[2]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x is
  port (
    MatStream2AxiStream_2_U0_ap_start : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    last_blk_pxl_width_1_U0_ap_continue : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg : out STD_LOGIC;
    last_blk_width_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x is
  signal \^matstream2axistream_2_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \full_n_i_1__23_n_0\ : STD_LOGIC;
  signal \^last_blk_pxl_width_1_u0_ap_continue\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair542";
begin
  MatStream2AxiStream_2_U0_ap_start <= \^matstream2axistream_2_u0_ap_start\;
  last_blk_pxl_width_1_U0_ap_continue <= \^last_blk_pxl_width_1_u0_ap_continue\;
U_threshold_accel_fifo_w4_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x_ShiftReg
     port map (
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][3]_1\ => \SRL_SIG_reg[0][3]_0\,
      \SRL_SIG_reg[1][3]_0\ => \^last_blk_pxl_width_1_u0_ap_continue\,
      \SRL_SIG_reg[1][3]_1\ => ap_done_reg_reg,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg => ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      last_blk_width_channel_dout(0) => last_blk_width_channel_dout(0),
      \last_blk_width_read_reg_142_reg[3]\ => \mOutPtr_reg_n_0_[2]\,
      \last_blk_width_read_reg_142_reg[3]_0\ => \mOutPtr_reg_n_0_[0]\,
      push => push
    );
\ap_done_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444040"
    )
        port map (
      I0 => \^last_blk_pxl_width_1_u0_ap_continue\,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => ap_done_reg_reg,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      I5 => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      O => full_n_reg_0
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \^matstream2axistream_2_u0_ap_start\,
      I4 => Q(0),
      I5 => push,
      O => \empty_n_i_1__7_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_0\,
      Q => \^matstream2axistream_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => push,
      I4 => full_n_reg_1,
      I5 => \^last_blk_pxl_width_1_u0_ap_continue\,
      O => \full_n_i_1__23_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_0\,
      Q => \^last_blk_pxl_width_1_u0_ap_continue\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^matstream2axistream_2_u0_ap_start\,
      I2 => push,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => \^matstream2axistream_2_u0_ap_start\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => push,
      I3 => \^matstream2axistream_2_u0_ap_start\,
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S is
  port (
    dout_c_empty_n : out STD_LOGIC;
    dout_c_full_n : out STD_LOGIC;
    ap_sync_reg_entry_proc4_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    AxiStream2Axi_U0_dout_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_ready : in STD_LOGIC;
    \dout_1_reg_93_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S is
  signal \^dout_c_empty_n\ : STD_LOGIC;
  signal \^dout_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \full_n_i_1__24_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  dout_c_empty_n <= \^dout_c_empty_n\;
  dout_c_full_n <= \^dout_c_full_n\;
U_threshold_accel_fifo_w64_d4_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      \dout_1_reg_93_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \dout_1_reg_93_reg[0]_0\ => \mOutPtr_reg_n_0_[2]\,
      \dout_1_reg_93_reg[0]_1\ => \mOutPtr_reg_n_0_[0]\,
      \dout_1_reg_93_reg[63]\ => \^dout_c_full_n\,
      \dout_1_reg_93_reg[63]_0\ => \mOutPtr_reg[1]_0\,
      \dout_1_reg_93_reg[63]_1\(63 downto 0) => \dout_1_reg_93_reg[63]\(63 downto 0),
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      \out\(63 downto 0) => \out\(63 downto 0),
      push => push
    );
ap_sync_reg_entry_proc4_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0A0"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^dout_c_full_n\,
      I2 => ap_rst_n,
      I3 => grp_Mat2Axi_fu_62_ap_start_reg,
      I4 => grp_Mat2Axi_fu_62_ap_ready,
      O => ap_sync_reg_entry_proc4_U0_ap_ready_reg
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => AxiStream2Axi_U0_dout_read,
      I4 => push,
      I5 => \^dout_c_empty_n\,
      O => \empty_n_i_1__11_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_0\,
      Q => \^dout_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => push,
      I4 => AxiStream2Axi_U0_dout_read,
      I5 => \^dout_c_full_n\,
      O => \full_n_i_1__24_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_0\,
      Q => \^dout_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => grp_Mat2Axi_fu_62_ap_start_reg,
      I1 => \^dout_c_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => AxiStream2Axi_U0_dout_read,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBBBBBB42444444"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AxiStream2Axi_U0_dout_read,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^dout_c_full_n\,
      I4 => grp_Mat2Axi_fu_62_ap_start_reg,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0810"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => AxiStream2Axi_U0_dout_read,
      I3 => push,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S is
  port (
    img_out_c_empty_n : out STD_LOGIC;
    img_out_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S is
  signal addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_n_i_1__24_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__13_n_0\ : STD_LOGIC;
  signal \full_n_i_1__39_n_0\ : STD_LOGIC;
  signal \^img_out_c_empty_n\ : STD_LOGIC;
  signal \^img_out_c_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__13\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__25\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair470";
begin
  img_out_c_empty_n <= \^img_out_c_empty_n\;
  img_out_c_full_n <= \^img_out_c_full_n\;
U_threshold_accel_fifo_w64_d5_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(63 downto 0) => \in\(63 downto 0),
      \mOutPtr_reg[1]\(0) => addr(1),
      \out\(63 downto 0) => \out\(63 downto 0),
      push => push
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0F0"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \empty_n_i_2__13_n_0\,
      I2 => \^img_out_c_empty_n\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read,
      I4 => push,
      O => \empty_n_i_1__24_n_0\
    );
\empty_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      O => \empty_n_i_2__13_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__24_n_0\,
      Q => \^img_out_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00FF0000"
    )
        port map (
      I0 => addr(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => push,
      I4 => full_n_reg_0,
      I5 => \^img_out_c_full_n\,
      O => \full_n_i_1__39_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__39_n_0\,
      Q => \^img_out_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__25_n_0\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => \^img_out_c_empty_n\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__19_n_0\
    );
\mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => \^img_out_c_empty_n\,
      I3 => xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__20_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__25_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__19_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__20_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S is
  port (
    ldata_empty_n : out STD_LOGIC;
    ldata_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    icmp_ln1071_reg_756 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S is
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \^ldata_empty_n\ : STD_LOGIC;
  signal \^ldata_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \shl_ln1071_reg_774[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair28";
begin
  ldata_empty_n <= \^ldata_empty_n\;
  ldata_full_n <= \^ldata_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_threshold_accel_fifo_w8_d2_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      icmp_ln1071_reg_756 => icmp_ln1071_reg_756,
      mOutPtr(0) => mOutPtr(2),
      push => push,
      \shl_ln1071_reg_774_reg[7]\ => \shl_ln1071_reg_774[7]_i_2_n_0\,
      \val_fu_96_reg[7]\ => \^moutptr_reg[0]_0\(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => push,
      I5 => \^ldata_empty_n\,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => \^ldata_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^ldata_full_n\,
      O => \full_n_i_1__17_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_0\,
      Q => \^ldata_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__12_n_0\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
\shl_ln1071_reg_774[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => \^moutptr_reg[0]_0\(0),
      O => \shl_ln1071_reg_774[7]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x is
  port (
    ldata_empty_n : out STD_LOGIC;
    ldata_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x is
  signal \empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \full_n_i_1__27_n_0\ : STD_LOGIC;
  signal \^ldata_empty_n\ : STD_LOGIC;
  signal \^ldata_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
begin
  ldata_empty_n <= \^ldata_empty_n\;
  ldata_full_n <= \^ldata_full_n\;
U_threshold_accel_fifo_w8_d2_S_x_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \ldata_read_reg_135_reg[0]\ => \mOutPtr_reg_n_0_[2]\,
      \ldata_read_reg_135_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\,
      push => push
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => push,
      I5 => \^ldata_empty_n\,
      O => \empty_n_i_1__12_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_0\,
      Q => \^ldata_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => push,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^ldata_full_n\,
      O => \full_n_i_1__27_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_0\,
      Q => \^ldata_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77777781888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => push,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0 is
  port (
    \mOutPtr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0 is
  signal \empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \full_n_i_1__30_n_0\ : STD_LOGIC;
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__16\ : label is "soft_lutpair473";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[2]_0\(1 downto 0) <= \^moutptr_reg[2]_0\(1 downto 0);
U_threshold_accel_fifo_w8_d2_S_x0_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln89_reg_139[0]_i_6\ => \^moutptr_reg[2]_0\(0),
      \icmp_ln89_reg_139[0]_i_6_0\ => \^moutptr_reg[2]_0\(1),
      in_mat_data_dout(3 downto 0) => in_mat_data_dout(3 downto 0)
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \^moutptr_reg[2]_0\(1),
      I2 => mOutPtr(1),
      I3 => \^moutptr_reg[2]_0\(0),
      I4 => \mOutPtr0__0\,
      I5 => \^in_mat_data_empty_n\,
      O => \empty_n_i_1__15_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_0\,
      Q => \^in_mat_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(1),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[2]_0\(0),
      I3 => mOutPtr16_out,
      I4 => \mOutPtr0__0\,
      I5 => \^in_mat_data_full_n\,
      O => \full_n_i_1__30_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_0\,
      Q => \^in_mat_data_full_n\,
      S => ap_rst_n_inv
    );
\icmp_ln89_reg_139[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => \^moutptr_reg[2]_0\(1),
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => mOutPtr16_out,
      I2 => \mOutPtr0__0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__15_n_0\
    );
\mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr16_out,
      I3 => \mOutPtr0__0\,
      I4 => \^moutptr_reg[2]_0\(1),
      O => \mOutPtr[2]_i_1__16_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__16_n_0\,
      Q => \^moutptr_reg[2]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_data_empty_n : out STD_LOGIC;
    out_mat_data_full_n : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln1315_reg_446_reg[0]_6\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    icmp_ln1315_reg_446 : in STD_LOGIC;
    icmp_ln1301_reg_437 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_3 : entity is "threshold_accel_fifo_w8_d2_S_x0";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_3;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_3 is
  signal \empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \full_n_i_1__33_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \mOutPtr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_mat_data_empty_n\ : STD_LOGIC;
  signal \^out_mat_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__19\ : label is "soft_lutpair480";
begin
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  out_mat_data_empty_n <= \^out_mat_data_empty_n\;
  out_mat_data_full_n <= \^out_mat_data_full_n\;
U_threshold_accel_fifo_w8_d2_S_x0_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_ShiftReg
     port map (
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ => \^moutptr_reg[0]_0\(0),
      icmp_ln1301_reg_437 => icmp_ln1301_reg_437,
      icmp_ln1315_reg_446 => icmp_ln1315_reg_446,
      \icmp_ln1315_reg_446_reg[0]\ => \icmp_ln1315_reg_446_reg[0]\,
      \icmp_ln1315_reg_446_reg[0]_0\ => \icmp_ln1315_reg_446_reg[0]_0\,
      \icmp_ln1315_reg_446_reg[0]_1\ => \icmp_ln1315_reg_446_reg[0]_1\,
      \icmp_ln1315_reg_446_reg[0]_2\ => \icmp_ln1315_reg_446_reg[0]_2\,
      \icmp_ln1315_reg_446_reg[0]_3\ => \icmp_ln1315_reg_446_reg[0]_3\,
      \icmp_ln1315_reg_446_reg[0]_4\ => \icmp_ln1315_reg_446_reg[0]_4\,
      \icmp_ln1315_reg_446_reg[0]_5\ => \icmp_ln1315_reg_446_reg[0]_5\,
      \icmp_ln1315_reg_446_reg[0]_6\ => \icmp_ln1315_reg_446_reg[0]_6\,
      mOutPtr(0) => mOutPtr(2),
      push => push
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => \^moutptr_reg[0]_0\(0),
      I4 => \mOutPtr0__0\,
      I5 => \^out_mat_data_empty_n\,
      O => \empty_n_i_1__18_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_0\,
      Q => \^out_mat_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr16_out,
      I4 => \mOutPtr0__0\,
      I5 => \^out_mat_data_full_n\,
      O => \full_n_i_1__33_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_0\,
      Q => \^out_mat_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr16_out,
      I2 => \mOutPtr0__0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__18_n_0\
    );
\mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr16_out,
      I3 => \mOutPtr0__0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__19_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__19_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S is
  port (
    maxval_c_empty_n : out STD_LOGIC;
    maxval_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S is
  signal addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal \full_n_i_1__37_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^maxval_c_empty_n\ : STD_LOGIC;
  signal \^maxval_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair478";
begin
  maxval_c_empty_n <= \^maxval_c_empty_n\;
  maxval_c_full_n <= \^maxval_c_full_n\;
U_threshold_accel_fifo_w8_d4_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg_10
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr_reg[1]\(0) => addr(1),
      \maxval_read_reg_132_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \maxval_read_reg_132_reg[7]\ => \mOutPtr_reg_n_0_[1]\,
      \maxval_read_reg_132_reg[7]_0\ => \mOutPtr_reg_n_0_[2]\,
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => full_n_reg_0,
      I5 => \^maxval_c_empty_n\,
      O => \empty_n_i_1__22_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_0\,
      Q => \^maxval_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => addr(1),
      I2 => push,
      I3 => \^maxval_c_empty_n\,
      I4 => full_n_reg_0,
      I5 => \^maxval_c_full_n\,
      O => \full_n_i_1__37_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_0\,
      Q => \^maxval_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => \^maxval_c_empty_n\,
      I2 => push,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => push,
      I2 => \^maxval_c_empty_n\,
      I3 => full_n_reg_0,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => push,
      I3 => \^maxval_c_empty_n\,
      I4 => full_n_reg_0,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_5 is
  port (
    thresh_c_empty_n : out STD_LOGIC;
    thresh_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_5 : entity is "threshold_accel_fifo_w8_d4_S";
end design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_5;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_5 is
  signal addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \empty_n_i_1__23_n_0\ : STD_LOGIC;
  signal \full_n_i_1__38_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^thresh_c_empty_n\ : STD_LOGIC;
  signal \^thresh_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair484";
begin
  thresh_c_empty_n <= \^thresh_c_empty_n\;
  thresh_c_full_n <= \^thresh_c_full_n\;
U_threshold_accel_fifo_w8_d4_S_ShiftReg: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => addr(1),
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => full_n_reg_0,
      I5 => \^thresh_c_empty_n\,
      O => \empty_n_i_1__23_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__23_n_0\,
      Q => \^thresh_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBF0F000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => addr(1),
      I2 => push,
      I3 => \^thresh_c_empty_n\,
      I4 => full_n_reg_0,
      I5 => \^thresh_c_full_n\,
      O => \full_n_i_1__38_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_0\,
      Q => \^thresh_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => \^thresh_c_empty_n\,
      I2 => push,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^thresh_c_empty_n\,
      I3 => full_n_reg_0,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^thresh_c_empty_n\,
      I4 => full_n_reg_0,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_burst_converter is
  port (
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 86 downto 0 );
    load_p2 : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_burst_converter;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_burst_converter is
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \could_multi_bursts.addr_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \could_multi_bursts.addr_step[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.len_tmp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_0\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_3\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_3\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_127 : STD_LOGIC;
  signal rs_req_n_128 : STD_LOGIC;
  signal rs_req_n_129 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_130 : STD_LOGIC;
  signal rs_req_n_131 : STD_LOGIC;
  signal rs_req_n_132 : STD_LOGIC;
  signal rs_req_n_133 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_164 : STD_LOGIC;
  signal rs_req_n_165 : STD_LOGIC;
  signal rs_req_n_166 : STD_LOGIC;
  signal rs_req_n_167 : STD_LOGIC;
  signal rs_req_n_168 : STD_LOGIC;
  signal rs_req_n_169 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_170 : STD_LOGIC;
  signal rs_req_n_171 : STD_LOGIC;
  signal rs_req_n_172 : STD_LOGIC;
  signal rs_req_n_173 : STD_LOGIC;
  signal rs_req_n_174 : STD_LOGIC;
  signal rs_req_n_175 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_end_from_4k1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[33]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[37]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[41]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[45]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[49]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[53]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[57]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[61]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[63]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[9]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[3]_i_1\ : label is "soft_lutpair312";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair308";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_gmem1_ARADDR(61 downto 0) <= \^m_axi_gmem1_araddr\(61 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(2),
      Q => beat_len(0),
      R => ap_rst_n_inv
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(3),
      Q => beat_len(1),
      R => ap_rst_n_inv
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(4),
      Q => beat_len(2),
      R => ap_rst_n_inv
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(5),
      Q => beat_len(3),
      R => ap_rst_n_inv
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(6),
      Q => beat_len(4),
      R => ap_rst_n_inv
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(7),
      Q => beat_len(5),
      R => ap_rst_n_inv
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(8),
      Q => beat_len(6),
      R => ap_rst_n_inv
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(9),
      Q => beat_len(7),
      R => ap_rst_n_inv
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(10),
      Q => beat_len(8),
      R => ap_rst_n_inv
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(11),
      Q => beat_len(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(11),
      O => \could_multi_bursts.addr_buf[13]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(10),
      O => \could_multi_bursts.addr_buf[13]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(9),
      O => \could_multi_bursts.addr_buf[13]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(8),
      O => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(15),
      O => \could_multi_bursts.addr_buf[17]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(14),
      O => \could_multi_bursts.addr_buf[17]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(13),
      O => \could_multi_bursts.addr_buf[17]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(12),
      O => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(19),
      O => \could_multi_bursts.addr_buf[21]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(18),
      O => \could_multi_bursts.addr_buf[21]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(17),
      O => \could_multi_bursts.addr_buf[21]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(16),
      O => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(23),
      O => \could_multi_bursts.addr_buf[25]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(22),
      O => \could_multi_bursts.addr_buf[25]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(21),
      O => \could_multi_bursts.addr_buf[25]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(20),
      O => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(27),
      O => \could_multi_bursts.addr_buf[29]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(26),
      O => \could_multi_bursts.addr_buf[29]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(25),
      O => \could_multi_bursts.addr_buf[29]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(24),
      O => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(31),
      O => \could_multi_bursts.addr_buf[33]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(30),
      O => \could_multi_bursts.addr_buf[33]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(29),
      O => \could_multi_bursts.addr_buf[33]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(28),
      O => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(35),
      O => \could_multi_bursts.addr_buf[37]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(34),
      O => \could_multi_bursts.addr_buf[37]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(33),
      O => \could_multi_bursts.addr_buf[37]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(32),
      O => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(39),
      O => \could_multi_bursts.addr_buf[41]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(38),
      O => \could_multi_bursts.addr_buf[41]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(37),
      O => \could_multi_bursts.addr_buf[41]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(36),
      O => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(43),
      O => \could_multi_bursts.addr_buf[45]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(42),
      O => \could_multi_bursts.addr_buf[45]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(41),
      O => \could_multi_bursts.addr_buf[45]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(40),
      O => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(47),
      O => \could_multi_bursts.addr_buf[49]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(46),
      O => \could_multi_bursts.addr_buf[49]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(45),
      O => \could_multi_bursts.addr_buf[49]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(44),
      O => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(51),
      O => \could_multi_bursts.addr_buf[53]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(50),
      O => \could_multi_bursts.addr_buf[53]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(49),
      O => \could_multi_bursts.addr_buf[53]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(48),
      O => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(55),
      O => \could_multi_bursts.addr_buf[57]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(54),
      O => \could_multi_bursts.addr_buf[57]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(53),
      O => \could_multi_bursts.addr_buf[57]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(52),
      O => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^m_axi_gmem1_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[5]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^m_axi_gmem1_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[5]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^m_axi_gmem1_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[5]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^m_axi_gmem1_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(59),
      O => \could_multi_bursts.addr_buf[61]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(58),
      O => \could_multi_bursts.addr_buf[61]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(57),
      O => \could_multi_bursts.addr_buf[61]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(56),
      O => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(61),
      O => \could_multi_bursts.addr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(60),
      O => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[9]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(7),
      O => \could_multi_bursts.addr_buf[9]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(6),
      O => \could_multi_bursts.addr_buf[9]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem1_araddr\(5),
      O => \could_multi_bursts.addr_buf[9]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^m_axi_gmem1_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[13]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[13]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[13]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[17]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[17]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[17]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[21]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[21]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[21]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[25]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[25]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[25]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[29]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[29]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[29]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(30),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(31),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[33]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[33]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[33]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(32),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(33),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(34),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(35),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[37]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[37]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[37]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(36),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(37),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(38),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(39),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[41]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[41]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[41]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(40),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(41),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(42),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(43),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[45]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[45]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[45]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(44),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(45),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(46),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(47),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[49]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[49]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[49]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(48),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(49),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(50),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(51),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[53]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[53]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[53]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(52),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(53),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(54),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(55),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[57]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[57]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[57]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(56),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(57),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[5]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[5]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[5]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[5]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[5]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[5]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[5]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(58),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(59),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[61]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[61]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[61]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      Q => \^m_axi_gmem1_araddr\(60),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      Q => \^m_axi_gmem1_araddr\(61),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[63]_i_3_n_0\,
      S(0) => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      Q => \^m_axi_gmem1_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      Q => \^m_axi_gmem1_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      Q => \^m_axi_gmem1_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      Q => \^m_axi_gmem1_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[9]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[9]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[9]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[9]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_step[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step1\(0)
    );
\could_multi_bursts.addr_step[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(1)
    );
\could_multi_bursts.addr_step[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[4]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48888888"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step1\(3)
    );
\could_multi_bursts.addr_step[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3333333"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step1\(4)
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(0),
      Q => \could_multi_bursts.addr_step\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(1),
      Q => \could_multi_bursts.addr_step\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(3),
      Q => \could_multi_bursts.addr_step\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(4),
      Q => \could_multi_bursts.addr_step\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem1_ARREADY,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      I1 => \could_multi_bursts.loop_cnt[0]_i_2_n_0\,
      I2 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      I3 => \could_multi_bursts.loop_cnt[3]_i_2_n_0\,
      I4 => \could_multi_bursts.loop_cnt[5]_i_5_n_0\,
      I5 => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_loop_reg_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3_n_0\,
      O => \could_multi_bursts.last_loop_reg_i_1_n_0\,
      S => rs_req_n_2
    );
\could_multi_bursts.len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(0)
    );
\could_multi_bursts.len_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(1)
    );
\could_multi_bursts.len_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(2)
    );
\could_multi_bursts.len_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(3)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(0),
      Q => m_axi_gmem1_ARLEN(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(1),
      Q => m_axi_gmem1_ARLEN(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(2),
      Q => m_axi_gmem1_ARLEN(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(3),
      Q => m_axi_gmem1_ARLEN(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF555515005555"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^ost_ctrl_valid\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => req_handling_reg_n_0,
      I5 => \could_multi_bursts.loop_cnt[0]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => rs_req_n_132,
      I2 => end_from_4k(4),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => \could_multi_bursts.loop_cnt[0]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => rs_req_n_2,
      I3 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => rs_req_n_132,
      I2 => end_from_4k(5),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => \could_multi_bursts.loop_cnt[1]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => rs_req_n_132,
      I2 => end_from_4k(6),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => \could_multi_bursts.loop_cnt[2]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => rs_req_n_2,
      I5 => \could_multi_bursts.loop_cnt[3]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => rs_req_n_132,
      I2 => end_from_4k(7),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => \could_multi_bursts.loop_cnt[3]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I2 => rs_req_n_2,
      I3 => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => rs_req_n_132,
      I2 => end_from_4k(8),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACA0ACA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => ost_ctrl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => m_axi_gmem1_ARREADY,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I2 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I3 => rs_req_n_2,
      I4 => \could_multi_bursts.loop_cnt[5]_i_5_n_0\,
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => rs_req_n_132,
      I2 => end_from_4k(9),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => \could_multi_bursts.loop_cnt[5]_i_5_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFAAFFAABFAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => \^could_multi_bursts.burst_valid_reg_0\,
      I5 => m_axi_gmem1_ARREADY,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_0,
      CO(2) => end_from_4k1_carry_n_1,
      CO(1) => end_from_4k1_carry_n_2,
      CO(0) => end_from_4k1_carry_n_3,
      CYINIT => '0',
      DI(3) => rs_req_n_128,
      DI(2) => rs_req_n_129,
      DI(1) => rs_req_n_130,
      DI(0) => rs_req_n_131,
      O(3 downto 2) => end_from_4k1(3 downto 2),
      O(1 downto 0) => NLW_end_from_4k1_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rs_req_n_164,
      S(2) => rs_req_n_165,
      S(1) => rs_req_n_166,
      S(0) => rs_req_n_167
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_0,
      CO(3) => \end_from_4k1_carry__0_n_0\,
      CO(2) => \end_from_4k1_carry__0_n_1\,
      CO(1) => \end_from_4k1_carry__0_n_2\,
      CO(0) => \end_from_4k1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => rs_req_n_124,
      DI(2) => rs_req_n_125,
      DI(1) => rs_req_n_126,
      DI(0) => rs_req_n_127,
      O(3 downto 0) => end_from_4k1(7 downto 4),
      S(3) => rs_req_n_168,
      S(2) => rs_req_n_169,
      S(1) => rs_req_n_170,
      S(0) => rs_req_n_171
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_0\,
      CO(3) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k1_carry__1_n_1\,
      CO(1) => \end_from_4k1_carry__1_n_2\,
      CO(0) => \end_from_4k1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rs_req_n_121,
      DI(1) => rs_req_n_122,
      DI(0) => rs_req_n_123,
      O(3 downto 0) => end_from_4k1(11 downto 8),
      S(3) => rs_req_n_172,
      S(2) => rs_req_n_173,
      S(1) => rs_req_n_174,
      S(0) => rs_req_n_175
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => ap_rst_n_inv
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => ap_rst_n_inv
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => ap_rst_n_inv
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => rs_req_n_132,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => ap_rst_n_inv
    );
last_sect_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(7),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(7),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => sect_total(13),
      I2 => sect_total_buf_reg(14),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(14),
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total(6),
      I2 => sect_total_buf_reg(0),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(0),
      O => last_sect_i_12_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => last_sect_i_7_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      I3 => sect_total(1),
      I4 => sect_total_buf_reg(1),
      I5 => last_sect_i_8_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => last_sect_i_9_n_0,
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      I3 => sect_total(10),
      I4 => sect_total_buf_reg(10),
      I5 => last_sect_i_10_n_0,
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      I3 => sect_total(15),
      I4 => sect_total_buf_reg(15),
      I5 => last_sect_i_11_n_0,
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => last_sect_i_12_n_0,
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => sect_total_buf_reg(8),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(8),
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => sect_total(2),
      I2 => sect_total_buf_reg(18),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(18),
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_1,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => ost_ctrl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => m_axi_gmem1_ARREADY,
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_133,
      Q => req_handling_reg_n_0,
      R => ap_rst_n_inv
    );
rs_req: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice
     port map (
      D(51) => rs_req_n_6,
      D(50) => rs_req_n_7,
      D(49) => rs_req_n_8,
      D(48) => rs_req_n_9,
      D(47) => rs_req_n_10,
      D(46) => rs_req_n_11,
      D(45) => rs_req_n_12,
      D(44) => rs_req_n_13,
      D(43) => rs_req_n_14,
      D(42) => rs_req_n_15,
      D(41) => rs_req_n_16,
      D(40) => rs_req_n_17,
      D(39) => rs_req_n_18,
      D(38) => rs_req_n_19,
      D(37) => rs_req_n_20,
      D(36) => rs_req_n_21,
      D(35) => rs_req_n_22,
      D(34) => rs_req_n_23,
      D(33) => rs_req_n_24,
      D(32) => rs_req_n_25,
      D(31) => rs_req_n_26,
      D(30) => rs_req_n_27,
      D(29) => rs_req_n_28,
      D(28) => rs_req_n_29,
      D(27) => rs_req_n_30,
      D(26) => rs_req_n_31,
      D(25) => rs_req_n_32,
      D(24) => rs_req_n_33,
      D(23) => rs_req_n_34,
      D(22) => rs_req_n_35,
      D(21) => rs_req_n_36,
      D(20) => rs_req_n_37,
      D(19) => rs_req_n_38,
      D(18) => rs_req_n_39,
      D(17) => rs_req_n_40,
      D(16) => rs_req_n_41,
      D(15) => rs_req_n_42,
      D(14) => rs_req_n_43,
      D(13) => rs_req_n_44,
      D(12) => rs_req_n_45,
      D(11) => rs_req_n_46,
      D(10) => rs_req_n_47,
      D(9) => rs_req_n_48,
      D(8) => rs_req_n_49,
      D(7) => rs_req_n_50,
      D(6) => rs_req_n_51,
      D(5) => rs_req_n_52,
      D(4) => rs_req_n_53,
      D(3) => rs_req_n_54,
      D(2) => rs_req_n_55,
      D(1) => rs_req_n_56,
      D(0) => rs_req_n_57,
      E(0) => first_sect,
      Q(73 downto 64) => p_1_in(11 downto 2),
      Q(63) => rs_req_n_68,
      Q(62) => rs_req_n_69,
      Q(61) => rs_req_n_70,
      Q(60) => rs_req_n_71,
      Q(59) => rs_req_n_72,
      Q(58) => rs_req_n_73,
      Q(57) => rs_req_n_74,
      Q(56) => rs_req_n_75,
      Q(55) => rs_req_n_76,
      Q(54) => rs_req_n_77,
      Q(53) => rs_req_n_78,
      Q(52) => rs_req_n_79,
      Q(51) => rs_req_n_80,
      Q(50) => rs_req_n_81,
      Q(49) => rs_req_n_82,
      Q(48) => rs_req_n_83,
      Q(47) => rs_req_n_84,
      Q(46) => rs_req_n_85,
      Q(45) => rs_req_n_86,
      Q(44) => rs_req_n_87,
      Q(43) => rs_req_n_88,
      Q(42) => rs_req_n_89,
      Q(41) => rs_req_n_90,
      Q(40) => rs_req_n_91,
      Q(39) => rs_req_n_92,
      Q(38) => rs_req_n_93,
      Q(37) => rs_req_n_94,
      Q(36) => rs_req_n_95,
      Q(35) => rs_req_n_96,
      Q(34) => rs_req_n_97,
      Q(33) => rs_req_n_98,
      Q(32) => rs_req_n_99,
      Q(31) => rs_req_n_100,
      Q(30) => rs_req_n_101,
      Q(29) => rs_req_n_102,
      Q(28) => rs_req_n_103,
      Q(27) => rs_req_n_104,
      Q(26) => rs_req_n_105,
      Q(25) => rs_req_n_106,
      Q(24) => rs_req_n_107,
      Q(23) => rs_req_n_108,
      Q(22) => rs_req_n_109,
      Q(21) => rs_req_n_110,
      Q(20) => rs_req_n_111,
      Q(19) => rs_req_n_112,
      Q(18) => rs_req_n_113,
      Q(17) => rs_req_n_114,
      Q(16) => rs_req_n_115,
      Q(15) => rs_req_n_116,
      Q(14) => rs_req_n_117,
      Q(13) => rs_req_n_118,
      Q(12) => rs_req_n_119,
      Q(11) => rs_req_n_120,
      Q(10) => rs_req_n_121,
      Q(9) => rs_req_n_122,
      Q(8) => rs_req_n_123,
      Q(7) => rs_req_n_124,
      Q(6) => rs_req_n_125,
      Q(5) => rs_req_n_126,
      Q(4) => rs_req_n_127,
      Q(3) => rs_req_n_128,
      Q(2) => rs_req_n_129,
      Q(1) => rs_req_n_130,
      Q(0) => rs_req_n_131,
      S(1) => \sect_total[3]_i_13_n_0\,
      S(0) => \sect_total[3]_i_14_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.last_loop_reg\ => rs_req_n_2,
      \could_multi_bursts.len_buf_reg[0]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \data_p1_reg[11]_0\(3) => rs_req_n_172,
      \data_p1_reg[11]_0\(2) => rs_req_n_173,
      \data_p1_reg[11]_0\(1) => rs_req_n_174,
      \data_p1_reg[11]_0\(0) => rs_req_n_175,
      \data_p1_reg[3]_0\(3) => rs_req_n_164,
      \data_p1_reg[3]_0\(2) => rs_req_n_165,
      \data_p1_reg[3]_0\(1) => rs_req_n_166,
      \data_p1_reg[3]_0\(0) => rs_req_n_167,
      \data_p1_reg[75]_0\(9 downto 0) => beat_len1(11 downto 2),
      \data_p1_reg[7]_0\(3) => rs_req_n_168,
      \data_p1_reg[7]_0\(2) => rs_req_n_169,
      \data_p1_reg[7]_0\(1) => rs_req_n_170,
      \data_p1_reg[7]_0\(0) => rs_req_n_171,
      \data_p1_reg[89]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p2_reg[95]_0\(86 downto 0) => D(86 downto 0),
      first_sect_reg => \could_multi_bursts.sect_handling_reg_n_0\,
      first_sect_reg_0 => \could_multi_bursts.last_loop_reg_n_0\,
      last_sect_reg => rs_req_n_133,
      last_sect_reg_0 => last_sect_i_2_n_0,
      load_p2 => load_p2,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREADY_0(0) => \^ost_ctrl_valid\,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      req_handling_reg => last_sect_reg_n_0,
      req_handling_reg_0 => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total[19]_i_5_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_reg[12]\ => rs_req_n_132,
      \sect_total_reg[3]\(3) => \sect_total[3]_i_4_n_0\,
      \sect_total_reg[3]\(2) => \sect_total[3]_i_5_n_0\,
      \sect_total_reg[3]\(1) => \sect_total[3]_i_6_n_0\,
      \sect_total_reg[3]\(0) => \sect_total[3]_i_7_n_0\,
      \sect_total_reg[3]_i_2_0\(3) => \sect_total[3]_i_9_n_0\,
      \sect_total_reg[3]_i_2_0\(2) => \sect_total[3]_i_10_n_0\,
      \sect_total_reg[3]_i_2_0\(1) => \sect_total[3]_i_11_n_0\,
      \sect_total_reg[3]_i_2_0\(0) => \sect_total[3]_i_12_n_0\
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F00FFFFFFFF"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \^ost_ctrl_valid\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => req_handling_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA00AA00AA00AA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => ost_ctrl_ready,
      I5 => \could_multi_bursts.last_loop_reg_n_0\,
      O => p_15_in
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(20),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(21),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(22),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(23),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(24),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(25),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(26),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(27),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(28),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(29),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(30),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(31),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(32),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(33),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(34),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(35),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(36),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(37),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(38),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(39),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(40),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(41),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(42),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(43),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(44),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(45),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(46),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(47),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(48),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(49),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(50),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(51),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(9),
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => rs_req_n_132,
      I2 => end_from_4k(0),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => rs_req_n_132,
      I2 => end_from_4k(1),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => rs_req_n_132,
      I2 => end_from_4k(2),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B8BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => rs_req_n_132,
      I2 => end_from_4k(3),
      I3 => last_sect_reg_n_0,
      I4 => first_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_125,
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(5),
      I1 => rs_req_n_126,
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(4),
      I1 => rs_req_n_127,
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_128,
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => rs_req_n_129,
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => rs_req_n_120,
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(10),
      I1 => rs_req_n_121,
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => rs_req_n_122,
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => rs_req_n_123,
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_124,
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => ap_rst_n_inv
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => ap_rst_n_inv
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => ap_rst_n_inv
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => ap_rst_n_inv
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => ap_rst_n_inv
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => ap_rst_n_inv
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => ap_rst_n_inv
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => ap_rst_n_inv
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => ap_rst_n_inv
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => ap_rst_n_inv
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => ap_rst_n_inv
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => ap_rst_n_inv
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => ap_rst_n_inv
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => ap_rst_n_inv
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => ap_rst_n_inv
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => ap_rst_n_inv
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => ap_rst_n_inv
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => ap_rst_n_inv
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => ap_rst_n_inv
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => ap_rst_n_inv
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => ap_rst_n_inv
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_129,
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[36]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_128,
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_127,
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_126,
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_125,
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_124,
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_123,
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_129,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_128,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_127,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_126,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_125,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_124,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_123,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => ap_rst_n_inv
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized0\ is
  port (
    gmem1_ARREADY : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 85 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[72]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[68]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[80]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[84]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[85]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[85]_0\ : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \dout_reg[85]_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized0\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__14_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^gmem1_arready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \empty_n_i_2__14\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__23\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair343";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  gmem1_ARREADY <= \^gmem1_arready\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized0\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => D(0),
      E(0) => \^empty_n_reg_0\,
      Q(85 downto 0) => Q(85 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[68]_0\(3 downto 0) => \dout_reg[68]\(3 downto 0),
      \dout_reg[72]_0\(3 downto 0) => \dout_reg[72]\(3 downto 0),
      \dout_reg[80]_0\(3 downto 0) => \dout_reg[80]\(3 downto 0),
      \dout_reg[84]_0\(3 downto 0) => \dout_reg[84]\(3 downto 0),
      \dout_reg[85]_0\(0) => \dout_reg[85]\(0),
      \dout_reg[85]_1\ => empty_n_reg_n_0,
      \dout_reg[85]_2\ => \dout_reg[85]_1\,
      \dout_reg[85]_3\ => \dout_reg[85]_0\,
      \dout_reg[85]_4\ => \raddr_reg_n_0_[0]\,
      \dout_reg[85]_5\ => \raddr_reg_n_0_[1]\,
      \dout_reg[85]_6\ => \raddr_reg_n_0_[2]\,
      \in\(85 downto 0) => \in\(85 downto 0),
      push => push,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2A00"
    )
        port map (
      I0 => rreq_valid,
      I1 => \dout_reg[85]_0\,
      I2 => ARREADY_Dummy,
      I3 => \dout_reg[85]_1\,
      I4 => empty_n_reg_n_0,
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => rreq_valid,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0FE0"
    )
        port map (
      I0 => \empty_n_i_2__14_n_0\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \^empty_n_reg_0\,
      I3 => push,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \empty_n_i_2__14_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF55FFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__14_n_0\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => push,
      I4 => \^empty_n_reg_0\,
      I5 => \^gmem1_arready\,
      O => \full_n_i_1__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^gmem1_arready\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => push,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A96AA9A9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^empty_n_reg_0\,
      I4 => push,
      O => \mOutPtr[2]_i_1__23_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA96AAAAAA9AAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \^empty_n_reg_0\,
      I5 => push,
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[2]_i_1__23_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[3]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => \^empty_n_reg_0\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => empty_n_reg_n_0,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF005FA0F00CFF00"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \^empty_n_reg_0\,
      I5 => push,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \^empty_n_reg_0\,
      I5 => push,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => rreq_valid,
      I1 => \dout_reg[85]_0\,
      I2 => ARREADY_Dummy,
      I3 => \dout_reg[85]_1\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2\ is
  signal burst_valid : STD_LOGIC;
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__24\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair243";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized1\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      din(0) => din(0),
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[0]_1\(0) => Q(0),
      \dout_reg[0]_2\(0) => \dout_reg[0]\(0),
      ost_ctrl_info => ost_ctrl_info,
      pop => pop,
      push => push
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => burst_valid,
      I1 => \dout_reg[0]\(0),
      I2 => RREADY_Dummy,
      I3 => Q(0),
      I4 => empty_n_reg_n_0,
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => burst_valid,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => ost_ctrl_valid,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_0\,
      I2 => ost_ctrl_valid,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => p_12_in,
      O => \mOutPtr[2]_i_1__24_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => p_12_in,
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFD500D500D500"
    )
        port map (
      I0 => burst_valid,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(0),
      I3 => empty_n_reg_n_0,
      I4 => ost_ctrl_valid,
      I5 => \^full_n_reg_0\,
      O => \mOutPtr[4]_i_1__1_n_0\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[4]_i_2__0_n_0\
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808088888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => burst_valid,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => Q(0),
      I5 => empty_n_reg_n_0,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[2]_i_1__24_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_0\,
      D => \mOutPtr[4]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_0,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__0_n_0\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \raddr[3]_i_3__0_n_0\,
      I1 => raddr_reg(3),
      I2 => raddr_reg(2),
      I3 => raddr_reg(0),
      I4 => raddr_reg(1),
      I5 => p_8_in,
      O => \raddr[3]_i_1__0_n_0\
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAA9A9A9"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(1),
      I2 => raddr_reg(0),
      I3 => empty_n_reg_n_0,
      I4 => p_12_in,
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__0_n_0\
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => Q(0),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => burst_valid,
      I4 => \^full_n_reg_0\,
      I5 => ost_ctrl_valid,
      O => \raddr[3]_i_3__0_n_0\
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D500D500D500"
    )
        port map (
      I0 => burst_valid,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(0),
      I3 => empty_n_reg_n_0,
      I4 => ost_ctrl_valid,
      I5 => \^full_n_reg_0\,
      O => p_8_in
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__0_n_0\,
      D => \raddr[0]_i_1__0_n_0\,
      Q => raddr_reg(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__0_n_0\,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr_reg(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__0_n_0\,
      D => \raddr[2]_i_1__0_n_0\,
      Q => raddr_reg(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__0_n_0\,
      D => \raddr[3]_i_2__0_n_0\,
      Q => raddr_reg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized4\ is
  port (
    \bus_wide_gen.offset_valid\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \dout_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_1 : out STD_LOGIC;
    \dout_reg[1]\ : out STD_LOGIC;
    \dout_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    full_n_reg_2 : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    \dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized4\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized4\ is
  signal U_fifo_srl_n_0 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair341";
begin
  \bus_wide_gen.offset_valid\ <= \^bus_wide_gen.offset_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
  full_n_reg_1 <= \^full_n_reg_1\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_srl__parameterized3\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(3) => U_fifo_srl_n_7,
      D(2) => U_fifo_srl_n_8,
      D(1) => U_fifo_srl_n_9,
      D(0) => U_fifo_srl_n_10,
      E(0) => U_fifo_srl_n_5,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg[31]\,
      \bus_wide_gen.data_buf_reg[31]_1\ => \bus_wide_gen.data_buf_reg[31]_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg[0]\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      dout(8 downto 0) => dout(8 downto 0),
      \dout_reg[0]_0\ => \^full_n_reg_1\,
      \dout_reg[0]_1\ => \^bus_wide_gen.offset_valid\,
      \dout_reg[0]_2\ => \dout_reg[0]\,
      \dout_reg[1]_0\ => \dout_reg[1]\,
      \dout_reg[1]_1\(1 downto 0) => \dout_reg[1]_0\(1 downto 0),
      \dout_reg[3]_0\ => \dout_reg[3]\,
      \dout_reg[3]_1\ => \dout_reg[3]_0\,
      \dout_reg[3]_2\(3 downto 0) => raddr_reg(3 downto 0),
      \dout_reg[3]_3\(1 downto 0) => \dout_reg[3]_1\(1 downto 0),
      dout_vld_reg => U_fifo_srl_n_15,
      dout_vld_reg_0(0) => E(0),
      dout_vld_reg_1(7 downto 0) => D(7 downto 0),
      dout_vld_reg_2 => empty_n_reg_n_0,
      full_n_reg => full_n_reg_2,
      full_n_reg_0 => \^full_n_reg_0\,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_0_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_0_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_0_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_0_[0]\,
      p_1_in => p_1_in,
      pop => pop,
      \raddr_reg[0]\ => \raddr[3]_i_3_n_0\,
      \raddr_reg[3]\(2) => U_fifo_srl_n_11,
      \raddr_reg[3]\(1) => U_fifo_srl_n_12,
      \raddr_reg[3]\(0) => U_fifo_srl_n_13,
      s_ready_t_reg(0) => U_fifo_srl_n_6
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => \^bus_wide_gen.offset_valid\,
      I2 => beat_valid,
      O => \bus_wide_gen.data_buf[31]_i_7_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_15,
      Q => \^bus_wide_gen.offset_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFF2AAAC000"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_2,
      I3 => ARREADY_Dummy,
      I4 => pop,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[4]\,
      O => empty_n_i_2_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => p_1_in
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_0,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_10,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_9,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_8,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_7,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_2,
      I2 => ARREADY_Dummy,
      O => \^full_n_reg_1\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(0),
      O => \raddr[3]_i_3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \raddr[0]_i_1_n_0\,
      Q => raddr_reg(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_13,
      Q => raddr_reg(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_12,
      Q => raddr_reg(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_11,
      Q => raddr_reg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized5\ is
  port (
    beat_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding_reg : in STD_LOGIC;
    \bus_wide_gen.first_beat_reg\ : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized5\ : entity is "threshold_accel_gmem1_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized5\ is
  signal U_fifo_mem_n_14 : STD_LOGIC;
  signal U_fifo_mem_n_15 : STD_LOGIC;
  signal U_fifo_mem_n_16 : STD_LOGIC;
  signal U_fifo_mem_n_17 : STD_LOGIC;
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dout_vld_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__7\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \raddr[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \raddr[6]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair333";
begin
  beat_valid <= \^beat_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_mem__parameterized0\
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_buf_reg[23]\ => \^beat_valid\,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.data_buf_reg[23]\,
      \bus_wide_gen.data_buf_reg[23]_1\ => \bus_wide_gen.data_buf_reg[23]_0\,
      \bus_wide_gen.data_buf_reg[23]_2\(23 downto 0) => \bus_wide_gen.data_buf_reg[23]_1\(23 downto 0),
      \bus_wide_gen.first_beat_reg\ => \bus_wide_gen.first_beat_reg\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      din(33 downto 0) => din(33 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      dout_vld_reg => U_fifo_mem_n_14,
      dout_vld_reg_0 => dout_vld_reg_0,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2 => empty_n_reg_n_0,
      mem_reg_3(7) => \waddr_reg_n_0_[7]\,
      mem_reg_3(6) => \waddr_reg_n_0_[6]\,
      mem_reg_3(5) => \waddr_reg_n_0_[5]\,
      mem_reg_3(4) => \waddr_reg_n_0_[4]\,
      mem_reg_3(3) => \waddr_reg_n_0_[3]\,
      mem_reg_3(2) => \waddr_reg_n_0_[2]\,
      mem_reg_3(1) => \waddr_reg_n_0_[1]\,
      mem_reg_3(0) => \waddr_reg_n_0_[0]\,
      push_0 => push_0,
      \raddr_reg[0]\ => U_fifo_mem_n_15,
      \raddr_reg[3]\ => U_fifo_mem_n_16,
      \raddr_reg[4]\ => U_fifo_mem_n_17,
      \raddr_reg[7]\(3) => rnext(7),
      \raddr_reg[7]\(2 downto 0) => rnext(3 downto 1),
      \raddr_reg_reg[1]_0\ => \raddr_reg_n_0_[0]\,
      \raddr_reg_reg[1]_1\ => \raddr_reg_n_0_[1]\,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_0_[2]\,
      \raddr_reg_reg[3]_0\ => \raddr_reg_n_0_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_0_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_0_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_0_[6]\,
      \raddr_reg_reg[7]_0\ => \raddr_reg_n_0_[7]\,
      ready_for_outstanding_reg => ready_for_outstanding_reg
    );
\bus_wide_gen.data_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.data_buf_reg[23]\,
      I2 => gmem1_RVALID,
      O => dout_vld_reg_1
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => ready_for_outstanding_reg,
      O => \dout_vld_i_1__1_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_0\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC02A"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => \mOutPtr_reg[6]_0\(0),
      I2 => \^full_n_reg_0\,
      I3 => U_fifo_mem_n_14,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => empty_n_i_3_n_0,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[8]\,
      I1 => \mOutPtr_reg_n_0_[7]\,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF5FFF5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_0\,
      I2 => U_fifo_mem_n_14,
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr_reg[6]_0\(0),
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[7]\,
      I3 => \full_n_i_3__0_n_0\,
      O => \full_n_i_2__0_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[8]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[5]\,
      O => \full_n_i_3__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => \mOutPtr_reg[6]_0\(0),
      I1 => \^full_n_reg_0\,
      I2 => U_fifo_mem_n_14,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9A9A9A9A9A9A9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg[6]_0\(0),
      I4 => \^full_n_reg_0\,
      I5 => U_fifo_mem_n_14,
      O => \mOutPtr[2]_i_1__22_n_0\
    );
\mOutPtr[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAA9AAA9AAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => push_0,
      I5 => U_fifo_mem_n_14,
      O => \mOutPtr[3]_i_1__12_n_0\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6665666A666A666"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr[4]_i_2__8_n_0\,
      I2 => push_0,
      I3 => U_fifo_mem_n_14,
      I4 => \mOutPtr[4]_i_3__7_n_0\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_1__0_n_0\
    );
\mOutPtr[4]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[4]_i_2__8_n_0\
    );
\mOutPtr[4]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[4]_i_3__7_n_0\
    );
\mOutPtr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr[5]_i_2_n_0\,
      I2 => \mOutPtr_reg[6]_0\(0),
      I3 => \^full_n_reg_0\,
      I4 => U_fifo_mem_n_14,
      I5 => \mOutPtr[5]_i_3_n_0\,
      O => \mOutPtr[5]_i_1__1_n_0\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[5]_i_2_n_0\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[5]_i_3_n_0\
    );
\mOutPtr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr[7]_i_3_n_0\,
      I2 => \mOutPtr_reg[6]_0\(0),
      I3 => \^full_n_reg_0\,
      I4 => U_fifo_mem_n_14,
      I5 => \mOutPtr[7]_i_2_n_0\,
      O => \mOutPtr[6]_i_1__1_n_0\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF40FF00C03F"
    )
        port map (
      I0 => \mOutPtr[7]_i_2_n_0\,
      I1 => U_fifo_mem_n_14,
      I2 => push_0,
      I3 => \mOutPtr_reg_n_0_[7]\,
      I4 => \mOutPtr[7]_i_3_n_0\,
      I5 => \mOutPtr_reg_n_0_[6]\,
      O => \mOutPtr[7]_i_1_n_0\
    );
\mOutPtr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[7]_i_2_n_0\
    );
\mOutPtr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[7]_i_3_n_0\
    );
\mOutPtr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => U_fifo_mem_n_14,
      I1 => \^full_n_reg_0\,
      I2 => \mOutPtr_reg[6]_0\(0),
      O => \mOutPtr[8]_i_1__0_n_0\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A9A9AAA9A9A9A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[8]\,
      I1 => \mOutPtr_reg_n_0_[7]\,
      I2 => \mOutPtr[8]_i_3__0_n_0\,
      I3 => push_0,
      I4 => U_fifo_mem_n_14,
      I5 => \mOutPtr[8]_i_4_n_0\,
      O => \mOutPtr[8]_i_2_n_0\
    );
\mOutPtr[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr[7]_i_3_n_0\,
      O => \mOutPtr[8]_i_3__0_n_0\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[5]\,
      I2 => \mOutPtr[4]_i_3__7_n_0\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[8]_i_4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[5]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[6]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[7]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1__0_n_0\,
      D => \mOutPtr[8]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\raddr[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => U_fifo_mem_n_15,
      O => \raddr[0]_i_1__7_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => U_fifo_mem_n_17,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => U_fifo_mem_n_15,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U_fifo_mem_n_14,
      O => pop
    );
\raddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => U_fifo_mem_n_17,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => U_fifo_mem_n_15,
      O => \raddr[6]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__7_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => U_fifo_mem_n_16,
      Q => \raddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => \raddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_2_n_0\,
      Q => \raddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1__1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[0]_i_1_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[5]_i_1__1_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[6]_i_1_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \waddr[7]_i_1_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_write is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_write;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_write is
begin
rs_resp: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \raddr_reg[0]\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    \raddr_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    tmp_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 86 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_burst_converter;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_burst_converter is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \could_multi_bursts.addr_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \could_multi_bursts.burst_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_0\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_3\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_3\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_12_in\ : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_127 : STD_LOGIC;
  signal rs_req_n_128 : STD_LOGIC;
  signal rs_req_n_129 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_130 : STD_LOGIC;
  signal rs_req_n_131 : STD_LOGIC;
  signal rs_req_n_133 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_164 : STD_LOGIC;
  signal rs_req_n_165 : STD_LOGIC;
  signal rs_req_n_166 : STD_LOGIC;
  signal rs_req_n_167 : STD_LOGIC;
  signal rs_req_n_168 : STD_LOGIC;
  signal rs_req_n_169 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_170 : STD_LOGIC;
  signal rs_req_n_171 : STD_LOGIC;
  signal rs_req_n_172 : STD_LOGIC;
  signal rs_req_n_173 : STD_LOGIC;
  signal rs_req_n_174 : STD_LOGIC;
  signal rs_req_n_175 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_end_from_4k1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[18]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[22]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[26]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[2]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[30]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[34]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[38]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[42]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[46]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[50]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[54]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[58]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[62]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[6]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_4__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_8\ : label is "soft_lutpair384";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \last_sect_buf_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \mem_reg[14][2]_srl15_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair420";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 11;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  \in\(65 downto 0) <= \^in\(65 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
  p_12_in <= \^p_12_in\;
  \sect_len_buf_reg[3]_0\(3 downto 0) <= \^sect_len_buf_reg[3]_0\(3 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(2),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(3),
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(4),
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(5),
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(6),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(7),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(8),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(9),
      Q => beat_len(7),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(10),
      Q => beat_len(8),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => beat_len1(11),
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.addr_buf[10]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.addr_buf[10]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.addr_buf[10]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.addr_buf[14]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.addr_buf[14]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.addr_buf[14]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.addr_buf[18]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.addr_buf[18]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.addr_buf[18]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.addr_buf[22]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.addr_buf[22]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.addr_buf[22]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.addr_buf[26]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.addr_buf[26]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.addr_buf[26]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[2]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[2]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[2]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.addr_buf[30]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.addr_buf[30]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.addr_buf[30]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.addr_buf[34]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.addr_buf[34]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.addr_buf[34]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.addr_buf[38]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.addr_buf[38]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.addr_buf[38]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.addr_buf[42]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.addr_buf[42]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.addr_buf[42]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.addr_buf[46]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.addr_buf[46]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.addr_buf[46]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.addr_buf[50]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.addr_buf[50]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.addr_buf[50]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.addr_buf[54]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.addr_buf[54]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.addr_buf[54]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.addr_buf[58]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.addr_buf[58]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.addr_buf[58]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.addr_buf[62]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.addr_buf[6]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.addr_buf[6]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.addr_buf[6]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[10]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[10]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[10]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[14]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[14]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[14]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[18]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[18]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[18]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[22]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[22]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[22]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[26]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[26]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[26]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[2]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[2]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[2]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[2]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[2]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[2]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[2]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[30]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[30]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[30]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[34]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[34]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[34]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[38]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[38]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[38]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[42]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[42]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[42]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[46]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[46]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[46]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[50]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[50]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[50]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[54]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[54]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[54]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[58]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[58]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[58]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[62]_i_2_n_0\,
      S(0) => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[6]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[6]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[6]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[6]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step1\(0)
    );
\could_multi_bursts.addr_step[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step1\(1)
    );
\could_multi_bursts.addr_step[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(2)
    );
\could_multi_bursts.addr_step[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[3]\,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(3)
    );
\could_multi_bursts.addr_step[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[3]\,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(4)
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(0),
      Q => \could_multi_bursts.addr_step\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(1),
      Q => \could_multi_bursts.addr_step\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(2),
      Q => \could_multi_bursts.addr_step\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(3),
      Q => \could_multi_bursts.addr_step\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(4),
      Q => \could_multi_bursts.addr_step\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => ost_ctrl_ready,
      I3 => AWREADY_Dummy_0,
      O => \could_multi_bursts.burst_valid_i_1__0_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1__0_n_0\,
      Q => \^awvalid_dummy\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      I2 => p_0_in(3),
      I3 => p_15_in,
      I4 => \could_multi_bursts.last_loop_i_4_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C1D0C0C0C1D3F0C"
    )
        port map (
      I0 => end_from_4k(9),
      I1 => \single_sect__18\,
      I2 => beat_len(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_4_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(0),
      Q => \^in\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(1),
      Q => \^in\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(2),
      Q => \^in\(64),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(3),
      Q => \^in\(65),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(4),
      I3 => end_from_4k(4),
      I4 => \single_sect__18\,
      I5 => beat_len(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_15_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(5),
      I3 => end_from_4k(5),
      I4 => \single_sect__18\,
      I5 => beat_len(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_15_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(6),
      I3 => end_from_4k(6),
      I4 => \single_sect__18\,
      I5 => beat_len(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_15_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(7),
      I3 => end_from_4k(7),
      I4 => \single_sect__18\,
      I5 => beat_len(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\,
      I2 => p_15_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(8),
      I3 => end_from_4k(8),
      I4 => \single_sect__18\,
      I5 => beat_len(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA00AA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => AWREADY_Dummy_0,
      I2 => \^awvalid_dummy\,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      I4 => ost_ctrl_ready,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I1 => start_to_4k(9),
      I2 => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\,
      I3 => p_15_in,
      I4 => beat_len(9),
      I5 => \single_sect__18\,
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFF0000FF"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[5]_i_6_n_0\,
      I1 => end_from_4k(9),
      I2 => \could_multi_bursts.loop_cnt[5]_i_7_n_0\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I4 => \could_multi_bursts.loop_cnt[5]_i_8_n_0\,
      I5 => p_15_in,
      O => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => first_sect_reg_n_0,
      I2 => \single_sect__18\,
      O => \could_multi_bursts.loop_cnt[5]_i_4__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      I2 => first_sect_reg_n_0,
      O => \could_multi_bursts.loop_cnt[5]_i_6_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => first_sect_reg_n_0,
      I2 => \single_sect__18\,
      O => \could_multi_bursts.loop_cnt[5]_i_7_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_8_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C4CCCC"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^awvalid_dummy\,
      I3 => AWREADY_Dummy_0,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => \^sr\(0)
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_0,
      CO(2) => end_from_4k1_carry_n_1,
      CO(1) => end_from_4k1_carry_n_2,
      CO(0) => end_from_4k1_carry_n_3,
      CYINIT => '0',
      DI(3) => rs_req_n_128,
      DI(2) => rs_req_n_129,
      DI(1) => rs_req_n_130,
      DI(0) => rs_req_n_131,
      O(3 downto 2) => end_from_4k1(3 downto 2),
      O(1 downto 0) => NLW_end_from_4k1_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rs_req_n_164,
      S(2) => rs_req_n_165,
      S(1) => rs_req_n_166,
      S(0) => rs_req_n_167
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_0,
      CO(3) => \end_from_4k1_carry__0_n_0\,
      CO(2) => \end_from_4k1_carry__0_n_1\,
      CO(1) => \end_from_4k1_carry__0_n_2\,
      CO(0) => \end_from_4k1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => rs_req_n_124,
      DI(2) => rs_req_n_125,
      DI(1) => rs_req_n_126,
      DI(0) => rs_req_n_127,
      O(3 downto 0) => end_from_4k1(7 downto 4),
      S(3) => rs_req_n_168,
      S(2) => rs_req_n_169,
      S(1) => rs_req_n_170,
      S(0) => rs_req_n_171
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_0\,
      CO(3) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k1_carry__1_n_1\,
      CO(1) => \end_from_4k1_carry__1_n_2\,
      CO(0) => \end_from_4k1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => rs_req_n_121,
      DI(1) => rs_req_n_122,
      DI(0) => rs_req_n_123,
      O(3 downto 0) => end_from_4k1(11 downto 8),
      S(3) => rs_req_n_172,
      S(2) => rs_req_n_173,
      S(1) => rs_req_n_174,
      S(0) => rs_req_n_175
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_total(18),
      I1 => sect_total(19),
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => sect_total_buf_reg(17),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(15),
      I4 => sect_total_buf_reg(19),
      I5 => sect_total_buf_reg(18),
      O => \last_sect_i_11__0_n_0\
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => sect_total(3),
      I1 => sect_total(4),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(3),
      I4 => sect_total_buf_reg(4),
      O => \last_sect_i_12__0_n_0\
    );
last_sect_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_total(6),
      I1 => sect_total(7),
      O => last_sect_i_13_n_0
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080FFFFA0800000"
    )
        port map (
      I0 => \last_sect_i_3__0_n_0\,
      I1 => \last_sect_i_4__0_n_0\,
      I2 => \last_sect_i_5__0_n_0\,
      I3 => \last_sect_i_6__0_n_0\,
      I4 => p_15_in,
      I5 => last_sect_reg_n_0,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888A88888"
    )
        port map (
      I0 => \last_sect_i_7__0_n_0\,
      I1 => \last_sect_i_8__0_n_0\,
      I2 => \last_sect_i_9__0_n_0\,
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(0),
      I5 => sect_total_buf_reg(1),
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(10),
      I4 => sect_total_buf_reg(14),
      I5 => sect_total_buf_reg(13),
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \last_sect_i_10__0_n_0\,
      I1 => sect_total(15),
      I2 => first_sect_reg_n_0,
      I3 => sect_total(17),
      I4 => sect_total(16),
      I5 => \last_sect_i_11__0_n_0\,
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sect_total(11),
      I1 => sect_total(12),
      I2 => first_sect_reg_n_0,
      I3 => sect_total(10),
      I4 => sect_total(14),
      I5 => sect_total(13),
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101F100000000"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => sect_total_buf_reg(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total(9),
      I4 => sect_total(8),
      I5 => \last_sect_i_12__0_n_0\,
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => sect_total(2),
      I1 => sect_total(5),
      I2 => last_sect_i_13_n_0,
      I3 => first_sect_reg_n_0,
      I4 => sect_total(0),
      I5 => sect_total(1),
      O => \last_sect_i_8__0_n_0\
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sect_total_buf_reg(7),
      I1 => sect_total_buf_reg(6),
      I2 => sect_total_buf_reg(5),
      I3 => sect_total_buf_reg(2),
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_2,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^awvalid_dummy\,
      I3 => AWREADY_Dummy_0,
      I4 => \raddr_reg[0]\,
      I5 => pop,
      O => \^p_12_in\
    );
\mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^awvalid_dummy\,
      I3 => AWREADY_Dummy_0,
      I4 => \raddr_reg[0]\,
      O => push
    );
\mem_reg[14][0]_srl15_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^awvalid_dummy\,
      I3 => AWREADY_Dummy_0,
      O => \^ost_ctrl_valid\
    );
\mem_reg[14][0]_srl15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
\mem_reg[14][0]_srl15_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(0)
    );
\mem_reg[14][1]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(1)
    );
\mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(2)
    );
\mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(3)
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_12_in\,
      I1 => \raddr_reg[0]_0\,
      O => empty_n_reg
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^awvalid_dummy\,
      I3 => AWREADY_Dummy_0,
      I4 => \raddr_reg[0]\,
      I5 => pop,
      O => p_8_in
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_133,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      D(51) => rs_req_n_6,
      D(50) => rs_req_n_7,
      D(49) => rs_req_n_8,
      D(48) => rs_req_n_9,
      D(47) => rs_req_n_10,
      D(46) => rs_req_n_11,
      D(45) => rs_req_n_12,
      D(44) => rs_req_n_13,
      D(43) => rs_req_n_14,
      D(42) => rs_req_n_15,
      D(41) => rs_req_n_16,
      D(40) => rs_req_n_17,
      D(39) => rs_req_n_18,
      D(38) => rs_req_n_19,
      D(37) => rs_req_n_20,
      D(36) => rs_req_n_21,
      D(35) => rs_req_n_22,
      D(34) => rs_req_n_23,
      D(33) => rs_req_n_24,
      D(32) => rs_req_n_25,
      D(31) => rs_req_n_26,
      D(30) => rs_req_n_27,
      D(29) => rs_req_n_28,
      D(28) => rs_req_n_29,
      D(27) => rs_req_n_30,
      D(26) => rs_req_n_31,
      D(25) => rs_req_n_32,
      D(24) => rs_req_n_33,
      D(23) => rs_req_n_34,
      D(22) => rs_req_n_35,
      D(21) => rs_req_n_36,
      D(20) => rs_req_n_37,
      D(19) => rs_req_n_38,
      D(18) => rs_req_n_39,
      D(17) => rs_req_n_40,
      D(16) => rs_req_n_41,
      D(15) => rs_req_n_42,
      D(14) => rs_req_n_43,
      D(13) => rs_req_n_44,
      D(12) => rs_req_n_45,
      D(11) => rs_req_n_46,
      D(10) => rs_req_n_47,
      D(9) => rs_req_n_48,
      D(8) => rs_req_n_49,
      D(7) => rs_req_n_50,
      D(6) => rs_req_n_51,
      D(5) => rs_req_n_52,
      D(4) => rs_req_n_53,
      D(3) => rs_req_n_54,
      D(2) => rs_req_n_55,
      D(1) => rs_req_n_56,
      D(0) => rs_req_n_57,
      E(0) => first_sect,
      Q(73 downto 64) => p_1_in(11 downto 2),
      Q(63) => rs_req_n_68,
      Q(62) => rs_req_n_69,
      Q(61) => rs_req_n_70,
      Q(60) => rs_req_n_71,
      Q(59) => rs_req_n_72,
      Q(58) => rs_req_n_73,
      Q(57) => rs_req_n_74,
      Q(56) => rs_req_n_75,
      Q(55) => rs_req_n_76,
      Q(54) => rs_req_n_77,
      Q(53) => rs_req_n_78,
      Q(52) => rs_req_n_79,
      Q(51) => rs_req_n_80,
      Q(50) => rs_req_n_81,
      Q(49) => rs_req_n_82,
      Q(48) => rs_req_n_83,
      Q(47) => rs_req_n_84,
      Q(46) => rs_req_n_85,
      Q(45) => rs_req_n_86,
      Q(44) => rs_req_n_87,
      Q(43) => rs_req_n_88,
      Q(42) => rs_req_n_89,
      Q(41) => rs_req_n_90,
      Q(40) => rs_req_n_91,
      Q(39) => rs_req_n_92,
      Q(38) => rs_req_n_93,
      Q(37) => rs_req_n_94,
      Q(36) => rs_req_n_95,
      Q(35) => rs_req_n_96,
      Q(34) => rs_req_n_97,
      Q(33) => rs_req_n_98,
      Q(32) => rs_req_n_99,
      Q(31) => rs_req_n_100,
      Q(30) => rs_req_n_101,
      Q(29) => rs_req_n_102,
      Q(28) => rs_req_n_103,
      Q(27) => rs_req_n_104,
      Q(26) => rs_req_n_105,
      Q(25) => rs_req_n_106,
      Q(24) => rs_req_n_107,
      Q(23) => rs_req_n_108,
      Q(22) => rs_req_n_109,
      Q(21) => rs_req_n_110,
      Q(20) => rs_req_n_111,
      Q(19) => rs_req_n_112,
      Q(18) => rs_req_n_113,
      Q(17) => rs_req_n_114,
      Q(16) => rs_req_n_115,
      Q(15) => rs_req_n_116,
      Q(14) => rs_req_n_117,
      Q(13) => rs_req_n_118,
      Q(12) => rs_req_n_119,
      Q(11) => rs_req_n_120,
      Q(10) => rs_req_n_121,
      Q(9) => rs_req_n_122,
      Q(8) => rs_req_n_123,
      Q(7) => rs_req_n_124,
      Q(6) => rs_req_n_125,
      Q(5) => rs_req_n_126,
      Q(4) => rs_req_n_127,
      Q(3) => rs_req_n_128,
      Q(2) => rs_req_n_129,
      Q(1) => rs_req_n_130,
      Q(0) => rs_req_n_131,
      S(1) => \sect_total[3]_i_13_n_0\,
      S(0) => \sect_total[3]_i_14_n_0\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_2,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.loop_cnt[5]_i_10_0\(19 downto 0) => sect_total(19 downto 0),
      \data_p1_reg[11]_0\(3) => rs_req_n_172,
      \data_p1_reg[11]_0\(2) => rs_req_n_173,
      \data_p1_reg[11]_0\(1) => rs_req_n_174,
      \data_p1_reg[11]_0\(0) => rs_req_n_175,
      \data_p1_reg[3]_0\(3) => rs_req_n_164,
      \data_p1_reg[3]_0\(2) => rs_req_n_165,
      \data_p1_reg[3]_0\(1) => rs_req_n_166,
      \data_p1_reg[3]_0\(0) => rs_req_n_167,
      \data_p1_reg[75]_0\(9 downto 0) => beat_len1(11 downto 2),
      \data_p1_reg[7]_0\(3) => rs_req_n_168,
      \data_p1_reg[7]_0\(2) => rs_req_n_169,
      \data_p1_reg[7]_0\(1) => rs_req_n_170,
      \data_p1_reg[7]_0\(0) => rs_req_n_171,
      \data_p1_reg[89]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p2_reg[89]_0\(86 downto 0) => D(86 downto 0),
      \data_p2_reg[89]_1\(0) => E(0),
      last_sect_reg => rs_req_n_133,
      last_sect_reg_0 => \last_sect_i_2__0_n_0\,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => last_sect_reg_n_0,
      req_handling_reg_0 => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total_buf_reg[0]\ => \^awvalid_dummy\,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[0]_1\ => \^could_multi_bursts.sect_handling_reg_0\,
      \sect_total_reg[3]\(3) => \sect_total[3]_i_4_n_0\,
      \sect_total_reg[3]\(2) => \sect_total[3]_i_5_n_0\,
      \sect_total_reg[3]\(1) => \sect_total[3]_i_6_n_0\,
      \sect_total_reg[3]\(0) => \sect_total[3]_i_7_n_0\,
      \sect_total_reg[3]_i_2__0_0\(3) => \sect_total[3]_i_9_n_0\,
      \sect_total_reg[3]_i_2__0_0\(2) => \sect_total[3]_i_10_n_0\,
      \sect_total_reg[3]_i_2__0_0\(1) => \sect_total[3]_i_11_n_0\,
      \sect_total_reg[3]_i_2__0_0\(0) => \sect_total[3]_i_12_n_0\,
      \single_sect__18\ => \single_sect__18\,
      tmp_valid => tmp_valid
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(0),
      I3 => end_from_4k(0),
      I4 => \single_sect__18\,
      I5 => beat_len(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(1),
      I3 => end_from_4k(1),
      I4 => \single_sect__18\,
      I5 => beat_len(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(2),
      I3 => end_from_4k(2),
      I4 => \single_sect__18\,
      I5 => beat_len(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDB90000FDB9"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => start_to_4k(3),
      I3 => end_from_4k(3),
      I4 => \single_sect__18\,
      I5 => beat_len(3),
      O => \sect_len_buf[3]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_2_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => rs_req_n_125,
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(5),
      I1 => rs_req_n_126,
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(4),
      I1 => rs_req_n_127,
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_128,
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => rs_req_n_129,
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => rs_req_n_120,
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(10),
      I1 => rs_req_n_121,
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => rs_req_n_122,
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => rs_req_n_123,
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_124,
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2__0_n_0\
    );
\sect_total_buf[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3__0_n_0\
    );
\sect_total_buf[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4__0_n_0\
    );
\sect_total_buf[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2__0_n_0\
    );
\sect_total_buf[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3__0_n_0\
    );
\sect_total_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4__0_n_0\
    );
\sect_total_buf[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      S(3) => \sect_total_buf[0]_i_2__0_n_0\,
      S(2) => \sect_total_buf[0]_i_3__0_n_0\,
      S(1) => \sect_total_buf[0]_i_4__0_n_0\,
      S(0) => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__0_n_7\,
      S(3) => \sect_total_buf[12]_i_2__0_n_0\,
      S(2) => \sect_total_buf[12]_i_3__0_n_0\,
      S(1) => \sect_total_buf[12]_i_4__0_n_0\,
      S(0) => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__0_n_7\,
      S(3) => \sect_total_buf[4]_i_2__0_n_0\,
      S(2) => \sect_total_buf[4]_i_3__0_n_0\,
      S(1) => \sect_total_buf[4]_i_4__0_n_0\,
      S(0) => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      S(3) => \sect_total_buf[8]_i_2__0_n_0\,
      S(2) => \sect_total_buf[8]_i_3__0_n_0\,
      S(1) => \sect_total_buf[8]_i_4__0_n_0\,
      S(0) => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_129,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_128,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_127,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_126,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_125,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_124,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_123,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_129,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_128,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_127,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_126,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_125,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_124,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_123,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo is
  port (
    \bus_wide_gen.offset_valid\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \dout_reg[32]\ : out STD_LOGIC;
    \dout_reg[33]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_54_in : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg_10_sp_1\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    dout_vld_reg_2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \dout_reg[33]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \dout_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo is
  signal U_fifo_srl_n_0 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_18 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal U_fifo_srl_n_22 : STD_LOGIC;
  signal U_fifo_srl_n_37 : STD_LOGIC;
  signal U_fifo_srl_n_39 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg_10_sn_1\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[0]_i_10\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[0]_i_9\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair460";
begin
  \bus_wide_gen.len_cnt_reg_10_sp_1\ <= \bus_wide_gen.len_cnt_reg_10_sn_1\;
  \bus_wide_gen.offset_valid\ <= \^bus_wide_gen.offset_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      CO(0) => CO(0),
      D(2) => U_fifo_srl_n_4,
      D(1) => U_fifo_srl_n_5,
      D(0) => U_fifo_srl_n_6,
      E(0) => U_fifo_srl_n_2,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      WREADY_Dummy => WREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_0,
      burst_valid => burst_valid,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      \bus_wide_gen.data_gen[2].strb_buf_reg[2]\ => \bus_wide_gen.data_gen[2].strb_buf_reg[2]\,
      \bus_wide_gen.data_gen[3].data_buf_reg[24]\ => \^bus_wide_gen.offset_valid\,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      \bus_wide_gen.data_valid_reg_0\ => \bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.first_pad_reg\(0) => \bus_wide_gen.first_pad_reg\(0),
      \bus_wide_gen.first_pad_reg_0\(0) => \bus_wide_gen.first_pad_reg_0\(0),
      \bus_wide_gen.first_pad_reg_1\(2 downto 0) => D(2 downto 0),
      \bus_wide_gen.len_cnt[0]_i_4_0\ => \bus_wide_gen.len_cnt[0]_i_9_n_0\,
      \bus_wide_gen.len_cnt[0]_i_4_1\ => \bus_wide_gen.len_cnt[0]_i_10_n_0\,
      \bus_wide_gen.len_cnt_reg\(29 downto 0) => \bus_wide_gen.len_cnt_reg\(29 downto 0),
      \bus_wide_gen.len_cnt_reg_10_sp_1\ => \bus_wide_gen.len_cnt_reg_10_sn_1\,
      \bus_wide_gen.len_cnt_reg_11_sp_1\ => U_fifo_srl_n_22,
      \bus_wide_gen.len_cnt_reg_18_sp_1\ => U_fifo_srl_n_18,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg[1]\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \dout_reg[0]_0\(2 downto 0) => Q(2 downto 0),
      \dout_reg[1]_0\(1 downto 0) => \dout_reg[1]\(1 downto 0),
      \dout_reg[22]_0\(3 downto 0) => \dout_reg[22]\(3 downto 0),
      \dout_reg[29]_0\(1 downto 0) => \dout_reg[29]\(1 downto 0),
      \dout_reg[29]_1\(22 downto 0) => \dout_reg[29]_0\(22 downto 0),
      \dout_reg[30]_0\(0) => \dout_reg[30]\(0),
      \dout_reg[31]_0\ => \dout_reg[31]\,
      \dout_reg[32]_0\ => \dout_reg[32]\,
      \dout_reg[32]_1\(0) => \dout_reg[32]_0\(0),
      \dout_reg[33]_0\(0) => \dout_reg[33]\(0),
      \dout_reg[33]_1\(1 downto 0) => \dout_reg[33]_0\(1 downto 0),
      dout_vld_reg(0) => dout_vld_reg_0(0),
      dout_vld_reg_0(0) => E(0),
      dout_vld_reg_1 => dout_vld_reg_1,
      dout_vld_reg_2 => dout_vld_reg_2,
      dout_vld_reg_3 => empty_n_reg_n_0,
      empty_n_reg => U_fifo_srl_n_37,
      full_n_reg(0) => U_fifo_srl_n_39,
      full_n_reg_0 => full_n_reg_1,
      full_n_reg_1 => \^full_n_reg_0\,
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_7,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_8,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_9,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_10,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_0_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_0_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_0_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[4]_0\ => \mOutPtr[4]_i_4_n_0\,
      p_1_in => p_1_in,
      p_54_in => p_54_in,
      p_56_in => p_56_in,
      pop => pop,
      push => push,
      \raddr_reg[0]\ => \raddr[3]_i_3__2_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => U_fifo_srl_n_22,
      I1 => \bus_wide_gen.data_gen[2].data_buf_reg[16]\,
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => U_fifo_srl_n_18,
      O => p_56_in
    );
\bus_wide_gen.len_cnt[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.len_cnt[0]_i_10_n_0\
    );
\bus_wide_gen.len_cnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.len_cnt[0]_i_9_n_0\
    );
\data_p2[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => AWREADY_Dummy,
      I2 => \^full_n_reg_0\,
      O => tmp_valid_reg(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_37,
      Q => \^bus_wide_gen.offset_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FFEF00"
    )
        port map (
      I0 => \empty_n_i_2__3_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => p_1_in
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_0,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^bus_wide_gen.offset_valid\,
      O => \mOutPtr[4]_i_4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_39,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_39,
      D => U_fifo_srl_n_10,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_39,
      D => U_fifo_srl_n_9,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_39,
      D => U_fifo_srl_n_8,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_39,
      D => U_fifo_srl_n_7,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_0\
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(1),
      O => \raddr[3]_i_3__2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => \raddr[0]_i_1__1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_6,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_5,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_2,
      D => U_fifo_srl_n_4,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized0\ is
  port (
    wreq_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    valid_length : out STD_LOGIC;
    \dout_reg[85]\ : out STD_LOGIC_VECTOR ( 85 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[72]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[76]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[80]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[84]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[85]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \dout_reg[85]_1\ : in STD_LOGIC;
    \dout_reg[85]_2\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized0\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair462";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized0\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[72]_0\(3 downto 0) => \dout_reg[72]\(3 downto 0),
      \dout_reg[76]_0\(3 downto 0) => \dout_reg[76]\(3 downto 0),
      \dout_reg[80]_0\(3 downto 0) => \dout_reg[80]\(3 downto 0),
      \dout_reg[84]_0\(3 downto 0) => \dout_reg[84]\(3 downto 0),
      \dout_reg[85]_0\(85 downto 0) => \dout_reg[85]\(85 downto 0),
      \dout_reg[85]_1\(0) => \dout_reg[85]_0\(0),
      \dout_reg[85]_2\ => empty_n_reg_n_0,
      \dout_reg[85]_3\ => \dout_reg[85]_1\,
      \dout_reg[85]_4\ => \dout_reg[85]_2\,
      \dout_reg[85]_5\ => \raddr_reg_n_0_[0]\,
      \dout_reg[85]_6\ => \raddr_reg_n_0_[1]\,
      \in\(85 downto 0) => \in\(85 downto 0),
      push => push,
      s_ready_t_reg => s_ready_t_reg,
      tmp_valid_reg => \^wreq_valid\,
      valid_length => valid_length,
      wrsp_ready => wrsp_ready
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => AWREADY_Dummy,
      I2 => \dout_reg[85]_1\,
      I3 => \dout_reg[85]_2\,
      I4 => \^wreq_valid\,
      I5 => wrsp_ready,
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => \^wreq_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => \full_n_i_1__5_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      O => \full_n_i_2__6_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F88808880777F"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \mOutPtr_reg[0]_0\(1),
      I4 => \mOutPtr[0]_i_2_n_0\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2FFFFFFFF"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => wrsp_ready,
      I2 => \dout_reg[85]_2\,
      I3 => \dout_reg[85]_1\,
      I4 => AWREADY_Dummy,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[0]_i_2_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFF755510008AA"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^wreq_valid\,
      I2 => next_wreq,
      I3 => empty_n_reg_n_0,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8180"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => p_12_in,
      I3 => p_8_in,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => next_wreq,
      I2 => \^wreq_valid\,
      I3 => \^full_n_reg_0\,
      I4 => Q(0),
      I5 => full_n_reg_1,
      O => p_12_in
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000000F700F700"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => Q(0),
      I2 => full_n_reg_1,
      I3 => empty_n_reg_n_0,
      I4 => next_wreq,
      I5 => \^wreq_valid\,
      O => p_8_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FDF2FDFD0200020"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => next_wreq,
      I2 => empty_n_reg_n_0,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \raddr_reg_n_0_[1]\,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA2AAA2A2A"
    )
        port map (
      I0 => \raddr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => empty_n_reg_n_0,
      I3 => next_wreq,
      I4 => \^wreq_valid\,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[1]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized1\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    gmem2_WREADY : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[3].strb_buf_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    we : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized1\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized1\ is
  signal \dout_vld_i_1__6_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \^dout_vld_reg_1\ : STD_LOGIC;
  signal \empty_n_i_1__25_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^gmem2_wready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__5\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_5\ : label is "soft_lutpair453";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  dout_vld_reg_1 <= \^dout_vld_reg_1\;
  gmem2_WREADY <= \^gmem2_wready\;
U_fifo_mem: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_mem
     port map (
      Q(5) => \waddr_reg_n_0_[5]\,
      Q(4) => \waddr_reg_n_0_[4]\,
      Q(3) => \waddr_reg_n_0_[3]\,
      Q(2) => \waddr_reg_n_0_[2]\,
      Q(1) => \waddr_reg_n_0_[1]\,
      Q(0) => \waddr_reg_n_0_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout(8 downto 0) => dout(8 downto 0),
      dout_vld_reg => \^dout_vld_reg_1\,
      mem_reg_0 => empty_n_reg_n_0,
      mem_reg_1 => \^dout_vld_reg_0\,
      mem_reg_2(7 downto 0) => mem_reg(7 downto 0),
      raddr(5 downto 0) => raddr(5 downto 0),
      rnext(5 downto 0) => rnext(5 downto 0),
      we => we
    );
\bus_wide_gen.data_gen[3].data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA00000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => burst_valid,
      I2 => WREADY_Dummy,
      I3 => \bus_wide_gen.first_pad_reg\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.data_gen[3].strb_buf_reg[3]\,
      O => E(0)
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA00000000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => burst_valid,
      I2 => WREADY_Dummy,
      I3 => \bus_wide_gen.first_pad_reg\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.offset_valid\,
      O => dout_vld_reg_2(0)
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => \bus_wide_gen.offset_valid\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      O => \dout_vld_i_1__6_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF69990"
    )
        port map (
      I0 => \^dout_vld_reg_1\,
      I1 => full_n_reg_0,
      I2 => \empty_n_i_2__4_n_0\,
      I3 => mOutPtr18_out,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__25_n_0\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr[6]_i_3_n_0\,
      O => \empty_n_i_2__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__25_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF5F5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_0\,
      I2 => \^gmem2_wready\,
      I3 => \^dout_vld_reg_1\,
      I4 => full_n_reg_0,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \full_n_i_3__2_n_0\,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      O => \full_n_i_3__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^gmem2_wready\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[3]_i_1__5_n_0\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF00FF00FE01"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[4]_i_1__3_n_0\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[5]_i_2__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      I5 => \mOutPtr[5]_i_3__0_n_0\,
      O => \mOutPtr[5]_i_1_n_0\
    );
\mOutPtr[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2__1_n_0\
    );
\mOutPtr[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_3__0_n_0\
    );
\mOutPtr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dout_vld_reg_1\,
      I1 => full_n_reg_0,
      O => \mOutPtr[6]_i_1__0_n_0\
    );
\mOutPtr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00013FFEC001"
    )
        port map (
      I0 => \mOutPtr[6]_i_3_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[6]\,
      I5 => \mOutPtr[6]_i_5_n_0\,
      O => \mOutPtr[6]_i_2_n_0\
    );
\mOutPtr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_3_n_0\
    );
\mOutPtr[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[6]_i_5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[4]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[5]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[6]_i_1__0_n_0\,
      D => \mOutPtr[6]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A2A5AAA5AAA5AAA"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C4C6CCC6CCC6CCC"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F80007FFF8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF80000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[0]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \waddr[5]_i_1_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2\ is
  port (
    next_wreq : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    \wrsp_read__0\ : out STD_LOGIC;
    valid_length : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    \tmp_addr_reg[63]\ : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair467";
begin
  next_wreq <= \^next_wreq\;
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1\
     port map (
      D(2) => U_fifo_srl_n_6,
      D(1) => U_fifo_srl_n_7,
      D(0) => U_fifo_srl_n_8,
      E(0) => U_fifo_srl_n_4,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_1,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \^next_wreq\,
      dout_vld_reg => empty_n_reg_n_0,
      dout_vld_reg_0(0) => dout_vld_reg_0(0),
      dout_vld_reg_1 => dout_vld_reg_1,
      empty_n_reg => U_fifo_srl_n_14,
      full_n_reg => \wrsp_read__0\,
      full_n_reg_0 => \full_n_i_2__5_n_0\,
      last_resp => last_resp,
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_10,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_11,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_12,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_13,
      \mOutPtr_reg[0]_0\ => \^wrsp_ready\,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_0_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_0_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_0_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_0_[0]\,
      p_12_in => p_12_in,
      p_8_in => p_8_in,
      \raddr_reg[0]\(0) => U_fifo_srl_n_9,
      valid_length => valid_length,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_14,
      Q => wrsp_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__5_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__5_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__5_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => \^wrsp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_11,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_4,
      D => U_fifo_srl_n_10,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \^wrsp_ready\,
      I1 => wreq_valid,
      I2 => \tmp_addr_reg[63]\,
      I3 => \bus_wide_gen.offset_full_n\,
      I4 => AWREADY_Dummy,
      O => \^next_wreq\
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_9,
      D => \raddr[0]_i_1__2_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_9,
      D => U_fifo_srl_n_8,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_9,
      D => U_fifo_srl_n_7,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_9,
      D => U_fifo_srl_n_6,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2_15\ is
  port (
    last_resp : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2_15\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2_15\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2_15\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__10_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \full_n_i_2__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__8\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__4\ : label is "soft_lutpair354";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_ctrl_ready <= \^ost_ctrl_ready\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized1_16\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg => empty_n_reg_n_0,
      dout_vld_reg_0(0) => Q(0),
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      empty_n_reg => U_fifo_srl_n_1,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__10_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__10_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000070707070"
    )
        port map (
      I0 => \^ost_ctrl_ready\,
      I1 => ost_ctrl_valid,
      I2 => empty_n_reg_n_0,
      I3 => Q(0),
      I4 => p_4_in,
      I5 => \^dout_vld_reg_0\,
      O => p_8_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__12_n_0\,
      I2 => \^ost_ctrl_ready\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => \full_n_i_1__13_n_0\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__12_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_0\,
      Q => \^ost_ctrl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__4_n_0\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__8_n_0\
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFD500D500D500"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => p_4_in,
      I2 => Q(0),
      I3 => empty_n_reg_n_0,
      I4 => ost_ctrl_valid,
      I5 => \^ost_ctrl_ready\,
      O => \mOutPtr[4]_i_1__6_n_0\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__5_n_0\
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F55000000000000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => Q(0),
      I2 => p_4_in,
      I3 => \^dout_vld_reg_0\,
      I4 => \^ost_ctrl_ready\,
      I5 => ost_ctrl_valid,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[2]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[3]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_0\,
      D => \mOutPtr[4]_i_2__5_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__6_n_0\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1__3_n_0\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__4_n_0\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5D5"
    )
        port map (
      I0 => \raddr[3]_i_3__4_n_0\,
      I1 => raddr_reg(0),
      I2 => p_8_in,
      I3 => raddr_reg(3),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[3]_i_1__4_n_0\
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => empty_n_reg_n_0,
      I4 => p_12_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_2__4_n_0\
    );
\raddr[3]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_0,
      O => \raddr[3]_i_3__4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[0]_i_1__6_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[1]_i_1__3_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[2]_i_1__4_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[3]_i_2__4_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized6\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    \bus_wide_gen.first_pad\ : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \raddr_reg[0]_0\ : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    p_12_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    \bus_wide_gen.last_pad__0\ : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized6\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized6\ is
  signal U_fifo_srl_n_0 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal \^bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_2__9_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair347";
begin
  \bus_wide_gen.ready_for_data__0\ <= \^bus_wide_gen.ready_for_data__0\;
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized4\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => pop,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_0,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_1,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_0,
      ap_rst_n_1(0) => ap_rst_n_0(0),
      \bus_wide_gen.data_valid_reg\(0) => E(0),
      \dout_reg[3]_0\ => \^empty_n_reg_0\,
      \dout_reg[3]_1\(3 downto 0) => raddr_reg(3 downto 0),
      dout_vld_reg => \^dout_vld_reg_0\,
      empty_n_reg => U_fifo_srl_n_3,
      full_n_reg(0) => U_fifo_srl_n_5,
      full_n_reg_0 => \full_n_i_2__9_n_0\,
      \in\(3 downto 0) => \in\(3 downto 0),
      \mOutPtr_reg[4]\ => \^full_n_reg_0\,
      \mOutPtr_reg[4]_0\ => \mOutPtr_reg[4]_0\,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_wide_gen.ready_for_data__0\,
      I1 => \bus_wide_gen.last_pad__0\,
      O => \bus_wide_gen.first_pad\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_3,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \empty_n_i_2__7_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_12_in,
      I4 => U_fifo_srl_n_5,
      I5 => \^empty_n_reg_0\,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__7_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__9_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_0,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__4_n_0\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[3]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[4]_i_2__3_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => WLAST_Dummy_reg_0,
      I2 => WLAST_Dummy_reg,
      I3 => WVALID_Dummy,
      O => \^bus_wide_gen.ready_for_data__0\
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_0\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => \^empty_n_reg_0\,
      I3 => p_12_in,
      O => \raddr[1]_i_1__1_n_0\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => \^empty_n_reg_0\,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__2_n_0\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5D5"
    )
        port map (
      I0 => \raddr_reg[0]_0\,
      I1 => raddr_reg(0),
      I2 => p_8_in,
      I3 => raddr_reg(3),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[3]_i_1__2_n_0\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => \^empty_n_reg_0\,
      I4 => p_12_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_2__2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[0]_i_1__3_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[1]_i_1__1_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[2]_i_1__2_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[3]_i_2__2_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized7\ is
  port (
    req_fifo_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized7\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized7\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized7\ is
  signal \dout_vld_i_1__11_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \full_n_i_2__10_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__5_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_fifo_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__11\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__5\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__9\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__5\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__5\ : label is "soft_lutpair437";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  req_fifo_valid <= \^req_fifo_valid\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized5\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[2]_0\ => \^full_n_reg_0\,
      \dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      \dout_reg[67]_1\ => \^req_fifo_valid\,
      \dout_reg[67]_2\ => empty_n_reg_n_0,
      \in\(65 downto 0) => \in\(65 downto 0),
      \req_en__0\ => \req_en__0\,
      rs_req_ready => rs_req_ready
    );
\dout_vld_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => \^req_fifo_valid\,
      I1 => empty_n_reg_n_0,
      I2 => \req_en__0\,
      I3 => rs_req_ready,
      O => \dout_vld_i_1__11_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__11_n_0\,
      Q => \^req_fifo_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFEF00"
    )
        port map (
      I0 => \empty_n_i_2__8_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_8_in,
      I4 => p_12_in,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__8_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => p_12_in,
      I4 => p_8_in,
      O => \full_n_i_1__11_n_0\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__10_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__9_n_0\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_12_in,
      I1 => p_8_in,
      O => \mOutPtr[4]_i_1__7_n_0\
    );
\mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__6_n_0\
    );
\mOutPtr[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFF000000000000"
    )
        port map (
      I0 => \^req_fifo_valid\,
      I1 => rs_req_ready,
      I2 => \req_en__0\,
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => AWVALID_Dummy,
      O => p_12_in
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D500D500D500"
    )
        port map (
      I0 => \^req_fifo_valid\,
      I1 => rs_req_ready,
      I2 => \req_en__0\,
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => AWVALID_Dummy,
      O => p_8_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[2]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[3]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_0\,
      D => \mOutPtr[4]_i_2__6_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_0\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => p_12_in,
      O => \raddr[1]_i_1__4_n_0\
    );
\raddr[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__5_n_0\
    );
\raddr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5D5"
    )
        port map (
      I0 => \raddr[3]_i_3__5_n_0\,
      I1 => raddr_reg(0),
      I2 => p_8_in,
      I3 => raddr_reg(3),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[3]_i_1__5_n_0\
    );
\raddr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => empty_n_reg_n_0,
      I4 => p_12_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_2__5_n_0\
    );
\raddr[3]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_0,
      O => \raddr[3]_i_3__5_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__5_n_0\,
      D => \raddr[0]_i_1__4_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__5_n_0\,
      D => \raddr[1]_i_1__4_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__5_n_0\,
      D => \raddr[2]_i_1__5_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__5_n_0\,
      D => \raddr[3]_i_2__5_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized8\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    \req_en__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WREADY_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg_2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \last_cnt_reg[1]\ : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    WVALID_Dummy_reg : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized8\ : entity is "threshold_accel_gmem2_m_axi_fifo";
end \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized8\ is
  signal U_fifo_srl_n_39 : STD_LOGIC;
  signal \dout_vld_i_1__12_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__9_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_3__6_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WVALID_Dummy_i_1 : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[15]_i_4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_buf[31]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_buf[31]_i_2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \dout_vld_i_1__12\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \full_n_i_1__12\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \full_n_i_2__11\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__10\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of m_axi_gmem2_WVALID_INST_0 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__6\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__1\ : label is "soft_lutpair429";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_srl__parameterized6\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(36 downto 0) => Q(36 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[36]_0\(3 downto 0) => raddr_reg(3 downto 0),
      dout_vld_reg(0) => dout_vld_reg_0(0),
      fifo_valid => fifo_valid,
      flying_req_reg => U_fifo_srl_n_39,
      flying_req_reg_0 => flying_req_reg,
      \in\(36 downto 0) => \in\(36 downto 0),
      \last_cnt_reg[1]\ => \^full_n_reg_0\,
      \last_cnt_reg[1]_0\ => \last_cnt_reg[1]\,
      \last_cnt_reg[4]\(4 downto 0) => \last_cnt_reg[4]\(4 downto 0),
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WREADY_0 => m_axi_gmem2_WREADY_0,
      pop => pop,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => WVALID_Dummy_reg,
      I3 => WVALID_Dummy,
      O => full_n_reg_1
    );
\bus_wide_gen.data_gen[1].data_buf[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7550000"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \last_cnt_reg[1]\,
      I2 => \^full_n_reg_0\,
      I3 => WVALID_Dummy_reg,
      I4 => wdata_valid,
      O => \bus_wide_gen.data_valid_reg\
    );
\data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[1]\,
      I3 => WVALID_Dummy_reg,
      I4 => WVALID_Dummy,
      O => ap_rst_n_0
    );
\data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => WVALID_Dummy_reg,
      I3 => WVALID_Dummy,
      I4 => ap_rst_n,
      O => full_n_reg_2
    );
\dout_vld_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => fifo_valid,
      I2 => m_axi_gmem2_WREADY,
      I3 => U_fifo_srl_n_39,
      O => \dout_vld_i_1__12_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__12_n_0\,
      Q => fifo_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \empty_n_i_2__9_n_0\,
      I1 => \mOutPtr_reg_n_0_[4]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => p_12_in,
      I4 => \mOutPtr[4]_i_1__10_n_0\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__9_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__11_n_0\,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[1]\,
      I4 => pop,
      O => \full_n_i_1__12_n_0\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__11_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => pop,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => pop,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__6_n_0\
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__10_n_0\
    );
\mOutPtr[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \last_cnt_reg[1]\,
      I2 => \^full_n_reg_0\,
      O => \mOutPtr[4]_i_1__10_n_0\
    );
\mOutPtr[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_2__7_n_0\
    );
\mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => pop,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__10_n_0\,
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__10_n_0\,
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__10_n_0\,
      D => \mOutPtr[2]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__10_n_0\,
      D => \mOutPtr[3]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__10_n_0\,
      D => \mOutPtr[4]_i_2__7_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
m_axi_gmem2_WVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U_fifo_srl_n_39,
      I1 => fifo_valid,
      O => m_axi_gmem2_WVALID
    );
\raddr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__5_n_0\
    );
\raddr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999969999999"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => \^full_n_reg_0\,
      I4 => \last_cnt_reg[1]\,
      I5 => pop,
      O => \raddr[1]_i_1__5_n_0\
    );
\raddr[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA95"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => empty_n_reg_n_0,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      I4 => raddr_reg(0),
      O => \raddr[2]_i_1__6_n_0\
    );
\raddr[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F5F5D5"
    )
        port map (
      I0 => \raddr[3]_i_3__6_n_0\,
      I1 => raddr_reg(0),
      I2 => p_8_in_0,
      I3 => raddr_reg(3),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[3]_i_1__6_n_0\
    );
\raddr[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0E1E1E1"
    )
        port map (
      I0 => raddr_reg(2),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => empty_n_reg_n_0,
      I4 => p_12_in,
      I5 => raddr_reg(0),
      O => \raddr[3]_i_2__6_n_0\
    );
\raddr[3]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => pop,
      I1 => \last_cnt_reg[1]\,
      I2 => \^full_n_reg_0\,
      I3 => empty_n_reg_n_0,
      O => \raddr[3]_i_3__6_n_0\
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[1]\,
      I2 => pop,
      O => p_8_in_0
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[0]_i_1__5_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[1]_i_1__5_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[2]_i_1__6_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__6_n_0\,
      D => \raddr[3]_i_2__6_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_load is
  port (
    RREADY_Dummy : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_load;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_load is
  signal buff_rdata_n_1 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal \bus_wide_gen.data_valid_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
begin
buff_rdata: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized5\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.data_valid_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]_1\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      dout_vld_reg_0 => buff_rdata_n_1,
      dout_vld_reg_1 => buff_rdata_n_2,
      full_n_reg_0 => RREADY_Dummy
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_1,
      Q => \bus_wide_gen.data_valid_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.data_valid_reg_n_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0\
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_2,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_read is
  port (
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_read;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_read is
begin
rs_rdata: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => Q(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream is
  port (
    push_0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_ready : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg : out STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln1021_reg_179_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    start_for_AxiStream2Mat_U0_full_n : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg : in STD_LOGIC;
    rows_c_full_n : in STD_LOGIC;
    cols_c_full_n : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 : in STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal cols_addrbound_reg_184_reg_n_100 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_101 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_102 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_103 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_104 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_105 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_84 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_85 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_86 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_87 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_88 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_89 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_90 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_91 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_92 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_93 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_94 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_95 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_96 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_97 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_98 : STD_LOGIC;
  signal cols_addrbound_reg_184_reg_n_99 : STD_LOGIC;
  signal grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5 : STD_LOGIC;
  signal grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6 : STD_LOGIC;
  signal grp_fu_134_ce : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_100 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_101 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_102 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_103 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_104 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_105 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_84 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_85 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_86 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_87 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_88 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_89 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_90 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_91 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_92 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_93 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_94 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_95 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_96 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_97 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_98 : STD_LOGIC;
  signal mul_ln1021_reg_179_reg_n_99 : STD_LOGIC;
  signal \^push_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_cols_addrbound_reg_184_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_cols_addrbound_reg_184_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_cols_addrbound_reg_184_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cols_addrbound_reg_184_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_cols_addrbound_reg_184_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln1021_reg_179_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1021_reg_179_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1021_reg_179_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1021_reg_179_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1021_reg_179_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_mul_ln1021_reg_179_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair15";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mem_reg[5][0]_srl6_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mem_reg[5][64]_srl6_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mem_reg[5][65]_srl6_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mem_reg[5][66]_srl6_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_reg[5][67]_srl6_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_reg[5][68]_srl6_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_reg[5][69]_srl6_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_reg[5][70]_srl6_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_reg[5][71]_srl6_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_reg[5][72]_srl6_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_reg[5][73]_srl6_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_reg[5][74]_srl6_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mem_reg[5][75]_srl6_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mem_reg[5][76]_srl6_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mem_reg[5][77]_srl6_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mem_reg[5][78]_srl6_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_reg[5][79]_srl6_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_reg[5][80]_srl6_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mem_reg[5][81]_srl6_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mem_reg[5][82]_srl6_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_reg[5][83]_srl6_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_reg[5][84]_srl6_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_reg[5][85]_srl6_i_1\ : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln1021_reg_179_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
  push_0 <= \^push_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^push_0\,
      I1 => \ap_CS_fsm[1]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      I4 => \ap_CS_fsm_reg_n_0_[8]\,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[4]\,
      I1 => \ap_CS_fsm_reg_n_0_[10]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_0_[9]\,
      I4 => \ap_CS_fsm[1]_i_3_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state13,
      I2 => \ap_CS_fsm_reg_n_0_[7]\,
      I3 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => gmem1_ARREADY,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
cols_addrbound_reg_184_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => mul_ln1021_reg_179_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_cols_addrbound_reg_184_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => D(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_cols_addrbound_reg_184_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_cols_addrbound_reg_184_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_cols_addrbound_reg_184_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_134_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_134_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_134_ce,
      CEP => ap_CS_fsm_state3,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_cols_addrbound_reg_184_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_cols_addrbound_reg_184_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_cols_addrbound_reg_184_reg_P_UNCONNECTED(47 downto 22),
      P(21) => cols_addrbound_reg_184_reg_n_84,
      P(20) => cols_addrbound_reg_184_reg_n_85,
      P(19) => cols_addrbound_reg_184_reg_n_86,
      P(18) => cols_addrbound_reg_184_reg_n_87,
      P(17) => cols_addrbound_reg_184_reg_n_88,
      P(16) => cols_addrbound_reg_184_reg_n_89,
      P(15) => cols_addrbound_reg_184_reg_n_90,
      P(14) => cols_addrbound_reg_184_reg_n_91,
      P(13) => cols_addrbound_reg_184_reg_n_92,
      P(12) => cols_addrbound_reg_184_reg_n_93,
      P(11) => cols_addrbound_reg_184_reg_n_94,
      P(10) => cols_addrbound_reg_184_reg_n_95,
      P(9) => cols_addrbound_reg_184_reg_n_96,
      P(8) => cols_addrbound_reg_184_reg_n_97,
      P(7) => cols_addrbound_reg_184_reg_n_98,
      P(6) => cols_addrbound_reg_184_reg_n_99,
      P(5) => cols_addrbound_reg_184_reg_n_100,
      P(4) => cols_addrbound_reg_184_reg_n_101,
      P(3) => cols_addrbound_reg_184_reg_n_102,
      P(2) => cols_addrbound_reg_184_reg_n_103,
      P(1) => cols_addrbound_reg_184_reg_n_104,
      P(0) => cols_addrbound_reg_184_reg_n_105,
      PATTERNBDETECT => NLW_cols_addrbound_reg_184_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_cols_addrbound_reg_184_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_cols_addrbound_reg_184_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_cols_addrbound_reg_184_reg_UNDERFLOW_UNCONNECTED
    );
cols_addrbound_reg_184_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^push_0\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state3,
      O => grp_fu_134_ce
    );
grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108: entity work.design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
     port map (
      D(1) => ap_NS_fsm(12),
      D(0) => ap_NS_fsm(0),
      P(21) => mul_ln1021_reg_179_reg_n_84,
      P(20) => mul_ln1021_reg_179_reg_n_85,
      P(19) => mul_ln1021_reg_179_reg_n_86,
      P(18) => mul_ln1021_reg_179_reg_n_87,
      P(17) => mul_ln1021_reg_179_reg_n_88,
      P(16) => mul_ln1021_reg_179_reg_n_89,
      P(15) => mul_ln1021_reg_179_reg_n_90,
      P(14) => mul_ln1021_reg_179_reg_n_91,
      P(13) => mul_ln1021_reg_179_reg_n_92,
      P(12) => mul_ln1021_reg_179_reg_n_93,
      P(11) => mul_ln1021_reg_179_reg_n_94,
      P(10) => mul_ln1021_reg_179_reg_n_95,
      P(9) => mul_ln1021_reg_179_reg_n_96,
      P(8) => mul_ln1021_reg_179_reg_n_97,
      P(7) => mul_ln1021_reg_179_reg_n_98,
      P(6) => mul_ln1021_reg_179_reg_n_99,
      P(5) => mul_ln1021_reg_179_reg_n_100,
      P(4) => mul_ln1021_reg_179_reg_n_101,
      P(3) => mul_ln1021_reg_179_reg_n_102,
      P(2) => mul_ln1021_reg_179_reg_n_103,
      P(1) => mul_ln1021_reg_179_reg_n_104,
      P(0) => mul_ln1021_reg_179_reg_n_105,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => \^push_0\,
      \ap_CS_fsm_reg[11]\ => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5,
      \ap_CS_fsm_reg[12]\ => grp_Axi2Mat_fu_84_ap_ready,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf_reg[31]\,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      gmem1_RVALID => gmem1_RVALID,
      \gmem1_addr_read_reg_131_reg[7]_0\(7 downto 0) => \gmem1_addr_read_reg_131_reg[7]\(7 downto 0),
      \gmem1_addr_read_reg_131_reg[7]_1\(7 downto 0) => \gmem1_addr_read_reg_131_reg[7]_0\(7 downto 0),
      grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg => grp_Axi2Mat_fu_84_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg_reg(1 downto 0) => grp_Axi2Mat_fu_84_ap_start_reg_reg(1 downto 0),
      grp_Axi2Mat_fu_84_ap_start_reg_reg_0 => grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
      ldata_full_n => ldata_full_n,
      push_1 => push_1,
      start_for_AxiStream2Mat_U0_full_n => start_for_AxiStream2Mat_U0_full_n,
      start_once_reg => \^start_once_reg\,
      start_once_reg_reg => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6
    );
grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5,
      Q => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push_0\,
      I1 => push_2,
      O => start_once_reg_reg_0(0)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A6AAA"
    )
        port map (
      I0 => pop,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      I3 => grp_Axi2Mat_fu_84_ap_start_reg_reg(1),
      I4 => grp_Axi2Mat_fu_84_ap_start_reg_reg(0),
      O => E(0)
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => grp_Axi2Mat_fu_84_ap_start_reg_reg(0),
      I1 => grp_Axi2Mat_fu_84_ap_start_reg_reg(1),
      I2 => \^q\(0),
      I3 => gmem1_ARREADY,
      O => push
    );
\mem_reg[5][64]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_105,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(0)
    );
\mem_reg[5][65]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_104,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(1)
    );
\mem_reg[5][66]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_103,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(2)
    );
\mem_reg[5][67]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_102,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(3)
    );
\mem_reg[5][68]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_101,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(4)
    );
\mem_reg[5][69]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_100,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(5)
    );
\mem_reg[5][70]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_99,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(6)
    );
\mem_reg[5][71]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_98,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(7)
    );
\mem_reg[5][72]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_97,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(8)
    );
\mem_reg[5][73]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_96,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(9)
    );
\mem_reg[5][74]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_95,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(10)
    );
\mem_reg[5][75]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_94,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(11)
    );
\mem_reg[5][76]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_93,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(12)
    );
\mem_reg[5][77]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_92,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(13)
    );
\mem_reg[5][78]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_91,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(14)
    );
\mem_reg[5][79]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_90,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(15)
    );
\mem_reg[5][80]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_89,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(16)
    );
\mem_reg[5][81]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_88,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(17)
    );
\mem_reg[5][82]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_87,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(18)
    );
\mem_reg[5][83]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_86,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(19)
    );
\mem_reg[5][84]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_85,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(20)
    );
\mem_reg[5][85]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cols_addrbound_reg_184_reg_n_84,
      I1 => gmem1_ARREADY,
      I2 => \^q\(0),
      O => \in\(21)
    );
mul_ln1021_reg_179_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => mul_ln1021_reg_179_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1021_reg_179_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => D(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1021_reg_179_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1021_reg_179_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1021_reg_179_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^push_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1021_reg_179_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1021_reg_179_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_mul_ln1021_reg_179_reg_P_UNCONNECTED(47 downto 22),
      P(21) => mul_ln1021_reg_179_reg_n_84,
      P(20) => mul_ln1021_reg_179_reg_n_85,
      P(19) => mul_ln1021_reg_179_reg_n_86,
      P(18) => mul_ln1021_reg_179_reg_n_87,
      P(17) => mul_ln1021_reg_179_reg_n_88,
      P(16) => mul_ln1021_reg_179_reg_n_89,
      P(15) => mul_ln1021_reg_179_reg_n_90,
      P(14) => mul_ln1021_reg_179_reg_n_91,
      P(13) => mul_ln1021_reg_179_reg_n_92,
      P(12) => mul_ln1021_reg_179_reg_n_93,
      P(11) => mul_ln1021_reg_179_reg_n_94,
      P(10) => mul_ln1021_reg_179_reg_n_95,
      P(9) => mul_ln1021_reg_179_reg_n_96,
      P(8) => mul_ln1021_reg_179_reg_n_97,
      P(7) => mul_ln1021_reg_179_reg_n_98,
      P(6) => mul_ln1021_reg_179_reg_n_99,
      P(5) => mul_ln1021_reg_179_reg_n_100,
      P(4) => mul_ln1021_reg_179_reg_n_101,
      P(3) => mul_ln1021_reg_179_reg_n_102,
      P(2) => mul_ln1021_reg_179_reg_n_103,
      P(1) => mul_ln1021_reg_179_reg_n_104,
      P(0) => mul_ln1021_reg_179_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln1021_reg_179_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1021_reg_179_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln1021_reg_179_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1021_reg_179_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln1021_reg_179_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_AxiStream2Mat_U0_full_n,
      I2 => grp_Axi2Mat_fu_84_ap_start_reg,
      I3 => rows_c_full_n,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => cols_c_full_n,
      O => \^push_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi is
  port (
    ap_loop_init_int : out STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    we : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    AxiStream2Axi_U0_dout_read : out STD_LOGIC;
    \dout_1_reg_93_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \i_fu_58_reg[2]\ : out STD_LOGIC;
    \i_fu_58_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_fu_58_reg[5]\ : out STD_LOGIC;
    \i_fu_58_reg[8]\ : out STD_LOGIC;
    \i_fu_58_reg[11]\ : out STD_LOGIC;
    \i_fu_58_reg[14]\ : out STD_LOGIC;
    \i_fu_58_reg[17]\ : out STD_LOGIC;
    \i_fu_58_reg[20]\ : out STD_LOGIC;
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0 : out STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_58_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gmem2_WREADY : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_ready : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0 : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    AxiStream2Axi_U0_ap_start : in STD_LOGIC;
    dout_c_empty_n : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_4 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_3_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_2_0 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1 : in STD_LOGIC;
    icmp_ln1379_fu_96_p2_carry_i_1_0 : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2\ : in STD_LOGIC;
    \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ : in STD_LOGIC;
    \ldata_read_reg_135_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi is
  signal \^axistream2axi_u0_dout_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal \ap_done_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\ : STD_LOGIC;
  signal dout_1_reg_93 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^grp_axistream2axi_pipeline_mmiteroutloop2_fu_67_ap_start_reg\ : STD_LOGIC;
  signal grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \dout_vld_i_1__8\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__8\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \mem_reg[2][0]_srl3_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \mem_reg[2][0]_srl3_i_2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \mem_reg[2][10]_srl3_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \mem_reg[2][11]_srl3_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \mem_reg[2][12]_srl3_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \mem_reg[2][13]_srl3_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \mem_reg[2][14]_srl3_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \mem_reg[2][15]_srl3_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \mem_reg[2][16]_srl3_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mem_reg[2][17]_srl3_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mem_reg[2][18]_srl3_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mem_reg[2][19]_srl3_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mem_reg[2][1]_srl3_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \mem_reg[2][20]_srl3_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mem_reg[2][21]_srl3_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mem_reg[2][22]_srl3_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mem_reg[2][23]_srl3_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mem_reg[2][24]_srl3_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \mem_reg[2][25]_srl3_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \mem_reg[2][26]_srl3_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \mem_reg[2][27]_srl3_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \mem_reg[2][28]_srl3_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mem_reg[2][29]_srl3_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mem_reg[2][2]_srl3_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \mem_reg[2][30]_srl3_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \mem_reg[2][31]_srl3_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \mem_reg[2][32]_srl3_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \mem_reg[2][33]_srl3_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \mem_reg[2][34]_srl3_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \mem_reg[2][35]_srl3_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \mem_reg[2][36]_srl3_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \mem_reg[2][37]_srl3_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \mem_reg[2][38]_srl3_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mem_reg[2][39]_srl3_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mem_reg[2][3]_srl3_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \mem_reg[2][40]_srl3_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \mem_reg[2][41]_srl3_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \mem_reg[2][42]_srl3_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \mem_reg[2][43]_srl3_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \mem_reg[2][44]_srl3_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \mem_reg[2][45]_srl3_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \mem_reg[2][46]_srl3_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \mem_reg[2][47]_srl3_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \mem_reg[2][48]_srl3_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \mem_reg[2][49]_srl3_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \mem_reg[2][4]_srl3_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \mem_reg[2][50]_srl3_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \mem_reg[2][51]_srl3_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \mem_reg[2][52]_srl3_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mem_reg[2][53]_srl3_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mem_reg[2][54]_srl3_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \mem_reg[2][55]_srl3_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \mem_reg[2][56]_srl3_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mem_reg[2][57]_srl3_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mem_reg[2][58]_srl3_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \mem_reg[2][59]_srl3_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \mem_reg[2][5]_srl3_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \mem_reg[2][60]_srl3_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \mem_reg[2][61]_srl3_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \mem_reg[2][62]_srl3_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \mem_reg[2][63]_srl3_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \mem_reg[2][6]_srl3_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \mem_reg[2][7]_srl3_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \mem_reg[2][8]_srl3_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \mem_reg[2][9]_srl3_i_1\ : label is "soft_lutpair519";
begin
  AxiStream2Axi_U0_dout_read <= \^axistream2axi_u0_dout_read\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[8]_0\ <= \^ap_cs_fsm_reg[8]_0\;
  ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg <= \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\;
  grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg <= \^grp_axistream2axi_pipeline_mmiteroutloop2_fu_67_ap_start_reg\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEEEEE"
    )
        port map (
      I0 => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      I1 => dout_vld_reg_0(0),
      I2 => out_mat_rows_channel_empty_n,
      I3 => out_mat_cols_channel_empty_n,
      I4 => img_out_c_empty_n,
      I5 => dout_vld_reg_0(1),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF88888888"
    )
        port map (
      I0 => gmem2_BVALID,
      I1 => \^q\(2),
      I2 => ap_done_reg,
      I3 => AxiStream2Axi_U0_ap_start,
      I4 => dout_c_empty_n,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^axistream2axi_u0_dout_read\,
      I1 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[5]\,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => \^q\(2),
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => \ap_CS_fsm_reg_n_0_[7]\,
      I4 => \^q\(1),
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      I1 => dout_vld_reg_0(1),
      I2 => dout_vld_reg_0(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => gmem2_AWREADY,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[7]\,
      I1 => gmem2_BVALID,
      I2 => \^q\(2),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem2_BVALID,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      I4 => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      O => \ap_done_reg_i_1__1_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__1_n_0\,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
      I1 => ap_done_reg,
      I2 => gmem2_BVALID,
      I3 => \^q\(2),
      I4 => ap_rst_n,
      I5 => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      O => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg
    );
\dout_1_reg_93[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => dout_c_empty_n,
      I2 => AxiStream2Axi_U0_ap_start,
      I3 => ap_done_reg,
      O => \^axistream2axi_u0_dout_read\
    );
\dout_1_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(0),
      Q => dout_1_reg_93(0),
      R => '0'
    );
\dout_1_reg_93_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(10),
      Q => dout_1_reg_93(10),
      R => '0'
    );
\dout_1_reg_93_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(11),
      Q => dout_1_reg_93(11),
      R => '0'
    );
\dout_1_reg_93_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(12),
      Q => dout_1_reg_93(12),
      R => '0'
    );
\dout_1_reg_93_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(13),
      Q => dout_1_reg_93(13),
      R => '0'
    );
\dout_1_reg_93_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(14),
      Q => dout_1_reg_93(14),
      R => '0'
    );
\dout_1_reg_93_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(15),
      Q => dout_1_reg_93(15),
      R => '0'
    );
\dout_1_reg_93_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(16),
      Q => dout_1_reg_93(16),
      R => '0'
    );
\dout_1_reg_93_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(17),
      Q => dout_1_reg_93(17),
      R => '0'
    );
\dout_1_reg_93_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(18),
      Q => dout_1_reg_93(18),
      R => '0'
    );
\dout_1_reg_93_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(19),
      Q => dout_1_reg_93(19),
      R => '0'
    );
\dout_1_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(1),
      Q => dout_1_reg_93(1),
      R => '0'
    );
\dout_1_reg_93_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(20),
      Q => dout_1_reg_93(20),
      R => '0'
    );
\dout_1_reg_93_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(21),
      Q => dout_1_reg_93(21),
      R => '0'
    );
\dout_1_reg_93_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(22),
      Q => dout_1_reg_93(22),
      R => '0'
    );
\dout_1_reg_93_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(23),
      Q => dout_1_reg_93(23),
      R => '0'
    );
\dout_1_reg_93_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(24),
      Q => dout_1_reg_93(24),
      R => '0'
    );
\dout_1_reg_93_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(25),
      Q => dout_1_reg_93(25),
      R => '0'
    );
\dout_1_reg_93_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(26),
      Q => dout_1_reg_93(26),
      R => '0'
    );
\dout_1_reg_93_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(27),
      Q => dout_1_reg_93(27),
      R => '0'
    );
\dout_1_reg_93_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(28),
      Q => dout_1_reg_93(28),
      R => '0'
    );
\dout_1_reg_93_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(29),
      Q => dout_1_reg_93(29),
      R => '0'
    );
\dout_1_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(2),
      Q => dout_1_reg_93(2),
      R => '0'
    );
\dout_1_reg_93_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(30),
      Q => dout_1_reg_93(30),
      R => '0'
    );
\dout_1_reg_93_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(31),
      Q => dout_1_reg_93(31),
      R => '0'
    );
\dout_1_reg_93_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(32),
      Q => dout_1_reg_93(32),
      R => '0'
    );
\dout_1_reg_93_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(33),
      Q => dout_1_reg_93(33),
      R => '0'
    );
\dout_1_reg_93_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(34),
      Q => dout_1_reg_93(34),
      R => '0'
    );
\dout_1_reg_93_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(35),
      Q => dout_1_reg_93(35),
      R => '0'
    );
\dout_1_reg_93_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(36),
      Q => dout_1_reg_93(36),
      R => '0'
    );
\dout_1_reg_93_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(37),
      Q => dout_1_reg_93(37),
      R => '0'
    );
\dout_1_reg_93_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(38),
      Q => dout_1_reg_93(38),
      R => '0'
    );
\dout_1_reg_93_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(39),
      Q => dout_1_reg_93(39),
      R => '0'
    );
\dout_1_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(3),
      Q => dout_1_reg_93(3),
      R => '0'
    );
\dout_1_reg_93_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(40),
      Q => dout_1_reg_93(40),
      R => '0'
    );
\dout_1_reg_93_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(41),
      Q => dout_1_reg_93(41),
      R => '0'
    );
\dout_1_reg_93_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(42),
      Q => dout_1_reg_93(42),
      R => '0'
    );
\dout_1_reg_93_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(43),
      Q => dout_1_reg_93(43),
      R => '0'
    );
\dout_1_reg_93_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(44),
      Q => dout_1_reg_93(44),
      R => '0'
    );
\dout_1_reg_93_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(45),
      Q => dout_1_reg_93(45),
      R => '0'
    );
\dout_1_reg_93_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(46),
      Q => dout_1_reg_93(46),
      R => '0'
    );
\dout_1_reg_93_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(47),
      Q => dout_1_reg_93(47),
      R => '0'
    );
\dout_1_reg_93_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(48),
      Q => dout_1_reg_93(48),
      R => '0'
    );
\dout_1_reg_93_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(49),
      Q => dout_1_reg_93(49),
      R => '0'
    );
\dout_1_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(4),
      Q => dout_1_reg_93(4),
      R => '0'
    );
\dout_1_reg_93_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(50),
      Q => dout_1_reg_93(50),
      R => '0'
    );
\dout_1_reg_93_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(51),
      Q => dout_1_reg_93(51),
      R => '0'
    );
\dout_1_reg_93_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(52),
      Q => dout_1_reg_93(52),
      R => '0'
    );
\dout_1_reg_93_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(53),
      Q => dout_1_reg_93(53),
      R => '0'
    );
\dout_1_reg_93_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(54),
      Q => dout_1_reg_93(54),
      R => '0'
    );
\dout_1_reg_93_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(55),
      Q => dout_1_reg_93(55),
      R => '0'
    );
\dout_1_reg_93_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(56),
      Q => dout_1_reg_93(56),
      R => '0'
    );
\dout_1_reg_93_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(57),
      Q => dout_1_reg_93(57),
      R => '0'
    );
\dout_1_reg_93_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(58),
      Q => dout_1_reg_93(58),
      R => '0'
    );
\dout_1_reg_93_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(59),
      Q => dout_1_reg_93(59),
      R => '0'
    );
\dout_1_reg_93_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(5),
      Q => dout_1_reg_93(5),
      R => '0'
    );
\dout_1_reg_93_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(60),
      Q => dout_1_reg_93(60),
      R => '0'
    );
\dout_1_reg_93_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(61),
      Q => dout_1_reg_93(61),
      R => '0'
    );
\dout_1_reg_93_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(62),
      Q => dout_1_reg_93(62),
      R => '0'
    );
\dout_1_reg_93_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(63),
      Q => dout_1_reg_93(63),
      R => '0'
    );
\dout_1_reg_93_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(6),
      Q => dout_1_reg_93(6),
      R => '0'
    );
\dout_1_reg_93_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(7),
      Q => dout_1_reg_93(7),
      R => '0'
    );
\dout_1_reg_93_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(8),
      Q => dout_1_reg_93(8),
      R => '0'
    );
\dout_1_reg_93_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2axi_u0_dout_read\,
      D => \out\(9),
      Q => dout_1_reg_93(9),
      R => '0'
    );
\dout_vld_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAAAA"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => dout_vld_reg_0(2),
      I2 => dout_vld_reg_0(1),
      I3 => \^q\(2),
      I4 => gmem2_BVALID,
      O => empty_n_reg_0
    );
\full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AFFFF"
    )
        port map (
      I0 => gmem2_BVALID,
      I1 => \^q\(2),
      I2 => dout_vld_reg_0(1),
      I3 => dout_vld_reg_0(2),
      I4 => dout_vld_reg_1,
      O => dout_vld_reg
    );
grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67: entity work.design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state3,
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_axistream2axi_pipeline_mmiteroutloop2_fu_67_ap_start_reg\,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => empty_n_reg,
      full_n_reg => full_n_reg,
      gmem2_WREADY => gmem2_WREADY,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0,
      \i_fu_58_reg[0]_0\(3 downto 0) => \i_fu_58_reg[0]\(3 downto 0),
      \i_fu_58_reg[11]_0\ => \i_fu_58_reg[11]\,
      \i_fu_58_reg[14]_0\ => \i_fu_58_reg[14]\,
      \i_fu_58_reg[17]_0\ => \i_fu_58_reg[17]\,
      \i_fu_58_reg[20]_0\ => \i_fu_58_reg[20]\,
      \i_fu_58_reg[21]_0\(7 downto 0) => \i_fu_58_reg[21]\(7 downto 0),
      \i_fu_58_reg[2]_0\ => \i_fu_58_reg[2]\,
      \i_fu_58_reg[5]_0\ => \i_fu_58_reg[5]\,
      \i_fu_58_reg[8]_0\ => \i_fu_58_reg[8]\,
      \icmp_ln1379_fu_96_p2_carry__0_i_2\ => \icmp_ln1379_fu_96_p2_carry__0_i_2\,
      \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_2_0\,
      \icmp_ln1379_fu_96_p2_carry__0_i_3\ => \icmp_ln1379_fu_96_p2_carry__0_i_3\,
      \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_3_0\,
      \icmp_ln1379_fu_96_p2_carry__0_i_4\ => \icmp_ln1379_fu_96_p2_carry__0_i_4\,
      \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ => \icmp_ln1379_fu_96_p2_carry__0_i_4_0\,
      icmp_ln1379_fu_96_p2_carry_i_1 => icmp_ln1379_fu_96_p2_carry_i_1,
      icmp_ln1379_fu_96_p2_carry_i_1_0 => icmp_ln1379_fu_96_p2_carry_i_1_0,
      icmp_ln1379_fu_96_p2_carry_i_2 => icmp_ln1379_fu_96_p2_carry_i_2,
      icmp_ln1379_fu_96_p2_carry_i_2_0 => icmp_ln1379_fu_96_p2_carry_i_2_0,
      icmp_ln1379_fu_96_p2_carry_i_3 => icmp_ln1379_fu_96_p2_carry_i_3,
      icmp_ln1379_fu_96_p2_carry_i_3_0 => icmp_ln1379_fu_96_p2_carry_i_3_0,
      icmp_ln1379_fu_96_p2_carry_i_4 => icmp_ln1379_fu_96_p2_carry_i_4,
      icmp_ln1379_fu_96_p2_carry_i_4_0 => icmp_ln1379_fu_96_p2_carry_i_4_0,
      ldata_empty_n => ldata_empty_n,
      \ldata_read_reg_135_reg[7]_0\(7 downto 0) => \ldata_read_reg_135_reg[7]\(7 downto 0),
      mOutPtr18_out => mOutPtr18_out,
      m_axi_gmem2_WDATA(7 downto 0) => m_axi_gmem2_WDATA(7 downto 0),
      mem_reg => mem_reg,
      pop => pop,
      we => we
    );
grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25,
      Q => \^grp_axistream2axi_pipeline_mmiteroutloop2_fu_67_ap_start_reg\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
        port map (
      I0 => grp_Mat2Axi_fu_62_ap_ready,
      I1 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0,
      I2 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
      I3 => \^ap_cs_fsm_reg[8]_0\,
      I4 => ap_done_reg,
      I5 => dout_vld_reg_0(2),
      O => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => dout_vld_reg_0(2),
      I1 => dout_vld_reg_0(1),
      I2 => \^q\(0),
      I3 => gmem2_AWREADY,
      O => \ap_CS_fsm_reg[2]_0\
    );
\mOutPtr[2]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => gmem2_BVALID,
      O => \^ap_cs_fsm_reg[8]_0\
    );
\mem_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => \^q\(0),
      I2 => dout_vld_reg_0(1),
      I3 => dout_vld_reg_0(2),
      O => push
    );
\mem_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(0),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(0)
    );
\mem_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(10),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(10)
    );
\mem_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(11),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(11)
    );
\mem_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(12),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(12)
    );
\mem_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(13),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(13)
    );
\mem_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(14),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(14)
    );
\mem_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(15),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(15)
    );
\mem_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(16),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(16)
    );
\mem_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(17),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(17)
    );
\mem_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(18),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(18)
    );
\mem_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(19),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(19)
    );
\mem_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(1),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(1)
    );
\mem_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(20),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(20)
    );
\mem_reg[2][21]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(21),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(21)
    );
\mem_reg[2][22]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(22),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(22)
    );
\mem_reg[2][23]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(23),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(23)
    );
\mem_reg[2][24]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(24),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(24)
    );
\mem_reg[2][25]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(25),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(25)
    );
\mem_reg[2][26]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(26),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(26)
    );
\mem_reg[2][27]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(27),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(27)
    );
\mem_reg[2][28]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(28),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(28)
    );
\mem_reg[2][29]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(29),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(29)
    );
\mem_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(2),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(2)
    );
\mem_reg[2][30]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(30),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(30)
    );
\mem_reg[2][31]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(31),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(31)
    );
\mem_reg[2][32]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(32),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(32)
    );
\mem_reg[2][33]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(33),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(33)
    );
\mem_reg[2][34]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(34),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(34)
    );
\mem_reg[2][35]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(35),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(35)
    );
\mem_reg[2][36]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(36),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(36)
    );
\mem_reg[2][37]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(37),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(37)
    );
\mem_reg[2][38]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(38),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(38)
    );
\mem_reg[2][39]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(39),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(39)
    );
\mem_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(3),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(3)
    );
\mem_reg[2][40]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(40),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(40)
    );
\mem_reg[2][41]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(41),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(41)
    );
\mem_reg[2][42]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(42),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(42)
    );
\mem_reg[2][43]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(43),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(43)
    );
\mem_reg[2][44]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(44),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(44)
    );
\mem_reg[2][45]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(45),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(45)
    );
\mem_reg[2][46]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(46),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(46)
    );
\mem_reg[2][47]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(47),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(47)
    );
\mem_reg[2][48]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(48),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(48)
    );
\mem_reg[2][49]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(49),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(49)
    );
\mem_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(4),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(4)
    );
\mem_reg[2][50]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(50),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(50)
    );
\mem_reg[2][51]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(51),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(51)
    );
\mem_reg[2][52]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(52),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(52)
    );
\mem_reg[2][53]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(53),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(53)
    );
\mem_reg[2][54]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(54),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(54)
    );
\mem_reg[2][55]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(55),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(55)
    );
\mem_reg[2][56]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(56),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(56)
    );
\mem_reg[2][57]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(57),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(57)
    );
\mem_reg[2][58]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(58),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(58)
    );
\mem_reg[2][59]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(59),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(59)
    );
\mem_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(5),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(5)
    );
\mem_reg[2][60]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(60),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(60)
    );
\mem_reg[2][61]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(61),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(61)
    );
\mem_reg[2][62]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(62),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(62)
    );
\mem_reg[2][63]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(63),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(63)
    );
\mem_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(6),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(6)
    );
\mem_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(7),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(7)
    );
\mem_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(8),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(8)
    );
\mem_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dout_1_reg_93(9),
      I1 => gmem2_AWREADY,
      I2 => \^q\(0),
      O => \dout_1_reg_93_reg[63]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_s is
  port (
    AxiStream2MatStream_2_U0_cols_bound_per_npc_read : out STD_LOGIC;
    icmp_ln1071_reg_756 : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_ready : in STD_LOGIC;
    AxiStream2MatStream_2_U0_ap_start : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    cols_c_empty_n_1 : in STD_LOGIC;
    rows_c_empty_n_0 : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_blk_width_read_reg_110_reg[3]_0\ : in STD_LOGIC;
    \last_blk_width_read_reg_110_reg[3]_1\ : in STD_LOGIC;
    \last_blk_width_read_reg_110_reg[3]_2\ : in STD_LOGIC;
    \last_blk_width_read_reg_110_reg[3]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \shl_ln1071_reg_774_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_s;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_s is
  signal \^axistream2matstream_2_u0_cols_bound_per_npc_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal bound_reg_122 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal cols_bound_per_npc_read_reg_98 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg : STD_LOGIC;
  signal grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1 : STD_LOGIC;
  signal grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10 : STD_LOGIC;
  signal last_blk_width_read_reg_110 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \last_blk_width_read_reg_110[3]_i_1_n_0\ : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U38_n_32 : STD_LOGIC;
  signal sub3_reg_132 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sub3_reg_132[3]_i_1_n_0\ : STD_LOGIC;
  signal sub_fu_85_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_fu_85_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_fu_85_p2_carry__6_n_3\ : STD_LOGIC;
  signal sub_fu_85_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_fu_85_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_fu_85_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_fu_85_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_fu_85_p2_carry_n_0 : STD_LOGIC;
  signal sub_fu_85_p2_carry_n_1 : STD_LOGIC;
  signal sub_fu_85_p2_carry_n_2 : STD_LOGIC;
  signal sub_fu_85_p2_carry_n_3 : STD_LOGIC;
  signal sub_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_sub_fu_85_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_fu_85_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_fu_85_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_fu_85_p2_carry__6\ : label is 35;
begin
  AxiStream2MatStream_2_U0_cols_bound_per_npc_read <= \^axistream2matstream_2_u0_cols_bound_per_npc_read\;
  Q(0) <= \^q\(0);
  ap_done_reg <= \^ap_done_reg\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
\bound_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_32,
      Q => bound_reg_122(0),
      R => '0'
    );
\bound_reg_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_22,
      Q => bound_reg_122(10),
      R => '0'
    );
\bound_reg_122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_21,
      Q => bound_reg_122(11),
      R => '0'
    );
\bound_reg_122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_20,
      Q => bound_reg_122(12),
      R => '0'
    );
\bound_reg_122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_19,
      Q => bound_reg_122(13),
      R => '0'
    );
\bound_reg_122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_18,
      Q => bound_reg_122(14),
      R => '0'
    );
\bound_reg_122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_17,
      Q => bound_reg_122(15),
      R => '0'
    );
\bound_reg_122_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(16),
      Q => bound_reg_122(16),
      R => '0'
    );
\bound_reg_122_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(17),
      Q => bound_reg_122(17),
      R => '0'
    );
\bound_reg_122_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(18),
      Q => bound_reg_122(18),
      R => '0'
    );
\bound_reg_122_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(19),
      Q => bound_reg_122(19),
      R => '0'
    );
\bound_reg_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_31,
      Q => bound_reg_122(1),
      R => '0'
    );
\bound_reg_122_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(20),
      Q => bound_reg_122(20),
      R => '0'
    );
\bound_reg_122_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(21),
      Q => bound_reg_122(21),
      R => '0'
    );
\bound_reg_122_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(22),
      Q => bound_reg_122(22),
      R => '0'
    );
\bound_reg_122_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(23),
      Q => bound_reg_122(23),
      R => '0'
    );
\bound_reg_122_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(24),
      Q => bound_reg_122(24),
      R => '0'
    );
\bound_reg_122_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(25),
      Q => bound_reg_122(25),
      R => '0'
    );
\bound_reg_122_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(26),
      Q => bound_reg_122(26),
      R => '0'
    );
\bound_reg_122_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(27),
      Q => bound_reg_122(27),
      R => '0'
    );
\bound_reg_122_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(28),
      Q => bound_reg_122(28),
      R => '0'
    );
\bound_reg_122_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(29),
      Q => bound_reg_122(29),
      R => '0'
    );
\bound_reg_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_30,
      Q => bound_reg_122(2),
      R => '0'
    );
\bound_reg_122_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(30),
      Q => bound_reg_122(30),
      R => '0'
    );
\bound_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \buff0_reg__1\(31),
      Q => bound_reg_122(31),
      R => '0'
    );
\bound_reg_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_29,
      Q => bound_reg_122(3),
      R => '0'
    );
\bound_reg_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_28,
      Q => bound_reg_122(4),
      R => '0'
    );
\bound_reg_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_27,
      Q => bound_reg_122(5),
      R => '0'
    );
\bound_reg_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_26,
      Q => bound_reg_122(6),
      R => '0'
    );
\bound_reg_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_25,
      Q => bound_reg_122(7),
      R => '0'
    );
\bound_reg_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_24,
      Q => bound_reg_122(8),
      R => '0'
    );
\bound_reg_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_32s_32s_32_2_1_U38_n_23,
      Q => bound_reg_122(9),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(0),
      Q => cols_bound_per_npc_read_reg_98(0),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(10),
      Q => cols_bound_per_npc_read_reg_98(10),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(11),
      Q => cols_bound_per_npc_read_reg_98(11),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(12),
      Q => cols_bound_per_npc_read_reg_98(12),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(13),
      Q => cols_bound_per_npc_read_reg_98(13),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(14),
      Q => cols_bound_per_npc_read_reg_98(14),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(15),
      Q => cols_bound_per_npc_read_reg_98(15),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(16),
      Q => cols_bound_per_npc_read_reg_98(16),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(17),
      Q => cols_bound_per_npc_read_reg_98(17),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(18),
      Q => cols_bound_per_npc_read_reg_98(18),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(19),
      Q => cols_bound_per_npc_read_reg_98(19),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(1),
      Q => cols_bound_per_npc_read_reg_98(1),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(20),
      Q => cols_bound_per_npc_read_reg_98(20),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(21),
      Q => cols_bound_per_npc_read_reg_98(21),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(22),
      Q => cols_bound_per_npc_read_reg_98(22),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(23),
      Q => cols_bound_per_npc_read_reg_98(23),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(24),
      Q => cols_bound_per_npc_read_reg_98(24),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(25),
      Q => cols_bound_per_npc_read_reg_98(25),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(26),
      Q => cols_bound_per_npc_read_reg_98(26),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(27),
      Q => cols_bound_per_npc_read_reg_98(27),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(28),
      Q => cols_bound_per_npc_read_reg_98(28),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(29),
      Q => cols_bound_per_npc_read_reg_98(29),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(2),
      Q => cols_bound_per_npc_read_reg_98(2),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(30),
      Q => cols_bound_per_npc_read_reg_98(30),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(31),
      Q => cols_bound_per_npc_read_reg_98(31),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(3),
      Q => cols_bound_per_npc_read_reg_98(3),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(4),
      Q => cols_bound_per_npc_read_reg_98(4),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(5),
      Q => cols_bound_per_npc_read_reg_98(5),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(6),
      Q => cols_bound_per_npc_read_reg_98(6),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(7),
      Q => cols_bound_per_npc_read_reg_98(7),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(8),
      Q => cols_bound_per_npc_read_reg_98(8),
      R => '0'
    );
\cols_bound_per_npc_read_reg_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      D => \out\(9),
      Q => cols_bound_per_npc_read_reg_98(9),
      R => '0'
    );
grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58: entity work.design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      E(0) => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \SRL_SIG_reg[1][0]\(2 downto 0) => \SRL_SIG_reg[1][0]\(2 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]_0\(1 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_1\,
      ap_clk => ap_clk,
      ap_done_reg_reg => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1,
      ap_done_reg_reg_0 => ap_done_reg_reg_0,
      \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0 => \^ap_done_reg\,
      \bLast_width_reg_697_reg[0]_0\(31 downto 0) => sub_reg_127(31 downto 0),
      empty_n_reg => empty_n_reg,
      grp_Axi2Mat_fu_84_ap_ready => grp_Axi2Mat_fu_84_ap_ready,
      grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      \icmp_ln1054_reg_693_reg[0]_0\(31 downto 0) => bound_reg_122(31 downto 0),
      icmp_ln1071_reg_756 => icmp_ln1071_reg_756,
      \icmp_ln1084_reg_705_reg[0]__0_0\(31 downto 0) => cols_bound_per_npc_read_reg_98(31 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      last_blk_width_read_reg_110(0) => last_blk_width_read_reg_110(3),
      ldata_empty_n => ldata_empty_n,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      push_0 => push_0,
      push_1 => push_1,
      \shl_ln1071_reg_774_reg[7]_0\(0) => \shl_ln1071_reg_774_reg[7]\(0),
      sub3_reg_132(0) => sub3_reg_132(3),
      \val_fu_96_reg[7]_0\(7 downto 0) => D(7 downto 0)
    );
grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10,
      Q => grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
      R => ap_rst_n_inv
    );
\last_blk_width_read_reg_110[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \last_blk_width_read_reg_110_reg[3]_0\,
      I1 => \last_blk_width_read_reg_110_reg[3]_1\,
      I2 => \last_blk_width_read_reg_110_reg[3]_2\,
      I3 => \last_blk_width_read_reg_110_reg[3]_3\,
      I4 => ap_CS_fsm_state2,
      I5 => last_blk_width_read_reg_110(3),
      O => \last_blk_width_read_reg_110[3]_i_1_n_0\
    );
\last_blk_width_read_reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \last_blk_width_read_reg_110[3]_i_1_n_0\,
      Q => last_blk_width_read_reg_110(3),
      R => '0'
    );
mul_32s_32s_32_2_1_U38: entity work.design_1_threshold_accel_0_2_threshold_accel_mul_32s_32s_32_2_1
     port map (
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      D(31 downto 16) => \buff0_reg__1\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U38_n_17,
      D(14) => mul_32s_32s_32_2_1_U38_n_18,
      D(13) => mul_32s_32s_32_2_1_U38_n_19,
      D(12) => mul_32s_32s_32_2_1_U38_n_20,
      D(11) => mul_32s_32s_32_2_1_U38_n_21,
      D(10) => mul_32s_32s_32_2_1_U38_n_22,
      D(9) => mul_32s_32s_32_2_1_U38_n_23,
      D(8) => mul_32s_32s_32_2_1_U38_n_24,
      D(7) => mul_32s_32s_32_2_1_U38_n_25,
      D(6) => mul_32s_32s_32_2_1_U38_n_26,
      D(5) => mul_32s_32s_32_2_1_U38_n_27,
      D(4) => mul_32s_32s_32_2_1_U38_n_28,
      D(3) => mul_32s_32s_32_2_1_U38_n_29,
      D(2) => mul_32s_32s_32_2_1_U38_n_30,
      D(1) => mul_32s_32s_32_2_1_U38_n_31,
      D(0) => mul_32s_32s_32_2_1_U38_n_32,
      E(0) => \^axistream2matstream_2_u0_cols_bound_per_npc_read\,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_done_reg => \^ap_done_reg\,
      buff0_reg_0(31 downto 0) => buff0_reg(31 downto 0),
      cols_c_empty_n_1 => cols_c_empty_n_1,
      \out\(31 downto 0) => \out\(31 downto 0),
      rows_c_empty_n_0 => rows_c_empty_n_0
    );
\sub3_reg_132[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => last_blk_width_read_reg_110(3),
      O => \sub3_reg_132[3]_i_1_n_0\
    );
\sub3_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sub3_reg_132[3]_i_1_n_0\,
      Q => sub3_reg_132(3),
      R => '0'
    );
sub_fu_85_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_fu_85_p2_carry_n_0,
      CO(2) => sub_fu_85_p2_carry_n_1,
      CO(1) => sub_fu_85_p2_carry_n_2,
      CO(0) => sub_fu_85_p2_carry_n_3,
      CYINIT => cols_bound_per_npc_read_reg_98(0),
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(4 downto 1),
      O(3 downto 0) => sub_fu_85_p2(4 downto 1),
      S(3) => sub_fu_85_p2_carry_i_1_n_0,
      S(2) => sub_fu_85_p2_carry_i_2_n_0,
      S(1) => sub_fu_85_p2_carry_i_3_n_0,
      S(0) => sub_fu_85_p2_carry_i_4_n_0
    );
\sub_fu_85_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_fu_85_p2_carry_n_0,
      CO(3) => \sub_fu_85_p2_carry__0_n_0\,
      CO(2) => \sub_fu_85_p2_carry__0_n_1\,
      CO(1) => \sub_fu_85_p2_carry__0_n_2\,
      CO(0) => \sub_fu_85_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(8 downto 5),
      O(3 downto 0) => sub_fu_85_p2(8 downto 5),
      S(3) => \sub_fu_85_p2_carry__0_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__0_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__0_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__0_i_4_n_0\
    );
\sub_fu_85_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(8),
      O => \sub_fu_85_p2_carry__0_i_1_n_0\
    );
\sub_fu_85_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(7),
      O => \sub_fu_85_p2_carry__0_i_2_n_0\
    );
\sub_fu_85_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(6),
      O => \sub_fu_85_p2_carry__0_i_3_n_0\
    );
\sub_fu_85_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(5),
      O => \sub_fu_85_p2_carry__0_i_4_n_0\
    );
\sub_fu_85_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__0_n_0\,
      CO(3) => \sub_fu_85_p2_carry__1_n_0\,
      CO(2) => \sub_fu_85_p2_carry__1_n_1\,
      CO(1) => \sub_fu_85_p2_carry__1_n_2\,
      CO(0) => \sub_fu_85_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(12 downto 9),
      O(3 downto 0) => sub_fu_85_p2(12 downto 9),
      S(3) => \sub_fu_85_p2_carry__1_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__1_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__1_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__1_i_4_n_0\
    );
\sub_fu_85_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(12),
      O => \sub_fu_85_p2_carry__1_i_1_n_0\
    );
\sub_fu_85_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(11),
      O => \sub_fu_85_p2_carry__1_i_2_n_0\
    );
\sub_fu_85_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(10),
      O => \sub_fu_85_p2_carry__1_i_3_n_0\
    );
\sub_fu_85_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(9),
      O => \sub_fu_85_p2_carry__1_i_4_n_0\
    );
\sub_fu_85_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__1_n_0\,
      CO(3) => \sub_fu_85_p2_carry__2_n_0\,
      CO(2) => \sub_fu_85_p2_carry__2_n_1\,
      CO(1) => \sub_fu_85_p2_carry__2_n_2\,
      CO(0) => \sub_fu_85_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(16 downto 13),
      O(3 downto 0) => sub_fu_85_p2(16 downto 13),
      S(3) => \sub_fu_85_p2_carry__2_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__2_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__2_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__2_i_4_n_0\
    );
\sub_fu_85_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(16),
      O => \sub_fu_85_p2_carry__2_i_1_n_0\
    );
\sub_fu_85_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(15),
      O => \sub_fu_85_p2_carry__2_i_2_n_0\
    );
\sub_fu_85_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(14),
      O => \sub_fu_85_p2_carry__2_i_3_n_0\
    );
\sub_fu_85_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(13),
      O => \sub_fu_85_p2_carry__2_i_4_n_0\
    );
\sub_fu_85_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__2_n_0\,
      CO(3) => \sub_fu_85_p2_carry__3_n_0\,
      CO(2) => \sub_fu_85_p2_carry__3_n_1\,
      CO(1) => \sub_fu_85_p2_carry__3_n_2\,
      CO(0) => \sub_fu_85_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(20 downto 17),
      O(3 downto 0) => sub_fu_85_p2(20 downto 17),
      S(3) => \sub_fu_85_p2_carry__3_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__3_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__3_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__3_i_4_n_0\
    );
\sub_fu_85_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(20),
      O => \sub_fu_85_p2_carry__3_i_1_n_0\
    );
\sub_fu_85_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(19),
      O => \sub_fu_85_p2_carry__3_i_2_n_0\
    );
\sub_fu_85_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(18),
      O => \sub_fu_85_p2_carry__3_i_3_n_0\
    );
\sub_fu_85_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(17),
      O => \sub_fu_85_p2_carry__3_i_4_n_0\
    );
\sub_fu_85_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__3_n_0\,
      CO(3) => \sub_fu_85_p2_carry__4_n_0\,
      CO(2) => \sub_fu_85_p2_carry__4_n_1\,
      CO(1) => \sub_fu_85_p2_carry__4_n_2\,
      CO(0) => \sub_fu_85_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(24 downto 21),
      O(3 downto 0) => sub_fu_85_p2(24 downto 21),
      S(3) => \sub_fu_85_p2_carry__4_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__4_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__4_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__4_i_4_n_0\
    );
\sub_fu_85_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(24),
      O => \sub_fu_85_p2_carry__4_i_1_n_0\
    );
\sub_fu_85_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(23),
      O => \sub_fu_85_p2_carry__4_i_2_n_0\
    );
\sub_fu_85_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(22),
      O => \sub_fu_85_p2_carry__4_i_3_n_0\
    );
\sub_fu_85_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(21),
      O => \sub_fu_85_p2_carry__4_i_4_n_0\
    );
\sub_fu_85_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__4_n_0\,
      CO(3) => \sub_fu_85_p2_carry__5_n_0\,
      CO(2) => \sub_fu_85_p2_carry__5_n_1\,
      CO(1) => \sub_fu_85_p2_carry__5_n_2\,
      CO(0) => \sub_fu_85_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_98(28 downto 25),
      O(3 downto 0) => sub_fu_85_p2(28 downto 25),
      S(3) => \sub_fu_85_p2_carry__5_i_1_n_0\,
      S(2) => \sub_fu_85_p2_carry__5_i_2_n_0\,
      S(1) => \sub_fu_85_p2_carry__5_i_3_n_0\,
      S(0) => \sub_fu_85_p2_carry__5_i_4_n_0\
    );
\sub_fu_85_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(28),
      O => \sub_fu_85_p2_carry__5_i_1_n_0\
    );
\sub_fu_85_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(27),
      O => \sub_fu_85_p2_carry__5_i_2_n_0\
    );
\sub_fu_85_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(26),
      O => \sub_fu_85_p2_carry__5_i_3_n_0\
    );
\sub_fu_85_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(25),
      O => \sub_fu_85_p2_carry__5_i_4_n_0\
    );
\sub_fu_85_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_fu_85_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_sub_fu_85_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_fu_85_p2_carry__6_n_2\,
      CO(0) => \sub_fu_85_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_bound_per_npc_read_reg_98(30 downto 29),
      O(3) => \NLW_sub_fu_85_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_fu_85_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_fu_85_p2_carry__6_i_1_n_0\,
      S(1) => \sub_fu_85_p2_carry__6_i_2_n_0\,
      S(0) => \sub_fu_85_p2_carry__6_i_3_n_0\
    );
\sub_fu_85_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(31),
      O => \sub_fu_85_p2_carry__6_i_1_n_0\
    );
\sub_fu_85_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(30),
      O => \sub_fu_85_p2_carry__6_i_2_n_0\
    );
\sub_fu_85_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(29),
      O => \sub_fu_85_p2_carry__6_i_3_n_0\
    );
sub_fu_85_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(4),
      O => sub_fu_85_p2_carry_i_1_n_0
    );
sub_fu_85_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(3),
      O => sub_fu_85_p2_carry_i_2_n_0
    );
sub_fu_85_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(2),
      O => sub_fu_85_p2_carry_i_3_n_0
    );
sub_fu_85_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(1),
      O => sub_fu_85_p2_carry_i_4_n_0
    );
\sub_reg_127[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_98(0),
      O => sub_fu_85_p2(0)
    );
\sub_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(0),
      Q => sub_reg_127(0),
      R => '0'
    );
\sub_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(10),
      Q => sub_reg_127(10),
      R => '0'
    );
\sub_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(11),
      Q => sub_reg_127(11),
      R => '0'
    );
\sub_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(12),
      Q => sub_reg_127(12),
      R => '0'
    );
\sub_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(13),
      Q => sub_reg_127(13),
      R => '0'
    );
\sub_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(14),
      Q => sub_reg_127(14),
      R => '0'
    );
\sub_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(15),
      Q => sub_reg_127(15),
      R => '0'
    );
\sub_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(16),
      Q => sub_reg_127(16),
      R => '0'
    );
\sub_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(17),
      Q => sub_reg_127(17),
      R => '0'
    );
\sub_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(18),
      Q => sub_reg_127(18),
      R => '0'
    );
\sub_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(19),
      Q => sub_reg_127(19),
      R => '0'
    );
\sub_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(1),
      Q => sub_reg_127(1),
      R => '0'
    );
\sub_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(20),
      Q => sub_reg_127(20),
      R => '0'
    );
\sub_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(21),
      Q => sub_reg_127(21),
      R => '0'
    );
\sub_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(22),
      Q => sub_reg_127(22),
      R => '0'
    );
\sub_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(23),
      Q => sub_reg_127(23),
      R => '0'
    );
\sub_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(24),
      Q => sub_reg_127(24),
      R => '0'
    );
\sub_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(25),
      Q => sub_reg_127(25),
      R => '0'
    );
\sub_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(26),
      Q => sub_reg_127(26),
      R => '0'
    );
\sub_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(27),
      Q => sub_reg_127(27),
      R => '0'
    );
\sub_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(28),
      Q => sub_reg_127(28),
      R => '0'
    );
\sub_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(29),
      Q => sub_reg_127(29),
      R => '0'
    );
\sub_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(2),
      Q => sub_reg_127(2),
      R => '0'
    );
\sub_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(30),
      Q => sub_reg_127(30),
      R => '0'
    );
\sub_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(31),
      Q => sub_reg_127(31),
      R => '0'
    );
\sub_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(3),
      Q => sub_reg_127(3),
      R => '0'
    );
\sub_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(4),
      Q => sub_reg_127(4),
      R => '0'
    );
\sub_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(5),
      Q => sub_reg_127(5),
      R => '0'
    );
\sub_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(6),
      Q => sub_reg_127(6),
      R => '0'
    );
\sub_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(7),
      Q => sub_reg_127(7),
      R => '0'
    );
\sub_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(8),
      Q => sub_reg_127(8),
      R => '0'
    );
\sub_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sub_fu_85_p2(9),
      Q => sub_reg_127(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_s is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1301_reg_437_reg[0]\ : out STD_LOGIC;
    icmp_ln1315_reg_446 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bound_reg_169_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    last_blk_width_channel_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    MatStream2AxiStream_2_U0_ap_start : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_s;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bound_reg_169_reg_n_100 : STD_LOGIC;
  signal bound_reg_169_reg_n_101 : STD_LOGIC;
  signal bound_reg_169_reg_n_102 : STD_LOGIC;
  signal bound_reg_169_reg_n_103 : STD_LOGIC;
  signal bound_reg_169_reg_n_104 : STD_LOGIC;
  signal bound_reg_169_reg_n_105 : STD_LOGIC;
  signal bound_reg_169_reg_n_74 : STD_LOGIC;
  signal bound_reg_169_reg_n_75 : STD_LOGIC;
  signal bound_reg_169_reg_n_76 : STD_LOGIC;
  signal bound_reg_169_reg_n_77 : STD_LOGIC;
  signal bound_reg_169_reg_n_78 : STD_LOGIC;
  signal bound_reg_169_reg_n_79 : STD_LOGIC;
  signal bound_reg_169_reg_n_80 : STD_LOGIC;
  signal bound_reg_169_reg_n_81 : STD_LOGIC;
  signal bound_reg_169_reg_n_82 : STD_LOGIC;
  signal bound_reg_169_reg_n_83 : STD_LOGIC;
  signal bound_reg_169_reg_n_84 : STD_LOGIC;
  signal bound_reg_169_reg_n_85 : STD_LOGIC;
  signal bound_reg_169_reg_n_86 : STD_LOGIC;
  signal bound_reg_169_reg_n_87 : STD_LOGIC;
  signal bound_reg_169_reg_n_88 : STD_LOGIC;
  signal bound_reg_169_reg_n_89 : STD_LOGIC;
  signal bound_reg_169_reg_n_90 : STD_LOGIC;
  signal bound_reg_169_reg_n_91 : STD_LOGIC;
  signal bound_reg_169_reg_n_92 : STD_LOGIC;
  signal bound_reg_169_reg_n_93 : STD_LOGIC;
  signal bound_reg_169_reg_n_94 : STD_LOGIC;
  signal bound_reg_169_reg_n_95 : STD_LOGIC;
  signal bound_reg_169_reg_n_96 : STD_LOGIC;
  signal bound_reg_169_reg_n_97 : STD_LOGIC;
  signal bound_reg_169_reg_n_98 : STD_LOGIC;
  signal bound_reg_169_reg_n_99 : STD_LOGIC;
  signal cols_bound_per_npc_read_reg_147 : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg : STD_LOGIC;
  signal grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16 : STD_LOGIC;
  signal last_blk_width_read_reg_142 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal strideBased_cols_bound_per_npc_reg_158 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sub_fu_98_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_reg_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_reg_164[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal NLW_bound_reg_169_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_bound_reg_169_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_bound_reg_169_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_bound_reg_169_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_bound_reg_169_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_bound_reg_169_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sub_reg_164_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_164_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair537";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \full_n_i_2__13\ : label is "soft_lutpair537";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rows_c_empty_n,
      I3 => MatStream2AxiStream_2_U0_ap_start,
      I4 => cols_c_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rows_c_empty_n,
      I2 => MatStream2AxiStream_2_U0_ap_start,
      I3 => cols_c_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[0]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
bound_reg_169_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => bound_reg_169_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_bound_reg_169_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => \out\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_bound_reg_169_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_bound_reg_169_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_bound_reg_169_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[0]_0\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_cs_fsm_reg[0]_0\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_bound_reg_169_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_bound_reg_169_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_bound_reg_169_reg_P_UNCONNECTED(47 downto 32),
      P(31) => bound_reg_169_reg_n_74,
      P(30) => bound_reg_169_reg_n_75,
      P(29) => bound_reg_169_reg_n_76,
      P(28) => bound_reg_169_reg_n_77,
      P(27) => bound_reg_169_reg_n_78,
      P(26) => bound_reg_169_reg_n_79,
      P(25) => bound_reg_169_reg_n_80,
      P(24) => bound_reg_169_reg_n_81,
      P(23) => bound_reg_169_reg_n_82,
      P(22) => bound_reg_169_reg_n_83,
      P(21) => bound_reg_169_reg_n_84,
      P(20) => bound_reg_169_reg_n_85,
      P(19) => bound_reg_169_reg_n_86,
      P(18) => bound_reg_169_reg_n_87,
      P(17) => bound_reg_169_reg_n_88,
      P(16) => bound_reg_169_reg_n_89,
      P(15) => bound_reg_169_reg_n_90,
      P(14) => bound_reg_169_reg_n_91,
      P(13) => bound_reg_169_reg_n_92,
      P(12) => bound_reg_169_reg_n_93,
      P(11) => bound_reg_169_reg_n_94,
      P(10) => bound_reg_169_reg_n_95,
      P(9) => bound_reg_169_reg_n_96,
      P(8) => bound_reg_169_reg_n_97,
      P(7) => bound_reg_169_reg_n_98,
      P(6) => bound_reg_169_reg_n_99,
      P(5) => bound_reg_169_reg_n_100,
      P(4) => bound_reg_169_reg_n_101,
      P(3) => bound_reg_169_reg_n_102,
      P(2) => bound_reg_169_reg_n_103,
      P(1) => bound_reg_169_reg_n_104,
      P(0) => bound_reg_169_reg_n_105,
      PATTERNBDETECT => NLW_bound_reg_169_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_bound_reg_169_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_bound_reg_169_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_bound_reg_169_reg_UNDERFLOW_UNCONNECTED
    );
\cols_bound_per_npc_read_reg_147_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(15),
      Q => cols_bound_per_npc_read_reg_147(15),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(16),
      Q => cols_bound_per_npc_read_reg_147(16),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(17),
      Q => cols_bound_per_npc_read_reg_147(17),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(18),
      Q => cols_bound_per_npc_read_reg_147(18),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(19),
      Q => cols_bound_per_npc_read_reg_147(19),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(20),
      Q => cols_bound_per_npc_read_reg_147(20),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(21),
      Q => cols_bound_per_npc_read_reg_147(21),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(22),
      Q => cols_bound_per_npc_read_reg_147(22),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(23),
      Q => cols_bound_per_npc_read_reg_147(23),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(24),
      Q => cols_bound_per_npc_read_reg_147(24),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(25),
      Q => cols_bound_per_npc_read_reg_147(25),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(26),
      Q => cols_bound_per_npc_read_reg_147(26),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(27),
      Q => cols_bound_per_npc_read_reg_147(27),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(28),
      Q => cols_bound_per_npc_read_reg_147(28),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(29),
      Q => cols_bound_per_npc_read_reg_147(29),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(30),
      Q => cols_bound_per_npc_read_reg_147(30),
      R => '0'
    );
\cols_bound_per_npc_read_reg_147_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(31),
      Q => cols_bound_per_npc_read_reg_147(31),
      R => '0'
    );
\full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => MatStream2AxiStream_2_U0_ap_start,
      O => \ap_CS_fsm_reg[3]_0\
    );
grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79: entity work.design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      P(31) => bound_reg_169_reg_n_74,
      P(30) => bound_reg_169_reg_n_75,
      P(29) => bound_reg_169_reg_n_76,
      P(28) => bound_reg_169_reg_n_77,
      P(27) => bound_reg_169_reg_n_78,
      P(26) => bound_reg_169_reg_n_79,
      P(25) => bound_reg_169_reg_n_80,
      P(24) => bound_reg_169_reg_n_81,
      P(23) => bound_reg_169_reg_n_82,
      P(22) => bound_reg_169_reg_n_83,
      P(21) => bound_reg_169_reg_n_84,
      P(20) => bound_reg_169_reg_n_85,
      P(19) => bound_reg_169_reg_n_86,
      P(18) => bound_reg_169_reg_n_87,
      P(17) => bound_reg_169_reg_n_88,
      P(16) => bound_reg_169_reg_n_89,
      P(15) => bound_reg_169_reg_n_90,
      P(14) => bound_reg_169_reg_n_91,
      P(13) => bound_reg_169_reg_n_92,
      P(12) => bound_reg_169_reg_n_93,
      P(11) => bound_reg_169_reg_n_94,
      P(10) => bound_reg_169_reg_n_95,
      P(9) => bound_reg_169_reg_n_96,
      P(8) => bound_reg_169_reg_n_97,
      P(7) => bound_reg_169_reg_n_98,
      P(6) => bound_reg_169_reg_n_99,
      P(5) => bound_reg_169_reg_n_100,
      P(4) => bound_reg_169_reg_n_101,
      P(3) => bound_reg_169_reg_n_102,
      P(2) => bound_reg_169_reg_n_103,
      P(1) => bound_reg_169_reg_n_104,
      P(0) => bound_reg_169_reg_n_105,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bLast_reg_441_reg[0]_0\(31 downto 0) => sub_reg_164(31 downto 0),
      cols_bound_per_npc_read_reg_147(16 downto 0) => cols_bound_per_npc_read_reg_147(31 downto 15),
      grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      \icmp_ln1301_reg_437_reg[0]_0\ => \icmp_ln1301_reg_437_reg[0]\,
      icmp_ln1315_reg_446 => icmp_ln1315_reg_446,
      last_blk_width_read_reg_142(0) => last_blk_width_read_reg_142(3),
      ldata_full_n => ldata_full_n,
      \localbuffer_fu_80_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      \mOutPtr_reg[0]_1\(0) => \mOutPtr_reg[0]_1\(0),
      out_mat_data_empty_n => out_mat_data_empty_n,
      push => push,
      push_0 => push_0,
      strideBased_cols_bound_per_npc_reg_158(14 downto 0) => strideBased_cols_bound_per_npc_reg_158(14 downto 0)
    );
grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16,
      Q => grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
      R => ap_rst_n_inv
    );
\last_blk_width_read_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => last_blk_width_channel_dout(0),
      Q => last_blk_width_read_reg_142(3),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(0),
      Q => strideBased_cols_bound_per_npc_reg_158(0),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(10),
      Q => strideBased_cols_bound_per_npc_reg_158(10),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(11),
      Q => strideBased_cols_bound_per_npc_reg_158(11),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(12),
      Q => strideBased_cols_bound_per_npc_reg_158(12),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(13),
      Q => strideBased_cols_bound_per_npc_reg_158(13),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(14),
      Q => strideBased_cols_bound_per_npc_reg_158(14),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(1),
      Q => strideBased_cols_bound_per_npc_reg_158(1),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(2),
      Q => strideBased_cols_bound_per_npc_reg_158(2),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(3),
      Q => strideBased_cols_bound_per_npc_reg_158(3),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(4),
      Q => strideBased_cols_bound_per_npc_reg_158(4),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(5),
      Q => strideBased_cols_bound_per_npc_reg_158(5),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(6),
      Q => strideBased_cols_bound_per_npc_reg_158(6),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(7),
      Q => strideBased_cols_bound_per_npc_reg_158(7),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(8),
      Q => strideBased_cols_bound_per_npc_reg_158(8),
      R => '0'
    );
\strideBased_cols_bound_per_npc_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\(0),
      D => \out\(9),
      Q => strideBased_cols_bound_per_npc_reg_158(9),
      R => '0'
    );
\sub_reg_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(0),
      O => sub_fu_98_p2(0)
    );
\sub_reg_164[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(12),
      O => \sub_reg_164[12]_i_2_n_0\
    );
\sub_reg_164[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(11),
      O => \sub_reg_164[12]_i_3_n_0\
    );
\sub_reg_164[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(10),
      O => \sub_reg_164[12]_i_4_n_0\
    );
\sub_reg_164[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(9),
      O => \sub_reg_164[12]_i_5_n_0\
    );
\sub_reg_164[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(16),
      O => \sub_reg_164[16]_i_2_n_0\
    );
\sub_reg_164[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(15),
      O => \sub_reg_164[16]_i_3_n_0\
    );
\sub_reg_164[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(14),
      O => \sub_reg_164[16]_i_4_n_0\
    );
\sub_reg_164[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(13),
      O => \sub_reg_164[16]_i_5_n_0\
    );
\sub_reg_164[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(20),
      O => \sub_reg_164[20]_i_2_n_0\
    );
\sub_reg_164[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(19),
      O => \sub_reg_164[20]_i_3_n_0\
    );
\sub_reg_164[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(18),
      O => \sub_reg_164[20]_i_4_n_0\
    );
\sub_reg_164[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(17),
      O => \sub_reg_164[20]_i_5_n_0\
    );
\sub_reg_164[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(24),
      O => \sub_reg_164[24]_i_2_n_0\
    );
\sub_reg_164[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(23),
      O => \sub_reg_164[24]_i_3_n_0\
    );
\sub_reg_164[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(22),
      O => \sub_reg_164[24]_i_4_n_0\
    );
\sub_reg_164[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(21),
      O => \sub_reg_164[24]_i_5_n_0\
    );
\sub_reg_164[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(28),
      O => \sub_reg_164[28]_i_2_n_0\
    );
\sub_reg_164[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(27),
      O => \sub_reg_164[28]_i_3_n_0\
    );
\sub_reg_164[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(26),
      O => \sub_reg_164[28]_i_4_n_0\
    );
\sub_reg_164[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(25),
      O => \sub_reg_164[28]_i_5_n_0\
    );
\sub_reg_164[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(31),
      O => \sub_reg_164[31]_i_2_n_0\
    );
\sub_reg_164[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(30),
      O => \sub_reg_164[31]_i_3_n_0\
    );
\sub_reg_164[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_bound_per_npc_read_reg_147(29),
      O => \sub_reg_164[31]_i_4_n_0\
    );
\sub_reg_164[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(4),
      O => \sub_reg_164[4]_i_2_n_0\
    );
\sub_reg_164[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(3),
      O => \sub_reg_164[4]_i_3_n_0\
    );
\sub_reg_164[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(2),
      O => \sub_reg_164[4]_i_4_n_0\
    );
\sub_reg_164[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(1),
      O => \sub_reg_164[4]_i_5_n_0\
    );
\sub_reg_164[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(8),
      O => \sub_reg_164[8]_i_2_n_0\
    );
\sub_reg_164[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(7),
      O => \sub_reg_164[8]_i_3_n_0\
    );
\sub_reg_164[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(6),
      O => \sub_reg_164[8]_i_4_n_0\
    );
\sub_reg_164[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strideBased_cols_bound_per_npc_reg_158(5),
      O => \sub_reg_164[8]_i_5_n_0\
    );
\sub_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(0),
      Q => sub_reg_164(0),
      R => '0'
    );
\sub_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(10),
      Q => sub_reg_164(10),
      R => '0'
    );
\sub_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(11),
      Q => sub_reg_164(11),
      R => '0'
    );
\sub_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(12),
      Q => sub_reg_164(12),
      R => '0'
    );
\sub_reg_164_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[8]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[12]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[12]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[12]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => strideBased_cols_bound_per_npc_reg_158(12 downto 9),
      O(3 downto 0) => sub_fu_98_p2(12 downto 9),
      S(3) => \sub_reg_164[12]_i_2_n_0\,
      S(2) => \sub_reg_164[12]_i_3_n_0\,
      S(1) => \sub_reg_164[12]_i_4_n_0\,
      S(0) => \sub_reg_164[12]_i_5_n_0\
    );
\sub_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(13),
      Q => sub_reg_164(13),
      R => '0'
    );
\sub_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(14),
      Q => sub_reg_164(14),
      R => '0'
    );
\sub_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(15),
      Q => sub_reg_164(15),
      R => '0'
    );
\sub_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(16),
      Q => sub_reg_164(16),
      R => '0'
    );
\sub_reg_164_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[12]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[16]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[16]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[16]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => cols_bound_per_npc_read_reg_147(16 downto 15),
      DI(1 downto 0) => strideBased_cols_bound_per_npc_reg_158(14 downto 13),
      O(3 downto 0) => sub_fu_98_p2(16 downto 13),
      S(3) => \sub_reg_164[16]_i_2_n_0\,
      S(2) => \sub_reg_164[16]_i_3_n_0\,
      S(1) => \sub_reg_164[16]_i_4_n_0\,
      S(0) => \sub_reg_164[16]_i_5_n_0\
    );
\sub_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(17),
      Q => sub_reg_164(17),
      R => '0'
    );
\sub_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(18),
      Q => sub_reg_164(18),
      R => '0'
    );
\sub_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(19),
      Q => sub_reg_164(19),
      R => '0'
    );
\sub_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(1),
      Q => sub_reg_164(1),
      R => '0'
    );
\sub_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(20),
      Q => sub_reg_164(20),
      R => '0'
    );
\sub_reg_164_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[16]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[20]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[20]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[20]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_147(20 downto 17),
      O(3 downto 0) => sub_fu_98_p2(20 downto 17),
      S(3) => \sub_reg_164[20]_i_2_n_0\,
      S(2) => \sub_reg_164[20]_i_3_n_0\,
      S(1) => \sub_reg_164[20]_i_4_n_0\,
      S(0) => \sub_reg_164[20]_i_5_n_0\
    );
\sub_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(21),
      Q => sub_reg_164(21),
      R => '0'
    );
\sub_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(22),
      Q => sub_reg_164(22),
      R => '0'
    );
\sub_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(23),
      Q => sub_reg_164(23),
      R => '0'
    );
\sub_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(24),
      Q => sub_reg_164(24),
      R => '0'
    );
\sub_reg_164_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[20]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[24]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[24]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[24]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_147(24 downto 21),
      O(3 downto 0) => sub_fu_98_p2(24 downto 21),
      S(3) => \sub_reg_164[24]_i_2_n_0\,
      S(2) => \sub_reg_164[24]_i_3_n_0\,
      S(1) => \sub_reg_164[24]_i_4_n_0\,
      S(0) => \sub_reg_164[24]_i_5_n_0\
    );
\sub_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(25),
      Q => sub_reg_164(25),
      R => '0'
    );
\sub_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(26),
      Q => sub_reg_164(26),
      R => '0'
    );
\sub_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(27),
      Q => sub_reg_164(27),
      R => '0'
    );
\sub_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(28),
      Q => sub_reg_164(28),
      R => '0'
    );
\sub_reg_164_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[24]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[28]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[28]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[28]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_bound_per_npc_read_reg_147(28 downto 25),
      O(3 downto 0) => sub_fu_98_p2(28 downto 25),
      S(3) => \sub_reg_164[28]_i_2_n_0\,
      S(2) => \sub_reg_164[28]_i_3_n_0\,
      S(1) => \sub_reg_164[28]_i_4_n_0\,
      S(0) => \sub_reg_164[28]_i_5_n_0\
    );
\sub_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(29),
      Q => sub_reg_164(29),
      R => '0'
    );
\sub_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(2),
      Q => sub_reg_164(2),
      R => '0'
    );
\sub_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(30),
      Q => sub_reg_164(30),
      R => '0'
    );
\sub_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(31),
      Q => sub_reg_164(31),
      R => '0'
    );
\sub_reg_164_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub_reg_164_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_164_reg[31]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_bound_per_npc_read_reg_147(30 downto 29),
      O(3) => \NLW_sub_reg_164_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_fu_98_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_reg_164[31]_i_2_n_0\,
      S(1) => \sub_reg_164[31]_i_3_n_0\,
      S(0) => \sub_reg_164[31]_i_4_n_0\
    );
\sub_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(3),
      Q => sub_reg_164(3),
      R => '0'
    );
\sub_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(4),
      Q => sub_reg_164(4),
      R => '0'
    );
\sub_reg_164_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_164_reg[4]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[4]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[4]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[4]_i_1_n_3\,
      CYINIT => strideBased_cols_bound_per_npc_reg_158(0),
      DI(3 downto 0) => strideBased_cols_bound_per_npc_reg_158(4 downto 1),
      O(3 downto 0) => sub_fu_98_p2(4 downto 1),
      S(3) => \sub_reg_164[4]_i_2_n_0\,
      S(2) => \sub_reg_164[4]_i_3_n_0\,
      S(1) => \sub_reg_164[4]_i_4_n_0\,
      S(0) => \sub_reg_164[4]_i_5_n_0\
    );
\sub_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(5),
      Q => sub_reg_164(5),
      R => '0'
    );
\sub_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(6),
      Q => sub_reg_164(6),
      R => '0'
    );
\sub_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(7),
      Q => sub_reg_164(7),
      R => '0'
    );
\sub_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(8),
      Q => sub_reg_164(8),
      R => '0'
    );
\sub_reg_164_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[4]_i_1_n_0\,
      CO(3) => \sub_reg_164_reg[8]_i_1_n_0\,
      CO(2) => \sub_reg_164_reg[8]_i_1_n_1\,
      CO(1) => \sub_reg_164_reg[8]_i_1_n_2\,
      CO(0) => \sub_reg_164_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => strideBased_cols_bound_per_npc_reg_158(8 downto 5),
      O(3 downto 0) => sub_fu_98_p2(8 downto 5),
      S(3) => \sub_reg_164[8]_i_2_n_0\,
      S(2) => \sub_reg_164[8]_i_3_n_0\,
      S(1) => \sub_reg_164[8]_i_4_n_0\,
      S(0) => \sub_reg_164[8]_i_5_n_0\
    );
\sub_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_98_p2(9),
      Q => sub_reg_164(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s is
  port (
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \maxval_read_reg_132_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in_mat_data_empty_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_mat_data_full_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    maxval_c_empty_n : in STD_LOGIC;
    thresh_c_empty_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_mat_cols_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139[0]_i_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln89_reg_139_reg[0]_i_2\ : in STD_LOGIC;
    in_mat_data_dout : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \maxval_read_reg_132_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    p_src_mat_rows_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal empty_41_reg_147 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_reg_142 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6 : STD_LOGIC;
  signal grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7 : STD_LOGIC;
  signal \i_fu_54[0]_i_3_n_0\ : STD_LOGIC;
  signal i_fu_54_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i_fu_54_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_fu_54_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_54_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_54_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_54_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal thresh_1_reg_137 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_54_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__3\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_54_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_54_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_54_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_54_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__13\ : label is "soft_lutpair84";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__1_n_0\
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_54_reg(0),
      I1 => empty_41_reg_147(0),
      I2 => empty_41_reg_147(2),
      I3 => i_fu_54_reg(2),
      I4 => empty_41_reg_147(1),
      I5 => i_fu_54_reg(1),
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_41_reg_147(15),
      I1 => i_fu_54_reg(15),
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_54_reg(12),
      I1 => empty_41_reg_147(12),
      I2 => empty_41_reg_147(14),
      I3 => i_fu_54_reg(14),
      I4 => empty_41_reg_147(13),
      I5 => i_fu_54_reg(13),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_54_reg(9),
      I1 => empty_41_reg_147(9),
      I2 => empty_41_reg_147(11),
      I3 => i_fu_54_reg(11),
      I4 => empty_41_reg_147(10),
      I5 => i_fu_54_reg(10),
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_54_reg(6),
      I1 => empty_41_reg_147(6),
      I2 => empty_41_reg_147(8),
      I3 => i_fu_54_reg(8),
      I4 => empty_41_reg_147(7),
      I5 => i_fu_54_reg(7),
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_54_reg(3),
      I1 => empty_41_reg_147(3),
      I2 => empty_41_reg_147(5),
      I3 => i_fu_54_reg(5),
      I4 => empty_41_reg_147(4),
      I5 => i_fu_54_reg(4),
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[2]_i_5_n_0\,
      S(0) => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_7_n_0\,
      S(2) => \ap_CS_fsm[2]_i_8_n_0\,
      S(1) => \ap_CS_fsm[2]_i_9_n_0\,
      S(0) => \ap_CS_fsm[2]_i_10_n_0\
    );
\empty_41_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(0),
      Q => empty_41_reg_147(0),
      R => '0'
    );
\empty_41_reg_147_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(10),
      Q => empty_41_reg_147(10),
      R => '0'
    );
\empty_41_reg_147_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(11),
      Q => empty_41_reg_147(11),
      R => '0'
    );
\empty_41_reg_147_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(12),
      Q => empty_41_reg_147(12),
      R => '0'
    );
\empty_41_reg_147_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(13),
      Q => empty_41_reg_147(13),
      R => '0'
    );
\empty_41_reg_147_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(14),
      Q => empty_41_reg_147(14),
      R => '0'
    );
\empty_41_reg_147_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(15),
      Q => empty_41_reg_147(15),
      R => '0'
    );
\empty_41_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(1),
      Q => empty_41_reg_147(1),
      R => '0'
    );
\empty_41_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(2),
      Q => empty_41_reg_147(2),
      R => '0'
    );
\empty_41_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(3),
      Q => empty_41_reg_147(3),
      R => '0'
    );
\empty_41_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(4),
      Q => empty_41_reg_147(4),
      R => '0'
    );
\empty_41_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(5),
      Q => empty_41_reg_147(5),
      R => '0'
    );
\empty_41_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(6),
      Q => empty_41_reg_147(6),
      R => '0'
    );
\empty_41_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(7),
      Q => empty_41_reg_147(7),
      R => '0'
    );
\empty_41_reg_147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(8),
      Q => empty_41_reg_147(8),
      R => '0'
    );
\empty_41_reg_147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_rows_dout(9),
      Q => empty_41_reg_147(9),
      R => '0'
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => start_once_reg,
      I4 => empty_n_reg,
      O => full_n
    );
\empty_reg_142[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      I2 => in_mat_cols_c_empty_n,
      I3 => in_mat_rows_c_empty_n,
      I4 => maxval_c_empty_n,
      I5 => thresh_c_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\empty_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(0),
      Q => empty_reg_142(0),
      R => '0'
    );
\empty_reg_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(10),
      Q => empty_reg_142(10),
      R => '0'
    );
\empty_reg_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(11),
      Q => empty_reg_142(11),
      R => '0'
    );
\empty_reg_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(12),
      Q => empty_reg_142(12),
      R => '0'
    );
\empty_reg_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(13),
      Q => empty_reg_142(13),
      R => '0'
    );
\empty_reg_142_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(14),
      Q => empty_reg_142(14),
      R => '0'
    );
\empty_reg_142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(15),
      Q => empty_reg_142(15),
      R => '0'
    );
\empty_reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(1),
      Q => empty_reg_142(1),
      R => '0'
    );
\empty_reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(2),
      Q => empty_reg_142(2),
      R => '0'
    );
\empty_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(3),
      Q => empty_reg_142(3),
      R => '0'
    );
\empty_reg_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(4),
      Q => empty_reg_142(4),
      R => '0'
    );
\empty_reg_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(5),
      Q => empty_reg_142(5),
      R => '0'
    );
\empty_reg_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(6),
      Q => empty_reg_142(6),
      R => '0'
    );
\empty_reg_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(7),
      Q => empty_reg_142(7),
      R => '0'
    );
\empty_reg_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(8),
      Q => empty_reg_142(8),
      R => '0'
    );
\empty_reg_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => p_src_mat_cols_dout(9),
      Q => empty_reg_142(9),
      R => '0'
    );
\full_n_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => in_mat_cols_c_empty_n,
      I2 => push_1,
      O => mOutPtr0
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82: entity work.design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5,
      D(0) => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6,
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7,
      \ap_CS_fsm_reg[1]_0\ => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_1\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      \icmp_ln71_fu_89_p2_carry__0_0\(15 downto 0) => empty_reg_142(15 downto 0),
      \icmp_ln89_reg_139[0]_i_7_0\(7 downto 0) => \icmp_ln89_reg_139[0]_i_7\(7 downto 0),
      \icmp_ln89_reg_139[0]_i_7_1\(7 downto 0) => \icmp_ln89_reg_139[0]_i_7_0\(7 downto 0),
      \icmp_ln89_reg_139[0]_i_7_2\(7 downto 0) => thresh_1_reg_137(7 downto 0),
      \icmp_ln89_reg_139_reg[0]_i_2_0\ => \icmp_ln89_reg_139_reg[0]_i_2\,
      in_mat_data_dout(3 downto 0) => in_mat_data_dout(3 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      out_mat_data_full_n => out_mat_data_full_n,
      push => push,
      push_0 => push_0
    );
grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7,
      Q => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_54[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0
    );
\i_fu_54[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_54_reg(0),
      O => \i_fu_54[0]_i_3_n_0\
    );
\i_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[0]_i_2_n_7\,
      Q => i_fu_54_reg(0),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_54_reg[0]_i_2_n_0\,
      CO(2) => \i_fu_54_reg[0]_i_2_n_1\,
      CO(1) => \i_fu_54_reg[0]_i_2_n_2\,
      CO(0) => \i_fu_54_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_54_reg[0]_i_2_n_4\,
      O(2) => \i_fu_54_reg[0]_i_2_n_5\,
      O(1) => \i_fu_54_reg[0]_i_2_n_6\,
      O(0) => \i_fu_54_reg[0]_i_2_n_7\,
      S(3 downto 1) => i_fu_54_reg(3 downto 1),
      S(0) => \i_fu_54[0]_i_3_n_0\
    );
\i_fu_54_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[8]_i_1_n_5\,
      Q => i_fu_54_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[8]_i_1_n_4\,
      Q => i_fu_54_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[12]_i_1_n_7\,
      Q => i_fu_54_reg(12),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_54_reg[8]_i_1_n_0\,
      CO(3) => \NLW_i_fu_54_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_54_reg[12]_i_1_n_1\,
      CO(1) => \i_fu_54_reg[12]_i_1_n_2\,
      CO(0) => \i_fu_54_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_54_reg[12]_i_1_n_4\,
      O(2) => \i_fu_54_reg[12]_i_1_n_5\,
      O(1) => \i_fu_54_reg[12]_i_1_n_6\,
      O(0) => \i_fu_54_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_fu_54_reg(15 downto 12)
    );
\i_fu_54_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[12]_i_1_n_6\,
      Q => i_fu_54_reg(13),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[12]_i_1_n_5\,
      Q => i_fu_54_reg(14),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[12]_i_1_n_4\,
      Q => i_fu_54_reg(15),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[0]_i_2_n_6\,
      Q => i_fu_54_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[0]_i_2_n_5\,
      Q => i_fu_54_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[0]_i_2_n_4\,
      Q => i_fu_54_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[4]_i_1_n_7\,
      Q => i_fu_54_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_54_reg[0]_i_2_n_0\,
      CO(3) => \i_fu_54_reg[4]_i_1_n_0\,
      CO(2) => \i_fu_54_reg[4]_i_1_n_1\,
      CO(1) => \i_fu_54_reg[4]_i_1_n_2\,
      CO(0) => \i_fu_54_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_54_reg[4]_i_1_n_4\,
      O(2) => \i_fu_54_reg[4]_i_1_n_5\,
      O(1) => \i_fu_54_reg[4]_i_1_n_6\,
      O(0) => \i_fu_54_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_fu_54_reg(7 downto 4)
    );
\i_fu_54_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[4]_i_1_n_6\,
      Q => i_fu_54_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[4]_i_1_n_5\,
      Q => i_fu_54_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[4]_i_1_n_4\,
      Q => i_fu_54_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[8]_i_1_n_7\,
      Q => i_fu_54_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\i_fu_54_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_54_reg[4]_i_1_n_0\,
      CO(3) => \i_fu_54_reg[8]_i_1_n_0\,
      CO(2) => \i_fu_54_reg[8]_i_1_n_1\,
      CO(1) => \i_fu_54_reg[8]_i_1_n_2\,
      CO(0) => \i_fu_54_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_54_reg[8]_i_1_n_4\,
      O(2) => \i_fu_54_reg[8]_i_1_n_5\,
      O(1) => \i_fu_54_reg[8]_i_1_n_6\,
      O(0) => \i_fu_54_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_fu_54_reg(11 downto 8)
    );
\i_fu_54_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0,
      D => \i_fu_54_reg[8]_i_1_n_6\,
      Q => i_fu_54_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\mOutPtr[2]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\maxval_read_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(0),
      Q => \maxval_read_reg_132_reg[7]_0\(0),
      R => '0'
    );
\maxval_read_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(1),
      Q => \maxval_read_reg_132_reg[7]_0\(1),
      R => '0'
    );
\maxval_read_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(2),
      Q => \maxval_read_reg_132_reg[7]_0\(2),
      R => '0'
    );
\maxval_read_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(3),
      Q => \maxval_read_reg_132_reg[7]_0\(3),
      R => '0'
    );
\maxval_read_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(4),
      Q => \maxval_read_reg_132_reg[7]_0\(4),
      R => '0'
    );
\maxval_read_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(5),
      Q => \maxval_read_reg_132_reg[7]_0\(5),
      R => '0'
    );
\maxval_read_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(6),
      Q => \maxval_read_reg_132_reg[7]_0\(6),
      R => '0'
    );
\maxval_read_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \maxval_read_reg_132_reg[7]_1\(7),
      Q => \maxval_read_reg_132_reg[7]_0\(7),
      R => '0'
    );
\thresh_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(0),
      Q => thresh_1_reg_137(0),
      R => '0'
    );
\thresh_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(1),
      Q => thresh_1_reg_137(1),
      R => '0'
    );
\thresh_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(2),
      Q => thresh_1_reg_137(2),
      R => '0'
    );
\thresh_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(3),
      Q => thresh_1_reg_137(3),
      R => '0'
    );
\thresh_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(4),
      Q => thresh_1_reg_137(4),
      R => '0'
    );
\thresh_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(5),
      Q => thresh_1_reg_137(5),
      R => '0'
    );
\thresh_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(6),
      Q => thresh_1_reg_137(6),
      R => '0'
    );
\thresh_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \out\(7),
      Q => thresh_1_reg_137(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_load is
  port (
    \bus_wide_gen.offset_full_n\ : out STD_LOGIC;
    gmem1_ARREADY : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    gmem1_RVALID : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tmp_len_reg[25]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \bus_wide_gen.data_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \mOutPtr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_load;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_load is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_reg_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal fifo_rreq_n_100 : STD_LOGIC;
  signal fifo_rreq_n_102 : STD_LOGIC;
  signal fifo_rreq_n_103 : STD_LOGIC;
  signal fifo_rreq_n_104 : STD_LOGIC;
  signal fifo_rreq_n_105 : STD_LOGIC;
  signal fifo_rreq_n_106 : STD_LOGIC;
  signal fifo_rreq_n_107 : STD_LOGIC;
  signal fifo_rreq_n_108 : STD_LOGIC;
  signal fifo_rreq_n_109 : STD_LOGIC;
  signal fifo_rreq_n_110 : STD_LOGIC;
  signal fifo_rreq_n_111 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_n_86 : STD_LOGIC;
  signal fifo_rreq_n_87 : STD_LOGIC;
  signal fifo_rreq_n_88 : STD_LOGIC;
  signal fifo_rreq_n_89 : STD_LOGIC;
  signal fifo_rreq_n_90 : STD_LOGIC;
  signal fifo_rreq_n_91 : STD_LOGIC;
  signal fifo_rreq_n_92 : STD_LOGIC;
  signal fifo_rreq_n_93 : STD_LOGIC;
  signal fifo_rreq_n_94 : STD_LOGIC;
  signal fifo_rreq_n_95 : STD_LOGIC;
  signal fifo_rreq_n_96 : STD_LOGIC;
  signal fifo_rreq_n_97 : STD_LOGIC;
  signal fifo_rreq_n_98 : STD_LOGIC;
  signal fifo_rreq_n_99 : STD_LOGIC;
  signal \^gmem1_rvalid\ : STD_LOGIC;
  signal last_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \tmp_len0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_3\ : STD_LOGIC;
  signal tmp_len0_carry_n_0 : STD_LOGIC;
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^tmp_len_reg[25]_0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \NLW_tmp_len0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_len0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
  \bus_wide_gen.offset_full_n\ <= \^bus_wide_gen.offset_full_n\;
  gmem1_RVALID <= \^gmem1_rvalid\;
  \tmp_len_reg[25]_0\(22 downto 0) <= \^tmp_len_reg[25]_0\(22 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
buff_rdata: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized5\
     port map (
      D(23) => buff_rdata_n_15,
      D(22) => buff_rdata_n_16,
      D(21) => buff_rdata_n_17,
      D(20) => buff_rdata_n_18,
      D(19) => buff_rdata_n_19,
      D(18) => buff_rdata_n_20,
      D(17) => buff_rdata_n_21,
      D(16) => buff_rdata_n_22,
      D(15) => buff_rdata_n_23,
      D(14) => buff_rdata_n_24,
      D(13) => buff_rdata_n_25,
      D(12) => buff_rdata_n_26,
      D(11) => buff_rdata_n_27,
      D(10) => buff_rdata_n_28,
      D(9) => buff_rdata_n_29,
      D(8) => buff_rdata_n_30,
      D(7) => buff_rdata_n_31,
      D(6) => buff_rdata_n_32,
      D(5) => buff_rdata_n_33,
      D(4) => buff_rdata_n_34,
      D(3) => buff_rdata_n_35,
      D(2) => buff_rdata_n_36,
      D(1) => buff_rdata_n_37,
      D(0) => buff_rdata_n_38,
      Q(1 downto 0) => \bus_wide_gen.data_buf1__0\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.rreq_offset_n_7\,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.rreq_offset_n_2\,
      \bus_wide_gen.data_buf_reg[23]_1\(23) => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[23]_1\(22) => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[23]_1\(21) => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[23]_1\(20) => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[23]_1\(19) => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[23]_1\(18) => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[23]_1\(17) => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[23]_1\(16) => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[23]_1\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[23]_1\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[23]_1\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[23]_1\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[23]_1\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[23]_1\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[23]_1\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[23]_1\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[23]_1\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[23]_1\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[23]_1\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[23]_1\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[23]_1\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[23]_1\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[23]_1\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[23]_1\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.first_beat_reg\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      din(33 downto 0) => din(33 downto 0),
      dout(8) => last_beat,
      dout(7) => buff_rdata_n_4,
      dout(6) => buff_rdata_n_5,
      dout(5) => buff_rdata_n_6,
      dout(4) => buff_rdata_n_7,
      dout(3) => buff_rdata_n_8,
      dout(2) => buff_rdata_n_9,
      dout(1) => buff_rdata_n_10,
      dout(0) => buff_rdata_n_11,
      dout_vld_reg_0 => buff_rdata_n_12,
      dout_vld_reg_1 => buff_rdata_n_13,
      full_n_reg_0 => RREADY_Dummy,
      gmem1_RVALID => \^gmem1_rvalid\,
      \mOutPtr_reg[6]_0\(0) => \mOutPtr_reg[6]\(0),
      mem_reg => buff_rdata_n_2,
      mem_reg_0 => buff_rdata_n_14,
      push_0 => push_0,
      ready_for_outstanding_reg => \bus_wide_gen.rreq_offset_n_6\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(0),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(1),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(2),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => \bus_wide_gen.rreq_offset_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(3),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(4),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(5),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(6),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(7),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rreq_offset_n_8\,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_13,
      Q => \^gmem1_rvalid\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.first_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_2,
      Q => \bus_wide_gen.first_beat_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.rreq_offset\: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized4\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(7) => \bus_wide_gen.rreq_offset_n_9\,
      D(6) => \bus_wide_gen.rreq_offset_n_10\,
      D(5) => \bus_wide_gen.rreq_offset_n_11\,
      D(4) => \bus_wide_gen.rreq_offset_n_12\,
      D(3) => \bus_wide_gen.rreq_offset_n_13\,
      D(2) => \bus_wide_gen.rreq_offset_n_14\,
      D(1) => \bus_wide_gen.rreq_offset_n_15\,
      D(0) => \bus_wide_gen.rreq_offset_n_16\,
      E(0) => \bus_wide_gen.rreq_offset_n_8\,
      Q(1 downto 0) => \bus_wide_gen.data_buf1__0\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf_reg[31]_0\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.rreq_offset_n_18\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.rreq_offset_n_17\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      dout(8) => last_beat,
      dout(7) => buff_rdata_n_4,
      dout(6) => buff_rdata_n_5,
      dout(5) => buff_rdata_n_6,
      dout(4) => buff_rdata_n_7,
      dout(3) => buff_rdata_n_8,
      dout(2) => buff_rdata_n_9,
      dout(1) => buff_rdata_n_10,
      dout(0) => buff_rdata_n_11,
      \dout_reg[0]\ => buff_rdata_n_12,
      \dout_reg[1]\ => \bus_wide_gen.rreq_offset_n_6\,
      \dout_reg[1]_0\(1 downto 0) => \^tmp_len_reg[25]_0\(1 downto 0),
      \dout_reg[3]\ => \bus_wide_gen.rreq_offset_n_2\,
      \dout_reg[3]_0\ => \bus_wide_gen.rreq_offset_n_7\,
      \dout_reg[3]_1\(1 downto 0) => \^q\(1 downto 0),
      full_n_reg_0 => \^bus_wide_gen.offset_full_n\,
      full_n_reg_1 => load_p2,
      full_n_reg_2 => \^tmp_valid_reg_0\
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_18\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_17\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
fifo_rreq: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized0\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => tmp_len0(0),
      E(0) => next_rreq,
      Q(85 downto 64) => rreq_len(21 downto 0),
      Q(63) => fifo_rreq_n_25,
      Q(62) => fifo_rreq_n_26,
      Q(61) => fifo_rreq_n_27,
      Q(60) => fifo_rreq_n_28,
      Q(59) => fifo_rreq_n_29,
      Q(58) => fifo_rreq_n_30,
      Q(57) => fifo_rreq_n_31,
      Q(56) => fifo_rreq_n_32,
      Q(55) => fifo_rreq_n_33,
      Q(54) => fifo_rreq_n_34,
      Q(53) => fifo_rreq_n_35,
      Q(52) => fifo_rreq_n_36,
      Q(51) => fifo_rreq_n_37,
      Q(50) => fifo_rreq_n_38,
      Q(49) => fifo_rreq_n_39,
      Q(48) => fifo_rreq_n_40,
      Q(47) => fifo_rreq_n_41,
      Q(46) => fifo_rreq_n_42,
      Q(45) => fifo_rreq_n_43,
      Q(44) => fifo_rreq_n_44,
      Q(43) => fifo_rreq_n_45,
      Q(42) => fifo_rreq_n_46,
      Q(41) => fifo_rreq_n_47,
      Q(40) => fifo_rreq_n_48,
      Q(39) => fifo_rreq_n_49,
      Q(38) => fifo_rreq_n_50,
      Q(37) => fifo_rreq_n_51,
      Q(36) => fifo_rreq_n_52,
      Q(35) => fifo_rreq_n_53,
      Q(34) => fifo_rreq_n_54,
      Q(33) => fifo_rreq_n_55,
      Q(32) => fifo_rreq_n_56,
      Q(31) => fifo_rreq_n_57,
      Q(30) => fifo_rreq_n_58,
      Q(29) => fifo_rreq_n_59,
      Q(28) => fifo_rreq_n_60,
      Q(27) => fifo_rreq_n_61,
      Q(26) => fifo_rreq_n_62,
      Q(25) => fifo_rreq_n_63,
      Q(24) => fifo_rreq_n_64,
      Q(23) => fifo_rreq_n_65,
      Q(22) => fifo_rreq_n_66,
      Q(21) => fifo_rreq_n_67,
      Q(20) => fifo_rreq_n_68,
      Q(19) => fifo_rreq_n_69,
      Q(18) => fifo_rreq_n_70,
      Q(17) => fifo_rreq_n_71,
      Q(16) => fifo_rreq_n_72,
      Q(15) => fifo_rreq_n_73,
      Q(14) => fifo_rreq_n_74,
      Q(13) => fifo_rreq_n_75,
      Q(12) => fifo_rreq_n_76,
      Q(11) => fifo_rreq_n_77,
      Q(10) => fifo_rreq_n_78,
      Q(9) => fifo_rreq_n_79,
      Q(8) => fifo_rreq_n_80,
      Q(7) => fifo_rreq_n_81,
      Q(6) => fifo_rreq_n_82,
      Q(5) => fifo_rreq_n_83,
      Q(4) => fifo_rreq_n_84,
      Q(3) => fifo_rreq_n_85,
      Q(2) => fifo_rreq_n_86,
      Q(1) => fifo_rreq_n_87,
      Q(0) => fifo_rreq_n_88,
      S(3) => fifo_rreq_n_89,
      S(2) => fifo_rreq_n_90,
      S(1) => fifo_rreq_n_91,
      S(0) => fifo_rreq_n_92,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[68]\(3) => fifo_rreq_n_97,
      \dout_reg[68]\(2) => fifo_rreq_n_98,
      \dout_reg[68]\(1) => fifo_rreq_n_99,
      \dout_reg[68]\(0) => fifo_rreq_n_100,
      \dout_reg[72]\(3) => fifo_rreq_n_93,
      \dout_reg[72]\(2) => fifo_rreq_n_94,
      \dout_reg[72]\(1) => fifo_rreq_n_95,
      \dout_reg[72]\(0) => fifo_rreq_n_96,
      \dout_reg[80]\(3) => fifo_rreq_n_102,
      \dout_reg[80]\(2) => fifo_rreq_n_103,
      \dout_reg[80]\(1) => fifo_rreq_n_104,
      \dout_reg[80]\(0) => fifo_rreq_n_105,
      \dout_reg[84]\(3) => fifo_rreq_n_106,
      \dout_reg[84]\(2) => fifo_rreq_n_107,
      \dout_reg[84]\(1) => fifo_rreq_n_108,
      \dout_reg[84]\(0) => fifo_rreq_n_109,
      \dout_reg[85]\(0) => fifo_rreq_n_110,
      \dout_reg[85]_0\ => \^bus_wide_gen.offset_full_n\,
      \dout_reg[85]_1\ => \^tmp_valid_reg_0\,
      empty_n_reg_0 => E(0),
      gmem1_ARREADY => gmem1_ARREADY,
      \in\(85 downto 0) => \in\(85 downto 0),
      \mOutPtr_reg[3]_0\(0) => \mOutPtr_reg[3]\(0),
      push => push,
      tmp_valid_reg => fifo_rreq_n_111
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_14,
      Q => RBURST_READY_Dummy,
      R => ap_rst_n_inv
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_88,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_78,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_77,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_76,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_75,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_74,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_73,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_72,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_71,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_87,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_86,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => \^q\(33),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => \^q\(34),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => \^q\(35),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => \^q\(36),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => \^q\(37),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => \^q\(38),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => \^q\(39),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_85,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => \^q\(40),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => \^q\(41),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => \^q\(42),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => \^q\(43),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => \^q\(44),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => \^q\(45),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => \^q\(46),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => \^q\(47),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => \^q\(48),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => \^q\(49),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_84,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => \^q\(50),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => \^q\(51),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => \^q\(52),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => \^q\(53),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => \^q\(54),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => \^q\(55),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => \^q\(56),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => \^q\(57),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => \^q\(58),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => \^q\(59),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_83,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => \^q\(60),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => \^q\(61),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => \^q\(62),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => \^q\(63),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_82,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_81,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_80,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_79,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_len0_carry_n_0,
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => rreq_len(0),
      DI(3 downto 0) => rreq_len(4 downto 1),
      O(3 downto 0) => tmp_len0(4 downto 1),
      S(3) => fifo_rreq_n_97,
      S(2) => fifo_rreq_n_98,
      S(1) => fifo_rreq_n_99,
      S(0) => fifo_rreq_n_100
    );
\tmp_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_len0_carry_n_0,
      CO(3) => \tmp_len0_carry__0_n_0\,
      CO(2) => \tmp_len0_carry__0_n_1\,
      CO(1) => \tmp_len0_carry__0_n_2\,
      CO(0) => \tmp_len0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rreq_len(8 downto 5),
      O(3 downto 0) => tmp_len0(8 downto 5),
      S(3) => fifo_rreq_n_93,
      S(2) => fifo_rreq_n_94,
      S(1) => fifo_rreq_n_95,
      S(0) => fifo_rreq_n_96
    );
\tmp_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__0_n_0\,
      CO(3) => \tmp_len0_carry__1_n_0\,
      CO(2) => \tmp_len0_carry__1_n_1\,
      CO(1) => \tmp_len0_carry__1_n_2\,
      CO(0) => \tmp_len0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rreq_len(12 downto 9),
      O(3 downto 0) => tmp_len0(12 downto 9),
      S(3) => fifo_rreq_n_89,
      S(2) => fifo_rreq_n_90,
      S(1) => fifo_rreq_n_91,
      S(0) => fifo_rreq_n_92
    );
\tmp_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__1_n_0\,
      CO(3) => \tmp_len0_carry__2_n_0\,
      CO(2) => \tmp_len0_carry__2_n_1\,
      CO(1) => \tmp_len0_carry__2_n_2\,
      CO(0) => \tmp_len0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rreq_len(16 downto 13),
      O(3 downto 0) => tmp_len0(16 downto 13),
      S(3) => fifo_rreq_n_102,
      S(2) => fifo_rreq_n_103,
      S(1) => fifo_rreq_n_104,
      S(0) => fifo_rreq_n_105
    );
\tmp_len0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__2_n_0\,
      CO(3) => \tmp_len0_carry__3_n_0\,
      CO(2) => \tmp_len0_carry__3_n_1\,
      CO(1) => \tmp_len0_carry__3_n_2\,
      CO(0) => \tmp_len0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rreq_len(20 downto 17),
      O(3 downto 0) => tmp_len0(20 downto 17),
      S(3) => fifo_rreq_n_106,
      S(2) => fifo_rreq_n_107,
      S(1) => fifo_rreq_n_108,
      S(0) => fifo_rreq_n_109
    );
\tmp_len0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__3_n_0\,
      CO(3 downto 1) => \NLW_tmp_len0_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_len0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rreq_len(21),
      O(3 downto 2) => \NLW_tmp_len0_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_len0(25),
      O(0) => tmp_len0(21),
      S(3 downto 1) => B"001",
      S(0) => fifo_rreq_n_110
    );
\tmp_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(0),
      Q => \^tmp_len_reg[25]_0\(0),
      R => ap_rst_n_inv
    );
\tmp_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(10),
      Q => \^tmp_len_reg[25]_0\(10),
      R => ap_rst_n_inv
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(11),
      Q => \^tmp_len_reg[25]_0\(11),
      R => ap_rst_n_inv
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(12),
      Q => \^tmp_len_reg[25]_0\(12),
      R => ap_rst_n_inv
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(13),
      Q => \^tmp_len_reg[25]_0\(13),
      R => ap_rst_n_inv
    );
\tmp_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(14),
      Q => \^tmp_len_reg[25]_0\(14),
      R => ap_rst_n_inv
    );
\tmp_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(15),
      Q => \^tmp_len_reg[25]_0\(15),
      R => ap_rst_n_inv
    );
\tmp_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(16),
      Q => \^tmp_len_reg[25]_0\(16),
      R => ap_rst_n_inv
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => \^tmp_len_reg[25]_0\(17),
      R => ap_rst_n_inv
    );
\tmp_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(18),
      Q => \^tmp_len_reg[25]_0\(18),
      R => ap_rst_n_inv
    );
\tmp_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(19),
      Q => \^tmp_len_reg[25]_0\(19),
      R => ap_rst_n_inv
    );
\tmp_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(1),
      Q => \^tmp_len_reg[25]_0\(1),
      R => ap_rst_n_inv
    );
\tmp_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(20),
      Q => \^tmp_len_reg[25]_0\(20),
      R => ap_rst_n_inv
    );
\tmp_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(21),
      Q => \^tmp_len_reg[25]_0\(21),
      R => ap_rst_n_inv
    );
\tmp_len_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(25),
      Q => \^tmp_len_reg[25]_0\(22),
      R => ap_rst_n_inv
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => \^tmp_len_reg[25]_0\(2),
      R => ap_rst_n_inv
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(3),
      Q => \^tmp_len_reg[25]_0\(3),
      R => ap_rst_n_inv
    );
\tmp_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(4),
      Q => \^tmp_len_reg[25]_0\(4),
      R => ap_rst_n_inv
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(5),
      Q => \^tmp_len_reg[25]_0\(5),
      R => ap_rst_n_inv
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(6),
      Q => \^tmp_len_reg[25]_0\(6),
      R => ap_rst_n_inv
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => \^tmp_len_reg[25]_0\(7),
      R => ap_rst_n_inv
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(8),
      Q => \^tmp_len_reg[25]_0\(8),
      R => ap_rst_n_inv
    );
\tmp_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(9),
      Q => \^tmp_len_reg[25]_0\(9),
      R => ap_rst_n_inv
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_111,
      Q => \^tmp_valid_reg_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_read is
  port (
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ARREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[95]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    load_p2 : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_read;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal fifo_burst_n_0 : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  push <= \^push\;
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
fifo_burst: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2\
     port map (
      Q(0) => \^q\(32),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      din(0) => din(0),
      \dout_reg[0]\(0) => \^state_reg[0]\(0),
      full_n_reg_0 => fifo_burst_n_0,
      \mOutPtr_reg[0]_0\ => \^push\,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push_0
    );
fifo_rctl: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_fifo__parameterized2_17\
     port map (
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid
    );
rreq_burst_conv: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_burst_converter
     port map (
      D(86 downto 64) => \data_p2_reg[95]\(22 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \dout_reg[0]\ => fifo_burst_n_0,
      load_p2 => load_p2,
      m_axi_gmem1_ARADDR(61 downto 0) => m_axi_gmem1_ARADDR(61 downto 0),
      m_axi_gmem1_ARLEN(3 downto 0) => m_axi_gmem1_ARLEN(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push_0,
      s_ready_t_reg => ARREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0
    );
rs_rdata: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_reg_slice__parameterized2\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[32]_0\(32 downto 0) => \^q\(32 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      push => \^push\,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    WSTRB_Dummy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.offset_full_n\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    wdata_valid : out STD_LOGIC;
    gmem2_WREADY : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    tmp_valid : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \bus_wide_gen.last_pad__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tmp_len_reg[30]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    WDATA_Dummy : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_2 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    last_resp : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    need_wrsp : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    we : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_store;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_store is
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_6 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf028_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf036_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf044_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf051_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad17_in\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry__1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat0_carry_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_5\ : STD_LOGIC;
  signal fifo_wreq_n_100 : STD_LOGIC;
  signal fifo_wreq_n_101 : STD_LOGIC;
  signal fifo_wreq_n_102 : STD_LOGIC;
  signal fifo_wreq_n_103 : STD_LOGIC;
  signal fifo_wreq_n_104 : STD_LOGIC;
  signal fifo_wreq_n_105 : STD_LOGIC;
  signal fifo_wreq_n_106 : STD_LOGIC;
  signal fifo_wreq_n_107 : STD_LOGIC;
  signal fifo_wreq_n_108 : STD_LOGIC;
  signal fifo_wreq_n_109 : STD_LOGIC;
  signal fifo_wreq_n_110 : STD_LOGIC;
  signal fifo_wreq_n_111 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_n_96 : STD_LOGIC;
  signal fifo_wreq_n_97 : STD_LOGIC;
  signal fifo_wreq_n_98 : STD_LOGIC;
  signal fifo_wreq_n_99 : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_i_4__0_n_0\ : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in43_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_len0_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_0\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_1\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_2\ : STD_LOGIC;
  signal \tmp_len0_carry__3_n_3\ : STD_LOGIC;
  signal \tmp_len0_carry__4_n_3\ : STD_LOGIC;
  signal tmp_len0_carry_n_0 : STD_LOGIC;
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^tmp_len_reg[30]_0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^tmp_valid\ : STD_LOGIC;
  signal tmp_wstrb : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal valid_length : STD_LOGIC;
  signal \^wdata_valid\ : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal wreq_valid : STD_LOGIC;
  signal \wrsp_read__0\ : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal \NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_len0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_len0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_reg[8]_i_1\ : label is 11;
begin
  WVALID_Dummy <= \^wvalid_dummy\;
  \bus_wide_gen.offset_full_n\ <= \^bus_wide_gen.offset_full_n\;
  \tmp_addr_reg[63]_0\(63 downto 0) <= \^tmp_addr_reg[63]_0\(63 downto 0);
  \tmp_len_reg[30]_0\(22 downto 0) <= \^tmp_len_reg[30]_0\(22 downto 0);
  tmp_valid <= \^tmp_valid\;
  ursp_ready <= \^ursp_ready\;
  wdata_valid <= \^wdata_valid\;
  wrsp_type <= \^wrsp_type\;
buff_wdata: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized1\
     port map (
      E(0) => \bus_wide_gen.data_buf028_out\,
      SR(0) => SR(0),
      WREADY_Dummy => WREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.data_gen[3].strb_buf_reg[3]\ => \bus_wide_gen.wreq_offset_n_2\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.first_pad_reg_0\ => \^wvalid_dummy\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout(8) => tmp_wstrb,
      dout(7) => buff_wdata_n_6,
      dout(6) => buff_wdata_n_7,
      dout(5) => buff_wdata_n_8,
      dout(4) => buff_wdata_n_9,
      dout(3) => buff_wdata_n_10,
      dout(2) => buff_wdata_n_11,
      dout(1) => buff_wdata_n_12,
      dout(0) => buff_wdata_n_13,
      dout_vld_reg_0 => \^wdata_valid\,
      dout_vld_reg_1 => dout_vld_reg,
      dout_vld_reg_2(0) => \bus_wide_gen.first_pad17_in\,
      full_n_reg_0 => full_n_reg_0,
      gmem2_WREADY => gmem2_WREADY,
      mOutPtr18_out => mOutPtr18_out,
      mem_reg(7 downto 0) => mem_reg(7 downto 0),
      we => we
    );
\bus_wide_gen.data_gen[0].data_buf[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(4),
      I2 => \bus_wide_gen.len_cnt_reg\(5),
      I3 => \bus_wide_gen.len_cnt_reg\(6),
      I4 => \bus_wide_gen.wreq_offset_n_11\,
      O => \bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_13,
      Q => WDATA_Dummy(0),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_12,
      Q => WDATA_Dummy(1),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_11,
      Q => WDATA_Dummy(2),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_10,
      Q => WDATA_Dummy(3),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_9,
      Q => WDATA_Dummy(4),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_8,
      Q => WDATA_Dummy(5),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_7,
      Q => WDATA_Dummy(6),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => buff_wdata_n_6,
      Q => WDATA_Dummy(7),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf051_out\,
      D => tmp_wstrb,
      Q => WSTRB_Dummy(0),
      R => \bus_wide_gen.wreq_offset_n_4\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_11,
      Q => WDATA_Dummy(10),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_10,
      Q => WDATA_Dummy(11),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_9,
      Q => WDATA_Dummy(12),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_8,
      Q => WDATA_Dummy(13),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_7,
      Q => WDATA_Dummy(14),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_6,
      Q => WDATA_Dummy(15),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_13,
      Q => WDATA_Dummy(8),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => buff_wdata_n_12,
      Q => WDATA_Dummy(9),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf044_out\,
      D => tmp_wstrb,
      Q => WSTRB_Dummy(1),
      R => \bus_wide_gen.wreq_offset_n_5\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_13,
      Q => WDATA_Dummy(16),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_12,
      Q => WDATA_Dummy(17),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_11,
      Q => WDATA_Dummy(18),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_10,
      Q => WDATA_Dummy(19),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_9,
      Q => WDATA_Dummy(20),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_8,
      Q => WDATA_Dummy(21),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_7,
      Q => WDATA_Dummy(22),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => buff_wdata_n_6,
      Q => WDATA_Dummy(23),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf036_out\,
      D => tmp_wstrb,
      Q => WSTRB_Dummy(2),
      R => \bus_wide_gen.wreq_offset_n_3\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_13,
      Q => WDATA_Dummy(24),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_12,
      Q => WDATA_Dummy(25),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_11,
      Q => WDATA_Dummy(26),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_10,
      Q => WDATA_Dummy(27),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_9,
      Q => WDATA_Dummy(28),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_8,
      Q => WDATA_Dummy(29),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_7,
      Q => WDATA_Dummy(30),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => buff_wdata_n_6,
      Q => WDATA_Dummy(31),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf028_out\,
      D => tmp_wstrb,
      Q => WSTRB_Dummy(3),
      R => \bus_wide_gen.wreq_offset_n_12\
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.wreq_offset_n_27\,
      Q => \^wvalid_dummy\,
      R => SR(0)
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad17_in\,
      D => \bus_wide_gen.first_pad\,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => SR(0)
    );
\bus_wide_gen.last_beat0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.last_beat0_carry_n_0\,
      CO(2) => \bus_wide_gen.last_beat0_carry_n_1\,
      CO(1) => \bus_wide_gen.last_beat0_carry_n_2\,
      CO(0) => \bus_wide_gen.last_beat0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \bus_wide_gen.wreq_offset_n_14\,
      S(2) => \bus_wide_gen.wreq_offset_n_15\,
      S(1) => \bus_wide_gen.wreq_offset_n_16\,
      S(0) => \bus_wide_gen.wreq_offset_n_17\
    );
\bus_wide_gen.last_beat0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.last_beat0_carry_n_0\,
      CO(3) => \bus_wide_gen.last_beat0_carry__0_n_0\,
      CO(2) => \bus_wide_gen.last_beat0_carry__0_n_1\,
      CO(1) => \bus_wide_gen.last_beat0_carry__0_n_2\,
      CO(0) => \bus_wide_gen.last_beat0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bus_wide_gen.wreq_offset_n_18\,
      S(2) => \bus_wide_gen.wreq_offset_n_19\,
      S(1) => \bus_wide_gen.wreq_offset_n_20\,
      S(0) => \bus_wide_gen.wreq_offset_n_21\
    );
\bus_wide_gen.last_beat0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.last_beat0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bus_wide_gen.last_beat0\,
      CO(0) => \bus_wide_gen.last_beat0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.wreq_offset_n_22\,
      S(0) => \bus_wide_gen.wreq_offset_n_23\
    );
\bus_wide_gen.len_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \bus_wide_gen.len_cnt[0]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[0]_i_3_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[0]_i_3_n_7\,
      S(3 downto 1) => \bus_wide_gen.len_cnt_reg\(3 downto 1),
      S(0) => \bus_wide_gen.len_cnt[0]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[8]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(10),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[8]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(11),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[12]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(12),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[8]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(15 downto 12)
    );
\bus_wide_gen.len_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[12]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(13),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[12]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(14),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[12]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(15),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[16]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(16),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[12]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(19 downto 16)
    );
\bus_wide_gen.len_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[16]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(17),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[16]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(18),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[16]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(19),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[0]_i_3_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[20]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(20),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[16]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(23 downto 20)
    );
\bus_wide_gen.len_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[20]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(21),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[20]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(22),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[20]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(23),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[24]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(24),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[20]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(27 downto 24)
    );
\bus_wide_gen.len_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[24]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(25),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[24]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(26),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[24]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(27),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[28]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(28),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bus_wide_gen.len_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bus_wide_gen.len_cnt_reg[28]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[28]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \bus_wide_gen.len_cnt_reg\(29 downto 28)
    );
\bus_wide_gen.len_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[28]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(29),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[0]_i_3_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[0]_i_3_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[4]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[0]_i_3_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 4)
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[4]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[4]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[4]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[8]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_reg\(8),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.len_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_reg[4]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => \bus_wide_gen.len_cnt_reg\(11 downto 8)
    );
\bus_wide_gen.len_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \bus_wide_gen.len_cnt_reg[8]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_reg\(9),
      R => \bus_wide_gen.wreq_offset_n_28\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad17_in\,
      D => \bus_wide_gen.wreq_offset_n_26\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad17_in\,
      D => p_0_in43_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad17_in\,
      D => p_0_in35_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\bus_wide_gen.wreq_offset\: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      CO(0) => \bus_wide_gen.last_beat0\,
      D(2) => p_0_in35_in,
      D(1) => p_0_in43_in,
      D(0) => \bus_wide_gen.wreq_offset_n_26\,
      E(0) => \bus_wide_gen.data_buf051_out\,
      Q(2) => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      Q(1) => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      Q(0) => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      S(3) => \bus_wide_gen.wreq_offset_n_14\,
      S(2) => \bus_wide_gen.wreq_offset_n_15\,
      S(1) => \bus_wide_gen.wreq_offset_n_16\,
      S(0) => \bus_wide_gen.wreq_offset_n_17\,
      SR(0) => SR(0),
      WREADY_Dummy => WREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \^wdata_valid\,
      \bus_wide_gen.data_gen[2].data_buf_reg[16]\ => \bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0\,
      \bus_wide_gen.data_gen[2].strb_buf_reg[2]\ => \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0\,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.data_valid_reg_0\ => \^wvalid_dummy\,
      \bus_wide_gen.first_pad_reg\(0) => \bus_wide_gen.data_buf036_out\,
      \bus_wide_gen.first_pad_reg_0\(0) => \bus_wide_gen.data_buf044_out\,
      \bus_wide_gen.len_cnt_reg\(29 downto 0) => \bus_wide_gen.len_cnt_reg\(29 downto 0),
      \bus_wide_gen.len_cnt_reg_10_sp_1\ => \bus_wide_gen.wreq_offset_n_11\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \dout_reg[1]\(1) => \mem_reg[14][0]_srl15_i_3__0_n_0\,
      \dout_reg[1]\(0) => \mem_reg[14][0]_srl15_i_4__0_n_0\,
      \dout_reg[22]\(3) => \bus_wide_gen.wreq_offset_n_18\,
      \dout_reg[22]\(2) => \bus_wide_gen.wreq_offset_n_19\,
      \dout_reg[22]\(1) => \bus_wide_gen.wreq_offset_n_20\,
      \dout_reg[22]\(0) => \bus_wide_gen.wreq_offset_n_21\,
      \dout_reg[29]\(1) => \bus_wide_gen.wreq_offset_n_22\,
      \dout_reg[29]\(0) => \bus_wide_gen.wreq_offset_n_23\,
      \dout_reg[29]_0\(22 downto 0) => \^tmp_len_reg[30]_0\(22 downto 0),
      \dout_reg[30]\(0) => \bus_wide_gen.wreq_offset_n_12\,
      \dout_reg[31]\ => \bus_wide_gen.last_pad__0\,
      \dout_reg[32]\ => \bus_wide_gen.wreq_offset_n_2\,
      \dout_reg[32]_0\(0) => \bus_wide_gen.wreq_offset_n_4\,
      \dout_reg[33]\(0) => \bus_wide_gen.wreq_offset_n_3\,
      \dout_reg[33]_0\(1 downto 0) => \^tmp_addr_reg[63]_0\(1 downto 0),
      dout_vld_reg_0(0) => \bus_wide_gen.wreq_offset_n_5\,
      dout_vld_reg_1 => \bus_wide_gen.wreq_offset_n_27\,
      dout_vld_reg_2 => \bus_wide_gen.wreq_offset_n_28\,
      full_n_reg_0 => \^bus_wide_gen.offset_full_n\,
      full_n_reg_1 => \^tmp_valid\,
      p_54_in => p_54_in,
      tmp_valid_reg(0) => E(0)
    );
fifo_wreq: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized0\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => tmp_len0(0),
      Q(0) => Q(0),
      S(3) => fifo_wreq_n_90,
      S(2) => fifo_wreq_n_91,
      S(1) => fifo_wreq_n_92,
      S(0) => fifo_wreq_n_93,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[72]\(3) => fifo_wreq_n_94,
      \dout_reg[72]\(2) => fifo_wreq_n_95,
      \dout_reg[72]\(1) => fifo_wreq_n_96,
      \dout_reg[72]\(0) => fifo_wreq_n_97,
      \dout_reg[76]\(3) => fifo_wreq_n_98,
      \dout_reg[76]\(2) => fifo_wreq_n_99,
      \dout_reg[76]\(1) => fifo_wreq_n_100,
      \dout_reg[76]\(0) => fifo_wreq_n_101,
      \dout_reg[80]\(3) => fifo_wreq_n_102,
      \dout_reg[80]\(2) => fifo_wreq_n_103,
      \dout_reg[80]\(1) => fifo_wreq_n_104,
      \dout_reg[80]\(0) => fifo_wreq_n_105,
      \dout_reg[84]\(3) => fifo_wreq_n_106,
      \dout_reg[84]\(2) => fifo_wreq_n_107,
      \dout_reg[84]\(1) => fifo_wreq_n_108,
      \dout_reg[84]\(0) => fifo_wreq_n_109,
      \dout_reg[85]\(85 downto 64) => wreq_len(21 downto 0),
      \dout_reg[85]\(63) => fifo_wreq_n_25,
      \dout_reg[85]\(62) => fifo_wreq_n_26,
      \dout_reg[85]\(61) => fifo_wreq_n_27,
      \dout_reg[85]\(60) => fifo_wreq_n_28,
      \dout_reg[85]\(59) => fifo_wreq_n_29,
      \dout_reg[85]\(58) => fifo_wreq_n_30,
      \dout_reg[85]\(57) => fifo_wreq_n_31,
      \dout_reg[85]\(56) => fifo_wreq_n_32,
      \dout_reg[85]\(55) => fifo_wreq_n_33,
      \dout_reg[85]\(54) => fifo_wreq_n_34,
      \dout_reg[85]\(53) => fifo_wreq_n_35,
      \dout_reg[85]\(52) => fifo_wreq_n_36,
      \dout_reg[85]\(51) => fifo_wreq_n_37,
      \dout_reg[85]\(50) => fifo_wreq_n_38,
      \dout_reg[85]\(49) => fifo_wreq_n_39,
      \dout_reg[85]\(48) => fifo_wreq_n_40,
      \dout_reg[85]\(47) => fifo_wreq_n_41,
      \dout_reg[85]\(46) => fifo_wreq_n_42,
      \dout_reg[85]\(45) => fifo_wreq_n_43,
      \dout_reg[85]\(44) => fifo_wreq_n_44,
      \dout_reg[85]\(43) => fifo_wreq_n_45,
      \dout_reg[85]\(42) => fifo_wreq_n_46,
      \dout_reg[85]\(41) => fifo_wreq_n_47,
      \dout_reg[85]\(40) => fifo_wreq_n_48,
      \dout_reg[85]\(39) => fifo_wreq_n_49,
      \dout_reg[85]\(38) => fifo_wreq_n_50,
      \dout_reg[85]\(37) => fifo_wreq_n_51,
      \dout_reg[85]\(36) => fifo_wreq_n_52,
      \dout_reg[85]\(35) => fifo_wreq_n_53,
      \dout_reg[85]\(34) => fifo_wreq_n_54,
      \dout_reg[85]\(33) => fifo_wreq_n_55,
      \dout_reg[85]\(32) => fifo_wreq_n_56,
      \dout_reg[85]\(31) => fifo_wreq_n_57,
      \dout_reg[85]\(30) => fifo_wreq_n_58,
      \dout_reg[85]\(29) => fifo_wreq_n_59,
      \dout_reg[85]\(28) => fifo_wreq_n_60,
      \dout_reg[85]\(27) => fifo_wreq_n_61,
      \dout_reg[85]\(26) => fifo_wreq_n_62,
      \dout_reg[85]\(25) => fifo_wreq_n_63,
      \dout_reg[85]\(24) => fifo_wreq_n_64,
      \dout_reg[85]\(23) => fifo_wreq_n_65,
      \dout_reg[85]\(22) => fifo_wreq_n_66,
      \dout_reg[85]\(21) => fifo_wreq_n_67,
      \dout_reg[85]\(20) => fifo_wreq_n_68,
      \dout_reg[85]\(19) => fifo_wreq_n_69,
      \dout_reg[85]\(18) => fifo_wreq_n_70,
      \dout_reg[85]\(17) => fifo_wreq_n_71,
      \dout_reg[85]\(16) => fifo_wreq_n_72,
      \dout_reg[85]\(15) => fifo_wreq_n_73,
      \dout_reg[85]\(14) => fifo_wreq_n_74,
      \dout_reg[85]\(13) => fifo_wreq_n_75,
      \dout_reg[85]\(12) => fifo_wreq_n_76,
      \dout_reg[85]\(11) => fifo_wreq_n_77,
      \dout_reg[85]\(10) => fifo_wreq_n_78,
      \dout_reg[85]\(9) => fifo_wreq_n_79,
      \dout_reg[85]\(8) => fifo_wreq_n_80,
      \dout_reg[85]\(7) => fifo_wreq_n_81,
      \dout_reg[85]\(6) => fifo_wreq_n_82,
      \dout_reg[85]\(5) => fifo_wreq_n_83,
      \dout_reg[85]\(4) => fifo_wreq_n_84,
      \dout_reg[85]\(3) => fifo_wreq_n_85,
      \dout_reg[85]\(2) => fifo_wreq_n_86,
      \dout_reg[85]\(1) => fifo_wreq_n_87,
      \dout_reg[85]\(0) => fifo_wreq_n_88,
      \dout_reg[85]_0\(0) => fifo_wreq_n_110,
      \dout_reg[85]_1\ => \^bus_wide_gen.offset_full_n\,
      \dout_reg[85]_2\ => \^tmp_valid\,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_2,
      \in\(85 downto 0) => \in\(85 downto 0),
      \mOutPtr_reg[0]_0\(1 downto 0) => \mOutPtr_reg[0]\(1 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]\,
      next_wreq => next_wreq,
      push => push,
      s_ready_t_reg => fifo_wreq_n_111,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \^bus_wide_gen.offset_full_n\,
      \dout_reg[0]\ => \^wrsp_type\,
      dout_vld_reg_0(0) => dout_vld_reg_1(0),
      dout_vld_reg_1 => \^ursp_ready\,
      last_resp => last_resp,
      next_wreq => next_wreq,
      \tmp_addr_reg[63]\ => \^tmp_valid\,
      valid_length => valid_length,
      wreq_valid => wreq_valid,
      \wrsp_read__0\ => \wrsp_read__0\,
      wrsp_ready => wrsp_ready
    );
\mem_reg[14][0]_srl15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_len_reg[30]_0\(1),
      I1 => \^tmp_addr_reg[63]_0\(1),
      O => \mem_reg[14][0]_srl15_i_3__0_n_0\
    );
\mem_reg[14][0]_srl15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_len_reg[30]_0\(0),
      I1 => \^tmp_addr_reg[63]_0\(0),
      O => \mem_reg[14][0]_srl15_i_4__0_n_0\
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_88,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_78,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_77,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_76,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_75,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_74,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_73,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_72,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_71,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_70,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_87,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_86,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_85,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_84,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_31,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_30,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_29,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_83,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_28,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_27,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_25,
      Q => \^tmp_addr_reg[63]_0\(63),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_82,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_81,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_80,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_79,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_len0_carry_n_0,
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => wreq_len(0),
      DI(3 downto 0) => wreq_len(4 downto 1),
      O(3 downto 0) => tmp_len0(4 downto 1),
      S(3) => fifo_wreq_n_90,
      S(2) => fifo_wreq_n_91,
      S(1) => fifo_wreq_n_92,
      S(0) => fifo_wreq_n_93
    );
\tmp_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_len0_carry_n_0,
      CO(3) => \tmp_len0_carry__0_n_0\,
      CO(2) => \tmp_len0_carry__0_n_1\,
      CO(1) => \tmp_len0_carry__0_n_2\,
      CO(0) => \tmp_len0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(8 downto 5),
      O(3 downto 0) => tmp_len0(8 downto 5),
      S(3) => fifo_wreq_n_94,
      S(2) => fifo_wreq_n_95,
      S(1) => fifo_wreq_n_96,
      S(0) => fifo_wreq_n_97
    );
\tmp_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__0_n_0\,
      CO(3) => \tmp_len0_carry__1_n_0\,
      CO(2) => \tmp_len0_carry__1_n_1\,
      CO(1) => \tmp_len0_carry__1_n_2\,
      CO(0) => \tmp_len0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(12 downto 9),
      O(3 downto 0) => tmp_len0(12 downto 9),
      S(3) => fifo_wreq_n_98,
      S(2) => fifo_wreq_n_99,
      S(1) => fifo_wreq_n_100,
      S(0) => fifo_wreq_n_101
    );
\tmp_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__1_n_0\,
      CO(3) => \tmp_len0_carry__2_n_0\,
      CO(2) => \tmp_len0_carry__2_n_1\,
      CO(1) => \tmp_len0_carry__2_n_2\,
      CO(0) => \tmp_len0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(16 downto 13),
      O(3 downto 0) => tmp_len0(16 downto 13),
      S(3) => fifo_wreq_n_102,
      S(2) => fifo_wreq_n_103,
      S(1) => fifo_wreq_n_104,
      S(0) => fifo_wreq_n_105
    );
\tmp_len0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__2_n_0\,
      CO(3) => \tmp_len0_carry__3_n_0\,
      CO(2) => \tmp_len0_carry__3_n_1\,
      CO(1) => \tmp_len0_carry__3_n_2\,
      CO(0) => \tmp_len0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wreq_len(20 downto 17),
      O(3 downto 0) => tmp_len0(20 downto 17),
      S(3) => fifo_wreq_n_106,
      S(2) => fifo_wreq_n_107,
      S(1) => fifo_wreq_n_108,
      S(0) => fifo_wreq_n_109
    );
\tmp_len0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_len0_carry__3_n_0\,
      CO(3 downto 1) => \NLW_tmp_len0_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_len0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wreq_len(21),
      O(3 downto 2) => \NLW_tmp_len0_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_len0(30),
      O(0) => tmp_len0(21),
      S(3 downto 1) => B"001",
      S(0) => fifo_wreq_n_110
    );
\tmp_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(0),
      Q => \^tmp_len_reg[30]_0\(0),
      R => SR(0)
    );
\tmp_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(10),
      Q => \^tmp_len_reg[30]_0\(10),
      R => SR(0)
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(11),
      Q => \^tmp_len_reg[30]_0\(11),
      R => SR(0)
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(12),
      Q => \^tmp_len_reg[30]_0\(12),
      R => SR(0)
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(13),
      Q => \^tmp_len_reg[30]_0\(13),
      R => SR(0)
    );
\tmp_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(14),
      Q => \^tmp_len_reg[30]_0\(14),
      R => SR(0)
    );
\tmp_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(15),
      Q => \^tmp_len_reg[30]_0\(15),
      R => SR(0)
    );
\tmp_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(16),
      Q => \^tmp_len_reg[30]_0\(16),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(17),
      Q => \^tmp_len_reg[30]_0\(17),
      R => SR(0)
    );
\tmp_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(18),
      Q => \^tmp_len_reg[30]_0\(18),
      R => SR(0)
    );
\tmp_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(19),
      Q => \^tmp_len_reg[30]_0\(19),
      R => SR(0)
    );
\tmp_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(1),
      Q => \^tmp_len_reg[30]_0\(1),
      R => SR(0)
    );
\tmp_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(20),
      Q => \^tmp_len_reg[30]_0\(20),
      R => SR(0)
    );
\tmp_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(21),
      Q => \^tmp_len_reg[30]_0\(21),
      R => SR(0)
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(2),
      Q => \^tmp_len_reg[30]_0\(2),
      R => SR(0)
    );
\tmp_len_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(30),
      Q => \^tmp_len_reg[30]_0\(22),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(3),
      Q => \^tmp_len_reg[30]_0\(3),
      R => SR(0)
    );
\tmp_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(4),
      Q => \^tmp_len_reg[30]_0\(4),
      R => SR(0)
    );
\tmp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(5),
      Q => \^tmp_len_reg[30]_0\(5),
      R => SR(0)
    );
\tmp_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(6),
      Q => \^tmp_len_reg[30]_0\(6),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(7),
      Q => \^tmp_len_reg[30]_0\(7),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(8),
      Q => \^tmp_len_reg[30]_0\(8),
      R => SR(0)
    );
\tmp_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(9),
      Q => \^tmp_len_reg[30]_0\(9),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_111,
      Q => \^tmp_valid\,
      R => SR(0)
    );
user_resp: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized3\
     port map (
      Q(0) => Q(1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1(1 downto 0) => \mOutPtr_reg[0]\(1 downto 0),
      full_n_reg_0 => \^ursp_ready\,
      full_n_reg_1 => full_n_reg_1,
      gmem2_BVALID => gmem2_BVALID,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      p_4_in => p_4_in,
      \wrsp_read__0\ => \wrsp_read__0\,
      wrsp_type => \^wrsp_type\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_throttle is
  port (
    AWREADY_Dummy_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \last_cnt_reg[1]_0\ : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    WVALID_Dummy_reg : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    \dout_reg[36]\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \dout_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_throttle;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_throttle is
  signal data_fifo_n_41 : STD_LOGIC;
  signal data_fifo_n_42 : STD_LOGIC;
  signal data_fifo_n_43 : STD_LOGIC;
  signal data_fifo_n_44 : STD_LOGIC;
  signal data_fifo_n_45 : STD_LOGIC;
  signal data_fifo_n_46 : STD_LOGIC;
  signal flying_req0 : STD_LOGIC;
  signal flying_req_reg_n_0 : STD_LOGIC;
  signal \last_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal last_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \req_en__0\ : STD_LOGIC;
  signal req_fifo_n_10 : STD_LOGIC;
  signal req_fifo_n_11 : STD_LOGIC;
  signal req_fifo_n_12 : STD_LOGIC;
  signal req_fifo_n_13 : STD_LOGIC;
  signal req_fifo_n_14 : STD_LOGIC;
  signal req_fifo_n_15 : STD_LOGIC;
  signal req_fifo_n_16 : STD_LOGIC;
  signal req_fifo_n_17 : STD_LOGIC;
  signal req_fifo_n_18 : STD_LOGIC;
  signal req_fifo_n_19 : STD_LOGIC;
  signal req_fifo_n_2 : STD_LOGIC;
  signal req_fifo_n_20 : STD_LOGIC;
  signal req_fifo_n_21 : STD_LOGIC;
  signal req_fifo_n_22 : STD_LOGIC;
  signal req_fifo_n_23 : STD_LOGIC;
  signal req_fifo_n_24 : STD_LOGIC;
  signal req_fifo_n_25 : STD_LOGIC;
  signal req_fifo_n_26 : STD_LOGIC;
  signal req_fifo_n_27 : STD_LOGIC;
  signal req_fifo_n_28 : STD_LOGIC;
  signal req_fifo_n_29 : STD_LOGIC;
  signal req_fifo_n_3 : STD_LOGIC;
  signal req_fifo_n_30 : STD_LOGIC;
  signal req_fifo_n_31 : STD_LOGIC;
  signal req_fifo_n_32 : STD_LOGIC;
  signal req_fifo_n_33 : STD_LOGIC;
  signal req_fifo_n_34 : STD_LOGIC;
  signal req_fifo_n_35 : STD_LOGIC;
  signal req_fifo_n_36 : STD_LOGIC;
  signal req_fifo_n_37 : STD_LOGIC;
  signal req_fifo_n_38 : STD_LOGIC;
  signal req_fifo_n_39 : STD_LOGIC;
  signal req_fifo_n_4 : STD_LOGIC;
  signal req_fifo_n_40 : STD_LOGIC;
  signal req_fifo_n_41 : STD_LOGIC;
  signal req_fifo_n_42 : STD_LOGIC;
  signal req_fifo_n_43 : STD_LOGIC;
  signal req_fifo_n_44 : STD_LOGIC;
  signal req_fifo_n_45 : STD_LOGIC;
  signal req_fifo_n_46 : STD_LOGIC;
  signal req_fifo_n_47 : STD_LOGIC;
  signal req_fifo_n_48 : STD_LOGIC;
  signal req_fifo_n_49 : STD_LOGIC;
  signal req_fifo_n_5 : STD_LOGIC;
  signal req_fifo_n_50 : STD_LOGIC;
  signal req_fifo_n_51 : STD_LOGIC;
  signal req_fifo_n_52 : STD_LOGIC;
  signal req_fifo_n_53 : STD_LOGIC;
  signal req_fifo_n_54 : STD_LOGIC;
  signal req_fifo_n_55 : STD_LOGIC;
  signal req_fifo_n_56 : STD_LOGIC;
  signal req_fifo_n_57 : STD_LOGIC;
  signal req_fifo_n_58 : STD_LOGIC;
  signal req_fifo_n_59 : STD_LOGIC;
  signal req_fifo_n_6 : STD_LOGIC;
  signal req_fifo_n_60 : STD_LOGIC;
  signal req_fifo_n_61 : STD_LOGIC;
  signal req_fifo_n_62 : STD_LOGIC;
  signal req_fifo_n_63 : STD_LOGIC;
  signal req_fifo_n_64 : STD_LOGIC;
  signal req_fifo_n_65 : STD_LOGIC;
  signal req_fifo_n_66 : STD_LOGIC;
  signal req_fifo_n_67 : STD_LOGIC;
  signal req_fifo_n_7 : STD_LOGIC;
  signal req_fifo_n_8 : STD_LOGIC;
  signal req_fifo_n_9 : STD_LOGIC;
  signal req_fifo_valid : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_ready : STD_LOGIC;
begin
data_fifo: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized8\
     port map (
      D(3) => data_fifo_n_42,
      D(2) => data_fifo_n_43,
      D(1) => data_fifo_n_44,
      D(0) => data_fifo_n_45,
      E(0) => data_fifo_n_41,
      Q(36 downto 0) => Q(36 downto 0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      \data_p2_reg[2]\ => rs_req_n_1,
      dout_vld_reg_0(0) => flying_req0,
      flying_req_reg => flying_req_reg_n_0,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => full_n_reg_1,
      \in\(36) => \dout_reg[36]\,
      \in\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      \last_cnt_reg[1]\ => \last_cnt_reg[1]_0\,
      \last_cnt_reg[4]\(4 downto 1) => last_cnt_reg(4 downto 1),
      \last_cnt_reg[4]\(0) => \last_cnt_reg__0\(0),
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WREADY_0 => data_fifo_n_46,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready,
      wdata_valid => wdata_valid
    );
flying_req_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_fifo_n_46,
      Q => flying_req_reg_n_0,
      R => SR(0)
    );
\last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_cnt_reg__0\(0),
      O => \last_cnt[0]_i_1_n_0\
    );
\last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_41,
      D => \last_cnt[0]_i_1_n_0\,
      Q => \last_cnt_reg__0\(0),
      R => SR(0)
    );
\last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_41,
      D => data_fifo_n_45,
      Q => last_cnt_reg(1),
      R => SR(0)
    );
\last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_41,
      D => data_fifo_n_44,
      Q => last_cnt_reg(2),
      R => SR(0)
    );
\last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_41,
      D => data_fifo_n_43,
      Q => last_cnt_reg(3),
      R => SR(0)
    );
\last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_41,
      D => data_fifo_n_42,
      Q => last_cnt_reg(4),
      R => SR(0)
    );
req_fifo: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized7\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(65) => req_fifo_n_2,
      Q(64) => req_fifo_n_3,
      Q(63) => req_fifo_n_4,
      Q(62) => req_fifo_n_5,
      Q(61) => req_fifo_n_6,
      Q(60) => req_fifo_n_7,
      Q(59) => req_fifo_n_8,
      Q(58) => req_fifo_n_9,
      Q(57) => req_fifo_n_10,
      Q(56) => req_fifo_n_11,
      Q(55) => req_fifo_n_12,
      Q(54) => req_fifo_n_13,
      Q(53) => req_fifo_n_14,
      Q(52) => req_fifo_n_15,
      Q(51) => req_fifo_n_16,
      Q(50) => req_fifo_n_17,
      Q(49) => req_fifo_n_18,
      Q(48) => req_fifo_n_19,
      Q(47) => req_fifo_n_20,
      Q(46) => req_fifo_n_21,
      Q(45) => req_fifo_n_22,
      Q(44) => req_fifo_n_23,
      Q(43) => req_fifo_n_24,
      Q(42) => req_fifo_n_25,
      Q(41) => req_fifo_n_26,
      Q(40) => req_fifo_n_27,
      Q(39) => req_fifo_n_28,
      Q(38) => req_fifo_n_29,
      Q(37) => req_fifo_n_30,
      Q(36) => req_fifo_n_31,
      Q(35) => req_fifo_n_32,
      Q(34) => req_fifo_n_33,
      Q(33) => req_fifo_n_34,
      Q(32) => req_fifo_n_35,
      Q(31) => req_fifo_n_36,
      Q(30) => req_fifo_n_37,
      Q(29) => req_fifo_n_38,
      Q(28) => req_fifo_n_39,
      Q(27) => req_fifo_n_40,
      Q(26) => req_fifo_n_41,
      Q(25) => req_fifo_n_42,
      Q(24) => req_fifo_n_43,
      Q(23) => req_fifo_n_44,
      Q(22) => req_fifo_n_45,
      Q(21) => req_fifo_n_46,
      Q(20) => req_fifo_n_47,
      Q(19) => req_fifo_n_48,
      Q(18) => req_fifo_n_49,
      Q(17) => req_fifo_n_50,
      Q(16) => req_fifo_n_51,
      Q(15) => req_fifo_n_52,
      Q(14) => req_fifo_n_53,
      Q(13) => req_fifo_n_54,
      Q(12) => req_fifo_n_55,
      Q(11) => req_fifo_n_56,
      Q(10) => req_fifo_n_57,
      Q(9) => req_fifo_n_58,
      Q(8) => req_fifo_n_59,
      Q(7) => req_fifo_n_60,
      Q(6) => req_fifo_n_61,
      Q(5) => req_fifo_n_62,
      Q(4) => req_fifo_n_63,
      Q(3) => req_fifo_n_64,
      Q(2) => req_fifo_n_65,
      Q(1) => req_fifo_n_66,
      Q(0) => req_fifo_n_67,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      full_n_reg_0 => AWREADY_Dummy_0,
      \in\(65 downto 0) => \in\(65 downto 0),
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
rs_req: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized0\
     port map (
      D(65) => req_fifo_n_2,
      D(64) => req_fifo_n_3,
      D(63) => req_fifo_n_4,
      D(62) => req_fifo_n_5,
      D(61) => req_fifo_n_6,
      D(60) => req_fifo_n_7,
      D(59) => req_fifo_n_8,
      D(58) => req_fifo_n_9,
      D(57) => req_fifo_n_10,
      D(56) => req_fifo_n_11,
      D(55) => req_fifo_n_12,
      D(54) => req_fifo_n_13,
      D(53) => req_fifo_n_14,
      D(52) => req_fifo_n_15,
      D(51) => req_fifo_n_16,
      D(50) => req_fifo_n_17,
      D(49) => req_fifo_n_18,
      D(48) => req_fifo_n_19,
      D(47) => req_fifo_n_20,
      D(46) => req_fifo_n_21,
      D(45) => req_fifo_n_22,
      D(44) => req_fifo_n_23,
      D(43) => req_fifo_n_24,
      D(42) => req_fifo_n_25,
      D(41) => req_fifo_n_26,
      D(40) => req_fifo_n_27,
      D(39) => req_fifo_n_28,
      D(38) => req_fifo_n_29,
      D(37) => req_fifo_n_30,
      D(36) => req_fifo_n_31,
      D(35) => req_fifo_n_32,
      D(34) => req_fifo_n_33,
      D(33) => req_fifo_n_34,
      D(32) => req_fifo_n_35,
      D(31) => req_fifo_n_36,
      D(30) => req_fifo_n_37,
      D(29) => req_fifo_n_38,
      D(28) => req_fifo_n_39,
      D(27) => req_fifo_n_40,
      D(26) => req_fifo_n_41,
      D(25) => req_fifo_n_42,
      D(24) => req_fifo_n_43,
      D(23) => req_fifo_n_44,
      D(22) => req_fifo_n_45,
      D(21) => req_fifo_n_46,
      D(20) => req_fifo_n_47,
      D(19) => req_fifo_n_48,
      D(18) => req_fifo_n_49,
      D(17) => req_fifo_n_50,
      D(16) => req_fifo_n_51,
      D(15) => req_fifo_n_52,
      D(14) => req_fifo_n_53,
      D(13) => req_fifo_n_54,
      D(12) => req_fifo_n_55,
      D(11) => req_fifo_n_56,
      D(10) => req_fifo_n_57,
      D(9) => req_fifo_n_58,
      D(8) => req_fifo_n_59,
      D(7) => req_fifo_n_60,
      D(6) => req_fifo_n_61,
      D(5) => req_fifo_n_62,
      D(4) => req_fifo_n_63,
      D(3) => req_fifo_n_64,
      D(2) => req_fifo_n_65,
      D(1) => req_fifo_n_66,
      D(0) => req_fifo_n_67,
      E(0) => flying_req0,
      Q(3 downto 0) => last_cnt_reg(4 downto 1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \last_cnt_reg[4]\ => rs_req_n_1,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_AxiStream2Mat is
  port (
    icmp_ln1071_reg_756 : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_entry_proc3_U0_ap_ready_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_ready : in STD_LOGIC;
    AxiStream2Mat_U0_ap_start : in STD_LOGIC;
    ldata_empty_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    rows_c_empty_n : in STD_LOGIC;
    cols_c_empty_n : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \shl_ln1071_reg_774_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_AxiStream2Mat;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_AxiStream2Mat is
  signal AxiStream2MatStream_2_U0_ap_start : STD_LOGIC;
  signal AxiStream2MatStream_2_U0_cols_bound_per_npc_read : STD_LOGIC;
  signal AxiStream2MatStream_2_U0_n_3 : STD_LOGIC;
  signal AxiStream2MatStream_2_U0_n_7 : STD_LOGIC;
  signal AxiStream2MatStream_2_U0_n_8 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_sync_reg_entry_proc3_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_c_empty_n_1 : STD_LOGIC;
  signal cols_c_full_n : STD_LOGIC;
  signal last_blk_pxl_width_U0_ap_continue : STD_LOGIC;
  signal last_blk_pxl_width_U0_n_1 : STD_LOGIC;
  signal last_blk_width_channel_U_n_1 : STD_LOGIC;
  signal last_blk_width_channel_U_n_2 : STD_LOGIC;
  signal last_blk_width_channel_U_n_4 : STD_LOGIC;
  signal last_blk_width_channel_U_n_5 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal rows_c_U_n_3 : STD_LOGIC;
  signal rows_c_U_n_4 : STD_LOGIC;
  signal rows_c_U_n_5 : STD_LOGIC;
  signal rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_c_empty_n_0 : STD_LOGIC;
begin
  push <= \^push\;
AxiStream2MatStream_2_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_AxiStream2MatStream_2_s
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      AxiStream2MatStream_2_U0_cols_bound_per_npc_read => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      D(7 downto 0) => D(7 downto 0),
      Q(0) => AxiStream2MatStream_2_U0_n_7,
      \SRL_SIG_reg[1][0]\(2 downto 0) => \SRL_SIG_reg[1][0]\(2 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\ => AxiStream2MatStream_2_U0_n_3,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => ap_done_reg_reg,
      \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
      buff0_reg(31 downto 0) => rows_c_dout(31 downto 0),
      cols_c_empty_n_1 => cols_c_empty_n_1,
      empty_n_reg => AxiStream2MatStream_2_U0_n_8,
      grp_Axi2Mat_fu_84_ap_ready => grp_Axi2Mat_fu_84_ap_ready,
      icmp_ln1071_reg_756 => icmp_ln1071_reg_756,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \last_blk_width_read_reg_110_reg[3]_0\ => last_blk_width_channel_U_n_1,
      \last_blk_width_read_reg_110_reg[3]_1\ => last_blk_width_channel_U_n_5,
      \last_blk_width_read_reg_110_reg[3]_2\ => last_blk_width_channel_U_n_4,
      \last_blk_width_read_reg_110_reg[3]_3\ => last_blk_width_channel_U_n_2,
      ldata_empty_n => ldata_empty_n,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \out\(31 downto 0) => cols_c_dout(31 downto 0),
      push_0 => push_0,
      push_1 => push_1,
      rows_c_empty_n_0 => rows_c_empty_n_0,
      \shl_ln1071_reg_774_reg[7]\(0) => \shl_ln1071_reg_774_reg[7]\(0)
    );
ap_sync_reg_entry_proc3_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rows_c_U_n_5,
      Q => ap_sync_reg_entry_proc3_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rows_c_U_n_4,
      Q => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0,
      R => '0'
    );
cols_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S
     port map (
      AxiStream2MatStream_2_U0_cols_bound_per_npc_read => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      E(0) => rows_c_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_empty_n_1 => cols_c_empty_n_1,
      cols_c_full_n => cols_c_full_n,
      \out\(31 downto 0) => cols_c_dout(31 downto 0),
      sel => \^push\,
      tmp_product(31 downto 0) => tmp_product(31 downto 0)
    );
last_blk_pxl_width_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width
     port map (
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      \SRL_SIG_reg[0][3]\ => last_blk_width_channel_U_n_1,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      last_blk_pxl_width_U0_ap_continue => last_blk_pxl_width_U0_ap_continue,
      \return_r_preg_reg[3]_0\ => last_blk_pxl_width_U0_n_1,
      \return_r_preg_reg[3]_1\ => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0
    );
last_blk_width_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S
     port map (
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      \SRL_SIG_reg[0][3]\ => last_blk_width_channel_U_n_1,
      \SRL_SIG_reg[0][3]_0\ => last_blk_pxl_width_U0_n_1,
      \SRL_SIG_reg[1][3]\ => last_blk_width_channel_U_n_2,
      \SRL_SIG_reg[1][3]_0\ => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n_inv => ap_rst_n_inv,
      last_blk_pxl_width_U0_ap_continue => last_blk_pxl_width_U0_ap_continue,
      \mOutPtr_reg[0]_0\ => last_blk_width_channel_U_n_4,
      \mOutPtr_reg[0]_1\ => AxiStream2MatStream_2_U0_n_8,
      \mOutPtr_reg[2]_0\ => last_blk_width_channel_U_n_5,
      \mOutPtr_reg[2]_1\ => AxiStream2MatStream_2_U0_n_3
    );
rows_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_21
     port map (
      AxiStream2MatStream_2_U0_ap_start => AxiStream2MatStream_2_U0_ap_start,
      AxiStream2MatStream_2_U0_cols_bound_per_npc_read => AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      E(0) => rows_c_U_n_3,
      Q(0) => AxiStream2MatStream_2_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_0 => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rows_c_U_n_4,
      ap_rst_n_1 => rows_c_U_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_entry_proc3_U0_ap_ready => ap_sync_reg_entry_proc3_U0_ap_ready,
      ap_sync_reg_entry_proc3_U0_ap_ready_reg => ap_sync_reg_entry_proc3_U0_ap_ready_reg_0,
      ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg => ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0,
      cols_c_empty_n => cols_c_empty_n,
      cols_c_empty_n_1 => cols_c_empty_n_1,
      cols_c_full_n => cols_c_full_n,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => rows_c_dout(31 downto 0),
      rows_c_empty_n => rows_c_empty_n,
      rows_c_empty_n_0 => rows_c_empty_n_0,
      sel => \^push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Mat2AxiStream is
  port (
    \icmp_ln1301_reg_437_reg[0]\ : out STD_LOGIC;
    icmp_ln1315_reg_446 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_ready : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_addrbound_U0_ap_ready : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg_reg_0 : in STD_LOGIC;
    dout_c_full_n : in STD_LOGIC;
    ap_sync_reg_Mat2AxiStream_U0_ap_ready : in STD_LOGIC;
    ldata_full_n : in STD_LOGIC;
    bound_reg_169_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_Mat2AxiStream;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Mat2AxiStream is
  signal MatStream2AxiStream_2_U0_ap_start : STD_LOGIC;
  signal MatStream2AxiStream_2_U0_n_8 : STD_LOGIC;
  signal MatStream2AxiStream_2_U0_n_9 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_c_empty_n : STD_LOGIC;
  signal cols_c_full_n : STD_LOGIC;
  signal last_blk_pxl_width_1_U0_ap_continue : STD_LOGIC;
  signal last_blk_pxl_width_1_U0_n_4 : STD_LOGIC;
  signal last_blk_pxl_width_1_U0_n_5 : STD_LOGIC;
  signal last_blk_pxl_width_1_U0_n_7 : STD_LOGIC;
  signal last_blk_width_channel_U_n_1 : STD_LOGIC;
  signal last_blk_width_channel_U_n_3 : STD_LOGIC;
  signal last_blk_width_channel_U_n_4 : STD_LOGIC;
  signal last_blk_width_channel_dout : STD_LOGIC_VECTOR ( 3 to 3 );
  signal push_1 : STD_LOGIC;
  signal rows_c_U_n_3 : STD_LOGIC;
  signal rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rows_c_empty_n : STD_LOGIC;
begin
MatStream2AxiStream_2_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_MatStream2AxiStream_2_s
     port map (
      D(7 downto 0) => D(7 downto 0),
      MatStream2AxiStream_2_U0_ap_start => MatStream2AxiStream_2_U0_ap_start,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => MatStream2AxiStream_2_U0_n_8,
      \ap_CS_fsm_reg[0]_0\(0) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[3]_0\ => MatStream2AxiStream_2_U0_n_9,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bound_reg_169_reg_0(15 downto 0) => rows_c_dout(15 downto 0),
      cols_c_empty_n => cols_c_empty_n,
      \icmp_ln1301_reg_437_reg[0]\ => \icmp_ln1301_reg_437_reg[0]\,
      icmp_ln1315_reg_446 => icmp_ln1315_reg_446,
      last_blk_width_channel_dout(0) => last_blk_width_channel_dout(3),
      ldata_full_n => ldata_full_n,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      \mOutPtr_reg[0]_1\(0) => grp_Mat2Axi_fu_62_ap_start_reg_reg(1),
      \out\(31 downto 0) => cols_c_dout(31 downto 0),
      out_mat_data_empty_n => out_mat_data_empty_n,
      push => push,
      push_0 => push_0,
      rows_c_empty_n => rows_c_empty_n
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => last_blk_pxl_width_1_U0_n_5,
      Q => ap_sync_reg_entry_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => last_blk_pxl_width_1_U0_n_4,
      Q => ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0,
      R => '0'
    );
cols_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d3_S_x
     port map (
      E(0) => rows_c_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_empty_n => cols_c_empty_n,
      cols_c_full_n => cols_c_full_n,
      empty_n_reg_0(0) => ap_NS_fsm(1),
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => cols_c_dout(31 downto 0),
      push => push_1
    );
last_blk_pxl_width_1_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_last_blk_pxl_width_1
     port map (
      Q(0) => Q(0),
      \SRL_SIG_reg[0][3]\ => last_blk_width_channel_U_n_4,
      \SRL_SIG_reg[0][3]_0\ => last_blk_width_channel_U_n_1,
      \ap_CS_fsm_reg[2]\ => grp_Mat2Axi_fu_62_ap_ready,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => ap_done_reg_reg,
      ap_done_reg_reg_1 => last_blk_width_channel_U_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => last_blk_pxl_width_1_U0_n_4,
      ap_rst_n_1 => last_blk_pxl_width_1_U0_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_entry_proc_U0_ap_ready => ap_sync_entry_proc_U0_ap_ready,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      ap_sync_reg_addrbound_U0_ap_ready => ap_sync_reg_addrbound_U0_ap_ready,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
      dout_c_full_n => dout_c_full_n,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      grp_Mat2Axi_fu_62_ap_start_reg_reg => grp_Mat2Axi_fu_62_ap_start_reg_reg_0,
      grp_Mat2Axi_fu_62_ap_start_reg_reg_0(1 downto 0) => grp_Mat2Axi_fu_62_ap_start_reg_reg(1 downto 0),
      last_blk_pxl_width_1_U0_ap_continue => last_blk_pxl_width_1_U0_ap_continue,
      \return_r_preg_reg[3]_0\ => last_blk_pxl_width_1_U0_n_7,
      \return_r_preg_reg[3]_1\ => ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0
    );
last_blk_width_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w4_d2_S_x
     port map (
      MatStream2AxiStream_2_U0_ap_start => MatStream2AxiStream_2_U0_ap_start,
      Q(0) => ap_CS_fsm_state4,
      \SRL_SIG_reg[0][3]\ => last_blk_width_channel_U_n_1,
      \SRL_SIG_reg[0][3]_0\ => last_blk_pxl_width_1_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg => last_blk_width_channel_U_n_4,
      full_n_reg_0 => last_blk_width_channel_U_n_3,
      full_n_reg_1 => MatStream2AxiStream_2_U0_n_9,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      last_blk_pxl_width_1_U0_ap_continue => last_blk_pxl_width_1_U0_ap_continue,
      last_blk_width_channel_dout(0) => last_blk_width_channel_dout(3)
    );
rows_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w16_d3_S
     port map (
      E(0) => rows_c_U_n_3,
      MatStream2AxiStream_2_U0_ap_start => MatStream2AxiStream_2_U0_ap_start,
      Q(0) => MatStream2AxiStream_2_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_entry_proc_U0_ap_ready => ap_sync_entry_proc_U0_ap_ready,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready => ap_sync_reg_entry_proc_U0_ap_ready,
      bound_reg_169_reg(15 downto 0) => bound_reg_169_reg(15 downto 0),
      cols_c_empty_n => cols_c_empty_n,
      cols_c_full_n => cols_c_full_n,
      empty_n_reg_0(0) => ap_NS_fsm(1),
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      \out\(15 downto 0) => rows_c_dout(15 downto 0),
      push => push_1,
      rows_c_empty_n => rows_c_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi is
  port (
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem1_ARREADY : out STD_LOGIC;
    gmem1_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    pop : out STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal burst_end : STD_LOGIC;
  signal \bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal load_unit_n_3 : STD_LOGIC;
  signal \rreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
begin
bus_read: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(32 downto 0) => D(32 downto 0),
      Q(32) => burst_end,
      Q(31 downto 0) => RDATA_Dummy(31 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[63]\(63 downto 0) => ARADDR_Dummy(63 downto 0),
      \data_p2_reg[95]\(22) => ARLEN_Dummy(25),
      \data_p2_reg[95]\(21 downto 0) => ARLEN_Dummy(21 downto 0),
      din(0) => RLAST_Dummy(0),
      load_p2 => \rreq_burst_conv/rs_req/load_p2\,
      m_axi_gmem1_ARADDR(61 downto 0) => m_axi_gmem1_ARADDR(61 downto 0),
      m_axi_gmem1_ARLEN(3 downto 0) => m_axi_gmem1_ARLEN(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => load_unit_n_3,
      \state_reg[0]\(0) => RVALID_Dummy
    );
bus_write: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID
    );
load_unit: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => pop,
      Q(63 downto 0) => ARADDR_Dummy(63 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg[31]\,
      \bus_wide_gen.data_buf_reg[7]_0\(7 downto 0) => Q(7 downto 0),
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      din(33) => burst_end,
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_RVALID => gmem1_RVALID,
      \in\(85 downto 0) => \in\(85 downto 0),
      load_p2 => \rreq_burst_conv/rs_req/load_p2\,
      \mOutPtr_reg[3]\(0) => E(0),
      \mOutPtr_reg[6]\(0) => RVALID_Dummy,
      push => push,
      push_0 => \buff_rdata/push\,
      \tmp_len_reg[25]_0\(22) => ARLEN_Dummy(25),
      \tmp_len_reg[25]_0\(21 downto 0) => ARLEN_Dummy(21 downto 0),
      tmp_valid_reg_0 => load_unit_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : out STD_LOGIC;
    AWREADY_Dummy : out STD_LOGIC;
    burst_valid : out STD_LOGIC;
    WREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    WVALID_Dummy_reg_0 : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    \bus_wide_gen.first_pad\ : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    \bus_wide_gen.offset_full_n\ : in STD_LOGIC;
    tmp_valid : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[89]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \bus_wide_gen.last_pad__0\ : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    WDATA_Dummy : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WSTRB_Dummy : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_write;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_write is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy_0 : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_0 : STD_LOGIC;
  signal \^wready_dummy\ : STD_LOGIC;
  signal \^wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \^burst_valid\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_n_1 : STD_LOGIC;
  signal fifo_burst_n_3 : STD_LOGIC;
  signal fifo_burst_n_7 : STD_LOGIC;
  signal fifo_burst_n_8 : STD_LOGIC;
  signal \len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_burst_conv_n_70 : STD_LOGIC;
  signal wreq_burst_conv_n_72 : STD_LOGIC;
  signal wreq_throttle_n_41 : STD_LOGIC;
  signal wreq_throttle_n_42 : STD_LOGIC;
  signal wreq_throttle_n_43 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_3\ : label is "soft_lutpair440";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  WREADY_Dummy <= \^wready_dummy\;
  WVALID_Dummy_reg_0 <= \^wvalid_dummy_reg_0\;
  burst_valid <= \^burst_valid\;
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_7,
      Q => WLAST_Dummy_reg_n_0,
      R => \^sr\(0)
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => wreq_throttle_n_41,
      Q => \^wvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(0),
      Q => \data_buf_reg_n_0_[0]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(10),
      Q => \data_buf_reg_n_0_[10]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(11),
      Q => \data_buf_reg_n_0_[11]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(12),
      Q => \data_buf_reg_n_0_[12]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(13),
      Q => \data_buf_reg_n_0_[13]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(14),
      Q => \data_buf_reg_n_0_[14]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(15),
      Q => \data_buf_reg_n_0_[15]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(16),
      Q => \data_buf_reg_n_0_[16]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(17),
      Q => \data_buf_reg_n_0_[17]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(18),
      Q => \data_buf_reg_n_0_[18]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(19),
      Q => \data_buf_reg_n_0_[19]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(1),
      Q => \data_buf_reg_n_0_[1]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(20),
      Q => \data_buf_reg_n_0_[20]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(21),
      Q => \data_buf_reg_n_0_[21]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(22),
      Q => \data_buf_reg_n_0_[22]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(23),
      Q => \data_buf_reg_n_0_[23]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(24),
      Q => \data_buf_reg_n_0_[24]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(25),
      Q => \data_buf_reg_n_0_[25]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(26),
      Q => \data_buf_reg_n_0_[26]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(27),
      Q => \data_buf_reg_n_0_[27]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(28),
      Q => \data_buf_reg_n_0_[28]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(29),
      Q => \data_buf_reg_n_0_[29]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(2),
      Q => \data_buf_reg_n_0_[2]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(30),
      Q => \data_buf_reg_n_0_[30]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(31),
      Q => \data_buf_reg_n_0_[31]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(3),
      Q => \data_buf_reg_n_0_[3]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(4),
      Q => \data_buf_reg_n_0_[4]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(5),
      Q => \data_buf_reg_n_0_[5]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(6),
      Q => \data_buf_reg_n_0_[6]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(7),
      Q => \data_buf_reg_n_0_[7]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(8),
      Q => \data_buf_reg_n_0_[8]\,
      R => wreq_throttle_n_42
    );
\data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WDATA_Dummy(9),
      Q => \data_buf_reg_n_0_[9]\,
      R => wreq_throttle_n_42
    );
fifo_burst: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized6\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => p_3_in,
      Q(7 downto 0) => len_cnt_reg(7 downto 0),
      SR(0) => \^sr\(0),
      WLAST_Dummy_reg => \^wvalid_dummy_reg_0\,
      WLAST_Dummy_reg_0 => \^wready_dummy\,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_n_0,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_burst_n_8,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.last_pad__0\ => \bus_wide_gen.last_pad__0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout_vld_reg_0 => \^burst_valid\,
      empty_n_reg_0 => fifo_burst_n_3,
      full_n_reg_0 => fifo_burst_n_1,
      \in\(3 downto 0) => ost_ctrl_len(3 downto 0),
      \mOutPtr_reg[4]_0\ => wreq_burst_conv_n_70,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      p_12_in => p_12_in,
      p_8_in => p_8_in,
      pop => pop,
      push => push,
      \raddr_reg[0]_0\ => wreq_burst_conv_n_72
    );
fifo_resp: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_fifo__parameterized2_15\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0 => need_wrsp,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      p_4_in => p_4_in,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => p_0_in(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => p_0_in(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => p_0_in(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(3),
      O => p_0_in(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      O => p_0_in(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(4),
      I1 => len_cnt_reg(2),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(3),
      I5 => len_cnt_reg(5),
      O => p_0_in(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_0\,
      I1 => len_cnt_reg(6),
      O => p_0_in(6)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => len_cnt_reg(6),
      I1 => \len_cnt[7]_i_4_n_0\,
      I2 => len_cnt_reg(7),
      O => p_0_in(7)
    );
\len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => len_cnt_reg(4),
      I1 => len_cnt_reg(2),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(3),
      I5 => len_cnt_reg(5),
      O => \len_cnt[7]_i_4_n_0\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_8
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_8
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_8
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_8
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_8
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_8
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_8
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => p_0_in(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_8
    );
rs_resp: entity work.\design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_reg_slice__parameterized1\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      p_4_in => p_4_in,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WSTRB_Dummy(0),
      Q => strb_buf(0),
      R => wreq_throttle_n_42
    );
\strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WSTRB_Dummy(1),
      Q => strb_buf(1),
      R => wreq_throttle_n_42
    );
\strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WSTRB_Dummy(2),
      Q => strb_buf(2),
      R => wreq_throttle_n_42
    );
\strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_throttle_n_43,
      D => WSTRB_Dummy(3),
      Q => strb_buf(3),
      R => wreq_throttle_n_42
    );
wreq_burst_conv: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_burst_converter
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      AWVALID_Dummy => AWVALID_Dummy,
      D(86 downto 64) => \data_p2_reg[89]\(22 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      E(0) => E(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \could_multi_bursts.sect_handling_reg_0\ => wreq_burst_conv_n_70,
      empty_n_reg => wreq_burst_conv_n_72,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      p_12_in => p_12_in,
      p_8_in => p_8_in,
      pop => pop,
      push => push,
      \raddr_reg[0]\ => fifo_burst_n_1,
      \raddr_reg[0]_0\ => fifo_burst_n_3,
      s_ready_t_reg => AWREADY_Dummy,
      \sect_len_buf_reg[3]_0\(3 downto 0) => ost_ctrl_len(3 downto 0),
      tmp_valid => tmp_valid
    );
wreq_throttle: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_throttle
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      AWVALID_Dummy => AWVALID_Dummy,
      Q(36 downto 0) => \dout_reg[36]\(36 downto 0),
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => \^burst_valid\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => wreq_throttle_n_42,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \dout_reg[35]\(35 downto 32) => strb_buf(3 downto 0),
      \dout_reg[35]\(31) => \data_buf_reg_n_0_[31]\,
      \dout_reg[35]\(30) => \data_buf_reg_n_0_[30]\,
      \dout_reg[35]\(29) => \data_buf_reg_n_0_[29]\,
      \dout_reg[35]\(28) => \data_buf_reg_n_0_[28]\,
      \dout_reg[35]\(27) => \data_buf_reg_n_0_[27]\,
      \dout_reg[35]\(26) => \data_buf_reg_n_0_[26]\,
      \dout_reg[35]\(25) => \data_buf_reg_n_0_[25]\,
      \dout_reg[35]\(24) => \data_buf_reg_n_0_[24]\,
      \dout_reg[35]\(23) => \data_buf_reg_n_0_[23]\,
      \dout_reg[35]\(22) => \data_buf_reg_n_0_[22]\,
      \dout_reg[35]\(21) => \data_buf_reg_n_0_[21]\,
      \dout_reg[35]\(20) => \data_buf_reg_n_0_[20]\,
      \dout_reg[35]\(19) => \data_buf_reg_n_0_[19]\,
      \dout_reg[35]\(18) => \data_buf_reg_n_0_[18]\,
      \dout_reg[35]\(17) => \data_buf_reg_n_0_[17]\,
      \dout_reg[35]\(16) => \data_buf_reg_n_0_[16]\,
      \dout_reg[35]\(15) => \data_buf_reg_n_0_[15]\,
      \dout_reg[35]\(14) => \data_buf_reg_n_0_[14]\,
      \dout_reg[35]\(13) => \data_buf_reg_n_0_[13]\,
      \dout_reg[35]\(12) => \data_buf_reg_n_0_[12]\,
      \dout_reg[35]\(11) => \data_buf_reg_n_0_[11]\,
      \dout_reg[35]\(10) => \data_buf_reg_n_0_[10]\,
      \dout_reg[35]\(9) => \data_buf_reg_n_0_[9]\,
      \dout_reg[35]\(8) => \data_buf_reg_n_0_[8]\,
      \dout_reg[35]\(7) => \data_buf_reg_n_0_[7]\,
      \dout_reg[35]\(6) => \data_buf_reg_n_0_[6]\,
      \dout_reg[35]\(5) => \data_buf_reg_n_0_[5]\,
      \dout_reg[35]\(4) => \data_buf_reg_n_0_[4]\,
      \dout_reg[35]\(3) => \data_buf_reg_n_0_[3]\,
      \dout_reg[35]\(2) => \data_buf_reg_n_0_[2]\,
      \dout_reg[35]\(1) => \data_buf_reg_n_0_[1]\,
      \dout_reg[35]\(0) => \data_buf_reg_n_0_[0]\,
      \dout_reg[36]\ => WLAST_Dummy_reg_n_0,
      full_n_reg => \^wready_dummy\,
      full_n_reg_0 => wreq_throttle_n_41,
      full_n_reg_1 => wreq_throttle_n_43,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      \last_cnt_reg[1]_0\ => \^wvalid_dummy_reg_0\,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      wdata_valid => wdata_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Axi2Mat is
  port (
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg : out STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg_reg : in STD_LOGIC;
    grp_Axi2Mat_fu_84_ap_start_reg : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_Axi2Mat;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Axi2Mat is
  signal Axi2AxiStream_U0_ldata_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Axi2AxiStream_U0_n_8 : STD_LOGIC;
  signal AxiStream2Mat_U0_ap_start : STD_LOGIC;
  signal AxiStream2Mat_U0_n_10 : STD_LOGIC;
  signal AxiStream2Mat_U0_n_4 : STD_LOGIC;
  signal AxiStream2Mat_U0_n_6 : STD_LOGIC;
  signal \^ap_done_reg_reg\ : STD_LOGIC;
  signal cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_c_empty_n : STD_LOGIC;
  signal cols_c_full_n : STD_LOGIC;
  signal grp_Axi2Mat_fu_84_ap_ready : STD_LOGIC;
  signal icmp_ln1071_reg_756 : STD_LOGIC;
  signal ldata_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ldata_empty_n : STD_LOGIC;
  signal ldata_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_c_empty_n : STD_LOGIC;
  signal rows_c_full_n : STD_LOGIC;
  signal shl_ln1071_fu_467_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal start_for_AxiStream2Mat_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
begin
  ap_done_reg_reg <= \^ap_done_reg_reg\;
Axi2AxiStream_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Axi2AxiStream
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0 => \^ap_done_reg_reg\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf_reg[31]\,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      cols_c_full_n => cols_c_full_n,
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_RVALID => gmem1_RVALID,
      \gmem1_addr_read_reg_131_reg[7]\(7 downto 0) => Axi2AxiStream_U0_ldata_din(7 downto 0),
      \gmem1_addr_read_reg_131_reg[7]_0\(7 downto 0) => \gmem1_addr_read_reg_131_reg[7]\(7 downto 0),
      grp_Axi2Mat_fu_84_ap_ready => grp_Axi2Mat_fu_84_ap_ready,
      grp_Axi2Mat_fu_84_ap_start_reg => grp_Axi2Mat_fu_84_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg_reg(1 downto 0) => \SRL_SIG_reg[1][0]\(2 downto 1),
      grp_Axi2Mat_fu_84_ap_start_reg_reg_0 => grp_Axi2Mat_fu_84_ap_start_reg_reg,
      \in\(21 downto 0) => \in\(21 downto 0),
      ldata_full_n => ldata_full_n,
      mul_ln1021_reg_179_reg_0(15 downto 0) => \SRL_SIG_reg[0][31]\(15 downto 0),
      pop => pop,
      push => push,
      push_0 => push_2,
      push_1 => push_1,
      push_2 => push_3,
      rows_c_full_n => rows_c_full_n,
      start_for_AxiStream2Mat_U0_full_n => start_for_AxiStream2Mat_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0(0) => Axi2AxiStream_U0_n_8
    );
AxiStream2Mat_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_AxiStream2Mat
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      D(7 downto 0) => ldata_dout(7 downto 0),
      \SRL_SIG_reg[1][0]\(2 downto 0) => \SRL_SIG_reg[1][0]\(2 downto 0),
      \ap_CS_fsm_reg[0]\ => grp_Axi2Mat_fu_84_ap_start_reg_reg,
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[3]\ => AxiStream2Mat_U0_n_6,
      ap_clk => ap_clk,
      ap_done_reg_reg => \^ap_done_reg_reg\,
      \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
      ap_sync_reg_entry_proc3_U0_ap_ready_reg_0 => AxiStream2Mat_U0_n_4,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
      cols_c_empty_n => cols_c_empty_n,
      grp_Axi2Mat_fu_84_ap_ready => grp_Axi2Mat_fu_84_ap_ready,
      icmp_ln1071_reg_756 => icmp_ln1071_reg_756,
      \in\(31 downto 0) => rows_c_dout(31 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      ldata_empty_n => ldata_empty_n,
      mOutPtr(0) => mOutPtr(0),
      \mOutPtr_reg[0]\ => AxiStream2Mat_U0_n_10,
      push => push_3,
      push_0 => push_0,
      push_1 => push_1,
      rows_c_empty_n => rows_c_empty_n,
      \shl_ln1071_reg_774_reg[7]\(0) => shl_ln1071_fu_467_p2(7),
      tmp_product(31 downto 0) => cols_c_dout(31 downto 0)
    );
cols_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S
     port map (
      E(0) => Axi2AxiStream_U0_n_8,
      \SRL_SIG_reg[0][31]\(31 downto 0) => cols_c_dout(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_c_empty_n => cols_c_empty_n,
      cols_c_full_n => cols_c_full_n,
      push => push_2,
      push_0 => push_3
    );
ldata_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => ldata_dout(7 downto 0),
      \SRL_SIG_reg[0][0]\(0) => shl_ln1071_fu_467_p2(7),
      \SRL_SIG_reg[0][7]\(7 downto 0) => Axi2AxiStream_U0_ldata_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln1071_reg_756 => icmp_ln1071_reg_756,
      ldata_empty_n => ldata_empty_n,
      ldata_full_n => ldata_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => AxiStream2Mat_U0_n_10,
      \mOutPtr_reg[2]_0\ => AxiStream2Mat_U0_n_6,
      push => push_1
    );
rows_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_19
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => Axi2AxiStream_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows_c_dout(31 downto 0),
      push => push_2,
      push_0 => push_3,
      rows_c_empty_n => rows_c_empty_n,
      rows_c_full_n => rows_c_full_n
    );
start_for_AxiStream2Mat_U0_U: entity work.design_1_threshold_accel_0_2_threshold_accel_start_for_AxiStream2Mat_U0
     port map (
      AxiStream2Mat_U0_ap_start => AxiStream2Mat_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Axi2Mat_fu_84_ap_start_reg => grp_Axi2Mat_fu_84_ap_start_reg,
      \mOutPtr_reg[1]_0\ => AxiStream2Mat_U0_n_4,
      start_for_AxiStream2Mat_U0_full_n => start_for_AxiStream2Mat_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Mat2Axi is
  port (
    \icmp_ln1301_reg_437_reg[0]\ : out STD_LOGIC;
    icmp_ln1315_reg_446 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr18_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    we : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 85 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gmem2_WREADY : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    grp_Mat2Axi_fu_62_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done : in STD_LOGIC;
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 : in STD_LOGIC;
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC;
    bound_reg_169_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_1_reg_93_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_Mat2Axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Mat2Axi is
  signal AxiStream2Axi_U0_ap_start : STD_LOGIC;
  signal AxiStream2Axi_U0_dout_read : STD_LOGIC;
  signal AxiStream2Axi_U0_n_100 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_11 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_18 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_19 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_85 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_86 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_87 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_88 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_89 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_90 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_91 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_92 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_93 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_94 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_95 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_96 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_97 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_98 : STD_LOGIC;
  signal AxiStream2Axi_U0_n_99 : STD_LOGIC;
  signal Mat2AxiStream_U0_n_17 : STD_LOGIC;
  signal Mat2Axi_Block_entry24_proc_U0_ap_start : STD_LOGIC;
  signal \MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addrbound_U0_ap_continue : STD_LOGIC;
  signal addrbound_U0_ap_ready : STD_LOGIC;
  signal addrbound_U0_n_26 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_3 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal ap_sync_reg_Mat2AxiStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_addrbound_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\ : STD_LOGIC;
  signal axibound_U_n_1 : STD_LOGIC;
  signal axibound_U_n_24 : STD_LOGIC;
  signal axibound_U_n_25 : STD_LOGIC;
  signal axibound_U_n_26 : STD_LOGIC;
  signal axibound_U_n_27 : STD_LOGIC;
  signal axibound_U_n_28 : STD_LOGIC;
  signal axibound_U_n_29 : STD_LOGIC;
  signal axibound_U_n_30 : STD_LOGIC;
  signal axibound_U_n_31 : STD_LOGIC;
  signal axibound_U_n_32 : STD_LOGIC;
  signal axibound_U_n_33 : STD_LOGIC;
  signal axibound_U_n_34 : STD_LOGIC;
  signal axibound_U_n_35 : STD_LOGIC;
  signal axibound_U_n_36 : STD_LOGIC;
  signal axibound_U_n_37 : STD_LOGIC;
  signal axibound_U_n_38 : STD_LOGIC;
  signal axibound_U_n_39 : STD_LOGIC;
  signal axibound_U_n_40 : STD_LOGIC;
  signal axibound_U_n_41 : STD_LOGIC;
  signal axibound_U_n_42 : STD_LOGIC;
  signal axibound_U_n_43 : STD_LOGIC;
  signal axibound_U_n_44 : STD_LOGIC;
  signal axibound_U_n_45 : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal dout_c_U_n_2 : STD_LOGIC;
  signal dout_c_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dout_c_empty_n : STD_LOGIC;
  signal dout_c_full_n : STD_LOGIC;
  signal \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg : STD_LOGIC;
  signal grp_Mat2Axi_fu_62_ap_ready : STD_LOGIC;
  signal ldata_U_n_2 : STD_LOGIC;
  signal ldata_U_n_3 : STD_LOGIC;
  signal ldata_U_n_4 : STD_LOGIC;
  signal ldata_U_n_5 : STD_LOGIC;
  signal ldata_U_n_6 : STD_LOGIC;
  signal ldata_U_n_7 : STD_LOGIC;
  signal ldata_U_n_8 : STD_LOGIC;
  signal ldata_U_n_9 : STD_LOGIC;
  signal ldata_empty_n : STD_LOGIC;
  signal ldata_full_n : STD_LOGIC;
  signal p_channel_U_n_10 : STD_LOGIC;
  signal p_channel_U_n_11 : STD_LOGIC;
  signal p_channel_U_n_12 : STD_LOGIC;
  signal p_channel_U_n_13 : STD_LOGIC;
  signal p_channel_U_n_14 : STD_LOGIC;
  signal p_channel_U_n_15 : STD_LOGIC;
  signal p_channel_U_n_16 : STD_LOGIC;
  signal p_channel_U_n_17 : STD_LOGIC;
  signal p_channel_U_n_18 : STD_LOGIC;
  signal p_channel_U_n_19 : STD_LOGIC;
  signal p_channel_U_n_2 : STD_LOGIC;
  signal p_channel_U_n_20 : STD_LOGIC;
  signal p_channel_U_n_21 : STD_LOGIC;
  signal p_channel_U_n_22 : STD_LOGIC;
  signal p_channel_U_n_23 : STD_LOGIC;
  signal p_channel_U_n_24 : STD_LOGIC;
  signal p_channel_U_n_25 : STD_LOGIC;
  signal p_channel_U_n_26 : STD_LOGIC;
  signal p_channel_U_n_27 : STD_LOGIC;
  signal p_channel_U_n_28 : STD_LOGIC;
  signal p_channel_U_n_29 : STD_LOGIC;
  signal p_channel_U_n_3 : STD_LOGIC;
  signal p_channel_U_n_30 : STD_LOGIC;
  signal p_channel_U_n_31 : STD_LOGIC;
  signal p_channel_U_n_32 : STD_LOGIC;
  signal p_channel_U_n_33 : STD_LOGIC;
  signal p_channel_U_n_34 : STD_LOGIC;
  signal p_channel_U_n_35 : STD_LOGIC;
  signal p_channel_U_n_36 : STD_LOGIC;
  signal p_channel_U_n_37 : STD_LOGIC;
  signal p_channel_U_n_38 : STD_LOGIC;
  signal p_channel_U_n_39 : STD_LOGIC;
  signal p_channel_U_n_4 : STD_LOGIC;
  signal p_channel_U_n_40 : STD_LOGIC;
  signal p_channel_U_n_41 : STD_LOGIC;
  signal p_channel_U_n_42 : STD_LOGIC;
  signal p_channel_U_n_43 : STD_LOGIC;
  signal p_channel_U_n_44 : STD_LOGIC;
  signal p_channel_U_n_45 : STD_LOGIC;
  signal p_channel_U_n_46 : STD_LOGIC;
  signal p_channel_U_n_5 : STD_LOGIC;
  signal p_channel_U_n_6 : STD_LOGIC;
  signal p_channel_U_n_7 : STD_LOGIC;
  signal p_channel_U_n_8 : STD_LOGIC;
  signal p_channel_U_n_9 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg <= \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\;
AxiStream2Axi_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_AxiStream2Axi
     port map (
      AxiStream2Axi_U0_ap_start => AxiStream2Axi_U0_ap_start,
      AxiStream2Axi_U0_dout_read => AxiStream2Axi_U0_dout_read,
      D(1 downto 0) => D(1 downto 0),
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \^q\(0),
      S(3) => axibound_U_n_24,
      S(2) => axibound_U_n_25,
      S(1) => axibound_U_n_26,
      S(0) => axibound_U_n_27,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]_0\ => AxiStream2Axi_U0_n_19,
      \ap_CS_fsm_reg[8]_0\ => AxiStream2Axi_U0_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1\,
      ap_loop_init_int => \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_done => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      \dout_1_reg_93_reg[63]_0\(63 downto 0) => full_n_reg_0(63 downto 0),
      dout_c_empty_n => dout_c_empty_n,
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0(2 downto 0) => grp_Mat2Axi_fu_62_ap_start_reg_reg(2 downto 0),
      dout_vld_reg_1 => dout_vld_reg_0,
      empty_n_reg => AxiStream2Axi_U0_n_11,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg => full_n_reg,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0 => AxiStream2Axi_U0_n_100,
      grp_Mat2Axi_fu_62_ap_ready => grp_Mat2Axi_fu_62_ap_ready,
      \i_fu_58_reg[0]\(3) => axibound_U_n_28,
      \i_fu_58_reg[0]\(2) => axibound_U_n_29,
      \i_fu_58_reg[0]\(1) => axibound_U_n_30,
      \i_fu_58_reg[0]\(0) => axibound_U_n_31,
      \i_fu_58_reg[11]\ => AxiStream2Axi_U0_n_96,
      \i_fu_58_reg[14]\ => AxiStream2Axi_U0_n_97,
      \i_fu_58_reg[17]\ => AxiStream2Axi_U0_n_98,
      \i_fu_58_reg[20]\ => AxiStream2Axi_U0_n_99,
      \i_fu_58_reg[21]\(7) => AxiStream2Axi_U0_n_86,
      \i_fu_58_reg[21]\(6) => AxiStream2Axi_U0_n_87,
      \i_fu_58_reg[21]\(5) => AxiStream2Axi_U0_n_88,
      \i_fu_58_reg[21]\(4) => AxiStream2Axi_U0_n_89,
      \i_fu_58_reg[21]\(3) => AxiStream2Axi_U0_n_90,
      \i_fu_58_reg[21]\(2) => AxiStream2Axi_U0_n_91,
      \i_fu_58_reg[21]\(1) => AxiStream2Axi_U0_n_92,
      \i_fu_58_reg[21]\(0) => AxiStream2Axi_U0_n_93,
      \i_fu_58_reg[2]\ => AxiStream2Axi_U0_n_85,
      \i_fu_58_reg[5]\ => AxiStream2Axi_U0_n_94,
      \i_fu_58_reg[8]\ => AxiStream2Axi_U0_n_95,
      \icmp_ln1379_fu_96_p2_carry__0_i_2\ => axibound_U_n_32,
      \icmp_ln1379_fu_96_p2_carry__0_i_2_0\ => axibound_U_n_33,
      \icmp_ln1379_fu_96_p2_carry__0_i_3\ => axibound_U_n_34,
      \icmp_ln1379_fu_96_p2_carry__0_i_3_0\ => axibound_U_n_35,
      \icmp_ln1379_fu_96_p2_carry__0_i_4\ => axibound_U_n_36,
      \icmp_ln1379_fu_96_p2_carry__0_i_4_0\ => axibound_U_n_37,
      icmp_ln1379_fu_96_p2_carry_i_1 => axibound_U_n_38,
      icmp_ln1379_fu_96_p2_carry_i_1_0 => axibound_U_n_39,
      icmp_ln1379_fu_96_p2_carry_i_2 => axibound_U_n_40,
      icmp_ln1379_fu_96_p2_carry_i_2_0 => axibound_U_n_41,
      icmp_ln1379_fu_96_p2_carry_i_3 => axibound_U_n_42,
      icmp_ln1379_fu_96_p2_carry_i_3_0 => axibound_U_n_43,
      icmp_ln1379_fu_96_p2_carry_i_4 => axibound_U_n_44,
      icmp_ln1379_fu_96_p2_carry_i_4_0 => axibound_U_n_45,
      img_out_c_empty_n => img_out_c_empty_n,
      ldata_empty_n => ldata_empty_n,
      \ldata_read_reg_135_reg[7]\(7) => ldata_U_n_2,
      \ldata_read_reg_135_reg[7]\(6) => ldata_U_n_3,
      \ldata_read_reg_135_reg[7]\(5) => ldata_U_n_4,
      \ldata_read_reg_135_reg[7]\(4) => ldata_U_n_5,
      \ldata_read_reg_135_reg[7]\(3) => ldata_U_n_6,
      \ldata_read_reg_135_reg[7]\(2) => ldata_U_n_7,
      \ldata_read_reg_135_reg[7]\(1) => ldata_U_n_8,
      \ldata_read_reg_135_reg[7]\(0) => ldata_U_n_9,
      mOutPtr18_out => mOutPtr18_out,
      m_axi_gmem2_WDATA(7 downto 0) => m_axi_gmem2_WDATA(7 downto 0),
      mem_reg => mem_reg,
      \out\(63 downto 0) => dout_c_dout(63 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      pop => pop,
      push => push,
      we => we
    );
Mat2AxiStream_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Mat2AxiStream
     port map (
      D(7 downto 0) => \MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din\(7 downto 0),
      Q(0) => addrbound_U0_ap_ready,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_done_reg_reg => Mat2AxiStream_U0_n_17,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Mat2AxiStream_U0_ap_ready => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      ap_sync_reg_addrbound_U0_ap_ready => ap_sync_reg_addrbound_U0_ap_ready,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 => \^ap_sync_reg_grp_mat2axi_fu_62_ap_ready_reg\,
      bound_reg_169_reg(15 downto 0) => bound_reg_169_reg(15 downto 0),
      dout_c_full_n => dout_c_full_n,
      grp_Mat2Axi_fu_62_ap_ready => grp_Mat2Axi_fu_62_ap_ready,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      grp_Mat2Axi_fu_62_ap_start_reg_reg(1 downto 0) => grp_Mat2Axi_fu_62_ap_start_reg_reg(2 downto 1),
      grp_Mat2Axi_fu_62_ap_start_reg_reg_0 => ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0,
      \icmp_ln1301_reg_437_reg[0]\ => \icmp_ln1301_reg_437_reg[0]\,
      icmp_ln1315_reg_446 => icmp_ln1315_reg_446,
      \in\(31 downto 0) => \in\(31 downto 0),
      ldata_full_n => ldata_full_n,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      out_mat_data_empty_n => out_mat_data_empty_n,
      push => push_1,
      push_0 => push_0
    );
Mat2Axi_Block_entry24_proc_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Mat2Axi_Block_entry24_proc
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => axibound_U_n_1,
      ap_return_preg(21 downto 0) => ap_return_preg(21 downto 0),
      \ap_return_preg_reg[0]_0\ => p_channel_U_n_25,
      \ap_return_preg_reg[10]_0\ => p_channel_U_n_35,
      \ap_return_preg_reg[11]_0\ => p_channel_U_n_36,
      \ap_return_preg_reg[12]_0\ => p_channel_U_n_37,
      \ap_return_preg_reg[13]_0\ => p_channel_U_n_38,
      \ap_return_preg_reg[14]_0\ => p_channel_U_n_39,
      \ap_return_preg_reg[15]_0\ => p_channel_U_n_40,
      \ap_return_preg_reg[16]_0\ => p_channel_U_n_41,
      \ap_return_preg_reg[17]_0\ => p_channel_U_n_42,
      \ap_return_preg_reg[18]_0\ => p_channel_U_n_43,
      \ap_return_preg_reg[19]_0\ => p_channel_U_n_44,
      \ap_return_preg_reg[1]_0\ => p_channel_U_n_26,
      \ap_return_preg_reg[20]_0\ => p_channel_U_n_45,
      \ap_return_preg_reg[21]_0\ => p_channel_U_n_24,
      \ap_return_preg_reg[21]_1\ => p_channel_U_n_46,
      \ap_return_preg_reg[2]_0\ => p_channel_U_n_27,
      \ap_return_preg_reg[3]_0\ => p_channel_U_n_28,
      \ap_return_preg_reg[4]_0\ => p_channel_U_n_29,
      \ap_return_preg_reg[5]_0\ => p_channel_U_n_30,
      \ap_return_preg_reg[6]_0\ => p_channel_U_n_31,
      \ap_return_preg_reg[7]_0\ => p_channel_U_n_32,
      \ap_return_preg_reg[8]_0\ => p_channel_U_n_33,
      \ap_return_preg_reg[9]_0\ => p_channel_U_n_34,
      ap_rst_n_inv => ap_rst_n_inv
    );
addrbound_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_addrbound
     port map (
      D(21 downto 0) => din(21 downto 0),
      E(0) => E(0),
      Q(0) => addrbound_U0_ap_ready,
      addrbound_U0_ap_continue => addrbound_U0_ap_continue,
      \ap_CS_fsm_reg[2]_0\ => addrbound_U0_n_26,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_addrbound_U0_ap_ready => ap_sync_reg_addrbound_U0_ap_ready,
      buff0_reg(0) => grp_Mat2Axi_fu_62_ap_start_reg_reg(0),
      grp_Mat2Axi_fu_62_ap_ready => grp_Mat2Axi_fu_62_ap_ready,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(15 downto 0) => \in\(15 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      p_read(15 downto 0) => p_read(15 downto 0),
      push => push_2
    );
ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Mat2AxiStream_U0_n_17,
      Q => ap_sync_reg_Mat2AxiStream_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_addrbound_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => addrbound_U0_n_26,
      Q => ap_sync_reg_addrbound_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_entry_proc4_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_c_U_n_2,
      Q => ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0,
      R => '0'
    );
axibound_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S
     port map (
      AxiStream2Axi_U0_ap_start => AxiStream2Axi_U0_ap_start,
      D(21) => p_channel_U_n_2,
      D(20) => p_channel_U_n_3,
      D(19) => p_channel_U_n_4,
      D(18) => p_channel_U_n_5,
      D(17) => p_channel_U_n_6,
      D(16) => p_channel_U_n_7,
      D(15) => p_channel_U_n_8,
      D(14) => p_channel_U_n_9,
      D(13) => p_channel_U_n_10,
      D(12) => p_channel_U_n_11,
      D(11) => p_channel_U_n_12,
      D(10) => p_channel_U_n_13,
      D(9) => p_channel_U_n_14,
      D(8) => p_channel_U_n_15,
      D(7) => p_channel_U_n_16,
      D(6) => p_channel_U_n_17,
      D(5) => p_channel_U_n_18,
      D(4) => p_channel_U_n_19,
      D(3) => p_channel_U_n_20,
      D(2) => p_channel_U_n_21,
      D(1) => p_channel_U_n_22,
      D(0) => p_channel_U_n_23,
      Mat2Axi_Block_entry24_proc_U0_ap_start => Mat2Axi_Block_entry24_proc_U0_ap_start,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(3) => axibound_U_n_24,
      S(2) => axibound_U_n_25,
      S(1) => axibound_U_n_26,
      S(0) => axibound_U_n_27,
      \SRL_SIG_reg[0][10]\ => axibound_U_n_39,
      \SRL_SIG_reg[0][11]\ => axibound_U_n_38,
      \SRL_SIG_reg[0][13]\ => axibound_U_n_37,
      \SRL_SIG_reg[0][14]\ => axibound_U_n_36,
      \SRL_SIG_reg[0][16]\ => axibound_U_n_35,
      \SRL_SIG_reg[0][17]\ => axibound_U_n_34,
      \SRL_SIG_reg[0][19]\ => axibound_U_n_33,
      \SRL_SIG_reg[0][1]\ => axibound_U_n_45,
      \SRL_SIG_reg[0][20]\ => axibound_U_n_32,
      \SRL_SIG_reg[0][2]\ => axibound_U_n_44,
      \SRL_SIG_reg[0][4]\ => axibound_U_n_43,
      \SRL_SIG_reg[0][5]\ => axibound_U_n_42,
      \SRL_SIG_reg[0][7]\ => axibound_U_n_41,
      \SRL_SIG_reg[0][8]\ => axibound_U_n_40,
      \SRL_SIG_reg[1][21]\(3) => axibound_U_n_28,
      \SRL_SIG_reg[1][21]\(2) => axibound_U_n_29,
      \SRL_SIG_reg[1][21]\(1) => axibound_U_n_30,
      \SRL_SIG_reg[1][21]\(0) => axibound_U_n_31,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init_int => \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => axibound_U_n_1,
      full_n_reg_1(21 downto 0) => full_n_reg_0(85 downto 64),
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg => grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
      icmp_ln1379_fu_96_p2_carry => AxiStream2Axi_U0_n_100,
      icmp_ln1379_fu_96_p2_carry_0 => AxiStream2Axi_U0_n_85,
      icmp_ln1379_fu_96_p2_carry_1 => AxiStream2Axi_U0_n_94,
      icmp_ln1379_fu_96_p2_carry_2 => AxiStream2Axi_U0_n_95,
      icmp_ln1379_fu_96_p2_carry_3 => AxiStream2Axi_U0_n_96,
      \icmp_ln1379_fu_96_p2_carry__0\(7) => AxiStream2Axi_U0_n_86,
      \icmp_ln1379_fu_96_p2_carry__0\(6) => AxiStream2Axi_U0_n_87,
      \icmp_ln1379_fu_96_p2_carry__0\(5) => AxiStream2Axi_U0_n_88,
      \icmp_ln1379_fu_96_p2_carry__0\(4) => AxiStream2Axi_U0_n_89,
      \icmp_ln1379_fu_96_p2_carry__0\(3) => AxiStream2Axi_U0_n_90,
      \icmp_ln1379_fu_96_p2_carry__0\(2) => AxiStream2Axi_U0_n_91,
      \icmp_ln1379_fu_96_p2_carry__0\(1) => AxiStream2Axi_U0_n_92,
      \icmp_ln1379_fu_96_p2_carry__0\(0) => AxiStream2Axi_U0_n_93,
      \icmp_ln1379_fu_96_p2_carry__0_0\ => AxiStream2Axi_U0_n_97,
      \icmp_ln1379_fu_96_p2_carry__0_1\ => AxiStream2Axi_U0_n_98,
      \icmp_ln1379_fu_96_p2_carry__0_2\ => AxiStream2Axi_U0_n_99,
      \mOutPtr_reg[2]_0\ => AxiStream2Axi_U0_n_18
    );
dout_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d4_S
     port map (
      AxiStream2Axi_U0_dout_read => AxiStream2Axi_U0_dout_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_entry_proc4_U0_ap_ready_reg => dout_c_U_n_2,
      \dout_1_reg_93_reg[63]\(63 downto 0) => \dout_1_reg_93_reg[63]\(63 downto 0),
      dout_c_empty_n => dout_c_empty_n,
      dout_c_full_n => dout_c_full_n,
      grp_Mat2Axi_fu_62_ap_ready => grp_Mat2Axi_fu_62_ap_ready,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      \mOutPtr_reg[1]_0\ => ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0,
      \out\(63 downto 0) => dout_c_dout(63 downto 0)
    );
ldata_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x
     port map (
      D(7 downto 0) => \MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din\(7 downto 0),
      Q(0) => ap_CS_fsm_state4,
      \SRL_SIG_reg[0][7]\(7) => ldata_U_n_2,
      \SRL_SIG_reg[0][7]\(6) => ldata_U_n_3,
      \SRL_SIG_reg[0][7]\(5) => ldata_U_n_4,
      \SRL_SIG_reg[0][7]\(4) => ldata_U_n_5,
      \SRL_SIG_reg[0][7]\(3) => ldata_U_n_6,
      \SRL_SIG_reg[0][7]\(2) => ldata_U_n_7,
      \SRL_SIG_reg[0][7]\(1) => ldata_U_n_8,
      \SRL_SIG_reg[0][7]\(0) => ldata_U_n_9,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      ldata_empty_n => ldata_empty_n,
      ldata_full_n => ldata_full_n,
      \mOutPtr_reg[1]_0\ => AxiStream2Axi_U0_n_11,
      \mOutPtr_reg[2]_0\ => AxiStream2Axi_U0_n_19,
      push => push_1
    );
p_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w22_d2_S_6
     port map (
      D(21) => p_channel_U_n_2,
      D(20) => p_channel_U_n_3,
      D(19) => p_channel_U_n_4,
      D(18) => p_channel_U_n_5,
      D(17) => p_channel_U_n_6,
      D(16) => p_channel_U_n_7,
      D(15) => p_channel_U_n_8,
      D(14) => p_channel_U_n_9,
      D(13) => p_channel_U_n_10,
      D(12) => p_channel_U_n_11,
      D(11) => p_channel_U_n_12,
      D(10) => p_channel_U_n_13,
      D(9) => p_channel_U_n_14,
      D(8) => p_channel_U_n_15,
      D(7) => p_channel_U_n_16,
      D(6) => p_channel_U_n_17,
      D(5) => p_channel_U_n_18,
      D(4) => p_channel_U_n_19,
      D(3) => p_channel_U_n_20,
      D(2) => p_channel_U_n_21,
      D(1) => p_channel_U_n_22,
      D(0) => p_channel_U_n_23,
      Mat2Axi_Block_entry24_proc_U0_ap_start => Mat2Axi_Block_entry24_proc_U0_ap_start,
      Q(0) => addrbound_U0_ap_ready,
      \SRL_SIG_reg[0][0]\ => p_channel_U_n_25,
      \SRL_SIG_reg[0][10]\ => p_channel_U_n_35,
      \SRL_SIG_reg[0][11]\ => p_channel_U_n_36,
      \SRL_SIG_reg[0][12]\ => p_channel_U_n_37,
      \SRL_SIG_reg[0][13]\ => p_channel_U_n_38,
      \SRL_SIG_reg[0][14]\ => p_channel_U_n_39,
      \SRL_SIG_reg[0][15]\ => p_channel_U_n_40,
      \SRL_SIG_reg[0][16]\ => p_channel_U_n_41,
      \SRL_SIG_reg[0][17]\ => p_channel_U_n_42,
      \SRL_SIG_reg[0][18]\ => p_channel_U_n_43,
      \SRL_SIG_reg[0][19]\ => p_channel_U_n_44,
      \SRL_SIG_reg[0][1]\ => p_channel_U_n_26,
      \SRL_SIG_reg[0][20]\ => p_channel_U_n_45,
      \SRL_SIG_reg[0][21]\ => p_channel_U_n_46,
      \SRL_SIG_reg[0][21]_0\(21 downto 0) => din(21 downto 0),
      \SRL_SIG_reg[0][2]\ => p_channel_U_n_27,
      \SRL_SIG_reg[0][3]\ => p_channel_U_n_28,
      \SRL_SIG_reg[0][4]\ => p_channel_U_n_29,
      \SRL_SIG_reg[0][5]\ => p_channel_U_n_30,
      \SRL_SIG_reg[0][6]\ => p_channel_U_n_31,
      \SRL_SIG_reg[0][7]\ => p_channel_U_n_32,
      \SRL_SIG_reg[0][8]\ => p_channel_U_n_33,
      \SRL_SIG_reg[0][9]\ => p_channel_U_n_34,
      addrbound_U0_ap_continue => addrbound_U0_ap_continue,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_3,
      ap_return_preg(21 downto 0) => ap_return_preg(21 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => p_channel_U_n_24,
      push => push_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    gmem2_AWREADY : out STD_LOGIC;
    gmem2_WREADY : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    we : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WREADY_Dummy : STD_LOGIC;
  signal WSTRB_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.first_pad\ : STD_LOGIC;
  signal \bus_wide_gen.last_pad__0\ : STD_LOGIC;
  signal \bus_wide_gen.offset_full_n\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal bus_write_n_7 : STD_LOGIC;
  signal bus_write_n_8 : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal tmp_valid : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal wdata_valid : STD_LOGIC;
  signal \wreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_read
     port map (
      Q(0) => RVALID_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      s_ready_t_reg => s_ready_t_reg_0
    );
bus_write: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => \wreq_burst_conv/rs_req/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      WDATA_Dummy(31 downto 0) => WDATA_Dummy(31 downto 0),
      WREADY_Dummy => WREADY_Dummy,
      WSTRB_Dummy(3 downto 0) => WSTRB_Dummy(3 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg_0 => bus_write_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.data_valid_reg\ => bus_write_n_8,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.last_pad__0\ => \bus_wide_gen.last_pad__0\,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[63]\(63 downto 0) => AWADDR_Dummy(63 downto 0),
      \data_p2_reg[89]\(22) => AWLEN_Dummy(30),
      \data_p2_reg[89]\(21 downto 0) => AWLEN_Dummy(21 downto 0),
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      last_resp => last_resp,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      need_wrsp => need_wrsp,
      p_4_in => p_4_in,
      s_ready_t_reg => s_ready_t_reg,
      tmp_valid => tmp_valid,
      ursp_ready => ursp_ready,
      wdata_valid => wdata_valid,
      wrsp_type => wrsp_type
    );
load_unit: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_load
     port map (
      Q(0) => RVALID_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
store_unit: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => \wreq_burst_conv/rs_req/load_p2\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      WDATA_Dummy(31 downto 0) => WDATA_Dummy(31 downto 0),
      WREADY_Dummy => WREADY_Dummy,
      WSTRB_Dummy(3 downto 0) => WSTRB_Dummy(3 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0\ => bus_write_n_8,
      \bus_wide_gen.data_valid_reg_0\ => bus_write_n_7,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.last_pad__0\ => \bus_wide_gen.last_pad__0\,
      \bus_wide_gen.offset_full_n\ => \bus_wide_gen.offset_full_n\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout_vld_reg => pop,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1(0) => resp_valid,
      empty_n_reg => empty_n_reg,
      full_n_reg => gmem2_AWREADY,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      full_n_reg_2 => full_n_reg_1,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \in\(85 downto 0) => \in\(85 downto 0),
      last_resp => last_resp,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]\(1 downto 0) => \mOutPtr_reg[0]\(1 downto 0),
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      mem_reg(7 downto 0) => mem_reg(7 downto 0),
      need_wrsp => need_wrsp,
      p_4_in => p_4_in,
      push => push,
      \tmp_addr_reg[63]_0\(63 downto 0) => AWADDR_Dummy(63 downto 0),
      \tmp_len_reg[30]_0\(22) => AWLEN_Dummy(30),
      \tmp_len_reg[30]_0\(21 downto 0) => AWLEN_Dummy(21 downto 0),
      tmp_valid => tmp_valid,
      ursp_ready => ursp_ready,
      wdata_valid => wdata_valid,
      we => we,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s is
  port (
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    push_0 : out STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg : out STD_LOGIC;
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    gmem1_RVALID : in STD_LOGIC;
    pop : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : in STD_LOGIC;
    \gmem1_addr_read_reg_131_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_threshold_accel_0_2_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s is
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_sync_reg_grp_Axi2Mat_fu_84_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0 : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal grp_Axi2Mat_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_Axi2Mat_fu_84_n_29 : STD_LOGIC;
  signal grp_Axi2Mat_fu_84_n_32 : STD_LOGIC;
  signal grp_Axi2Mat_fu_84_n_33 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => in_mat_rows_c_full_n,
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      I2 => in_mat_cols_c_full_n,
      I3 => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_84_n_32,
      Q => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      R => '0'
    );
ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_84_n_33,
      Q => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0,
      R => '0'
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state3,
      O => \bus_wide_gen.data_buf[31]_i_6_n_0\
    );
grp_Axi2Mat_fu_84: entity work.design_1_threshold_accel_0_2_threshold_accel_Axi2Mat
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      \SRL_SIG_reg[1][0]\(2) => ap_CS_fsm_state3,
      \SRL_SIG_reg[1][0]\(1) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][0]\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[1]\(1) => ap_NS_fsm(2),
      \ap_CS_fsm_reg[1]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[2]\ => grp_Axi2Mat_fu_84_n_29,
      ap_clk => ap_clk,
      ap_done_reg_reg => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done => ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg => grp_Axi2Mat_fu_84_n_32,
      ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg => grp_Axi2Mat_fu_84_n_33,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf[31]_i_6_n_0\,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_RVALID => gmem1_RVALID,
      \gmem1_addr_read_reg_131_reg[7]\(7 downto 0) => \gmem1_addr_read_reg_131_reg[7]\(7 downto 0),
      grp_Axi2Mat_fu_84_ap_start_reg => grp_Axi2Mat_fu_84_ap_start_reg,
      grp_Axi2Mat_fu_84_ap_start_reg_reg => ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0,
      \in\(21 downto 0) => \in\(21 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      pop => pop,
      push => push,
      push_0 => push_0
    );
grp_Axi2Mat_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Axi2Mat_fu_84_n_29,
      Q => grp_Axi2Mat_fu_84_ap_start_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s is
  port (
    mOutPtr18_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    we : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1301_reg_437 : out STD_LOGIC;
    icmp_ln1315_reg_446 : out STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 85 downto 0 );
    pop : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ : in STD_LOGIC;
    dstPtr_dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_mat_rows_channel_empty_n : in STD_LOGIC;
    out_mat_cols_channel_empty_n : in STD_LOGIC;
    img_out_c_empty_n : in STD_LOGIC
  );
end design_1_threshold_accel_0_2_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[2]_2\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_sync_reg_grp_Mat2Axi_fu_62_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0 : STD_LOGIC;
  signal dstPtr_read_reg_82 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Mat2Axi_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_Mat2Axi_fu_62_n_106 : STD_LOGIC;
  signal grp_Mat2Axi_fu_62_n_15 : STD_LOGIC;
  signal grp_Mat2Axi_fu_62_n_17 : STD_LOGIC;
  signal trunc_ln1557_reg_87 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]_0\(2 downto 0) <= \^ap_cs_fsm_reg[2]_0\(2 downto 0);
  \ap_CS_fsm_reg[2]_2\ <= \^ap_cs_fsm_reg[2]_2\;
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => img_out_c_empty_n,
      I1 => out_mat_cols_channel_empty_n,
      I2 => out_mat_rows_channel_empty_n,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      I4 => \^ap_cs_fsm_reg[2]_0\(1),
      I5 => \^ap_cs_fsm_reg[2]_0\(2),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(2),
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_62_n_15,
      Q => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
      R => '0'
    );
ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_62_n_17,
      Q => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0,
      R => '0'
    );
\dstPtr_read_reg_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(0),
      Q => dstPtr_read_reg_82(0),
      R => '0'
    );
\dstPtr_read_reg_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(10),
      Q => dstPtr_read_reg_82(10),
      R => '0'
    );
\dstPtr_read_reg_82_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(11),
      Q => dstPtr_read_reg_82(11),
      R => '0'
    );
\dstPtr_read_reg_82_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(12),
      Q => dstPtr_read_reg_82(12),
      R => '0'
    );
\dstPtr_read_reg_82_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(13),
      Q => dstPtr_read_reg_82(13),
      R => '0'
    );
\dstPtr_read_reg_82_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(14),
      Q => dstPtr_read_reg_82(14),
      R => '0'
    );
\dstPtr_read_reg_82_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(15),
      Q => dstPtr_read_reg_82(15),
      R => '0'
    );
\dstPtr_read_reg_82_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(16),
      Q => dstPtr_read_reg_82(16),
      R => '0'
    );
\dstPtr_read_reg_82_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(17),
      Q => dstPtr_read_reg_82(17),
      R => '0'
    );
\dstPtr_read_reg_82_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(18),
      Q => dstPtr_read_reg_82(18),
      R => '0'
    );
\dstPtr_read_reg_82_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(19),
      Q => dstPtr_read_reg_82(19),
      R => '0'
    );
\dstPtr_read_reg_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(1),
      Q => dstPtr_read_reg_82(1),
      R => '0'
    );
\dstPtr_read_reg_82_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(20),
      Q => dstPtr_read_reg_82(20),
      R => '0'
    );
\dstPtr_read_reg_82_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(21),
      Q => dstPtr_read_reg_82(21),
      R => '0'
    );
\dstPtr_read_reg_82_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(22),
      Q => dstPtr_read_reg_82(22),
      R => '0'
    );
\dstPtr_read_reg_82_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(23),
      Q => dstPtr_read_reg_82(23),
      R => '0'
    );
\dstPtr_read_reg_82_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(24),
      Q => dstPtr_read_reg_82(24),
      R => '0'
    );
\dstPtr_read_reg_82_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(25),
      Q => dstPtr_read_reg_82(25),
      R => '0'
    );
\dstPtr_read_reg_82_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(26),
      Q => dstPtr_read_reg_82(26),
      R => '0'
    );
\dstPtr_read_reg_82_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(27),
      Q => dstPtr_read_reg_82(27),
      R => '0'
    );
\dstPtr_read_reg_82_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(28),
      Q => dstPtr_read_reg_82(28),
      R => '0'
    );
\dstPtr_read_reg_82_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(29),
      Q => dstPtr_read_reg_82(29),
      R => '0'
    );
\dstPtr_read_reg_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(2),
      Q => dstPtr_read_reg_82(2),
      R => '0'
    );
\dstPtr_read_reg_82_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(30),
      Q => dstPtr_read_reg_82(30),
      R => '0'
    );
\dstPtr_read_reg_82_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(31),
      Q => dstPtr_read_reg_82(31),
      R => '0'
    );
\dstPtr_read_reg_82_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(32),
      Q => dstPtr_read_reg_82(32),
      R => '0'
    );
\dstPtr_read_reg_82_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(33),
      Q => dstPtr_read_reg_82(33),
      R => '0'
    );
\dstPtr_read_reg_82_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(34),
      Q => dstPtr_read_reg_82(34),
      R => '0'
    );
\dstPtr_read_reg_82_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(35),
      Q => dstPtr_read_reg_82(35),
      R => '0'
    );
\dstPtr_read_reg_82_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(36),
      Q => dstPtr_read_reg_82(36),
      R => '0'
    );
\dstPtr_read_reg_82_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(37),
      Q => dstPtr_read_reg_82(37),
      R => '0'
    );
\dstPtr_read_reg_82_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(38),
      Q => dstPtr_read_reg_82(38),
      R => '0'
    );
\dstPtr_read_reg_82_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(39),
      Q => dstPtr_read_reg_82(39),
      R => '0'
    );
\dstPtr_read_reg_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(3),
      Q => dstPtr_read_reg_82(3),
      R => '0'
    );
\dstPtr_read_reg_82_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(40),
      Q => dstPtr_read_reg_82(40),
      R => '0'
    );
\dstPtr_read_reg_82_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(41),
      Q => dstPtr_read_reg_82(41),
      R => '0'
    );
\dstPtr_read_reg_82_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(42),
      Q => dstPtr_read_reg_82(42),
      R => '0'
    );
\dstPtr_read_reg_82_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(43),
      Q => dstPtr_read_reg_82(43),
      R => '0'
    );
\dstPtr_read_reg_82_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(44),
      Q => dstPtr_read_reg_82(44),
      R => '0'
    );
\dstPtr_read_reg_82_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(45),
      Q => dstPtr_read_reg_82(45),
      R => '0'
    );
\dstPtr_read_reg_82_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(46),
      Q => dstPtr_read_reg_82(46),
      R => '0'
    );
\dstPtr_read_reg_82_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(47),
      Q => dstPtr_read_reg_82(47),
      R => '0'
    );
\dstPtr_read_reg_82_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(48),
      Q => dstPtr_read_reg_82(48),
      R => '0'
    );
\dstPtr_read_reg_82_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(49),
      Q => dstPtr_read_reg_82(49),
      R => '0'
    );
\dstPtr_read_reg_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(4),
      Q => dstPtr_read_reg_82(4),
      R => '0'
    );
\dstPtr_read_reg_82_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(50),
      Q => dstPtr_read_reg_82(50),
      R => '0'
    );
\dstPtr_read_reg_82_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(51),
      Q => dstPtr_read_reg_82(51),
      R => '0'
    );
\dstPtr_read_reg_82_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(52),
      Q => dstPtr_read_reg_82(52),
      R => '0'
    );
\dstPtr_read_reg_82_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(53),
      Q => dstPtr_read_reg_82(53),
      R => '0'
    );
\dstPtr_read_reg_82_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(54),
      Q => dstPtr_read_reg_82(54),
      R => '0'
    );
\dstPtr_read_reg_82_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(55),
      Q => dstPtr_read_reg_82(55),
      R => '0'
    );
\dstPtr_read_reg_82_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(56),
      Q => dstPtr_read_reg_82(56),
      R => '0'
    );
\dstPtr_read_reg_82_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(57),
      Q => dstPtr_read_reg_82(57),
      R => '0'
    );
\dstPtr_read_reg_82_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(58),
      Q => dstPtr_read_reg_82(58),
      R => '0'
    );
\dstPtr_read_reg_82_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(59),
      Q => dstPtr_read_reg_82(59),
      R => '0'
    );
\dstPtr_read_reg_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(5),
      Q => dstPtr_read_reg_82(5),
      R => '0'
    );
\dstPtr_read_reg_82_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(60),
      Q => dstPtr_read_reg_82(60),
      R => '0'
    );
\dstPtr_read_reg_82_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(61),
      Q => dstPtr_read_reg_82(61),
      R => '0'
    );
\dstPtr_read_reg_82_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(62),
      Q => dstPtr_read_reg_82(62),
      R => '0'
    );
\dstPtr_read_reg_82_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(63),
      Q => dstPtr_read_reg_82(63),
      R => '0'
    );
\dstPtr_read_reg_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(6),
      Q => dstPtr_read_reg_82(6),
      R => '0'
    );
\dstPtr_read_reg_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(7),
      Q => dstPtr_read_reg_82(7),
      R => '0'
    );
\dstPtr_read_reg_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(8),
      Q => dstPtr_read_reg_82(8),
      R => '0'
    );
\dstPtr_read_reg_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => dstPtr_dout(9),
      Q => dstPtr_read_reg_82(9),
      R => '0'
    );
grp_Mat2Axi_fu_62: entity work.design_1_threshold_accel_0_2_threshold_accel_Mat2Axi
     port map (
      D(1) => ap_NS_fsm(2),
      D(0) => ap_NS_fsm(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_0\ => grp_Mat2Axi_fu_62_n_106,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ => \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_done => ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg => grp_Mat2Axi_fu_62_n_15,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0 => grp_Mat2Axi_fu_62_n_17,
      ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1 => ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0,
      bound_reg_169_reg(15 downto 0) => trunc_ln1557_reg_87(15 downto 0),
      \dout_1_reg_93_reg[63]\(63 downto 0) => dstPtr_read_reg_82(63 downto 0),
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n_reg => empty_n_reg,
      full_n_reg => full_n_reg,
      full_n_reg_0(85 downto 0) => full_n_reg_0(85 downto 0),
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      grp_Mat2Axi_fu_62_ap_start_reg => grp_Mat2Axi_fu_62_ap_start_reg,
      grp_Mat2Axi_fu_62_ap_start_reg_reg(2 downto 0) => \^ap_cs_fsm_reg[2]_0\(2 downto 0),
      \icmp_ln1301_reg_437_reg[0]\ => icmp_ln1301_reg_437,
      icmp_ln1315_reg_446 => icmp_ln1315_reg_446,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      m_axi_gmem2_WDATA(7 downto 0) => m_axi_gmem2_WDATA(7 downto 0),
      mem_reg => \^ap_cs_fsm_reg[2]_2\,
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      p_read(15 downto 0) => p_read(15 downto 0),
      pop => pop,
      push => push,
      push_0 => push_0,
      we => we
    );
grp_Mat2Axi_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2Axi_fu_62_n_106,
      Q => grp_Mat2Axi_fu_62_ap_start_reg,
      R => ap_rst_n_inv
    );
mem_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(2),
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      O => \^ap_cs_fsm_reg[2]_2\
    );
\trunc_ln1557_reg_87_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(0),
      Q => trunc_ln1557_reg_87(0),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(10),
      Q => trunc_ln1557_reg_87(10),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(11),
      Q => trunc_ln1557_reg_87(11),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(12),
      Q => trunc_ln1557_reg_87(12),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(13),
      Q => trunc_ln1557_reg_87(13),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(14),
      Q => trunc_ln1557_reg_87(14),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(15),
      Q => trunc_ln1557_reg_87(15),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(1),
      Q => trunc_ln1557_reg_87(1),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(2),
      Q => trunc_ln1557_reg_87(2),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(3),
      Q => trunc_ln1557_reg_87(3),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(4),
      Q => trunc_ln1557_reg_87(4),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(5),
      Q => trunc_ln1557_reg_87(5),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(6),
      Q => trunc_ln1557_reg_87(6),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(7),
      Q => trunc_ln1557_reg_87(7),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(8),
      Q => trunc_ln1557_reg_87(8),
      R => '0'
    );
\trunc_ln1557_reg_87_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_read(9),
      Q => trunc_ln1557_reg_87(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2_threshold_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : string;
  attribute C_M_AXI_GMEM2_PROT_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of design_1_threshold_accel_0_2_threshold_accel : entity is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_threshold_accel_0_2_threshold_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of design_1_threshold_accel_0_2_threshold_accel : entity is "yes";
end design_1_threshold_accel_0_2_threshold_accel;

architecture STRUCTURE of design_1_threshold_accel_0_2_threshold_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_ap_start : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal Array2xfMat_8_0_1080_1920_1_2_U0_n_0 : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_n_1 : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_n_29 : STD_LOGIC;
  signal Array2xfMat_8_0_1080_1920_1_2_U0_n_5 : STD_LOGIC;
  signal Block_entry1_proc_U0_ap_done : STD_LOGIC;
  signal Block_entry1_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry1_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_start : STD_LOGIC;
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Threshold_0_0_1080_1920_1_2_2_U0_ap_start : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_0 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_10 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_11 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_4 : STD_LOGIC;
  signal Threshold_0_0_1080_1920_1_2_2_U0_n_8 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_13 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_cols_c10_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_rows_c9_channel : STD_LOGIC;
  signal ap_sync_channel_write_out_mat_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_out_mat_rows_channel : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_cols_c10_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_rows_c9_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_out_mat_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0 : STD_LOGIC;
  signal ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal entry_proc5_U0_n_3 : STD_LOGIC;
  signal entry_proc5_U0_n_4 : STD_LOGIC;
  signal entry_proc5_U0_n_7 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem1_RVALID : STD_LOGIC;
  signal gmem2_AWREADY : STD_LOGIC;
  signal gmem2_BVALID : STD_LOGIC;
  signal gmem2_WREADY : STD_LOGIC;
  signal gmem2_m_axi_U_n_7 : STD_LOGIC;
  signal \grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9\ : STD_LOGIC;
  signal \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437\ : STD_LOGIC;
  signal \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446\ : STD_LOGIC;
  signal icmp_ln64_fu_109_p2 : STD_LOGIC;
  signal img_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal img_out_c_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal img_out_c_empty_n : STD_LOGIC;
  signal img_out_c_full_n : STD_LOGIC;
  signal in_mat_cols_c10_channel_U_n_34 : STD_LOGIC;
  signal in_mat_cols_c10_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_cols_c10_channel_empty_n : STD_LOGIC;
  signal in_mat_cols_c10_channel_full_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_24 : STD_LOGIC;
  signal in_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c9_channel_U_n_34 : STD_LOGIC;
  signal in_mat_rows_c9_channel_U_n_36 : STD_LOGIC;
  signal in_mat_rows_c9_channel_U_n_37 : STD_LOGIC;
  signal in_mat_rows_c9_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_rows_c9_channel_empty_n : STD_LOGIC;
  signal in_mat_rows_c9_channel_full_n : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal \load_unit/fifo_rreq/pop\ : STD_LOGIC;
  signal \load_unit/fifo_rreq/push\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal \mOutPtr0__0_11\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal mOutPtr16_out_12 : STD_LOGIC;
  signal mOutPtr16_out_3 : STD_LOGIC;
  signal mOutPtr16_out_5 : STD_LOGIC;
  signal mOutPtr16_out_9 : STD_LOGIC;
  signal mOutPtr_10 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maxval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_empty_n : STD_LOGIC;
  signal maxval_c_full_n : STD_LOGIC;
  signal maxval_read_reg_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_mat_cols_channel_U_n_2 : STD_LOGIC;
  signal out_mat_cols_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_mat_cols_channel_empty_n : STD_LOGIC;
  signal out_mat_cols_channel_full_n : STD_LOGIC;
  signal out_mat_data_U_n_10 : STD_LOGIC;
  signal out_mat_data_U_n_3 : STD_LOGIC;
  signal out_mat_data_U_n_4 : STD_LOGIC;
  signal out_mat_data_U_n_5 : STD_LOGIC;
  signal out_mat_data_U_n_6 : STD_LOGIC;
  signal out_mat_data_U_n_7 : STD_LOGIC;
  signal out_mat_data_U_n_8 : STD_LOGIC;
  signal out_mat_data_U_n_9 : STD_LOGIC;
  signal out_mat_data_empty_n : STD_LOGIC;
  signal out_mat_data_full_n : STD_LOGIC;
  signal out_mat_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_mat_rows_channel_empty_n : STD_LOGIC;
  signal out_mat_rows_channel_full_n : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_8 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal \store_unit/buff_wdata/mOutPtr18_out\ : STD_LOGIC;
  signal \store_unit/buff_wdata/pop\ : STD_LOGIC;
  signal \store_unit/buff_wdata/push\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/push\ : STD_LOGIC;
  signal thresh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_empty_n : STD_LOGIC;
  signal thresh_c_full_n : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7 : STD_LOGIC;
  signal xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8 : STD_LOGIC;
begin
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const0>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const0>\;
  m_axi_gmem1_ARCACHE(0) <= \<const0>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const0>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const0>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const0>\;
  m_axi_gmem1_AWCACHE(0) <= \<const0>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const0>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const0>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const0>\;
  m_axi_gmem2_ARCACHE(0) <= \<const0>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const0>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARUSER(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const0>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const0>\;
  m_axi_gmem2_AWCACHE(0) <= \<const0>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const0>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_AWUSER(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  m_axi_gmem2_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
Array2xfMat_8_0_1080_1920_1_2_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      D(31 downto 0) => in_mat_rows_c9_channel_dout(31 downto 0),
      E(0) => Array2xfMat_8_0_1080_1920_1_2_U0_n_1,
      Q(0) => \grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4\,
      \SRL_SIG_reg[0][31]\(31 downto 0) => in_mat_cols_c10_channel_dout(31 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => Array2xfMat_8_0_1080_1920_1_2_U0_n_5,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]\(7 downto 0) => Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg => Array2xfMat_8_0_1080_1920_1_2_U0_n_29,
      \bus_wide_gen.data_valid_reg\ => Array2xfMat_8_0_1080_1920_1_2_U0_n_0,
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_RVALID => gmem1_RVALID,
      \gmem1_addr_read_reg_131_reg[7]\(7 downto 0) => gmem1_RDATA(7 downto 0),
      \in\(21 downto 0) => Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN(21 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      pop => \load_unit/fifo_rreq/pop\,
      push => \load_unit/fifo_rreq/push\,
      push_0 => push
    );
Block_entry1_proc_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Block_entry1_proc
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(31 downto 0) => Block_entry1_proc_U0_ap_return_2(31 downto 0),
      E(0) => push_1,
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0(31 downto 0) => Block_entry1_proc_U0_ap_return_1(31 downto 0),
      ap_done_reg_reg_1(31 downto 0) => Block_entry1_proc_U0_ap_return_3(31 downto 0),
      ap_done_reg_reg_2(0) => push_0,
      ap_done_reg_reg_3 => control_s_axi_U_n_6,
      \ap_return_1_preg_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_in_mat_cols_c10_channel => ap_sync_channel_write_in_mat_cols_c10_channel,
      ap_sync_channel_write_out_mat_cols_channel => ap_sync_channel_write_out_mat_cols_channel,
      ap_sync_channel_write_out_mat_rows_channel => ap_sync_channel_write_out_mat_rows_channel,
      ap_sync_reg_channel_write_in_mat_cols_c10_channel => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      ap_sync_reg_channel_write_in_mat_rows_c9_channel => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      ap_sync_reg_channel_write_out_mat_cols_channel => ap_sync_reg_channel_write_out_mat_cols_channel,
      ap_sync_reg_channel_write_out_mat_rows_channel_reg => ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0,
      \in\(15 downto 0) => Block_entry1_proc_U0_ap_return_0(15 downto 0),
      in_mat_cols_c10_channel_full_n => in_mat_cols_c10_channel_full_n,
      in_mat_rows_c9_channel_full_n => in_mat_rows_c9_channel_full_n,
      out_mat_cols_channel_full_n => out_mat_cols_channel_full_n,
      out_mat_rows_channel_full_n => out_mat_rows_channel_full_n
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Threshold_0_0_1080_1920_1_2_2_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s
     port map (
      CO(0) => icmp_ln64_fu_109_p2,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Threshold_0_0_1080_1920_1_2_2_U0_n_8,
      Threshold_0_0_1080_1920_1_2_2_U0_ap_start => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_4,
      \ap_CS_fsm_reg[1]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_10,
      \ap_CS_fsm_reg[2]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_0,
      \ap_CS_fsm_reg[2]_1\ => Threshold_0_0_1080_1920_1_2_2_U0_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => entry_proc5_U0_n_3,
      full_n => full_n,
      \icmp_ln89_reg_139[0]_i_7\(7 downto 0) => \SRL_SIG_reg[1]_7\(7 downto 0),
      \icmp_ln89_reg_139[0]_i_7_0\(7 downto 0) => \SRL_SIG_reg[0]_6\(7 downto 0),
      \icmp_ln89_reg_139_reg[0]_i_2\ => in_mat_data_U_n_24,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      maxval_c_empty_n => maxval_c_empty_n,
      \maxval_read_reg_132_reg[7]_0\(7 downto 0) => maxval_read_reg_132(7 downto 0),
      \maxval_read_reg_132_reg[7]_1\(7 downto 0) => maxval_c_dout(7 downto 0),
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      out_mat_data_full_n => out_mat_data_full_n,
      p_src_mat_cols_dout(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      p_src_mat_rows_dout(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      push => push_2,
      push_0 => push,
      push_1 => push_8,
      start_once_reg => start_once_reg,
      thresh_c_empty_n => thresh_c_empty_n
    );
ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Array2xfMat_8_0_1080_1920_1_2_U0_n_29,
      Q => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_5,
      Q => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_channel_write_in_mat_cols_c10_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_cols_c10_channel,
      Q => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      R => in_mat_rows_c9_channel_U_n_37
    );
ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_rows_c9_channel,
      Q => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      R => in_mat_rows_c9_channel_U_n_37
    );
ap_sync_reg_channel_write_out_mat_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_out_mat_cols_channel,
      Q => ap_sync_reg_channel_write_out_mat_cols_channel,
      R => in_mat_rows_c9_channel_U_n_37
    );
ap_sync_reg_channel_write_out_mat_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_out_mat_rows_channel,
      Q => ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0,
      R => in_mat_rows_c9_channel_U_n_37
    );
ap_sync_reg_entry_proc5_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => entry_proc5_U0_n_7,
      Q => ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0,
      R => '0'
    );
control_r_s_axi_U: entity work.design_1_threshold_accel_0_2_threshold_accel_control_r_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      Q(0) => \grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem1_ARREADY => gmem1_ARREADY,
      img_out(63 downto 0) => img_out(63 downto 0),
      \in\(63 downto 0) => Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR(63 downto 0),
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(5 downto 0) => s_axi_control_r_AWADDR(5 downto 0),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
control_s_axi_U: entity work.design_1_threshold_accel_0_2_threshold_accel_control_s_axi
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      Block_entry1_proc_U0_ap_done => Block_entry1_proc_U0_ap_done,
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => Threshold_0_0_1080_1920_1_2_2_U0_n_8,
      Threshold_0_0_1080_1920_1_2_2_U0_ap_start => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => control_s_axi_U_n_5,
      ap_done_reg_reg_0 => in_mat_rows_c9_channel_U_n_34,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => control_s_axi_U_n_6,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      ap_sync_reg_entry_proc5_U0_ap_ready_reg => control_s_axi_U_n_4,
      cols(31 downto 0) => cols(31 downto 0),
      in_mat_cols_c10_channel_empty_n => in_mat_cols_c10_channel_empty_n,
      in_mat_rows_c9_channel_empty_n => in_mat_rows_c9_channel_empty_n,
      int_ap_idle_reg_0 => in_mat_rows_c9_channel_U_n_36,
      int_ap_idle_reg_1 => ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0,
      int_ap_idle_reg_2(0) => Array2xfMat_8_0_1080_1920_1_2_U0_n_5,
      interrupt => interrupt,
      maxval(7 downto 0) => maxval(7 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      thresh(7 downto 0) => thresh(7 downto 0),
      xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done
    );
entry_proc5_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_entry_proc5
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      CO(0) => icmp_ln64_fu_109_p2,
      E(0) => entry_proc5_U0_n_4,
      Q(0) => ap_CS_fsm_state2,
      Threshold_0_0_1080_1920_1_2_2_U0_ap_start => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      ap_sync_reg_entry_proc5_U0_ap_ready_reg => entry_proc5_U0_n_7,
      ap_sync_reg_entry_proc5_U0_ap_ready_reg_0 => ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0,
      img_out_c_empty_n => img_out_c_empty_n,
      img_out_c_full_n => img_out_c_full_n,
      mOutPtr16_out => mOutPtr16_out_5,
      mOutPtr16_out_0 => mOutPtr16_out_3,
      \mOutPtr_reg[3]\(0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7,
      maxval_c_full_n => maxval_c_full_n,
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      push => push_4,
      start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => entry_proc5_U0_n_3,
      thresh_c_full_n => thresh_c_full_n
    );
gmem1_m_axi_U: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem1_m_axi
     port map (
      D(32) => m_axi_gmem1_RLAST,
      D(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      E(0) => Array2xfMat_8_0_1080_1920_1_2_U0_n_1,
      Q(7 downto 0) => gmem1_RDATA(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_buf_reg[31]\ => Array2xfMat_8_0_1080_1920_1_2_U0_n_0,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem1_ARVALID,
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_RVALID => gmem1_RVALID,
      \in\(85 downto 64) => Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN(21 downto 0),
      \in\(63 downto 0) => Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR(63 downto 0),
      m_axi_gmem1_ARADDR(61 downto 0) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      pop => \load_unit/fifo_rreq/pop\,
      push => \load_unit/fifo_rreq/push\,
      s_ready_t_reg => m_axi_gmem1_RREADY
    );
gmem2_m_axi_U: entity work.design_1_threshold_accel_0_2_threshold_accel_gmem2_m_axi
     port map (
      Q(1) => \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9\,
      Q(0) => \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[67]\(65 downto 62) => \^m_axi_gmem2_awlen\(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => \^m_axi_gmem2_awaddr\(63 downto 2),
      \dout_reg[36]\(36) => m_axi_gmem2_WLAST,
      \dout_reg[36]\(35 downto 32) => m_axi_gmem2_WSTRB(3 downto 0),
      \dout_reg[36]\(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      dout_vld_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12,
      empty_n_reg => gmem2_m_axi_U_n_7,
      full_n_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1,
      full_n_reg_0 => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11,
      full_n_reg_1 => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \in\(85 downto 64) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN(21 downto 0),
      \in\(63 downto 0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR(63 downto 0),
      mOutPtr18_out => \store_unit/buff_wdata/mOutPtr18_out\,
      \mOutPtr_reg[0]\(1) => ap_CS_fsm_state3,
      \mOutPtr_reg[0]\(0) => ap_CS_fsm_state2_13,
      \mOutPtr_reg[1]\ => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      mem_reg(7 downto 0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA(7 downto 0),
      pop => \store_unit/buff_wdata/pop\,
      push => \store_unit/fifo_wreq/push\,
      s_ready_t_reg => m_axi_gmem2_BREADY,
      s_ready_t_reg_0 => m_axi_gmem2_RREADY,
      we => \store_unit/buff_wdata/push\
    );
img_out_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w64_d5_S
     port map (
      E(0) => entry_proc5_U0_n_4,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => out_mat_cols_channel_U_n_2,
      img_out_c_empty_n => img_out_c_empty_n,
      img_out_c_full_n => img_out_c_full_n,
      \in\(63 downto 0) => img_out(63 downto 0),
      mOutPtr16_out => mOutPtr16_out_3,
      \out\(63 downto 0) => img_out_c_dout(63 downto 0),
      push => push_4,
      xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read => xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read
    );
in_mat_cols_c10_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      Block_entry1_proc_U0_ap_done => Block_entry1_proc_U0_ap_done,
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(31 downto 0) => Block_entry1_proc_U0_ap_return_3(31 downto 0),
      E(0) => push_0,
      \SRL_SIG_reg[0][31]\(31 downto 0) => in_mat_cols_c10_channel_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_in_mat_cols_c10_channel => ap_sync_reg_channel_write_in_mat_cols_c10_channel,
      full_n_reg_0 => in_mat_cols_c10_channel_U_n_34,
      in_mat_cols_c10_channel_empty_n => in_mat_cols_c10_channel_empty_n,
      in_mat_cols_c10_channel_full_n => in_mat_cols_c10_channel_full_n,
      out_mat_rows_channel_full_n => out_mat_rows_channel_full_n
    );
in_mat_cols_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_0
     port map (
      D(15 downto 0) => in_mat_cols_c10_channel_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      mOutPtr0 => mOutPtr0,
      mOutPtr16_out => mOutPtr16_out_9,
      \mOutPtr_reg[1]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_4,
      p_src_mat_cols_dout(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      push => push_8
    );
in_mat_data_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0
     port map (
      D(7 downto 0) => Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din(7 downto 0),
      E(0) => push,
      Q(7 downto 0) => \SRL_SIG_reg[1]_7\(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0]_6\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_24,
      \mOutPtr_reg[0]_1\ => Threshold_0_0_1080_1920_1_2_2_U0_n_0,
      \mOutPtr_reg[2]_0\(1) => mOutPtr(2),
      \mOutPtr_reg[2]_0\(0) => mOutPtr(0)
    );
in_mat_rows_c9_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_1
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready => Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
      Block_entry1_proc_U0_ap_done => Block_entry1_proc_U0_ap_done,
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(31 downto 0) => in_mat_rows_c9_channel_dout(31 downto 0),
      E(0) => push_1,
      Q(0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7,
      \SRL_SIG_reg[0][31]\(31 downto 0) => Block_entry1_proc_U0_ap_return_2(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => in_mat_rows_c9_channel_U_n_37,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_in_mat_rows_c9_channel => ap_sync_channel_write_in_mat_rows_c9_channel,
      ap_sync_reg_channel_write_in_mat_rows_c9_channel => ap_sync_reg_channel_write_in_mat_rows_c9_channel,
      ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg => in_mat_rows_c9_channel_U_n_34,
      ap_sync_reg_channel_write_out_mat_cols_channel => ap_sync_reg_channel_write_out_mat_cols_channel,
      ap_sync_reg_channel_write_out_mat_cols_channel_reg => in_mat_cols_c10_channel_U_n_34,
      empty_n_reg_0 => in_mat_rows_c9_channel_U_n_36,
      in_mat_cols_c10_channel_empty_n => in_mat_cols_c10_channel_empty_n,
      in_mat_rows_c9_channel_empty_n => in_mat_rows_c9_channel_empty_n,
      in_mat_rows_c9_channel_full_n => in_mat_rows_c9_channel_full_n,
      out_mat_cols_channel_full_n => out_mat_cols_channel_full_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n
    );
in_mat_rows_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d2_S_x_2
     port map (
      Array2xfMat_8_0_1080_1920_1_2_U0_ap_start => Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
      \SRL_SIG_reg[1][0]\(0) => Array2xfMat_8_0_1080_1920_1_2_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_rows_c9_channel_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      mOutPtr16_out => mOutPtr16_out_9,
      \mOutPtr_reg[1]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_4,
      p_src_mat_rows_dout(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      push => push_8
    );
maxval_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => Threshold_0_0_1080_1920_1_2_2_U0_n_4,
      \in\(7 downto 0) => maxval(7 downto 0),
      maxval_c_empty_n => maxval_c_empty_n,
      maxval_c_full_n => maxval_c_full_n,
      \out\(7 downto 0) => maxval_c_dout(7 downto 0),
      push => push_4
    );
out_mat_cols_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      Q(0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_out_mat_cols_channel => ap_sync_reg_channel_write_out_mat_cols_channel,
      empty_n_reg_0 => out_mat_cols_channel_U_n_2,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(31 downto 0) => Block_entry1_proc_U0_ap_return_1(31 downto 0),
      \out\(31 downto 0) => out_mat_cols_channel_dout(31 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_cols_channel_full_n => out_mat_cols_channel_full_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done
    );
out_mat_data_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d2_S_x0_3
     port map (
      \SRL_SIG_reg[0][7]\ => Threshold_0_0_1080_1920_1_2_2_U0_n_11,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => maxval_read_reg_132(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln1301_reg_437 => \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437\,
      icmp_ln1315_reg_446 => \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446\,
      \icmp_ln1315_reg_446_reg[0]\ => out_mat_data_U_n_3,
      \icmp_ln1315_reg_446_reg[0]_0\ => out_mat_data_U_n_4,
      \icmp_ln1315_reg_446_reg[0]_1\ => out_mat_data_U_n_5,
      \icmp_ln1315_reg_446_reg[0]_2\ => out_mat_data_U_n_6,
      \icmp_ln1315_reg_446_reg[0]_3\ => out_mat_data_U_n_7,
      \icmp_ln1315_reg_446_reg[0]_4\ => out_mat_data_U_n_8,
      \icmp_ln1315_reg_446_reg[0]_5\ => out_mat_data_U_n_9,
      \icmp_ln1315_reg_446_reg[0]_6\ => out_mat_data_U_n_10,
      \mOutPtr0__0\ => \mOutPtr0__0_11\,
      mOutPtr16_out => mOutPtr16_out_12,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_10(0),
      \mOutPtr_reg[0]_1\ => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_data_full_n => out_mat_data_full_n,
      push => push_2
    );
out_mat_rows_channel_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w32_d4_S_4
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      buff0_reg => ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0,
      \in\(15 downto 0) => Block_entry1_proc_U0_ap_return_0(15 downto 0),
      \out\(15 downto 0) => out_mat_rows_channel_dout(15 downto 0),
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      out_mat_rows_channel_full_n => out_mat_rows_channel_full_n,
      xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done
    );
start_for_Threshold_0_0_1080_1920_1_2_2_U0_U: entity work.design_1_threshold_accel_0_2_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0
     port map (
      CO(0) => icmp_ln64_fu_109_p2,
      Q(0) => ap_CS_fsm_state2,
      Threshold_0_0_1080_1920_1_2_2_U0_ap_start => Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n => full_n,
      mOutPtr16_out => mOutPtr16_out_5,
      \mOutPtr_reg[0]_0\ => entry_proc5_U0_n_3,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_4,
      \mOutPtr_reg[2]_0\ => Threshold_0_0_1080_1920_1_2_2_U0_n_10,
      start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n => start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
thresh_c_U: entity work.design_1_threshold_accel_0_2_threshold_accel_fifo_w8_d4_S_5
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => Threshold_0_0_1080_1920_1_2_2_U0_n_4,
      \in\(7 downto 0) => thresh(7 downto 0),
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      push => push_4,
      thresh_c_empty_n => thresh_c_empty_n,
      thresh_c_full_n => thresh_c_full_n
    );
xfMat2Array_8_0_1080_1920_1_2_1_U0: entity work.design_1_threshold_accel_0_2_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s
     port map (
      E(0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read,
      Q(1) => \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9\,
      Q(0) => \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2\,
      \ap_CS_fsm_reg[2]_0\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]_0\(1) => ap_CS_fsm_state2_13,
      \ap_CS_fsm_reg[2]_0\(0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7,
      \ap_CS_fsm_reg[2]_1\ => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8,
      \ap_CS_fsm_reg[2]_2\ => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]\ => out_mat_data_U_n_10,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]\ => out_mat_data_U_n_9,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]\ => out_mat_data_U_n_8,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]\ => out_mat_data_U_n_7,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]\ => out_mat_data_U_n_6,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]\ => out_mat_data_U_n_5,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]\ => out_mat_data_U_n_4,
      \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]\ => out_mat_data_U_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_vld_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11,
      dout_vld_reg_0 => gmem2_m_axi_U_n_7,
      dstPtr_dout(63 downto 0) => img_out_c_dout(63 downto 0),
      empty_n_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12,
      full_n_reg => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1,
      full_n_reg_0(85 downto 64) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN(21 downto 0),
      full_n_reg_0(63 downto 0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR(63 downto 0),
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      icmp_ln1301_reg_437 => \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437\,
      icmp_ln1315_reg_446 => \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446\,
      img_out_c_empty_n => img_out_c_empty_n,
      \in\(31 downto 0) => out_mat_cols_channel_dout(31 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0_11\,
      mOutPtr16_out => mOutPtr16_out_12,
      mOutPtr18_out => \store_unit/buff_wdata/mOutPtr18_out\,
      \mOutPtr_reg[0]\ => xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_10(0),
      m_axi_gmem2_WDATA(7 downto 0) => xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA(7 downto 0),
      out_mat_cols_channel_empty_n => out_mat_cols_channel_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_channel_empty_n => out_mat_rows_channel_empty_n,
      p_read(15 downto 0) => out_mat_rows_channel_dout(15 downto 0),
      pop => \store_unit/buff_wdata/pop\,
      push => \store_unit/fifo_wreq/push\,
      push_0 => push_2,
      we => \store_unit/buff_wdata/push\,
      xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done => xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_threshold_accel_0_2 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_threshold_accel_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_threshold_accel_0_2 : entity is "design_1_threshold_accel_0_0,threshold_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_threshold_accel_0_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_threshold_accel_0_2 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_threshold_accel_0_2 : entity is "threshold_accel,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of design_1_threshold_accel_0_2 : entity is "yes";
end design_1_threshold_accel_0_2;

architecture STRUCTURE of design_1_threshold_accel_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : string;
  attribute C_M_AXI_GMEM2_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem2_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem2, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_RREADY : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const1>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const1>\;
  m_axi_gmem2_ARCACHE(0) <= \<const1>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const1>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const1>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const1>\;
  m_axi_gmem2_AWCACHE(0) <= \<const1>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const1>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_1_threshold_accel_0_2_threshold_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem1_ARADDR(63 downto 2) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem1_ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWREADY => '0',
      m_axi_gmem1_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => B"00",
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => B"00",
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED,
      m_axi_gmem1_WREADY => '0',
      m_axi_gmem1_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED,
      m_axi_gmem2_ARADDR(63 downto 0) => NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem2_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARID(0) => NLW_inst_m_axi_gmem2_ARID_UNCONNECTED(0),
      m_axi_gmem2_ARLEN(7 downto 0) => NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem2_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARREADY => '0',
      m_axi_gmem2_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARUSER(0) => NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED(0),
      m_axi_gmem2_ARVALID => NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED,
      m_axi_gmem2_AWADDR(63 downto 2) => \^m_axi_gmem2_awaddr\(63 downto 2),
      m_axi_gmem2_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWID(0) => NLW_inst_m_axi_gmem2_AWID_UNCONNECTED(0),
      m_axi_gmem2_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem2_AWLEN(3 downto 0) => \^m_axi_gmem2_awlen\(3 downto 0),
      m_axi_gmem2_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWUSER(0) => NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED(0),
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BID(0) => '0',
      m_axi_gmem2_BREADY => m_axi_gmem2_BREADY,
      m_axi_gmem2_BRESP(1 downto 0) => B"00",
      m_axi_gmem2_BUSER(0) => '0',
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_gmem2_RID(0) => '0',
      m_axi_gmem2_RLAST => '0',
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => B"00",
      m_axi_gmem2_RUSER(0) => '0',
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WID(0) => NLW_inst_m_axi_gmem2_WID_UNCONNECTED(0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      m_axi_gmem2_WUSER(0) => NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED(0),
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_r_ARADDR(5 downto 0) => s_axi_control_r_ARADDR(5 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(5 downto 0) => s_axi_control_r_AWADDR(5 downto 0),
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
