{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 9.7444,
  "cts__clock__skew__hold__post_repair": 9.52219,
  "cts__clock__skew__hold__pre_repair": 9.52219,
  "cts__clock__skew__setup": 9.7444,
  "cts__clock__skew__setup__post_repair": 9.52219,
  "cts__clock__skew__setup__pre_repair": 9.52219,
  "cts__cpu__total": 99.54,
  "cts__design__core__area": 4244.65,
  "cts__design__core__area__post_repair": 4244.65,
  "cts__design__core__area__pre_repair": 4244.65,
  "cts__design__die__area": 4803.18,
  "cts__design__die__area__post_repair": 4803.18,
  "cts__design__die__area__pre_repair": 4803.18,
  "cts__design__instance__area": 1872.71,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 1814.29,
  "cts__design__instance__area__pre_repair": 1814.29,
  "cts__design__instance__area__stdcell": 1872.71,
  "cts__design__instance__area__stdcell__post_repair": 1814.29,
  "cts__design__instance__area__stdcell__pre_repair": 1814.29,
  "cts__design__instance__count": 16558,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15916,
  "cts__design__instance__count__pre_repair": 15916,
  "cts__design__instance__count__setup_buffer": 517,
  "cts__design__instance__count__stdcell": 16558,
  "cts__design__instance__count__stdcell__post_repair": 15916,
  "cts__design__instance__count__stdcell__pre_repair": 15916,
  "cts__design__instance__displacement__max": 1.782,
  "cts__design__instance__displacement__mean": 0.023,
  "cts__design__instance__displacement__total": 387.822,
  "cts__design__instance__utilization": 0.441194,
  "cts__design__instance__utilization__post_repair": 0.427431,
  "cts__design__instance__utilization__pre_repair": 0.427431,
  "cts__design__instance__utilization__stdcell": 0.441194,
  "cts__design__instance__utilization__stdcell__post_repair": 0.427431,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.427431,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 382332.0,
  "cts__power__internal__total": 0.0400229,
  "cts__power__internal__total__post_repair": 0.0432999,
  "cts__power__internal__total__pre_repair": 0.0432999,
  "cts__power__leakage__total": 3.67312e-06,
  "cts__power__leakage__total__post_repair": 3.39753e-06,
  "cts__power__leakage__total__pre_repair": 3.39753e-06,
  "cts__power__switching__total": 0.0511793,
  "cts__power__switching__total__post_repair": 0.0550483,
  "cts__power__switching__total__pre_repair": 0.0550483,
  "cts__power__total": 0.0912059,
  "cts__power__total__post_repair": 0.0983517,
  "cts__power__total__pre_repair": 0.0983517,
  "cts__route__wirelength__estimated": 59041.6,
  "cts__runtime__total": "1:39.88",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.062088,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0432307,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0432307,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.127522,
  "cts__timing__drv__max_slew_limit__post_repair": 0.118115,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.118115,
  "cts__timing__drv__setup_violation_count": 11,
  "cts__timing__drv__setup_violation_count__post_repair": 160,
  "cts__timing__drv__setup_violation_count__pre_repair": 160,
  "cts__timing__setup__tns": -59.5975,
  "cts__timing__setup__tns__post_repair": -26648.8,
  "cts__timing__setup__tns__pre_repair": -26648.8,
  "cts__timing__setup__ws": -10.288,
  "cts__timing__setup__ws__post_repair": -229.024,
  "cts__timing__setup__ws__pre_repair": -229.024,
  "design__io__hpwl": 8832048,
  "detailedplace__cpu__total": 19.96,
  "detailedplace__design__core__area": 4244.65,
  "detailedplace__design__die__area": 4803.18,
  "detailedplace__design__instance__area": 1798.25,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 1798.25,
  "detailedplace__design__instance__count": 15878,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15878,
  "detailedplace__design__instance__displacement__max": 3.29,
  "detailedplace__design__instance__displacement__mean": 0.209,
  "detailedplace__design__instance__displacement__total": 3327.39,
  "detailedplace__design__instance__utilization": 0.423652,
  "detailedplace__design__instance__utilization__stdcell": 0.423652,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 360304.0,
  "detailedplace__power__internal__total": 0.0418296,
  "detailedplace__power__leakage__total": 3.25701e-06,
  "detailedplace__power__switching__total": 0.0542021,
  "detailedplace__power__total": 0.0960349,
  "detailedplace__route__wirelength__estimated": 55013,
  "detailedplace__runtime__total": "0:20.23",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0432307,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.118115,
  "detailedplace__timing__drv__setup_violation_count": 170,
  "detailedplace__timing__setup__tns": -29679.4,
  "detailedplace__timing__setup__ws": -270.221,
  "detailedroute__cpu__total": 3175.79,
  "detailedroute__mem__peak": 4377380.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8747,
  "detailedroute__route__drc_errors__iter:2": 111,
  "detailedroute__route__drc_errors__iter:3": 22,
  "detailedroute__route__drc_errors__iter:4": 2,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 16381,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 151066,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 151066,
  "detailedroute__route__wirelength": 73027,
  "detailedroute__route__wirelength__iter:1": 73610,
  "detailedroute__route__wirelength__iter:2": 73093,
  "detailedroute__route__wirelength__iter:3": 73027,
  "detailedroute__route__wirelength__iter:4": 73026,
  "detailedroute__route__wirelength__iter:5": 73027,
  "detailedroute__runtime__total": "3:52.29",
  "fillcell__cpu__total": 5.07,
  "fillcell__mem__peak": 383332.0,
  "fillcell__runtime__total": "0:05.34",
  "finish__clock__skew__hold": 12.5394,
  "finish__clock__skew__setup": 11.0642,
  "finish__cpu__total": 55.48,
  "finish__design__core__area": 4244.65,
  "finish__design__die__area": 4803.18,
  "finish__design__instance__area": 1877.34,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 1877.34,
  "finish__design__instance__count": 16568,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16568,
  "finish__design__instance__utilization": 0.442283,
  "finish__design__instance__utilization__stdcell": 0.442283,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.528586,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.524374,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.605999,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.596424,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.164001,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.596424,
  "finish__mem__peak": 1135804.0,
  "finish__power__internal__total": 0.0407031,
  "finish__power__leakage__total": 3.4617e-06,
  "finish__power__switching__total": 0.0587985,
  "finish__power__total": 0.099505,
  "finish__runtime__total": "0:55.79",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0775959,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 68,
  "finish__timing__drv__max_slew_limit": -0.0753565,
  "finish__timing__drv__setup_violation_count": 87,
  "finish__timing__setup__tns": -1642.39,
  "finish__timing__setup__ws": -51.6042,
  "finish__timing__wns_percent_delay": -10.038634,
  "finish_merge__cpu__total": 7.64,
  "finish_merge__mem__peak": 599740.0,
  "finish_merge__runtime__total": "0:08.21",
  "floorplan__cpu__total": 8.49,
  "floorplan__design__core__area": 4244.65,
  "floorplan__design__die__area": 4803.18,
  "floorplan__design__instance__area": 1611.1,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1611.1,
  "floorplan__design__instance__count": 14691,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14691,
  "floorplan__design__instance__utilization": 0.379562,
  "floorplan__design__instance__utilization__stdcell": 0.379562,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 326320.0,
  "floorplan__power__internal__total": 0.0372869,
  "floorplan__power__leakage__total": 1.9695e-06,
  "floorplan__power__switching__total": 0.041746,
  "floorplan__power__total": 0.0790349,
  "floorplan__runtime__total": "0:08.86",
  "floorplan__timing__setup__tns": -128480,
  "floorplan__timing__setup__ws": -1022.59,
  "floorplan_io__cpu__total": 4.17,
  "floorplan_io__mem__peak": 289760.0,
  "floorplan_io__runtime__total": "0:04.35",
  "floorplan_macro__cpu__total": 4.07,
  "floorplan_macro__mem__peak": 289572.0,
  "floorplan_macro__runtime__total": "0:04.25",
  "floorplan_pdn__cpu__total": 4.41,
  "floorplan_pdn__mem__peak": 292604.0,
  "floorplan_pdn__runtime__total": "0:04.57",
  "floorplan_tap__cpu__total": 4.02,
  "floorplan_tap__mem__peak": 280432.0,
  "floorplan_tap__runtime__total": "0:04.22",
  "floorplan_tdms__cpu__total": 4.11,
  "floorplan_tdms__mem__peak": 288920.0,
  "floorplan_tdms__runtime__total": "0:04.28",
  "globalplace__cpu__total": 189.47,
  "globalplace__design__core__area": 4244.65,
  "globalplace__design__die__area": 4803.18,
  "globalplace__design__instance__area": 1632.25,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 1632.25,
  "globalplace__design__instance__count": 15416,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15416,
  "globalplace__design__instance__utilization": 0.384542,
  "globalplace__design__instance__utilization__stdcell": 0.384542,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 534452.0,
  "globalplace__power__internal__total": 0.0412377,
  "globalplace__power__leakage__total": 1.9695e-06,
  "globalplace__power__switching__total": 0.0505776,
  "globalplace__power__total": 0.0918173,
  "globalplace__runtime__total": "1:12.68",
  "globalplace__timing__setup__tns": -245076,
  "globalplace__timing__setup__ws": -1625.5,
  "globalplace_io__cpu__total": 4.13,
  "globalplace_io__mem__peak": 292112.0,
  "globalplace_io__runtime__total": "0:04.32",
  "globalplace_skip_io__cpu__total": 10.76,
  "globalplace_skip_io__mem__peak": 310492.0,
  "globalplace_skip_io__runtime__total": "0:10.93",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 8.78558,
  "globalroute__clock__skew__setup": 8.78558,
  "globalroute__cpu__total": 296.26,
  "globalroute__design__core__area": 4244.65,
  "globalroute__design__die__area": 4803.18,
  "globalroute__design__instance__area": 1877.34,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 1877.34,
  "globalroute__design__instance__count": 16568,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 7,
  "globalroute__design__instance__count__stdcell": 16568,
  "globalroute__design__instance__displacement__max": 1.35,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 6.426,
  "globalroute__design__instance__utilization": 0.442283,
  "globalroute__design__instance__utilization__stdcell": 0.442283,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 622728.0,
  "globalroute__power__internal__total": 0.0423902,
  "globalroute__power__leakage__total": 3.46174e-06,
  "globalroute__power__switching__total": 0.059107,
  "globalroute__power__total": 0.101501,
  "globalroute__route__wirelength__estimated": 59261.7,
  "globalroute__runtime__total": "4:56.88",
  "globalroute__timing__clock__slack": -84.259,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.110552,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 108,
  "globalroute__timing__drv__max_slew_limit": -0.18079,
  "globalroute__timing__drv__setup_violation_count": 160,
  "globalroute__timing__setup__tns": -6570.93,
  "globalroute__timing__setup__ws": -84.2593,
  "placeopt__cpu__total": 19.07,
  "placeopt__design__core__area": 4244.65,
  "placeopt__design__core__area__pre_opt": 4244.65,
  "placeopt__design__die__area": 4803.18,
  "placeopt__design__die__area__pre_opt": 4803.18,
  "placeopt__design__instance__area": 1798.25,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 1632.25,
  "placeopt__design__instance__area__stdcell": 1798.25,
  "placeopt__design__instance__area__stdcell__pre_opt": 1632.25,
  "placeopt__design__instance__count": 15878,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15416,
  "placeopt__design__instance__count__stdcell": 15878,
  "placeopt__design__instance__count__stdcell__pre_opt": 15416,
  "placeopt__design__instance__utilization": 0.423652,
  "placeopt__design__instance__utilization__pre_opt": 0.384542,
  "placeopt__design__instance__utilization__stdcell": 0.423652,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.384542,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 365124.0,
  "placeopt__power__internal__total": 0.0407268,
  "placeopt__power__internal__total__pre_opt": 0.0412377,
  "placeopt__power__leakage__total": 3.38801e-06,
  "placeopt__power__leakage__total__pre_opt": 1.9695e-06,
  "placeopt__power__switching__total": 0.0526716,
  "placeopt__power__switching__total__pre_opt": 0.0505776,
  "placeopt__power__total": 0.0934018,
  "placeopt__power__total__pre_opt": 0.0918173,
  "placeopt__runtime__total": "0:19.30",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.00798909,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.118793,
  "placeopt__timing__drv__setup_violation_count": 170,
  "placeopt__timing__setup__tns": -30019.6,
  "placeopt__timing__setup__tns__pre_opt": -245076,
  "placeopt__timing__setup__ws": -272.052,
  "placeopt__timing__setup__ws__pre_opt": -1625.5,
  "run__flow__design": "aes_lvt",
  "run__flow__generate_date": "2024-02-07 01:31",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12114-g0bd67a2b0",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "0adaebe958681ae37a4c431081eba33f27a87411",
  "run__flow__scripts_commit": "0adaebe958681ae37a4c431081eba33f27a87411",
  "run__flow__uuid": "e5b5ee01-26cb-4790-a62d-02ae88ef5083",
  "run__flow__variant": "base",
  "synth__cpu__total": 50.72,
  "synth__design__instance__area__stdcell": 1705.9329,
  "synth__design__instance__count__stdcell": 15771.0,
  "synth__mem__peak": 332896.0,
  "synth__runtime__total": "0:51.54",
  "total_time": "0:15:07.920000"
}