

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:54:33 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.069 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = sext i11 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i12 %lhs_V, -30" [firmware/myproject.cpp:50]   --->   Operation 7 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i12 %ret_V to i24" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 9 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i11 %p_Val2_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %p_Val2_s to i16" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln1192_2 = add i12 %rhs_V_1, -375" [firmware/myproject.cpp:51]   --->   Operation 15 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %add_ln1192_2 to i29" [firmware/myproject.cpp:51]   --->   Operation 16 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1192 = mul i29 %sext_ln1192_1, -141825" [firmware/myproject.cpp:51]   --->   Operation 17 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_11 = add i29 %mul_ln1192, -29360128" [firmware/myproject.cpp:51]   --->   Operation 18 'add' 'ret_V_11' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %ret_V_11, i32 20, i32 28)" [firmware/myproject.cpp:51]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 20 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %shl_ln1118_4 to i15" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%r_V_6 = sub i15 0, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 22 'sub' 'r_V_6' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %p_Val2_3 to i16" [firmware/myproject.cpp:52]   --->   Operation 23 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %p_Val2_3 to i14" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_3, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 25 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 26 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%r_V_3 = add i16 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 27 'add' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_3, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 28 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i13 %shl_ln1118_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 29 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_7 = sub i14 %sext_ln1118_6, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 30 'sub' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i14 %r_V_7, -93" [firmware/myproject.cpp:52]   --->   Operation 31 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%sext_ln1192_2 = sext i16 %r_V_3 to i26" [firmware/myproject.cpp:52]   --->   Operation 32 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i14 %add_ln1192_4 to i26" [firmware/myproject.cpp:52]   --->   Operation 33 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 34 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %r_V_6, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 35 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i25 %lhs_V_1 to i26" [firmware/myproject.cpp:52]   --->   Operation 36 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i26 %sext_ln1192_4, %mul_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 37 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 38 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_8 to i16" [firmware/myproject.cpp:52]   --->   Operation 39 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%r_V_8 = add i16 %sext_ln1118_7, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 40 'add' 'r_V_8' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %r_V_8, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 41 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_5 = add i26 %rhs_V, %sub_ln1192" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_12 = add i26 %add_ln1192_5, -1767424" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'ret_V_12' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_12, i32 15, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 44 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i11 %p_Val2_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 45 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%ret_V_13 = add nsw i12 %rhs_V_1, %lhs_V_2" [firmware/myproject.cpp:53]   --->   Operation 46 'add' 'ret_V_13' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %ret_V_13, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 47 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i17 %lhs_V_3 to i18" [firmware/myproject.cpp:53]   --->   Operation 48 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%ret_V_7 = add i18 %sext_ln728, -3839" [firmware/myproject.cpp:53]   --->   Operation 49 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%sext_ln1192_5 = sext i18 %ret_V_7 to i26" [firmware/myproject.cpp:53]   --->   Operation 50 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.49ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, -342" [firmware/myproject.cpp:53]   --->   Operation 51 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_14 = add i26 %mul_ln1192_2, -1015808" [firmware/myproject.cpp:53]   --->   Operation 52 'add' 'ret_V_14' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_14, i32 15, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 53 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_1)   --->   "%shl_ln1193 = shl i24 %r_V_1, 2" [firmware/myproject.cpp:50]   --->   Operation 54 'shl' 'shl_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1193_1 = sub i24 0, %shl_ln1193" [firmware/myproject.cpp:50]   --->   Operation 55 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i24 %r_V_1, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 56 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i24 %add_ln1193, 13312" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i24 %ret_V_1 to i35" [firmware/myproject.cpp:50]   --->   Operation 58 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i35 %sext_ln700, 801" [firmware/myproject.cpp:50]   --->   Operation 59 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 60 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i12 -31, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 61 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 %ret_V_9, 125" [firmware/myproject.cpp:50]   --->   Operation 62 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !268"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !274"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !280"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !286"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !292"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !298"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 72 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i35 %mul_ln700 to i36" [firmware/myproject.cpp:50]   --->   Operation 73 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %add_ln1192 to i36" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.09ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 75 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.92ns)   --->   "%ret_V_10 = add i36 %mul_ln700_1, 1040187392" [firmware/myproject.cpp:50]   --->   Operation 76 'add' 'ret_V_10' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i36.i32.i32(i36 %ret_V_10, i32 25, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 77 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %tmp to i11" [firmware/myproject.cpp:51]   --->   Operation 79 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 -41)" [firmware/myproject.cpp:54]   --->   Operation 83 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.96ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'sub' operation ('r.V', firmware/myproject.cpp:52) [60]  (0 ns)
	'add' operation ('add_ln1192_4', firmware/myproject.cpp:52) [61]  (0.716 ns)
	'mul' operation of DSP[67] ('mul_ln1192_1', firmware/myproject.cpp:52) [64]  (0.494 ns)
	'sub' operation of DSP[67] ('sub_ln1192', firmware/myproject.cpp:52) [67]  (2.04 ns)
	'add' operation ('add_ln1192_5', firmware/myproject.cpp:52) [72]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [73]  (0.71 ns)

 <State 2>: 4.07ns
The critical path consists of the following:
	'shl' operation ('shl_ln1193', firmware/myproject.cpp:50) [23]  (0 ns)
	'sub' operation ('sub_ln1193_1', firmware/myproject.cpp:50) [24]  (0.833 ns)
	'add' operation ('add_ln1193', firmware/myproject.cpp:50) [25]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [26]  (0.703 ns)
	'mul' operation of DSP[29] ('mul_ln700', firmware/myproject.cpp:50) [29]  (2.53 ns)

 <State 3>: 4.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_1', firmware/myproject.cpp:50) [37]  (3.09 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [40]  (0.922 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
