// Seed: 308444833
module module_0 (
    input tri0 id_0
    , id_11,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9
);
  assign id_5 = id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd46
) (
    input wor id_0,
    output logic id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4
);
  parameter id_6 = -1'b0;
  always_latch id_1 = -1'h0;
  wire [1 : id_6] id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_4,
      id_2,
      id_4,
      id_0
  );
  assign id_10 = id_12;
endmodule
