#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Oct  5 15:42:39 2023
# Process ID: 33124
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35256 D:\ADAM_LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_400/clk_400.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_400 D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_400/clk_400.xci
file delete -force D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_400
file delete -force d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.3} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {41.625} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {257.011} CONFIG.CLKOUT1_PHASE_ERROR {231.211}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0
file delete -force d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.3} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {41.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {257.011} CONFIG.CLKOUT1_PHASE_ERROR {231.211}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_wiz_0
file delete -force d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_33_3
set_property -dict [list CONFIG.Component_Name {clk_33_3} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.3} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {41.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {257.011} CONFIG.CLKOUT1_PHASE_ERROR {231.211}] [get_ips clk_33_3]
generate_target {instantiation_template} [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_33_3/clk_33_3.xci]
generate_target all [get_files  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_33_3/clk_33_3.xci]
catch { config_ip_cache -export [get_ips -all clk_33_3] }
export_ip_user_files -of_objects [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_33_3/clk_33_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_33_3/clk_33_3.xci]
launch_runs clk_33_3_synth_1 -jobs 16
wait_on_run clk_33_3_synth_1
wait_on_run clk_33_3_synth_1
export_simulation -of_objects [get_files d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/clk_33_3/clk_33_3.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
set_property -dict [list CONFIG.C_Mult_Usage {Max_Usage} CONFIG.C_Latency {0}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
catch { config_ip_cache -export [get_ips -all double_mul] }
catch { [ delete_ip_run [get_ips -all double_mul] ] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
launch_simulation -mode post-implementation -type functional
source DG_granule_model_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[0] }} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[1] }} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[2] }} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[3] }} 
relaunch_sim
relaunch_sim
relaunch_sim
run 300 ms
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\u_reg_reg[0] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\u_reg_reg[1] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\u_reg_reg[2] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\u_reg_reg[3] }} 
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[0] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[1] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[2] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[3] }} 
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/h_DIV_C/s_axis_a_tdata}} 
relaunch_sim
save_wave_config {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model_tb_func_impl.wcfg}
close_sim
close_design
close [ open D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v w ]
add_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v] -no_script -reset -force -quiet
remove_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_simulation -mode post-implementation -type functional
close_design
launch_simulation -mode post-implementation -type functional
source DG_granule_model_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[0] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[1] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[2] }} {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[3] }} 
relaunch_sim
run 300 ms
close_sim
close_design
add_files -norecurse D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source DG_granule_model_tb.tcl
open_wave_config {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model_tb_func_impl.wcfg}
current_wave_config {DG_granule_model_tb_func_impl.wcfg}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
current_wave_config {DG_granule_model_tb_func_impl.wcfg}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/counter}} {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/cycle_counter}} {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/duty_cycle}} {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/led}} {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/spikes}} 
relaunch_sim
close [ open D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led.mem w ]
add_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led.mem
relaunch_sim
relaunch_sim
run 300 ms
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v w ]
add_files -fileset sim_1 D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v
update_compile_order -fileset sim_1
