module alu(
	input logic [31:0] a,
	output logic [63:0] y);


endmodule