<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jul 10 14:38:35 2023" VIVADOVERSION="2022.2.2">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu106:part0:2.6" DEVICE="xczu7ev" NAME="design_1" PACKAGE="ffvc1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_reg_0_m_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="m_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_0_tvalid" SIGIS="undef" SIGNAME="axis_reg_0_m_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="m_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_0_tready" SIGIS="undef" SIGNAME="axis_reg_0_m_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="m_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_reg_0_s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_0_tlast" SIGIS="undef" SIGNAME="axis_reg_0_s_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="s_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_0_tvalid" SIGIS="undef" SIGNAME="axis_reg_0_s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="s_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_0_tready" SIGIS="undef" SIGNAME="axis_reg_0_s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_reg_0" PORT="s_tready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axis_reg_0_m" NAME="m_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_0" NAME="s_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_0_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/axis_reg_0" HWVERSION="1.0" INSTANCE="axis_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_reg" VLNV="user.org:user:axis_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_reg_0_s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_tvalid" SIGIS="undef" SIGNAME="axis_reg_0_s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_tlast" SIGIS="undef" SIGNAME="axis_reg_0_s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_tready" SIGIS="undef" SIGNAME="axis_reg_0_s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_reg_0_m_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_tvalid" SIGIS="undef" SIGNAME="axis_reg_0_m_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_tready" SIGIS="undef" SIGNAME="axis_reg_0_m_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_0_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_reg_0_m" NAME="m" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_0" NAME="s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
