#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 14 15:32:59 2019
# Process ID: 24684
# Current directory: C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.runs/synth_1/main.vds
# Journal file: C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20152 
WARNING: [Synth 8-2507] parameter declaration becomes local in WriteToRegister with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in WriteToRegister with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in WriteToRegister with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in WriteToRegister with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_receiver.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_receiver.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_transmitter.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_transmitter.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 376.180 ; gain = 113.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/main.v:23]
	Parameter SHIFT_REG_BYTES bound to: 3 - type: integer 
	Parameter STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter NUMBER_MAX_BIT_LENGTH bound to: 128 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MSG_IN bound to: 4'b0001 
	Parameter TX_READOUT bound to: 4'b0010 
	Parameter TX_SEND bound to: 4'b0011 
	Parameter TX_WAIT_BUSY bound to: 4'b0100 
	Parameter TX_WAIT_UNBUSY bound to: 4'b0101 
	Parameter SPI_WAIT_BUSY_ANY bound to: 4'b0110 
	Parameter SPI_WAIT_BUSY_ALL bound to: 4'b0110 
	Parameter SPI_WAIT_UNBUSY bound to: 4'b1000 
	Parameter HELLO bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'WriteToRegister' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:21]
	Parameter LENGTH_BIT_COUNT bound to: 3 - type: integer 
	Parameter MAXLENGTH bound to: 3 - type: integer 
	Parameter MAXLENGTH8 bound to: 24 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter READY bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
	Parameter FINISH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'WriteToRegister' (1#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/180113/180113.srcs/sources_1/imports/Downloads/WriteToRegister.v:21]
INFO: [Synth 8-6157] synthesizing module 'string_reader' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:8]
	Parameter RX_STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter RX_STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter RX_STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter RX_NUMBER_MAX_BIT_LENGTH bound to: 128 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter STARTED bound to: 3'b001 
	Parameter ANALYZE bound to: 3'b010 
	Parameter NEW_CHAR bound to: 3'b011 
	Parameter FINISHED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_receiver.v:4]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter Baud8 bound to: 460800 - type: integer 
	Parameter Baud8GeneratorAccWidth bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RxD_data_error_reg was removed.  [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_receiver.v:90]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (2#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_receiver.v:4]
INFO: [Synth 8-6157] synthesizing module 'ascii2hex' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/ascii2hex.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii2hex' (3#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/ascii2hex.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:85]
INFO: [Synth 8-6155] done synthesizing module 'string_reader' (4#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_reader.v:8]
INFO: [Synth 8-6157] synthesizing module 'string_sender' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:23]
	Parameter TX_STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter TX_STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter TX_STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter TXBuffer_BIT_LENGTH bound to: 256 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ADD_TERMINATOR bound to: 4'b0001 
	Parameter CHAR_SHIFT bound to: 4'b0010 
	Parameter START_TxD bound to: 4'b0011 
	Parameter WAIT_FOR_TxD_BUSY bound to: 4'b0100 
	Parameter WAIT_FOR_TxD_FINISH bound to: 4'b0101 
	Parameter END_START_TxD bound to: 4'b1010 
	Parameter END_WAIT_FOR_TxD_BUSY bound to: 4'b1011 
	Parameter END_WAIT_FOR_TxD_FINISH bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_transmitter.v:6]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter RegisterInputData bound to: 1 - type: integer 
	Parameter BaudGeneratorAccWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (5#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/async_transmitter.v:6]
INFO: [Synth 8-6157] synthesizing module 'hex2ascii' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/Desktop/hex2ascii.v:21]
INFO: [Synth 8-6155] done synthesizing module 'hex2ascii' (6#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/Desktop/hex2ascii.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:102]
INFO: [Synth 8-6155] done synthesizing module 'string_sender' (7#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_to_16bit' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/string_to_16bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'string_to_16bit' (8#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/string_to_16bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_from_16bit' [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/string_from_16bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'string_from_16bit' (9#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/string_from_16bit.v:23]
WARNING: [Synth 8-151] case item 4'b0110 is unreachable [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/main.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/main.v:271]
WARNING: [Synth 8-6014] Unused sequential element DATA21_reg was removed.  [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/main.v:877]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[31]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[30]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[29]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[28]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[23]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[22]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[21]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[20]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[15]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[14]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[13]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[12]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[7]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[6]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[5]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 462.223 ; gain = 199.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 462.223 ; gain = 199.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 462.223 ; gain = 199.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/constrs_1/imports/new/pinmap.xdc]
Finished Parsing XDC File [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/constrs_1/imports/new/pinmap.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/constrs_1/imports/new/pinmap.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.719 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 812.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.719 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 812.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WriteToRegister'
INFO: [Synth 8-5546] ROM "wr_rcsbar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit_inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit_inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_spacing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'string_reader'
INFO: [Synth 8-5544] ROM "RXStringReady" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.srcs/sources_1/imports/Practice/PWMLED/PWMLED.srcs/sources_1/imports/imports/sequencer/string_sender.v:102]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'string_sender'
INFO: [Synth 8-5544] ROM "TXStringBusy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ONE_BYTE_STR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5545] ROM "LDAC_OUT" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXLen" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXString" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DAC_Data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DAC_Data0" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DAC_Ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DAC_Ready" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DAC_Data1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LDAC_OUT0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXLen0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   READY |                             0010 |                               01
                    SEND |                             0100 |                               10
                  FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'WriteToRegister'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE7 |                      00000000010 |                             1000
                 iSTATE6 |                      00000000100 |                             1001
                 iSTATE3 |                      00000001000 |                             1010
                 iSTATE1 |                      00000010000 |                             1011
                 iSTATE2 |                      00000100000 |                             1100
                 iSTATE0 |                      00001000000 |                             1101
                 iSTATE9 |                      00010000000 |                             1110
                 iSTATE8 |                      00100000000 |                             1111
                 iSTATE4 |                      01000000000 |                             0001
                  iSTATE |                      10000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 ANALYZE |                            00010 |                              010
                FINISHED |                            00100 |                              100
                NEW_CHAR |                            01000 |                              011
                 STARTED |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'string_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
              CHAR_SHIFT |                              001 |                             0010
               START_TxD |                              010 |                             0011
       WAIT_FOR_TxD_BUSY |                              011 |                             0100
     WAIT_FOR_TxD_FINISH |                              100 |                             0101
           END_START_TxD |                              101 |                             1010
   END_WAIT_FOR_TxD_BUSY |                              110 |                             1011
 END_WAIT_FOR_TxD_FINISH |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'string_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   HELLO |                             0000 |                             1111
                 TX_SEND |                             0001 |                             0011
            TX_WAIT_BUSY |                             0010 |                             0100
          TX_WAIT_UNBUSY |                             0011 |                             0101
                    IDLE |                             0100 |                             0000
                  MSG_IN |                             0101 |                             0001
       SPI_WAIT_BUSY_ANY |                             0110 |                             0110
         SPI_WAIT_UNBUSY |                             0111 |                             1000
              TX_READOUT |                             1000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 5     
	   8 Input    256 Bit        Muxes := 2     
	   9 Input    256 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   3 Input    119 Bit        Muxes := 2     
	  34 Input    119 Bit        Muxes := 1     
	  33 Input    119 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 24    
	  29 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	  25 Input     17 Bit        Muxes := 1     
	  21 Input     17 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	  13 Input     17 Bit        Muxes := 1     
	   9 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	  33 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 1     
	 113 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 36    
	  11 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
	  32 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 49    
	  33 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 3     
	  29 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input    256 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 1     
	   3 Input    119 Bit        Muxes := 2     
	  34 Input    119 Bit        Muxes := 1     
	  33 Input    119 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 24    
	  29 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	  25 Input     17 Bit        Muxes := 1     
	  21 Input     17 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	  13 Input     17 Bit        Muxes := 1     
	   9 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	  33 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  29 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	 113 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 132   
	  32 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 49    
	  33 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 3     
	  29 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module WriteToRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module ascii2hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module string_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module async_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module hex2ascii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module string_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   8 Input    256 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
Module string_to_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
Module string_from_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wr_rcsbar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_rcsbar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_rcsbar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_rcsbar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DAC_Data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[31]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[30]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[29]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[28]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[23]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[22]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[21]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[20]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[15]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[14]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[13]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[12]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[7]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[6]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[5]
WARNING: [Synth 8-3331] design string_to_16bit has unconnected port StringIn[4]
INFO: [Synth 8-3886] merging instance 'TXString_reg[5]' (FDE) to 'TXString_reg[13]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[7]' (FDE) to 'TXString_reg[15]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[14]' (FDE) to 'TXString_reg[22]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[13]' (FDE) to 'TXString_reg[21]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[15]' (FDE) to 'TXString_reg[23]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[22]' (FDE) to 'TXString_reg[30]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[21]' (FDE) to 'TXString_reg[29]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[23]' (FDE) to 'TXString_reg[31]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[31]' (FDE) to 'TXString_reg[39]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[35]' (FDE) to 'TXString_reg[41]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[34]' (FDE) to 'TXString_reg[46]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[33]' (FDE) to 'TXString_reg[62]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[39]' (FDE) to 'TXString_reg[47]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[42]' (FDE) to 'TXString_reg[40]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[41]' (FDE) to 'TXString_reg[67]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[47]' (FDE) to 'TXString_reg[51]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[44]' (FDE) to 'TXString_reg[52]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[40]' (FDE) to 'TXString_reg[69]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[51]' (FDE) to 'TXString_reg[53]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[50]' (FDE) to 'TXString_reg[64]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[54]' (FDE) to 'TXString_reg[70]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[53]' (FDE) to 'TXString_reg[55]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[55]' (FDE) to 'TXString_reg[60]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[59]' (FDE) to 'TXString_reg[57]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[58]' (FDE) to 'TXString_reg[57]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[57]' (FDE) to 'TXString_reg[92]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[61]' (FDE) to 'TXString_reg[86]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[63]' (FDE) to 'TXString_reg[60]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[60]' (FDE) to 'TXString_reg[68]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[67]' (FDE) to 'TXString_reg[73]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[65]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[69]' (FDE) to 'TXString_reg[74]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[71]' (FDE) to 'TXString_reg[68]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[68]' (FDE) to 'TXString_reg[75]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[75]' (FDE) to 'TXString_reg[79]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[74]' (FDE) to 'TXString_reg[76]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[73]' (FDE) to 'TXString_reg[93]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[77]' (FDE) to 'TXString_reg[76]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[79]' (FDE) to 'TXString_reg[84]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[76]' (FDE) to 'TXString_reg[80]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[83]' (FDE) to 'TXString_reg[81]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[81]' (FDE) to 'TXString_reg[89]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[85]' (FDE) to 'TXString_reg[90]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[87]' (FDE) to 'TXString_reg[84]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[84]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[80]' (FDE) to 'TXString_reg[94]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[91]' (FDE) to 'TXString_reg[89]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[89]' (FDE) to 'TXString_reg[99]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[93]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[95]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[92]' (FDE) to 'TXString_reg[100]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[88]' (FDE) to 'TXString_reg[98]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[99]' (FDE) to 'TXString_reg[102]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[98]' (FDE) to 'TXString_reg[103]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[97]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[102]' (FDE) to 'TXString_reg[107]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[101]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[103]' (FDE) to 'TXString_reg[111]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[100]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[96]' (FDE) to 'TXString_reg[105]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[107]' (FDE) to 'TXString_reg[110]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[106]' (FDE) to 'TXString_reg[105]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[105]' (FDE) to 'TXString_reg[109]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[110]' (FDE) to 'TXString_reg[112]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[109]' (FDE) to 'TXString_reg[116]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[111]' (FDE) to 'TXString_reg[113]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[108]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[104]' (FDE) to 'TXString_reg[115]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[115]' (FDE) to 'TXString_reg[117]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[114]' (FDE) to 'TXString_reg[112]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[113]' (FDE) to 'TXString_reg[119]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[118]' (FDE) to 'TXString_reg[112]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[117]' (FDE) to 'TXString_reg[120]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[119]' (FDE) to 'TXString_reg[122]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[123]' (FDE) to 'TXString_reg[122]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[122]' (FDE) to 'TXString_reg[124]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[121]' (FDE) to 'TXString_reg[120]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[126]' (FDE) to 'TXString_reg[120]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[125]' (FDE) to 'TXString_reg[124]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[127]' (FDE) to 'TXString_reg[124]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[124]' (FDE) to 'TXString_reg[129]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[120]' (FDE) to 'TXString_reg[128]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[131]' (FDE) to 'TXString_reg[129]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[130]' (FDE) to 'TXString_reg[129]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[129]' (FDE) to 'TXString_reg[132]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[134]' (FDE) to 'TXString_reg[128]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[133]' (FDE) to 'TXString_reg[132]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[135]' (FDE) to 'TXString_reg[132]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[132]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[128]' (FDE) to 'TXString_reg[138]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[139]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[138]' (FDE) to 'TXString_reg[142]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[137]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[142]' (FDE) to 'TXString_reg[149]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[141]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[143]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[140]' (FDE) to 'TXString_reg[136]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[136]' (FDE) to 'TXString_reg[144]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[147]' (FDE) to 'TXString_reg[144]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[146]' (FDE) to 'TXString_reg[144]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXString_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXBuffer_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\ONE_BYTE_STR_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (string_sender/\TXUSB/TxD_dataReg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 812.719 ; gain = 549.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 870.238 ; gain = 607.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |    19|
|4     |LUT2   |   157|
|5     |LUT3   |   171|
|6     |LUT4   |   421|
|7     |LUT5   |   132|
|8     |LUT6   |   482|
|9     |MUXF7  |    48|
|10    |MUXF8  |    21|
|11    |FDRE   |  1232|
|12    |FDSE   |   210|
|13    |IBUF   |     2|
|14    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  2934|
|2     |  WTR00             |WriteToRegister   |    73|
|3     |  WTR01             |WriteToRegister_0 |    73|
|4     |  WTR02             |WriteToRegister_1 |    73|
|5     |  WTR03             |WriteToRegister_2 |    74|
|6     |  WTR04             |WriteToRegister_3 |    73|
|7     |  WTR05             |WriteToRegister_4 |    73|
|8     |  WTR06             |WriteToRegister_5 |    75|
|9     |  WTR07             |WriteToRegister_6 |    73|
|10    |  string_from_16bit |string_from_16bit |     9|
|11    |  string_reader     |string_reader     |   983|
|12    |    RXUSB           |async_receiver    |    78|
|13    |  string_sender     |string_sender     |   569|
|14    |    TXUSB           |async_transmitter |    73|
|15    |  string_to_16bit   |string_to_16bit   |     4|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 871.250 ; gain = 608.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 871.250 ; gain = 257.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 871.250 ; gain = 608.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 871.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 871.250 ; gain = 619.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 871.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Experiment_Scripts/Serial_DAC_Control_v2.0/Serial_DAC_Control_v2.0_Arty/Serial_DAC_Control_v2.0.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 15:34:09 2019...
