// Seed: 2404384462
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_4 = 32'd38
) (
    output supply1 id_0,
    input supply1 _id_1,
    input supply1 id_2,
    output wand id_3,
    output tri0 _id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7[id_4  &&  id_1 : 1]
);
  logic id_9;
  or primCall (id_0, id_6, id_9, id_7, id_2);
  module_0 modCall_1 (id_9);
endmodule
module module_2 (
    id_1,
    id_2
);
  output wand id_2;
  input wire id_1;
  module_0 modCall_1 (id_1);
  final $signed(38);
  ;
  assign id_2 = -1;
endmodule
