---
layout: project_page
title: RV32IM pipeline implementation group7
permalink: /co502/e18/RV32IM-pipeline-implementation-group7/
description: This Git repository contains the implementation of a RISC32IM processor
  pipeline using Verilog. The pipeline includes stages for instruction fetch, decode,
  execute, memory access, and write-back. The implementation includes a testbench
  for verification.
has_children: false
parent: E18 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7
page_url: https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7
forks: 1
watchers: 1
stars: 1
started_on: '2023-03-30T08:29:52Z'
---

This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.