/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.30
Hash     : 9824168
Date     : Feb  1 2024
Type     : Engineering
Log Time   : Thu Feb  1 12:21:41 2024 GMT

[ 17:21:41 ] Analysis has started
[ 17:21:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/analysis/ram_true_dp_dc_16384x9_analyzer.cmd
[ 17:21:41 ] Duration: 269 ms. Max utilization: 44 MB
[ 17:21:42 ] Synthesize has started
[ 17:21:42 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/yosys -s ram_true_dp_dc_16384x9.ys -l ram_true_dp_dc_16384x9_synth.log
[ 17:22:31 ] Duration: 49152 ms. Max utilization: 60 MB
[ 17:22:31 ] Packing has started
[ 17:22:31 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_16384x9_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_16384x9 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/placement/ram_true_dp_dc_16384x9_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synth.route --pack
[ 17:22:47 ] Duration: 15506 ms. Max utilization: 1153 MB
[ 17:22:47 ] Placement has started
[ 17:22:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.blif --output ram_true_dp_dc_16384x9_pin_loc.place --assign_unconstrained_pins in_define_order
[ 17:22:48 ] Duration: 393 ms. Max utilization: 74 MB
[ 17:22:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_16384x9_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_16384x9 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/placement/ram_true_dp_dc_16384x9_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synth.route --place --fix_clusters ram_true_dp_dc_16384x9_pin_loc.place
[ 17:24:19 ] Duration: 91433 ms. Max utilization: 1322 MB
[ 17:24:19 ] Route has started
[ 17:24:19 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_16384x9_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_16384x9 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/placement/ram_true_dp_dc_16384x9_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synth.route --route
[ 17:25:04 ] Duration: 44737 ms. Max utilization: 949 MB
[ 17:25:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synthesis.v_
[ 17:25:04 ] Duration: 48 ms. Max utilization: 13 MB
[ 17:25:05 ] TimingAnalysis has started
[ 17:25:05 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_16384x9_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_16384x9 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/packing/ram_true_dp_dc_16384x9_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/placement/ram_true_dp_dc_16384x9_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/impl_1_1_1/routing/ram_true_dp_dc_16384x9_post_synth.route --analysis
[ 17:25:21 ] Duration: 16137 ms. Max utilization: 1314 MB
[ 17:25:22 ] PowerAnalysis has started
[ 17:25:22 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/yosys -s pw_extract.ys -l ram_true_dp_dc_16384x9_power.log
[ 17:25:24 ] Duration: 2836 ms. Max utilization: 47 MB
[ 17:25:25 ] GenerateBitstream has started
[ 17:25:25 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_01_2024_09_15_01/bin/openfpga -batch -f ram_true_dp_dc_16384x9.openfpga
[ 17:26:11 ] Duration: 46736 ms. Max utilization: 1329 MB
