/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        cmicx.h
 * Purpose:     CMICX registers include file.
 * Supports:    bcm88790_a0
 *              bcm88690_a0
 *              bcm88690_b0
 *              bcm88800_a0
 *              bcm88850_a0
 *              bcm88480_a0
 *              bcm88480_b0
 *              bcm56870_a0
 *              bcm56980_a0
 *              bcm56980_b0
 *              bcm56370_a0
 *              bcm56275_a0
 *              bcm56770_a0
 *              bcm56470_a0
 *              bcm56070_a0
 */

/* This array is sorted on address. Don't modify */
#define CMICX_REG_INIT { \
    { 0x00000000, "CMIC_TOP_SBUS_TIMEOUT", CMIC_TOP_SBUS_TIMEOUTr }, \
    { 0x00000004, "CMIC_TOP_EP_TO_CPU_HEADER_SIZE", CMIC_TOP_EP_TO_CPU_HEADER_SIZEr }, \
    { 0x00000008, "CMIC_TOP_CONFIG", CMIC_TOP_CONFIGr }, \
    { 0x0000000c, "CMIC_TOP_SBUS_RING_MAP_0_7", CMIC_TOP_SBUS_RING_MAP_0_7r }, \
    { 0x00000010, "CMIC_TOP_SBUS_RING_MAP_8_15", CMIC_TOP_SBUS_RING_MAP_8_15r }, \
    { 0x00000014, "CMIC_TOP_SBUS_RING_MAP_16_23", CMIC_TOP_SBUS_RING_MAP_16_23r }, \
    { 0x00000018, "CMIC_TOP_SBUS_RING_MAP_24_31", CMIC_TOP_SBUS_RING_MAP_24_31r }, \
    { 0x0000001c, "CMIC_TOP_SBUS_RING_MAP_32_39", CMIC_TOP_SBUS_RING_MAP_32_39r }, \
    { 0x00000020, "CMIC_TOP_SBUS_RING_MAP_40_47", CMIC_TOP_SBUS_RING_MAP_40_47r }, \
    { 0x00000024, "CMIC_TOP_SBUS_RING_MAP_48_55", CMIC_TOP_SBUS_RING_MAP_48_55r }, \
    { 0x00000028, "CMIC_TOP_SBUS_RING_MAP_56_63", CMIC_TOP_SBUS_RING_MAP_56_63r }, \
    { 0x0000002c, "CMIC_TOP_SBUS_RING_MAP_64_71", CMIC_TOP_SBUS_RING_MAP_64_71r }, \
    { 0x00000030, "CMIC_TOP_SBUS_RING_MAP_72_79", CMIC_TOP_SBUS_RING_MAP_72_79r }, \
    { 0x00000034, "CMIC_TOP_SBUS_RING_MAP_80_87", CMIC_TOP_SBUS_RING_MAP_80_87r }, \
    { 0x00000038, "CMIC_TOP_SBUS_RING_MAP_88_95", CMIC_TOP_SBUS_RING_MAP_88_95r }, \
    { 0x0000003c, "CMIC_TOP_SBUS_RING_MAP_96_103", CMIC_TOP_SBUS_RING_MAP_96_103r }, \
    { 0x00000040, "CMIC_TOP_SBUS_RING_MAP_104_111", CMIC_TOP_SBUS_RING_MAP_104_111r }, \
    { 0x00000044, "CMIC_TOP_SBUS_RING_MAP_112_119", CMIC_TOP_SBUS_RING_MAP_112_119r }, \
    { 0x00000048, "CMIC_TOP_SBUS_RING_MAP_120_127", CMIC_TOP_SBUS_RING_MAP_120_127r }, \
    { 0x0000004c, "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr }, \
    { 0x00000050, "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr }, \
    { 0x00000054, "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr }, \
    { 0x00000058, "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r }, \
    { 0x0000005c, "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN", CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr }, \
    { 0x00000060, "CMIC_TOP_IPINTF_WRR_ARB_CTRL", CMIC_TOP_IPINTF_WRR_ARB_CTRLr }, \
    { 0x00000064, "CMIC_TOP_IPINTF_BUF_DEPTH", CMIC_TOP_IPINTF_BUF_DEPTHr }, \
    { 0x00000068, "CMIC_TOP_IPINTF_INTERFACE_CREDITS", CMIC_TOP_IPINTF_INTERFACE_CREDITSr }, \
    { 0x0000006c, "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS", CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr }, \
    { 0x00000070, "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS", CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr }, \
    { 0x00000074, "CMIC_TOP_EPINTF_BUF_DEPTH", CMIC_TOP_EPINTF_BUF_DEPTHr }, \
    { 0x00000078, "CMIC_TOP_PKT_COUNT_RXPKT", CMIC_TOP_PKT_COUNT_RXPKTr }, \
    { 0x0000007c, "CMIC_TOP_PKT_COUNT_RXPKT_ERR", CMIC_TOP_PKT_COUNT_RXPKT_ERRr }, \
    { 0x00000080, "CMIC_TOP_PKT_COUNT_RXPKT_DROP", CMIC_TOP_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00000084, "CMIC_TOP_PKT_COUNT_TXPKT", CMIC_TOP_PKT_COUNT_TXPKTr }, \
    { 0x00000088, "CMIC_TOP_PKT_COUNT_TXPKT_ERR", CMIC_TOP_PKT_COUNT_TXPKT_ERRr }, \
    { 0x0000008c, "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS", CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr }, \
    { 0x00000090, "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS", CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr }, \
    { 0x00000094, "CMIC_TOP_STATISTICS_COUNTER_CONTROL", CMIC_TOP_STATISTICS_COUNTER_CONTROLr }, \
    { 0x00000098, "CMIC_TOP_STATISTICS_COUNTER_STATUS", CMIC_TOP_STATISTICS_COUNTER_STATUSr }, \
    { 0x0000009c, "CMIC_TOP_STATISTICS_EP_PKT_COUNT", CMIC_TOP_STATISTICS_EP_PKT_COUNTr }, \
    { 0x000000a0, "CMIC_TOP_STATISTICS_IP_PKT_COUNT", CMIC_TOP_STATISTICS_IP_PKT_COUNTr }, \
    { 0x000000a4, "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LO", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr }, \
    { 0x000000a8, "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LO", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr }, \
    { 0x000000ac, "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HI", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr }, \
    { 0x000000b0, "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HI", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr }, \
    { 0x000000b4, "CMIC_TOP_RESERVED", CMIC_TOP_RESERVEDr }, \
    { 0x00001000, "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00001004, "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT", CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr }, \
    { 0x00001008, "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x0000100c, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r }, \
    { 0x00001010, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r }, \
    { 0x00001014, "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr }, \
    { 0x00001018, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000101c, "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x00001020, "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00001024, "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr }, \
    { 0x00001028, "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000102c, "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr }, \
    { 0x00001030, "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL", CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00001034, "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr }, \
    { 0x00001038, "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr }, \
    { 0x0000103c, "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00001040, "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00001044, "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x00001048, "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x0000104c, "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL", CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00001050, "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00001054, "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x00001058, "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0000105c, "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00001060, "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00001064, "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00001068, "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000106c, "CMIC_CMC0_SHARED_IRQ_STAT0", CMIC_CMC0_SHARED_IRQ_STAT0r }, \
    { 0x00001070, "CMIC_CMC0_SHARED_IRQ_STAT1", CMIC_CMC0_SHARED_IRQ_STAT1r }, \
    { 0x00001074, "CMIC_CMC0_SHARED_IRQ_STAT_CLR0", CMIC_CMC0_SHARED_IRQ_STAT_CLR0r }, \
    { 0x00001078, "CMIC_CMC0_SHARED_CONFIG", CMIC_CMC0_SHARED_CONFIGr }, \
    { 0x0000107c, "CMIC_CMC0_SHARED_AXI_STAT", CMIC_CMC0_SHARED_AXI_STATr }, \
    { 0x00001080, "CMIC_CMC0_SHARED_AXI_PER_ID_STAT", CMIC_CMC0_SHARED_AXI_PER_ID_STATr }, \
    { 0x00001084, "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT", CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr }, \
    { 0x00001088, "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR", CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr }, \
    { 0x0000108c, "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT", CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr }, \
    { 0x00001090, "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR", CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr }, \
    { 0x00001094, "CMIC_CMC0_SHARED_AXI_AR_COUNT_TX", CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr }, \
    { 0x00001098, "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX", CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x00002000, "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00002004, "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00002008, "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0000200c, "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00002010, "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00002014, "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00002018, "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0000201c, "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00002020, "CMIC_CMC0_SHARED_TXBUF_DEBUG", CMIC_CMC0_SHARED_TXBUF_DEBUGr }, \
    { 0x00002024, "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00002028, "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0000202c, "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS", CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00002030, "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00002034, "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL", CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00002038, "CMIC_CMC0_SHARED_TXBUF_TM_CONTROL", CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00002080, "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00002084, "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00002088, "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0000208c, "CMIC_CMC0_SHARED_RXBUF_CONFIG", CMIC_CMC0_SHARED_RXBUF_CONFIGr }, \
    { 0x00002090, "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL", CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00002094, "CMIC_CMC0_SHARED_RXBUF_TM_CONTROL", CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00002098, "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS", CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0000209c, "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00002100, "CMIC_CMC0_PKTDMA_CH0_CTRL", CMIC_CMC0_PKTDMA_CH0_CTRLr }, \
    { 0x00002104, "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr }, \
    { 0x00002108, "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr }, \
    { 0x0000210c, "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr }, \
    { 0x00002110, "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr }, \
    { 0x00002114, "CMIC_CMC0_PKTDMA_CH0_STAT", CMIC_CMC0_PKTDMA_CH0_STATr }, \
    { 0x00002118, "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r }, \
    { 0x0000211c, "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r }, \
    { 0x00002120, "CMIC_CMC0_PKTDMA_CH0_INTR_COAL", CMIC_CMC0_PKTDMA_CH0_INTR_COALr }, \
    { 0x00002124, "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr }, \
    { 0x00002128, "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr }, \
    { 0x0000212c, "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002130, "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr }, \
    { 0x00002134, "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr }, \
    { 0x00002138, "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr }, \
    { 0x0000213c, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr }, \
    { 0x00002140, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr }, \
    { 0x00002144, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002148, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr }, \
    { 0x0000214c, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr }, \
    { 0x00002150, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr }, \
    { 0x00002154, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr }, \
    { 0x00002158, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000215c, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr }, \
    { 0x00002180, "CMIC_CMC0_PKTDMA_CH1_CTRL", CMIC_CMC0_PKTDMA_CH1_CTRLr }, \
    { 0x00002184, "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr }, \
    { 0x00002188, "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr }, \
    { 0x0000218c, "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr }, \
    { 0x00002190, "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr }, \
    { 0x00002194, "CMIC_CMC0_PKTDMA_CH1_STAT", CMIC_CMC0_PKTDMA_CH1_STATr }, \
    { 0x00002198, "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r }, \
    { 0x0000219c, "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r }, \
    { 0x000021a0, "CMIC_CMC0_PKTDMA_CH1_INTR_COAL", CMIC_CMC0_PKTDMA_CH1_INTR_COALr }, \
    { 0x000021a4, "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr }, \
    { 0x000021a8, "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr }, \
    { 0x000021ac, "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000021b0, "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr }, \
    { 0x000021b4, "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr }, \
    { 0x000021b8, "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr }, \
    { 0x000021bc, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr }, \
    { 0x000021c0, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr }, \
    { 0x000021c4, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000021c8, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr }, \
    { 0x000021cc, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr }, \
    { 0x000021d0, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr }, \
    { 0x000021d4, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr }, \
    { 0x000021d8, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr }, \
    { 0x000021dc, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr }, \
    { 0x00002200, "CMIC_CMC0_PKTDMA_CH2_CTRL", CMIC_CMC0_PKTDMA_CH2_CTRLr }, \
    { 0x00002204, "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr }, \
    { 0x00002208, "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr }, \
    { 0x0000220c, "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr }, \
    { 0x00002210, "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr }, \
    { 0x00002214, "CMIC_CMC0_PKTDMA_CH2_STAT", CMIC_CMC0_PKTDMA_CH2_STATr }, \
    { 0x00002218, "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r }, \
    { 0x0000221c, "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r }, \
    { 0x00002220, "CMIC_CMC0_PKTDMA_CH2_INTR_COAL", CMIC_CMC0_PKTDMA_CH2_INTR_COALr }, \
    { 0x00002224, "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr }, \
    { 0x00002228, "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr }, \
    { 0x0000222c, "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002230, "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr }, \
    { 0x00002234, "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr }, \
    { 0x00002238, "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr }, \
    { 0x0000223c, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr }, \
    { 0x00002240, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr }, \
    { 0x00002244, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002248, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr }, \
    { 0x0000224c, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr }, \
    { 0x00002250, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr }, \
    { 0x00002254, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr }, \
    { 0x00002258, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000225c, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr }, \
    { 0x00002280, "CMIC_CMC0_PKTDMA_CH3_CTRL", CMIC_CMC0_PKTDMA_CH3_CTRLr }, \
    { 0x00002284, "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr }, \
    { 0x00002288, "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr }, \
    { 0x0000228c, "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr }, \
    { 0x00002290, "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr }, \
    { 0x00002294, "CMIC_CMC0_PKTDMA_CH3_STAT", CMIC_CMC0_PKTDMA_CH3_STATr }, \
    { 0x00002298, "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r }, \
    { 0x0000229c, "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r }, \
    { 0x000022a0, "CMIC_CMC0_PKTDMA_CH3_INTR_COAL", CMIC_CMC0_PKTDMA_CH3_INTR_COALr }, \
    { 0x000022a4, "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr }, \
    { 0x000022a8, "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr }, \
    { 0x000022ac, "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000022b0, "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr }, \
    { 0x000022b4, "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr }, \
    { 0x000022b8, "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr }, \
    { 0x000022bc, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr }, \
    { 0x000022c0, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr }, \
    { 0x000022c4, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000022c8, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr }, \
    { 0x000022cc, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr }, \
    { 0x000022d0, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr }, \
    { 0x000022d4, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr }, \
    { 0x000022d8, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr }, \
    { 0x000022dc, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr }, \
    { 0x00002300, "CMIC_CMC0_PKTDMA_CH4_CTRL", CMIC_CMC0_PKTDMA_CH4_CTRLr }, \
    { 0x00002304, "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr }, \
    { 0x00002308, "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr }, \
    { 0x0000230c, "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr }, \
    { 0x00002310, "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr }, \
    { 0x00002314, "CMIC_CMC0_PKTDMA_CH4_STAT", CMIC_CMC0_PKTDMA_CH4_STATr }, \
    { 0x00002318, "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r }, \
    { 0x0000231c, "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r }, \
    { 0x00002320, "CMIC_CMC0_PKTDMA_CH4_INTR_COAL", CMIC_CMC0_PKTDMA_CH4_INTR_COALr }, \
    { 0x00002324, "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr }, \
    { 0x00002328, "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr }, \
    { 0x0000232c, "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002330, "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr }, \
    { 0x00002334, "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr }, \
    { 0x00002338, "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr }, \
    { 0x0000233c, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr }, \
    { 0x00002340, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr }, \
    { 0x00002344, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002348, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr }, \
    { 0x0000234c, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr }, \
    { 0x00002350, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr }, \
    { 0x00002354, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr }, \
    { 0x00002358, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000235c, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr }, \
    { 0x00002380, "CMIC_CMC0_PKTDMA_CH5_CTRL", CMIC_CMC0_PKTDMA_CH5_CTRLr }, \
    { 0x00002384, "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr }, \
    { 0x00002388, "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr }, \
    { 0x0000238c, "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr }, \
    { 0x00002390, "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr }, \
    { 0x00002394, "CMIC_CMC0_PKTDMA_CH5_STAT", CMIC_CMC0_PKTDMA_CH5_STATr }, \
    { 0x00002398, "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r }, \
    { 0x0000239c, "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r }, \
    { 0x000023a0, "CMIC_CMC0_PKTDMA_CH5_INTR_COAL", CMIC_CMC0_PKTDMA_CH5_INTR_COALr }, \
    { 0x000023a4, "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr }, \
    { 0x000023a8, "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr }, \
    { 0x000023ac, "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000023b0, "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr }, \
    { 0x000023b4, "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr }, \
    { 0x000023b8, "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr }, \
    { 0x000023bc, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr }, \
    { 0x000023c0, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr }, \
    { 0x000023c4, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000023c8, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr }, \
    { 0x000023cc, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr }, \
    { 0x000023d0, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr }, \
    { 0x000023d4, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr }, \
    { 0x000023d8, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr }, \
    { 0x000023dc, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr }, \
    { 0x00002400, "CMIC_CMC0_PKTDMA_CH6_CTRL", CMIC_CMC0_PKTDMA_CH6_CTRLr }, \
    { 0x00002404, "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr }, \
    { 0x00002408, "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr }, \
    { 0x0000240c, "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr }, \
    { 0x00002410, "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr }, \
    { 0x00002414, "CMIC_CMC0_PKTDMA_CH6_STAT", CMIC_CMC0_PKTDMA_CH6_STATr }, \
    { 0x00002418, "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r }, \
    { 0x0000241c, "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r }, \
    { 0x00002420, "CMIC_CMC0_PKTDMA_CH6_INTR_COAL", CMIC_CMC0_PKTDMA_CH6_INTR_COALr }, \
    { 0x00002424, "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr }, \
    { 0x00002428, "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr }, \
    { 0x0000242c, "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002430, "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr }, \
    { 0x00002434, "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr }, \
    { 0x00002438, "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr }, \
    { 0x0000243c, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr }, \
    { 0x00002440, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr }, \
    { 0x00002444, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002448, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr }, \
    { 0x0000244c, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr }, \
    { 0x00002450, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr }, \
    { 0x00002454, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr }, \
    { 0x00002458, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000245c, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr }, \
    { 0x00002480, "CMIC_CMC0_PKTDMA_CH7_CTRL", CMIC_CMC0_PKTDMA_CH7_CTRLr }, \
    { 0x00002484, "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr }, \
    { 0x00002488, "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr }, \
    { 0x0000248c, "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr }, \
    { 0x00002490, "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr }, \
    { 0x00002494, "CMIC_CMC0_PKTDMA_CH7_STAT", CMIC_CMC0_PKTDMA_CH7_STATr }, \
    { 0x00002498, "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r }, \
    { 0x0000249c, "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r }, \
    { 0x000024a0, "CMIC_CMC0_PKTDMA_CH7_INTR_COAL", CMIC_CMC0_PKTDMA_CH7_INTR_COALr }, \
    { 0x000024a4, "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr }, \
    { 0x000024a8, "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr }, \
    { 0x000024ac, "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000024b0, "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr }, \
    { 0x000024b4, "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr }, \
    { 0x000024b8, "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr }, \
    { 0x000024bc, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr }, \
    { 0x000024c0, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr }, \
    { 0x000024c4, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000024c8, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr }, \
    { 0x000024cc, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr }, \
    { 0x000024d0, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr }, \
    { 0x000024d4, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr }, \
    { 0x000024d8, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr }, \
    { 0x000024dc, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr }, \
    { 0x00003000, "CMIC_CMC0_SBUSDMA_CH0_CONTROL", CMIC_CMC0_SBUSDMA_CH0_CONTROLr }, \
    { 0x00003004, "CMIC_CMC0_SBUSDMA_CH0_REQUEST", CMIC_CMC0_SBUSDMA_CH0_REQUESTr }, \
    { 0x00003008, "CMIC_CMC0_SBUSDMA_CH0_COUNT", CMIC_CMC0_SBUSDMA_CH0_COUNTr }, \
    { 0x0000300c, "CMIC_CMC0_SBUSDMA_CH0_OPCODE", CMIC_CMC0_SBUSDMA_CH0_OPCODEr }, \
    { 0x00003010, "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00003014, "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003018, "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000301c, "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr }, \
    { 0x00003020, "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr }, \
    { 0x00003024, "CMIC_CMC0_SBUSDMA_CH0_STATUS", CMIC_CMC0_SBUSDMA_CH0_STATUSr }, \
    { 0x00003028, "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000302c, "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003030, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00003034, "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003038, "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000303c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003040, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003044, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003048, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000304c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003050, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003054, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00003058, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000305c, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003060, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003064, "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr }, \
    { 0x00003068, "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr }, \
    { 0x0000306c, "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x00003070, "CMIC_CMC0_SBUSDMA_CH0_TIMER", CMIC_CMC0_SBUSDMA_CH0_TIMERr }, \
    { 0x00003074, "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00003078, "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr }, \
    { 0x00003100, "CMIC_CMC0_SBUSDMA_CH1_CONTROL", CMIC_CMC0_SBUSDMA_CH1_CONTROLr }, \
    { 0x00003104, "CMIC_CMC0_SBUSDMA_CH1_REQUEST", CMIC_CMC0_SBUSDMA_CH1_REQUESTr }, \
    { 0x00003108, "CMIC_CMC0_SBUSDMA_CH1_COUNT", CMIC_CMC0_SBUSDMA_CH1_COUNTr }, \
    { 0x0000310c, "CMIC_CMC0_SBUSDMA_CH1_OPCODE", CMIC_CMC0_SBUSDMA_CH1_OPCODEr }, \
    { 0x00003110, "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00003114, "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003118, "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000311c, "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr }, \
    { 0x00003120, "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr }, \
    { 0x00003124, "CMIC_CMC0_SBUSDMA_CH1_STATUS", CMIC_CMC0_SBUSDMA_CH1_STATUSr }, \
    { 0x00003128, "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000312c, "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003130, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00003134, "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003138, "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000313c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003140, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003144, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003148, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000314c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003150, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003154, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00003158, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000315c, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003160, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003164, "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr }, \
    { 0x00003168, "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr }, \
    { 0x0000316c, "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x00003170, "CMIC_CMC0_SBUSDMA_CH1_TIMER", CMIC_CMC0_SBUSDMA_CH1_TIMERr }, \
    { 0x00003174, "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00003178, "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr }, \
    { 0x00003200, "CMIC_CMC0_SBUSDMA_CH2_CONTROL", CMIC_CMC0_SBUSDMA_CH2_CONTROLr }, \
    { 0x00003204, "CMIC_CMC0_SBUSDMA_CH2_REQUEST", CMIC_CMC0_SBUSDMA_CH2_REQUESTr }, \
    { 0x00003208, "CMIC_CMC0_SBUSDMA_CH2_COUNT", CMIC_CMC0_SBUSDMA_CH2_COUNTr }, \
    { 0x0000320c, "CMIC_CMC0_SBUSDMA_CH2_OPCODE", CMIC_CMC0_SBUSDMA_CH2_OPCODEr }, \
    { 0x00003210, "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x00003214, "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003218, "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000321c, "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr }, \
    { 0x00003220, "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr }, \
    { 0x00003224, "CMIC_CMC0_SBUSDMA_CH2_STATUS", CMIC_CMC0_SBUSDMA_CH2_STATUSr }, \
    { 0x00003228, "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000322c, "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003230, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x00003234, "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003238, "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000323c, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003240, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003244, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003248, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000324c, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003250, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003254, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x00003258, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000325c, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003260, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003264, "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr }, \
    { 0x00003268, "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr }, \
    { 0x0000326c, "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr }, \
    { 0x00003270, "CMIC_CMC0_SBUSDMA_CH2_TIMER", CMIC_CMC0_SBUSDMA_CH2_TIMERr }, \
    { 0x00003274, "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00003278, "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr }, \
    { 0x00003300, "CMIC_CMC0_SBUSDMA_CH3_CONTROL", CMIC_CMC0_SBUSDMA_CH3_CONTROLr }, \
    { 0x00003304, "CMIC_CMC0_SBUSDMA_CH3_REQUEST", CMIC_CMC0_SBUSDMA_CH3_REQUESTr }, \
    { 0x00003308, "CMIC_CMC0_SBUSDMA_CH3_COUNT", CMIC_CMC0_SBUSDMA_CH3_COUNTr }, \
    { 0x0000330c, "CMIC_CMC0_SBUSDMA_CH3_OPCODE", CMIC_CMC0_SBUSDMA_CH3_OPCODEr }, \
    { 0x00003310, "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr }, \
    { 0x00003314, "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003318, "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000331c, "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr }, \
    { 0x00003320, "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr }, \
    { 0x00003324, "CMIC_CMC0_SBUSDMA_CH3_STATUS", CMIC_CMC0_SBUSDMA_CH3_STATUSr }, \
    { 0x00003328, "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000332c, "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003330, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr }, \
    { 0x00003334, "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003338, "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000333c, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003340, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003344, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003348, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000334c, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003350, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003354, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr }, \
    { 0x00003358, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000335c, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003360, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003364, "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr }, \
    { 0x00003368, "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr }, \
    { 0x0000336c, "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr }, \
    { 0x00003370, "CMIC_CMC0_SBUSDMA_CH3_TIMER", CMIC_CMC0_SBUSDMA_CH3_TIMERr }, \
    { 0x00003374, "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr }, \
    { 0x00003378, "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr }, \
    { 0x00003404, "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00003408, "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000340c, "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00003410, "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00003414, "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT", CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr }, \
    { 0x00003418, "CMIC_CMC0_CCMDMA_CH0_CFG", CMIC_CMC0_CCMDMA_CH0_CFGr }, \
    { 0x0000341c, "CMIC_CMC0_CCMDMA_CH0_STAT", CMIC_CMC0_CCMDMA_CH0_STATr }, \
    { 0x00003420, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr }, \
    { 0x00003424, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr }, \
    { 0x00003428, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr }, \
    { 0x0000342c, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr }, \
    { 0x00003430, "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL", CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr }, \
    { 0x00003434, "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS", CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr }, \
    { 0x00003438, "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR", CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x0000343c, "CMIC_CMC0_CCMDMA_CH0_TM_CONTROL", CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr }, \
    { 0x00003484, "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00003488, "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000348c, "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00003490, "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00003494, "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT", CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr }, \
    { 0x00003498, "CMIC_CMC0_CCMDMA_CH1_CFG", CMIC_CMC0_CCMDMA_CH1_CFGr }, \
    { 0x0000349c, "CMIC_CMC0_CCMDMA_CH1_STAT", CMIC_CMC0_CCMDMA_CH1_STATr }, \
    { 0x000034a0, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr }, \
    { 0x000034a4, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr }, \
    { 0x000034a8, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr }, \
    { 0x000034ac, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr }, \
    { 0x000034b0, "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL", CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr }, \
    { 0x000034b4, "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS", CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr }, \
    { 0x000034b8, "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR", CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x000034bc, "CMIC_CMC0_CCMDMA_CH1_TM_CONTROL", CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr }, \
    { 0x00004000, "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00004004, "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT", CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr }, \
    { 0x00004008, "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x0000400c, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r }, \
    { 0x00004010, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r }, \
    { 0x00004014, "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr }, \
    { 0x00004018, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000401c, "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x00004020, "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00004024, "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr }, \
    { 0x00004028, "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000402c, "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr }, \
    { 0x00004030, "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL", CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00004034, "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr }, \
    { 0x00004038, "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr }, \
    { 0x0000403c, "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00004040, "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00004044, "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x00004048, "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x0000404c, "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL", CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00004050, "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00004054, "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x00004058, "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0000405c, "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00004060, "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00004064, "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00004068, "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000406c, "CMIC_CMC1_SHARED_IRQ_STAT0", CMIC_CMC1_SHARED_IRQ_STAT0r }, \
    { 0x00004070, "CMIC_CMC1_SHARED_IRQ_STAT1", CMIC_CMC1_SHARED_IRQ_STAT1r }, \
    { 0x00004074, "CMIC_CMC1_SHARED_IRQ_STAT_CLR0", CMIC_CMC1_SHARED_IRQ_STAT_CLR0r }, \
    { 0x00004078, "CMIC_CMC1_SHARED_CONFIG", CMIC_CMC1_SHARED_CONFIGr }, \
    { 0x0000407c, "CMIC_CMC1_SHARED_AXI_STAT", CMIC_CMC1_SHARED_AXI_STATr }, \
    { 0x00004080, "CMIC_CMC1_SHARED_AXI_PER_ID_STAT", CMIC_CMC1_SHARED_AXI_PER_ID_STATr }, \
    { 0x00004084, "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT", CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr }, \
    { 0x00004088, "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR", CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr }, \
    { 0x0000408c, "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT", CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr }, \
    { 0x00004090, "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR", CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr }, \
    { 0x00004094, "CMIC_CMC1_SHARED_AXI_AR_COUNT_TX", CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr }, \
    { 0x00004098, "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX", CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x00005000, "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00005004, "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00005008, "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0000500c, "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00005010, "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00005014, "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00005018, "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0000501c, "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00005020, "CMIC_CMC1_SHARED_TXBUF_DEBUG", CMIC_CMC1_SHARED_TXBUF_DEBUGr }, \
    { 0x00005024, "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00005028, "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0000502c, "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS", CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00005030, "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00005034, "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL", CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00005038, "CMIC_CMC1_SHARED_TXBUF_TM_CONTROL", CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00005080, "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00005084, "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00005088, "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0000508c, "CMIC_CMC1_SHARED_RXBUF_CONFIG", CMIC_CMC1_SHARED_RXBUF_CONFIGr }, \
    { 0x00005090, "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL", CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00005094, "CMIC_CMC1_SHARED_RXBUF_TM_CONTROL", CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00005098, "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS", CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0000509c, "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00005100, "CMIC_CMC1_PKTDMA_CH0_CTRL", CMIC_CMC1_PKTDMA_CH0_CTRLr }, \
    { 0x00005104, "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr }, \
    { 0x00005108, "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr }, \
    { 0x0000510c, "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr }, \
    { 0x00005110, "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr }, \
    { 0x00005114, "CMIC_CMC1_PKTDMA_CH0_STAT", CMIC_CMC1_PKTDMA_CH0_STATr }, \
    { 0x00005118, "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r }, \
    { 0x0000511c, "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r }, \
    { 0x00005120, "CMIC_CMC1_PKTDMA_CH0_INTR_COAL", CMIC_CMC1_PKTDMA_CH0_INTR_COALr }, \
    { 0x00005124, "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr }, \
    { 0x00005128, "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr }, \
    { 0x0000512c, "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005130, "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr }, \
    { 0x00005134, "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr }, \
    { 0x00005138, "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr }, \
    { 0x0000513c, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr }, \
    { 0x00005140, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr }, \
    { 0x00005144, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005148, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr }, \
    { 0x0000514c, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr }, \
    { 0x00005150, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr }, \
    { 0x00005154, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr }, \
    { 0x00005158, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000515c, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr }, \
    { 0x00005180, "CMIC_CMC1_PKTDMA_CH1_CTRL", CMIC_CMC1_PKTDMA_CH1_CTRLr }, \
    { 0x00005184, "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr }, \
    { 0x00005188, "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr }, \
    { 0x0000518c, "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr }, \
    { 0x00005190, "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr }, \
    { 0x00005194, "CMIC_CMC1_PKTDMA_CH1_STAT", CMIC_CMC1_PKTDMA_CH1_STATr }, \
    { 0x00005198, "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r }, \
    { 0x0000519c, "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r }, \
    { 0x000051a0, "CMIC_CMC1_PKTDMA_CH1_INTR_COAL", CMIC_CMC1_PKTDMA_CH1_INTR_COALr }, \
    { 0x000051a4, "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr }, \
    { 0x000051a8, "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr }, \
    { 0x000051ac, "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000051b0, "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr }, \
    { 0x000051b4, "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr }, \
    { 0x000051b8, "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr }, \
    { 0x000051bc, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr }, \
    { 0x000051c0, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr }, \
    { 0x000051c4, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000051c8, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr }, \
    { 0x000051cc, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr }, \
    { 0x000051d0, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr }, \
    { 0x000051d4, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr }, \
    { 0x000051d8, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr }, \
    { 0x000051dc, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr }, \
    { 0x00005200, "CMIC_CMC1_PKTDMA_CH2_CTRL", CMIC_CMC1_PKTDMA_CH2_CTRLr }, \
    { 0x00005204, "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr }, \
    { 0x00005208, "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr }, \
    { 0x0000520c, "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr }, \
    { 0x00005210, "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr }, \
    { 0x00005214, "CMIC_CMC1_PKTDMA_CH2_STAT", CMIC_CMC1_PKTDMA_CH2_STATr }, \
    { 0x00005218, "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r }, \
    { 0x0000521c, "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r }, \
    { 0x00005220, "CMIC_CMC1_PKTDMA_CH2_INTR_COAL", CMIC_CMC1_PKTDMA_CH2_INTR_COALr }, \
    { 0x00005224, "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr }, \
    { 0x00005228, "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr }, \
    { 0x0000522c, "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005230, "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr }, \
    { 0x00005234, "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr }, \
    { 0x00005238, "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr }, \
    { 0x0000523c, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr }, \
    { 0x00005240, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr }, \
    { 0x00005244, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005248, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr }, \
    { 0x0000524c, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr }, \
    { 0x00005250, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr }, \
    { 0x00005254, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr }, \
    { 0x00005258, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000525c, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr }, \
    { 0x00005280, "CMIC_CMC1_PKTDMA_CH3_CTRL", CMIC_CMC1_PKTDMA_CH3_CTRLr }, \
    { 0x00005284, "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr }, \
    { 0x00005288, "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr }, \
    { 0x0000528c, "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr }, \
    { 0x00005290, "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr }, \
    { 0x00005294, "CMIC_CMC1_PKTDMA_CH3_STAT", CMIC_CMC1_PKTDMA_CH3_STATr }, \
    { 0x00005298, "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r }, \
    { 0x0000529c, "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r }, \
    { 0x000052a0, "CMIC_CMC1_PKTDMA_CH3_INTR_COAL", CMIC_CMC1_PKTDMA_CH3_INTR_COALr }, \
    { 0x000052a4, "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr }, \
    { 0x000052a8, "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr }, \
    { 0x000052ac, "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000052b0, "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr }, \
    { 0x000052b4, "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr }, \
    { 0x000052b8, "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr }, \
    { 0x000052bc, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr }, \
    { 0x000052c0, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr }, \
    { 0x000052c4, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000052c8, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr }, \
    { 0x000052cc, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr }, \
    { 0x000052d0, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr }, \
    { 0x000052d4, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr }, \
    { 0x000052d8, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr }, \
    { 0x000052dc, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr }, \
    { 0x00005300, "CMIC_CMC1_PKTDMA_CH4_CTRL", CMIC_CMC1_PKTDMA_CH4_CTRLr }, \
    { 0x00005304, "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr }, \
    { 0x00005308, "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr }, \
    { 0x0000530c, "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr }, \
    { 0x00005310, "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr }, \
    { 0x00005314, "CMIC_CMC1_PKTDMA_CH4_STAT", CMIC_CMC1_PKTDMA_CH4_STATr }, \
    { 0x00005318, "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r }, \
    { 0x0000531c, "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r }, \
    { 0x00005320, "CMIC_CMC1_PKTDMA_CH4_INTR_COAL", CMIC_CMC1_PKTDMA_CH4_INTR_COALr }, \
    { 0x00005324, "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr }, \
    { 0x00005328, "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr }, \
    { 0x0000532c, "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005330, "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr }, \
    { 0x00005334, "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr }, \
    { 0x00005338, "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr }, \
    { 0x0000533c, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr }, \
    { 0x00005340, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr }, \
    { 0x00005344, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005348, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr }, \
    { 0x0000534c, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr }, \
    { 0x00005350, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr }, \
    { 0x00005354, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr }, \
    { 0x00005358, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000535c, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr }, \
    { 0x00005380, "CMIC_CMC1_PKTDMA_CH5_CTRL", CMIC_CMC1_PKTDMA_CH5_CTRLr }, \
    { 0x00005384, "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr }, \
    { 0x00005388, "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr }, \
    { 0x0000538c, "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr }, \
    { 0x00005390, "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr }, \
    { 0x00005394, "CMIC_CMC1_PKTDMA_CH5_STAT", CMIC_CMC1_PKTDMA_CH5_STATr }, \
    { 0x00005398, "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r }, \
    { 0x0000539c, "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r }, \
    { 0x000053a0, "CMIC_CMC1_PKTDMA_CH5_INTR_COAL", CMIC_CMC1_PKTDMA_CH5_INTR_COALr }, \
    { 0x000053a4, "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr }, \
    { 0x000053a8, "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr }, \
    { 0x000053ac, "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000053b0, "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr }, \
    { 0x000053b4, "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr }, \
    { 0x000053b8, "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr }, \
    { 0x000053bc, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr }, \
    { 0x000053c0, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr }, \
    { 0x000053c4, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000053c8, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr }, \
    { 0x000053cc, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr }, \
    { 0x000053d0, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr }, \
    { 0x000053d4, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr }, \
    { 0x000053d8, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr }, \
    { 0x000053dc, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr }, \
    { 0x00005400, "CMIC_CMC1_PKTDMA_CH6_CTRL", CMIC_CMC1_PKTDMA_CH6_CTRLr }, \
    { 0x00005404, "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr }, \
    { 0x00005408, "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr }, \
    { 0x0000540c, "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr }, \
    { 0x00005410, "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr }, \
    { 0x00005414, "CMIC_CMC1_PKTDMA_CH6_STAT", CMIC_CMC1_PKTDMA_CH6_STATr }, \
    { 0x00005418, "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r }, \
    { 0x0000541c, "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r }, \
    { 0x00005420, "CMIC_CMC1_PKTDMA_CH6_INTR_COAL", CMIC_CMC1_PKTDMA_CH6_INTR_COALr }, \
    { 0x00005424, "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr }, \
    { 0x00005428, "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr }, \
    { 0x0000542c, "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005430, "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr }, \
    { 0x00005434, "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr }, \
    { 0x00005438, "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr }, \
    { 0x0000543c, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr }, \
    { 0x00005440, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr }, \
    { 0x00005444, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005448, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr }, \
    { 0x0000544c, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr }, \
    { 0x00005450, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr }, \
    { 0x00005454, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr }, \
    { 0x00005458, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000545c, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr }, \
    { 0x00005480, "CMIC_CMC1_PKTDMA_CH7_CTRL", CMIC_CMC1_PKTDMA_CH7_CTRLr }, \
    { 0x00005484, "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr }, \
    { 0x00005488, "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr }, \
    { 0x0000548c, "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr }, \
    { 0x00005490, "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr }, \
    { 0x00005494, "CMIC_CMC1_PKTDMA_CH7_STAT", CMIC_CMC1_PKTDMA_CH7_STATr }, \
    { 0x00005498, "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r }, \
    { 0x0000549c, "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r }, \
    { 0x000054a0, "CMIC_CMC1_PKTDMA_CH7_INTR_COAL", CMIC_CMC1_PKTDMA_CH7_INTR_COALr }, \
    { 0x000054a4, "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr }, \
    { 0x000054a8, "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr }, \
    { 0x000054ac, "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000054b0, "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr }, \
    { 0x000054b4, "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr }, \
    { 0x000054b8, "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr }, \
    { 0x000054bc, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr }, \
    { 0x000054c0, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr }, \
    { 0x000054c4, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000054c8, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr }, \
    { 0x000054cc, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr }, \
    { 0x000054d0, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr }, \
    { 0x000054d4, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr }, \
    { 0x000054d8, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr }, \
    { 0x000054dc, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr }, \
    { 0x00006000, "CMIC_CMC1_SBUSDMA_CH0_CONTROL", CMIC_CMC1_SBUSDMA_CH0_CONTROLr }, \
    { 0x00006004, "CMIC_CMC1_SBUSDMA_CH0_REQUEST", CMIC_CMC1_SBUSDMA_CH0_REQUESTr }, \
    { 0x00006008, "CMIC_CMC1_SBUSDMA_CH0_COUNT", CMIC_CMC1_SBUSDMA_CH0_COUNTr }, \
    { 0x0000600c, "CMIC_CMC1_SBUSDMA_CH0_OPCODE", CMIC_CMC1_SBUSDMA_CH0_OPCODEr }, \
    { 0x00006010, "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00006014, "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006018, "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000601c, "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr }, \
    { 0x00006020, "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr }, \
    { 0x00006024, "CMIC_CMC1_SBUSDMA_CH0_STATUS", CMIC_CMC1_SBUSDMA_CH0_STATUSr }, \
    { 0x00006028, "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000602c, "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006030, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00006034, "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006038, "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000603c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006040, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006044, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006048, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000604c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006050, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006054, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00006058, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000605c, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006060, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006064, "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr }, \
    { 0x00006068, "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr }, \
    { 0x0000606c, "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x00006070, "CMIC_CMC1_SBUSDMA_CH0_TIMER", CMIC_CMC1_SBUSDMA_CH0_TIMERr }, \
    { 0x00006074, "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00006078, "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr }, \
    { 0x00006100, "CMIC_CMC1_SBUSDMA_CH1_CONTROL", CMIC_CMC1_SBUSDMA_CH1_CONTROLr }, \
    { 0x00006104, "CMIC_CMC1_SBUSDMA_CH1_REQUEST", CMIC_CMC1_SBUSDMA_CH1_REQUESTr }, \
    { 0x00006108, "CMIC_CMC1_SBUSDMA_CH1_COUNT", CMIC_CMC1_SBUSDMA_CH1_COUNTr }, \
    { 0x0000610c, "CMIC_CMC1_SBUSDMA_CH1_OPCODE", CMIC_CMC1_SBUSDMA_CH1_OPCODEr }, \
    { 0x00006110, "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00006114, "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006118, "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000611c, "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr }, \
    { 0x00006120, "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr }, \
    { 0x00006124, "CMIC_CMC1_SBUSDMA_CH1_STATUS", CMIC_CMC1_SBUSDMA_CH1_STATUSr }, \
    { 0x00006128, "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000612c, "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006130, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00006134, "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006138, "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000613c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006140, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006144, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006148, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000614c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006150, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006154, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00006158, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000615c, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006160, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006164, "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr }, \
    { 0x00006168, "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr }, \
    { 0x0000616c, "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x00006170, "CMIC_CMC1_SBUSDMA_CH1_TIMER", CMIC_CMC1_SBUSDMA_CH1_TIMERr }, \
    { 0x00006174, "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00006178, "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr }, \
    { 0x00006200, "CMIC_CMC1_SBUSDMA_CH2_CONTROL", CMIC_CMC1_SBUSDMA_CH2_CONTROLr }, \
    { 0x00006204, "CMIC_CMC1_SBUSDMA_CH2_REQUEST", CMIC_CMC1_SBUSDMA_CH2_REQUESTr }, \
    { 0x00006208, "CMIC_CMC1_SBUSDMA_CH2_COUNT", CMIC_CMC1_SBUSDMA_CH2_COUNTr }, \
    { 0x0000620c, "CMIC_CMC1_SBUSDMA_CH2_OPCODE", CMIC_CMC1_SBUSDMA_CH2_OPCODEr }, \
    { 0x00006210, "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x00006214, "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006218, "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000621c, "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr }, \
    { 0x00006220, "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr }, \
    { 0x00006224, "CMIC_CMC1_SBUSDMA_CH2_STATUS", CMIC_CMC1_SBUSDMA_CH2_STATUSr }, \
    { 0x00006228, "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000622c, "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006230, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x00006234, "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006238, "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000623c, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006240, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006244, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006248, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000624c, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006250, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006254, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x00006258, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000625c, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006260, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006264, "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr }, \
    { 0x00006268, "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr }, \
    { 0x0000626c, "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr }, \
    { 0x00006270, "CMIC_CMC1_SBUSDMA_CH2_TIMER", CMIC_CMC1_SBUSDMA_CH2_TIMERr }, \
    { 0x00006274, "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00006278, "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr }, \
    { 0x00006300, "CMIC_CMC1_SBUSDMA_CH3_CONTROL", CMIC_CMC1_SBUSDMA_CH3_CONTROLr }, \
    { 0x00006304, "CMIC_CMC1_SBUSDMA_CH3_REQUEST", CMIC_CMC1_SBUSDMA_CH3_REQUESTr }, \
    { 0x00006308, "CMIC_CMC1_SBUSDMA_CH3_COUNT", CMIC_CMC1_SBUSDMA_CH3_COUNTr }, \
    { 0x0000630c, "CMIC_CMC1_SBUSDMA_CH3_OPCODE", CMIC_CMC1_SBUSDMA_CH3_OPCODEr }, \
    { 0x00006310, "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr }, \
    { 0x00006314, "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006318, "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000631c, "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr }, \
    { 0x00006320, "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr }, \
    { 0x00006324, "CMIC_CMC1_SBUSDMA_CH3_STATUS", CMIC_CMC1_SBUSDMA_CH3_STATUSr }, \
    { 0x00006328, "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000632c, "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006330, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr }, \
    { 0x00006334, "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006338, "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000633c, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006340, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006344, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006348, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000634c, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006350, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006354, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr }, \
    { 0x00006358, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000635c, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006360, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006364, "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr }, \
    { 0x00006368, "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr }, \
    { 0x0000636c, "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr }, \
    { 0x00006370, "CMIC_CMC1_SBUSDMA_CH3_TIMER", CMIC_CMC1_SBUSDMA_CH3_TIMERr }, \
    { 0x00006374, "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr }, \
    { 0x00006378, "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr }, \
    { 0x00006404, "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00006408, "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000640c, "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00006410, "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00006414, "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT", CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr }, \
    { 0x00006418, "CMIC_CMC1_CCMDMA_CH0_CFG", CMIC_CMC1_CCMDMA_CH0_CFGr }, \
    { 0x0000641c, "CMIC_CMC1_CCMDMA_CH0_STAT", CMIC_CMC1_CCMDMA_CH0_STATr }, \
    { 0x00006420, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr }, \
    { 0x00006424, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr }, \
    { 0x00006428, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr }, \
    { 0x0000642c, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr }, \
    { 0x00006430, "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL", CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr }, \
    { 0x00006434, "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS", CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr }, \
    { 0x00006438, "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR", CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x0000643c, "CMIC_CMC1_CCMDMA_CH0_TM_CONTROL", CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr }, \
    { 0x00006484, "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00006488, "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000648c, "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00006490, "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00006494, "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT", CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr }, \
    { 0x00006498, "CMIC_CMC1_CCMDMA_CH1_CFG", CMIC_CMC1_CCMDMA_CH1_CFGr }, \
    { 0x0000649c, "CMIC_CMC1_CCMDMA_CH1_STAT", CMIC_CMC1_CCMDMA_CH1_STATr }, \
    { 0x000064a0, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr }, \
    { 0x000064a4, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr }, \
    { 0x000064a8, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr }, \
    { 0x000064ac, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr }, \
    { 0x000064b0, "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL", CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr }, \
    { 0x000064b4, "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS", CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr }, \
    { 0x000064b8, "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR", CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x000064bc, "CMIC_CMC1_CCMDMA_CH1_TM_CONTROL", CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr }, \
    { 0x0000d000, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x0000d004, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r }, \
    { 0x0000d008, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000d00c, "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL", CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr }, \
    { 0x0000d010, "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x0000d014, "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000d018, "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x0000d01c, "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000d020, "CMIC_COMMON_POOL_SHARED_IRQ_STAT0", CMIC_COMMON_POOL_SHARED_IRQ_STAT0r }, \
    { 0x0000d024, "CMIC_COMMON_POOL_SHARED_CONFIG", CMIC_COMMON_POOL_SHARED_CONFIGr }, \
    { 0x00010000, "CMIC_COMMON_POOL_SCHAN_CH0_CTRL", CMIC_COMMON_POOL_SCHAN_CH0_CTRLr }, \
    { 0x00010004, "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010008, "CMIC_COMMON_POOL_SCHAN_CH0_ERR", CMIC_COMMON_POOL_SCHAN_CH0_ERRr }, \
    { 0x0001000c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr }, \
    { 0x00010100, "CMIC_COMMON_POOL_SCHAN_CH1_CTRL", CMIC_COMMON_POOL_SCHAN_CH1_CTRLr }, \
    { 0x00010104, "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010108, "CMIC_COMMON_POOL_SCHAN_CH1_ERR", CMIC_COMMON_POOL_SCHAN_CH1_ERRr }, \
    { 0x0001010c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr }, \
    { 0x00010200, "CMIC_COMMON_POOL_SCHAN_CH2_CTRL", CMIC_COMMON_POOL_SCHAN_CH2_CTRLr }, \
    { 0x00010204, "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010208, "CMIC_COMMON_POOL_SCHAN_CH2_ERR", CMIC_COMMON_POOL_SCHAN_CH2_ERRr }, \
    { 0x0001020c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr }, \
    { 0x00010300, "CMIC_COMMON_POOL_SCHAN_CH3_CTRL", CMIC_COMMON_POOL_SCHAN_CH3_CTRLr }, \
    { 0x00010304, "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010308, "CMIC_COMMON_POOL_SCHAN_CH3_ERR", CMIC_COMMON_POOL_SCHAN_CH3_ERRr }, \
    { 0x0001030c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr }, \
    { 0x00010400, "CMIC_COMMON_POOL_SCHAN_CH4_CTRL", CMIC_COMMON_POOL_SCHAN_CH4_CTRLr }, \
    { 0x00010404, "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010408, "CMIC_COMMON_POOL_SCHAN_CH4_ERR", CMIC_COMMON_POOL_SCHAN_CH4_ERRr }, \
    { 0x0001040c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr }, \
    { 0x00011000, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x00011004, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r }, \
    { 0x00011008, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001100c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011010, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011014, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011018, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001101c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011020, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00011024, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00011028, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr }, \
    { 0x0001102c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011030, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011034, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr }, \
    { 0x00011038, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr }, \
    { 0x0001103c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011040, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr }, \
    { 0x00011044, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011048, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011080, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x00011084, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r }, \
    { 0x00011088, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001108c, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011090, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011094, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011098, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001109c, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000110a0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr }, \
    { 0x000110a4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x000110a8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr }, \
    { 0x000110ac, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000110b0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000110b4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr }, \
    { 0x000110b8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr }, \
    { 0x000110bc, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000110c0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr }, \
    { 0x000110c4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000110c8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011100, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x00011104, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r }, \
    { 0x00011108, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001110c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011110, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011114, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011118, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001111c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011120, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00011124, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00011128, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr }, \
    { 0x0001112c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011130, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011134, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr }, \
    { 0x00011138, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr }, \
    { 0x0001113c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011140, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr }, \
    { 0x00011144, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011148, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011180, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x00011184, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r }, \
    { 0x00011188, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001118c, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011190, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011194, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011198, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001119c, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000111a0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr }, \
    { 0x000111a4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x000111a8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr }, \
    { 0x000111ac, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000111b0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000111b4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr }, \
    { 0x000111b8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr }, \
    { 0x000111bc, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000111c0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr }, \
    { 0x000111c4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000111c8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011200, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr }, \
    { 0x00011204, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r }, \
    { 0x00011208, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001120c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011210, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011214, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011218, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001121c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011220, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr }, \
    { 0x00011224, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr }, \
    { 0x00011228, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr }, \
    { 0x0001122c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011230, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011234, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr }, \
    { 0x00011238, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr }, \
    { 0x0001123c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011240, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr }, \
    { 0x00011244, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011248, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011280, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr }, \
    { 0x00011284, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r }, \
    { 0x00011288, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001128c, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011290, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011294, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011298, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001129c, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000112a0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr }, \
    { 0x000112a4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr }, \
    { 0x000112a8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr }, \
    { 0x000112ac, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000112b0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000112b4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr }, \
    { 0x000112b8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr }, \
    { 0x000112bc, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000112c0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr }, \
    { 0x000112c4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000112c8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011300, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr }, \
    { 0x00011304, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r }, \
    { 0x00011308, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001130c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011310, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011314, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011318, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001131c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011320, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr }, \
    { 0x00011324, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr }, \
    { 0x00011328, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr }, \
    { 0x0001132c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011330, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011334, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr }, \
    { 0x00011338, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr }, \
    { 0x0001133c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011340, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr }, \
    { 0x00011344, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011348, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011380, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr }, \
    { 0x00011384, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r }, \
    { 0x00011388, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001138c, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011390, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011394, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011398, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001139c, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000113a0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr }, \
    { 0x000113a4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr }, \
    { 0x000113a8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr }, \
    { 0x000113ac, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000113b0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000113b4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr }, \
    { 0x000113b8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr }, \
    { 0x000113bc, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000113c0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr }, \
    { 0x000113c4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000113c8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011400, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr }, \
    { 0x00011404, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r }, \
    { 0x00011408, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001140c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011410, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011414, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011418, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001141c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011420, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr }, \
    { 0x00011424, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr }, \
    { 0x00011428, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr }, \
    { 0x0001142c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011430, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011434, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr }, \
    { 0x00011438, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr }, \
    { 0x0001143c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011440, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr }, \
    { 0x00011444, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011448, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011480, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr }, \
    { 0x00011484, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r }, \
    { 0x00011488, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001148c, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011490, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011494, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011498, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001149c, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000114a0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr }, \
    { 0x000114a4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr }, \
    { 0x000114a8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr }, \
    { 0x000114ac, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000114b0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000114b4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr }, \
    { 0x000114b8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr }, \
    { 0x000114bc, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000114c0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr }, \
    { 0x000114c4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000114c8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011500, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr }, \
    { 0x00011504, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r }, \
    { 0x00011508, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001150c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011510, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011514, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011518, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001151c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011520, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr }, \
    { 0x00011524, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr }, \
    { 0x00011528, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr }, \
    { 0x0001152c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011530, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011534, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr }, \
    { 0x00011538, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr }, \
    { 0x0001153c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011540, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr }, \
    { 0x00011544, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011548, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011580, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr }, \
    { 0x00011584, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r }, \
    { 0x00011588, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001158c, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011590, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011594, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011598, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001159c, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000115a0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr }, \
    { 0x000115a4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr }, \
    { 0x000115a8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr }, \
    { 0x000115ac, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000115b0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000115b4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr }, \
    { 0x000115b8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr }, \
    { 0x000115bc, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000115c0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr }, \
    { 0x000115c4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000115c8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00012000, "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr }, \
    { 0x00012004, "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr }, \
    { 0x00012008, "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr }, \
    { 0x0001200c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr }, \
    { 0x00012010, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x00012014, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012018, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x0001201c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012020, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr }, \
    { 0x00012024, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr }, \
    { 0x00012028, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x0001202c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012030, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x00012034, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012038, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr }, \
    { 0x00012100, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr }, \
    { 0x00012680, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr }, \
    { 0x00016000, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r }, \
    { 0x00016004, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r }, \
    { 0x00016008, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r }, \
    { 0x0001600c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r }, \
    { 0x00016010, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r }, \
    { 0x00016014, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r }, \
    { 0x00016018, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r }, \
    { 0x0001601c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r }, \
    { 0x00016020, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r }, \
    { 0x00016024, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r }, \
    { 0x00016028, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r }, \
    { 0x0001602c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r }, \
    { 0x00016030, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r }, \
    { 0x00016034, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r }, \
    { 0x00016038, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r }, \
    { 0x0001603c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r }, \
    { 0x00016040, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r }, \
    { 0x00016044, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r }, \
    { 0x00016048, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r }, \
    { 0x0001604c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r }, \
    { 0x00016050, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r }, \
    { 0x00016054, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r }, \
    { 0x00016058, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r }, \
    { 0x0001605c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r }, \
    { 0x00016060, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r }, \
    { 0x00016064, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r }, \
    { 0x00016068, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r }, \
    { 0x0001606c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r }, \
    { 0x00016070, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r }, \
    { 0x00016074, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r }, \
    { 0x00016078, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r }, \
    { 0x0001607c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r }, \
    { 0x00016080, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r }, \
    { 0x00016084, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r }, \
    { 0x00016088, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r }, \
    { 0x0001608c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r }, \
    { 0x00016090, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r }, \
    { 0x00016094, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r }, \
    { 0x00016098, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r }, \
    { 0x0001609c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r }, \
    { 0x000160a0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r }, \
    { 0x000160a4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r }, \
    { 0x000160a8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r }, \
    { 0x000160ac, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r }, \
    { 0x000160b0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r }, \
    { 0x000160b4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r }, \
    { 0x000160b8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r }, \
    { 0x000160bc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r }, \
    { 0x000160c0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r }, \
    { 0x000160c4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r }, \
    { 0x000160c8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r }, \
    { 0x000160cc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r }, \
    { 0x000160d0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r }, \
    { 0x000160d4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r }, \
    { 0x000160d8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r }, \
    { 0x000160dc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r }, \
    { 0x000160e0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r }, \
    { 0x000160e4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r }, \
    { 0x000160e8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r }, \
    { 0x000160ec, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r }, \
    { 0x000160f0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r }, \
    { 0x000160f4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r }, \
    { 0x000160f8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r }, \
    { 0x000160fc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r }, \
    { 0x00016100, "CMIC_RPE_PKT_CTRL", CMIC_RPE_PKT_CTRLr }, \
    { 0x00016104, "CMIC_RPE_PKT_LMAC0_HI", CMIC_RPE_PKT_LMAC0_HIr }, \
    { 0x00016108, "CMIC_RPE_PKT_LMAC0_LO", CMIC_RPE_PKT_LMAC0_LOr }, \
    { 0x0001610c, "CMIC_RPE_PKT_LMAC1_HI", CMIC_RPE_PKT_LMAC1_HIr }, \
    { 0x00016110, "CMIC_RPE_PKT_LMAC1_LO", CMIC_RPE_PKT_LMAC1_LOr }, \
    { 0x00016114, "CMIC_RPE_PKT_VLAN", CMIC_RPE_PKT_VLANr }, \
    { 0x00016118, "CMIC_RPE_PKT_ETHER_SIG", CMIC_RPE_PKT_ETHER_SIGr }, \
    { 0x0001611c, "CMIC_RPE_PKTDMA_COS_0", CMIC_RPE_PKTDMA_COS_0r }, \
    { 0x00016120, "CMIC_RPE_PKTDMA_COS_1", CMIC_RPE_PKTDMA_COS_1r }, \
    { 0x00016124, "CMIC_RPE_SCHAN_SBUSDMA_COS_0", CMIC_RPE_SCHAN_SBUSDMA_COS_0r }, \
    { 0x00016128, "CMIC_RPE_SCHAN_SBUSDMA_COS_1", CMIC_RPE_SCHAN_SBUSDMA_COS_1r }, \
    { 0x0001612c, "CMIC_RPE_PIO_MEMDMA_COS_0", CMIC_RPE_PIO_MEMDMA_COS_0r }, \
    { 0x00016130, "CMIC_RPE_PIO_MEMDMA_COS_1", CMIC_RPE_PIO_MEMDMA_COS_1r }, \
    { 0x00016134, "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00016138, "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x0001613c, "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016140, "CMIC_RPE_PKT_PORTS_0", CMIC_RPE_PKT_PORTS_0r }, \
    { 0x00016144, "CMIC_RPE_PKT_PORTS_1", CMIC_RPE_PKT_PORTS_1r }, \
    { 0x00016148, "CMIC_RPE_PKT_PORTS_2", CMIC_RPE_PKT_PORTS_2r }, \
    { 0x0001614c, "CMIC_RPE_PKT_PORTS_3", CMIC_RPE_PKT_PORTS_3r }, \
    { 0x00016150, "CMIC_RPE_PKT_PORTS_4", CMIC_RPE_PKT_PORTS_4r }, \
    { 0x00016154, "CMIC_RPE_PKT_PORTS_5", CMIC_RPE_PKT_PORTS_5r }, \
    { 0x00016158, "CMIC_RPE_PKT_PORTS_6", CMIC_RPE_PKT_PORTS_6r }, \
    { 0x0001615c, "CMIC_RPE_PKT_PORTS_7", CMIC_RPE_PKT_PORTS_7r }, \
    { 0x00016160, "CMIC_RPE_PKT_RMAC", CMIC_RPE_PKT_RMACr }, \
    { 0x00016164, "CMIC_RPE_PKT_RMAC_HI", CMIC_RPE_PKT_RMAC_HIr }, \
    { 0x00016168, "CMIC_RPE_PKT_RMH0", CMIC_RPE_PKT_RMH0r }, \
    { 0x0001616c, "CMIC_RPE_PKT_RMH1", CMIC_RPE_PKT_RMH1r }, \
    { 0x00016170, "CMIC_RPE_PKT_RMH2", CMIC_RPE_PKT_RMH2r }, \
    { 0x00016174, "CMIC_RPE_PKT_RMH3", CMIC_RPE_PKT_RMH3r }, \
    { 0x00016178, "CMIC_RPE_INTR_PKT_PACING_DELAY", CMIC_RPE_INTR_PKT_PACING_DELAYr }, \
    { 0x0001617c, "CMIC_RPE_PKT_COS_QUEUES_HI", CMIC_RPE_PKT_COS_QUEUES_HIr }, \
    { 0x00016180, "CMIC_RPE_PKT_COS_QUEUES_LO", CMIC_RPE_PKT_COS_QUEUES_LOr }, \
    { 0x00016184, "CMIC_RPE_IRQ_STAT", CMIC_RPE_IRQ_STATr }, \
    { 0x00016188, "CMIC_RPE_IRQ_STAT_CLR", CMIC_RPE_IRQ_STAT_CLRr }, \
    { 0x0001618c, "CMIC_RPE_2BIT_ECC_ERROR_STATUS", CMIC_RPE_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00016190, "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00016194, "CMIC_RPE_1BIT_ECC_ERROR_STATUS", CMIC_RPE_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00016198, "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0001619c, "CMIC_RPE_PKT_COUNT_SCHAN", CMIC_RPE_PKT_COUNT_SCHANr }, \
    { 0x000161a0, "CMIC_RPE_PKT_COUNT_SCHAN_REP", CMIC_RPE_PKT_COUNT_SCHAN_REPr }, \
    { 0x000161a4, "CMIC_RPE_PKT_COUNT_FROMCPU_MH", CMIC_RPE_PKT_COUNT_FROMCPU_MHr }, \
    { 0x000161a8, "CMIC_RPE_PKT_COUNT_FROMCPU", CMIC_RPE_PKT_COUNT_FROMCPUr }, \
    { 0x000161ac, "CMIC_RPE_PKT_COUNT_TOCPUDM", CMIC_RPE_PKT_COUNT_TOCPUDMr }, \
    { 0x000161b0, "CMIC_RPE_PKT_COUNT_TOCPUD", CMIC_RPE_PKT_COUNT_TOCPUDr }, \
    { 0x000161b4, "CMIC_RPE_PKT_COUNT_TOCPUEM", CMIC_RPE_PKT_COUNT_TOCPUEMr }, \
    { 0x000161b8, "CMIC_RPE_PKT_COUNT_TOCPUE", CMIC_RPE_PKT_COUNT_TOCPUEr }, \
    { 0x000161bc, "CMIC_RPE_PKT_COUNT_PIO_REPLY", CMIC_RPE_PKT_COUNT_PIO_REPLYr }, \
    { 0x000161c0, "CMIC_RPE_PKT_COUNT_PIO", CMIC_RPE_PKT_COUNT_PIOr }, \
    { 0x000161c4, "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY", CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr }, \
    { 0x000161c8, "CMIC_RPE_PKT_COUNT_SBUSDMA", CMIC_RPE_PKT_COUNT_SBUSDMAr }, \
    { 0x000161cc, "CMIC_RPE_PKT_COUNT_MEMDMA_REPLY", CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr }, \
    { 0x000161d0, "CMIC_RPE_PKT_COUNT_MEMDMA", CMIC_RPE_PKT_COUNT_MEMDMAr }, \
    { 0x000161d4, "CMIC_RPE_PKT_COUNT_INTR", CMIC_RPE_PKT_COUNT_INTRr }, \
    { 0x000161d8, "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP", CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr }, \
    { 0x000161dc, "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP", CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr }, \
    { 0x000161e0, "CMIC_RPE_PKT_COUNT_RXPKT", CMIC_RPE_PKT_COUNT_RXPKTr }, \
    { 0x000161e4, "CMIC_RPE_PKT_COUNT_RXPKT_ERR", CMIC_RPE_PKT_COUNT_RXPKT_ERRr }, \
    { 0x000161e8, "CMIC_RPE_PKT_COUNT_TXPKT", CMIC_RPE_PKT_COUNT_TXPKTr }, \
    { 0x000161ec, "CMIC_RPE_PKT_COUNT_TXPKT_ERR", CMIC_RPE_PKT_COUNT_TXPKT_ERRr }, \
    { 0x000161f0, "CMIC_RPE_AXI_AR_COUNT_TX", CMIC_RPE_AXI_AR_COUNT_TXr }, \
    { 0x000161f4, "CMIC_RPE_AXI_AR_COUNT_SPLIT_TX", CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x000161f8, "CMIC_IPROC_TO_RCPU_IRQ_STAT0", CMIC_IPROC_TO_RCPU_IRQ_STAT0r }, \
    { 0x000161fc, "CMIC_IPROC_TO_RCPU_IRQ_STAT1", CMIC_IPROC_TO_RCPU_IRQ_STAT1r }, \
    { 0x00016200, "CMIC_IPROC_TO_RCPU_IRQ_STAT2", CMIC_IPROC_TO_RCPU_IRQ_STAT2r }, \
    { 0x00016204, "CMIC_IPROC_TO_RCPU_IRQ_STAT3", CMIC_IPROC_TO_RCPU_IRQ_STAT3r }, \
    { 0x00016208, "CMIC_IPROC_TO_RCPU_IRQ_STAT4", CMIC_IPROC_TO_RCPU_IRQ_STAT4r }, \
    { 0x0001620c, "CMIC_IPROC_TO_RCPU_IRQ_STAT5", CMIC_IPROC_TO_RCPU_IRQ_STAT5r }, \
    { 0x00016210, "CMIC_IPROC_TO_RCPU_IRQ_STAT6", CMIC_IPROC_TO_RCPU_IRQ_STAT6r }, \
    { 0x00016214, "CMIC_IPROC_TO_RCPU_IRQ_STAT7", CMIC_IPROC_TO_RCPU_IRQ_STAT7r }, \
    { 0x00016218, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0", CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r }, \
    { 0x0001621c, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1", CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r }, \
    { 0x00016220, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2", CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r }, \
    { 0x00016224, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3", CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r }, \
    { 0x00016228, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4", CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r }, \
    { 0x0001622c, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5", CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r }, \
    { 0x00016230, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6", CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r }, \
    { 0x00016234, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7", CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r }, \
    { 0x00016238, "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0001623c, "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016240, "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016244, "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr }, \
    { 0x00016248, "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL", CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr }, \
    { 0x0001624c, "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr }, \
    { 0x00016250, "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL", CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr }, \
    { 0x00016254, "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL", CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr }, \
    { 0x00016258, "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS", CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr }, \
    { 0x0001625c, "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00016260, "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00016264, "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00016268, "CMIC_RPE_COMPLETION_BUF_ECC_STATUS", CMIC_RPE_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x0001626c, "CMIC_RPE_COMPLETION_BUF_ECC_CONTROL", CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x00016270, "CMIC_RPE_COMPLETION_BUF_TM_CONTROL", CMIC_RPE_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00016274, "CMIC_RPE_AXI_STAT", CMIC_RPE_AXI_STATr }, \
    { 0x00016400, "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00016404, "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00016408, "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0001640c, "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00016410, "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00016414, "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00016418, "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0001641c, "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00016420, "CMIC_RPE_SHARED_TXBUF_DEBUG", CMIC_RPE_SHARED_TXBUF_DEBUGr }, \
    { 0x00016424, "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00016428, "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001642c, "CMIC_RPE_SHARED_TXBUF_ECC_STATUS", CMIC_RPE_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00016430, "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00016434, "CMIC_RPE_SHARED_TXBUF_ECC_CONTROL", CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00016438, "CMIC_RPE_SHARED_TXBUF_TM_CONTROL", CMIC_RPE_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00016480, "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00016484, "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00016488, "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0001648c, "CMIC_RPE_SHARED_RXBUF_CONFIG", CMIC_RPE_SHARED_RXBUF_CONFIGr }, \
    { 0x00016490, "CMIC_RPE_SHARED_RXBUF_ECC_CONTROL", CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00016494, "CMIC_RPE_SHARED_RXBUF_TM_CONTROL", CMIC_RPE_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00016498, "CMIC_RPE_SHARED_RXBUF_ECC_STATUS", CMIC_RPE_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0001649c, "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00016500, "CMIC_RPE_PKT_REASON_0_TYPE", CMIC_RPE_PKT_REASON_0_TYPEr }, \
    { 0x00016540, "CMIC_RPE_PKT_REASON_1_TYPE", CMIC_RPE_PKT_REASON_1_TYPEr }, \
    { 0x00016580, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE", CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr }, \
    { 0x000165c0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE", CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr }, \
    { 0x00016600, "CMIC_RPE_PKT_REASON_MINI_0_TYPE", CMIC_RPE_PKT_REASON_MINI_0_TYPEr }, \
    { 0x00016640, "CMIC_RPE_PKT_REASON_MINI_1_TYPE", CMIC_RPE_PKT_REASON_MINI_1_TYPEr }, \
    { 0x00016680, "CMIC_RPE_PKT_REASON_2_TYPE", CMIC_RPE_PKT_REASON_2_TYPEr }, \
    { 0x000166c0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE", CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr }, \
    { 0x00016700, "CMIC_RPE_PKT_REASON_MINI_2_TYPE", CMIC_RPE_PKT_REASON_MINI_2_TYPEr }, \
}

#define CMICX_OFFSET_MIN (0)
#define CMICX_OFFSET_MAX (0x00016700)
#define NUM_CMICX_REGS (1327)

#define CMIC_CMC0_CCMDMA_CH0_CFG_OFFSET               (0x3418)
#define CMIC_CMC1_CCMDMA_CH0_CFG_OFFSET               (0x6418)
#define CMIC_CMCx_CCMDMA_CH0_CFG_OFFSET(x)            (0x3418 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET (0x3424)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET (0x6424)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET(x) (0x3424 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET (0x3420)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET (0x6420)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET(x) (0x3420 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET (0x342c)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET (0x642c)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET(x) (0x342c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET (0x3428)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET (0x6428)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET(x) (0x3428 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL_OFFSET       (0x3430)
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL_OFFSET       (0x6430)
#define CMIC_CMCx_CCMDMA_CH0_ECC_CONTROL_OFFSET(x)    (0x3430 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_OFFSET        (0x3434)
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_OFFSET        (0x6434)
#define CMIC_CMCx_CCMDMA_CH0_ECC_STATUS_OFFSET(x)     (0x3434 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET    (0x3438)
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET    (0x6438)
#define CMIC_CMCx_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET(x) (0x3438 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT_OFFSET       (0x3414)
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT_OFFSET       (0x6414)
#define CMIC_CMCx_CCMDMA_CH0_ENTRY_COUNT_OFFSET(x)    (0x3414 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET (0x3408)
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET (0x6408)
#define CMIC_CMCx_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET(x) (0x3408 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET (0x3404)
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET (0x6404)
#define CMIC_CMCx_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET(x) (0x3404 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET (0x3410)
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET (0x6410)
#define CMIC_CMCx_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET(x) (0x3410 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET (0x340c)
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET (0x640c)
#define CMIC_CMCx_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET(x) (0x340c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_STAT_OFFSET              (0x341c)
#define CMIC_CMC1_CCMDMA_CH0_STAT_OFFSET              (0x641c)
#define CMIC_CMCx_CCMDMA_CH0_STAT_OFFSET(x)           (0x341c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROL_OFFSET        (0x343c)
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROL_OFFSET        (0x643c)
#define CMIC_CMCx_CCMDMA_CH0_TM_CONTROL_OFFSET(x)     (0x343c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CFG_OFFSET               (0x3498)
#define CMIC_CMC1_CCMDMA_CH1_CFG_OFFSET               (0x6498)
#define CMIC_CMCx_CCMDMA_CH1_CFG_OFFSET(x)            (0x3498 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET (0x34a4)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET (0x64a4)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET(x) (0x34a4 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET (0x34a0)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET (0x64a0)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET(x) (0x34a0 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET (0x34ac)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET (0x64ac)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET(x) (0x34ac + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET (0x34a8)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET (0x64a8)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET(x) (0x34a8 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL_OFFSET       (0x34b0)
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL_OFFSET       (0x64b0)
#define CMIC_CMCx_CCMDMA_CH1_ECC_CONTROL_OFFSET(x)    (0x34b0 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_OFFSET        (0x34b4)
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_OFFSET        (0x64b4)
#define CMIC_CMCx_CCMDMA_CH1_ECC_STATUS_OFFSET(x)     (0x34b4 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET    (0x34b8)
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET    (0x64b8)
#define CMIC_CMCx_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET(x) (0x34b8 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT_OFFSET       (0x3494)
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT_OFFSET       (0x6494)
#define CMIC_CMCx_CCMDMA_CH1_ENTRY_COUNT_OFFSET(x)    (0x3494 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET (0x3488)
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET (0x6488)
#define CMIC_CMCx_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET(x) (0x3488 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET (0x3484)
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET (0x6484)
#define CMIC_CMCx_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET(x) (0x3484 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET (0x3490)
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET (0x6490)
#define CMIC_CMCx_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET(x) (0x3490 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET (0x348c)
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET (0x648c)
#define CMIC_CMCx_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET(x) (0x348c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_STAT_OFFSET              (0x349c)
#define CMIC_CMC1_CCMDMA_CH1_STAT_OFFSET              (0x649c)
#define CMIC_CMCx_CCMDMA_CH1_STAT_OFFSET(x)           (0x349c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROL_OFFSET        (0x34bc)
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROL_OFFSET        (0x64bc)
#define CMIC_CMCx_CCMDMA_CH1_TM_CONTROL_OFFSET(x)     (0x34bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET     (0x2118)
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET     (0x5118)
#define CMIC_CMCx_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET(x)  (0x2118 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET     (0x211c)
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET     (0x511c)
#define CMIC_CMCx_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET(x)  (0x211c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CTRL_OFFSET              (0x2100)
#define CMIC_CMC1_PKTDMA_CH0_CTRL_OFFSET              (0x5100)
#define CMIC_CMCx_PKTDMA_CH0_CTRL_OFFSET(x)           (0x2100 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI_OFFSET      (0x2128)
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI_OFFSET      (0x5128)
#define CMIC_CMCx_PKTDMA_CH0_CURR_DESC_HI_OFFSET(x)   (0x2128 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO_OFFSET      (0x2124)
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO_OFFSET      (0x5124)
#define CMIC_CMCx_PKTDMA_CH0_CURR_DESC_LO_OFFSET(x)   (0x2124 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL_OFFSET     (0x2130)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL_OFFSET     (0x5130)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_CONTROL_OFFSET(x)  (0x2130 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET   (0x2134)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET   (0x5134)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET(x) (0x2134 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS_OFFSET      (0x2138)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS_OFFSET      (0x5138)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_STATUS_OFFSET(x)   (0x2138 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI_OFFSET      (0x2108)
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI_OFFSET      (0x5108)
#define CMIC_CMCx_PKTDMA_CH0_DESC_ADDR_HI_OFFSET(x)   (0x2108 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO_OFFSET      (0x2104)
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO_OFFSET      (0x5104)
#define CMIC_CMCx_PKTDMA_CH0_DESC_ADDR_LO_OFFSET(x)   (0x2104 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET    (0x2148)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET    (0x5148)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET(x) (0x2148 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX_OFFSET     (0x214c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX_OFFSET     (0x514c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_RX_OFFSET(x)  (0x214c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET (0x2150)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET (0x5150)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2150 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET (0x2110)
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET (0x5110)
#define CMIC_CMCx_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET(x) (0x2110 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET (0x210c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET (0x510c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET(x) (0x210c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET (0x2158)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET (0x5158)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2158 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET (0x2154)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET (0x5154)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2154 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET (0x215c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET (0x515c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET(x) (0x215c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_INTR_COAL_OFFSET         (0x2120)
#define CMIC_CMC1_PKTDMA_CH0_INTR_COAL_OFFSET         (0x5120)
#define CMIC_CMCx_PKTDMA_CH0_INTR_COAL_OFFSET(x)      (0x2120 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET   (0x213c)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET   (0x513c)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET(x) (0x213c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET (0x2144)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET (0x5144)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2144 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET   (0x2140)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET   (0x5140)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET(x) (0x2140 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET (0x212c)
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET (0x512c)
#define CMIC_CMCx_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x212c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_STAT_OFFSET              (0x2114)
#define CMIC_CMC1_PKTDMA_CH0_STAT_OFFSET              (0x5114)
#define CMIC_CMCx_PKTDMA_CH0_STAT_OFFSET(x)           (0x2114 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET     (0x2198)
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET     (0x5198)
#define CMIC_CMCx_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET(x)  (0x2198 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET     (0x219c)
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET     (0x519c)
#define CMIC_CMCx_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET(x)  (0x219c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CTRL_OFFSET              (0x2180)
#define CMIC_CMC1_PKTDMA_CH1_CTRL_OFFSET              (0x5180)
#define CMIC_CMCx_PKTDMA_CH1_CTRL_OFFSET(x)           (0x2180 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI_OFFSET      (0x21a8)
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI_OFFSET      (0x51a8)
#define CMIC_CMCx_PKTDMA_CH1_CURR_DESC_HI_OFFSET(x)   (0x21a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO_OFFSET      (0x21a4)
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO_OFFSET      (0x51a4)
#define CMIC_CMCx_PKTDMA_CH1_CURR_DESC_LO_OFFSET(x)   (0x21a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL_OFFSET     (0x21b0)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL_OFFSET     (0x51b0)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_CONTROL_OFFSET(x)  (0x21b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET   (0x21b4)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET   (0x51b4)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET(x) (0x21b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS_OFFSET      (0x21b8)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS_OFFSET      (0x51b8)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_STATUS_OFFSET(x)   (0x21b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI_OFFSET      (0x2188)
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI_OFFSET      (0x5188)
#define CMIC_CMCx_PKTDMA_CH1_DESC_ADDR_HI_OFFSET(x)   (0x2188 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO_OFFSET      (0x2184)
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO_OFFSET      (0x5184)
#define CMIC_CMCx_PKTDMA_CH1_DESC_ADDR_LO_OFFSET(x)   (0x2184 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET    (0x21c8)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET    (0x51c8)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET(x) (0x21c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX_OFFSET     (0x21cc)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX_OFFSET     (0x51cc)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_RX_OFFSET(x)  (0x21cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET (0x21d0)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET (0x51d0)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET(x) (0x21d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET (0x2190)
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET (0x5190)
#define CMIC_CMCx_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET(x) (0x2190 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET (0x218c)
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET (0x518c)
#define CMIC_CMCx_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET(x) (0x218c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET (0x21d8)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET (0x51d8)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x21d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET (0x21d4)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET (0x51d4)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET(x) (0x21d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET (0x21dc)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET (0x51dc)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET(x) (0x21dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_INTR_COAL_OFFSET         (0x21a0)
#define CMIC_CMC1_PKTDMA_CH1_INTR_COAL_OFFSET         (0x51a0)
#define CMIC_CMCx_PKTDMA_CH1_INTR_COAL_OFFSET(x)      (0x21a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET   (0x21bc)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET   (0x51bc)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET(x) (0x21bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET (0x21c4)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET (0x51c4)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x21c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET   (0x21c0)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET   (0x51c0)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET(x) (0x21c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET (0x21ac)
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET (0x51ac)
#define CMIC_CMCx_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x21ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_STAT_OFFSET              (0x2194)
#define CMIC_CMC1_PKTDMA_CH1_STAT_OFFSET              (0x5194)
#define CMIC_CMCx_PKTDMA_CH1_STAT_OFFSET(x)           (0x2194 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET     (0x2218)
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET     (0x5218)
#define CMIC_CMCx_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET(x)  (0x2218 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET     (0x221c)
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET     (0x521c)
#define CMIC_CMCx_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET(x)  (0x221c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CTRL_OFFSET              (0x2200)
#define CMIC_CMC1_PKTDMA_CH2_CTRL_OFFSET              (0x5200)
#define CMIC_CMCx_PKTDMA_CH2_CTRL_OFFSET(x)           (0x2200 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI_OFFSET      (0x2228)
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI_OFFSET      (0x5228)
#define CMIC_CMCx_PKTDMA_CH2_CURR_DESC_HI_OFFSET(x)   (0x2228 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO_OFFSET      (0x2224)
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO_OFFSET      (0x5224)
#define CMIC_CMCx_PKTDMA_CH2_CURR_DESC_LO_OFFSET(x)   (0x2224 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL_OFFSET     (0x2230)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL_OFFSET     (0x5230)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_CONTROL_OFFSET(x)  (0x2230 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET   (0x2234)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET   (0x5234)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET(x) (0x2234 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS_OFFSET      (0x2238)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS_OFFSET      (0x5238)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_STATUS_OFFSET(x)   (0x2238 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI_OFFSET      (0x2208)
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI_OFFSET      (0x5208)
#define CMIC_CMCx_PKTDMA_CH2_DESC_ADDR_HI_OFFSET(x)   (0x2208 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO_OFFSET      (0x2204)
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO_OFFSET      (0x5204)
#define CMIC_CMCx_PKTDMA_CH2_DESC_ADDR_LO_OFFSET(x)   (0x2204 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET    (0x2248)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET    (0x5248)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET(x) (0x2248 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX_OFFSET     (0x224c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX_OFFSET     (0x524c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_RX_OFFSET(x)  (0x224c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET (0x2250)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET (0x5250)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2250 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET (0x2210)
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET (0x5210)
#define CMIC_CMCx_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET(x) (0x2210 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET (0x220c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET (0x520c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET(x) (0x220c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET (0x2258)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET (0x5258)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2258 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET (0x2254)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET (0x5254)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2254 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET (0x225c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET (0x525c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET(x) (0x225c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_INTR_COAL_OFFSET         (0x2220)
#define CMIC_CMC1_PKTDMA_CH2_INTR_COAL_OFFSET         (0x5220)
#define CMIC_CMCx_PKTDMA_CH2_INTR_COAL_OFFSET(x)      (0x2220 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET   (0x223c)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET   (0x523c)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET(x) (0x223c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET (0x2244)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET (0x5244)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2244 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET   (0x2240)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET   (0x5240)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET(x) (0x2240 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET (0x222c)
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET (0x522c)
#define CMIC_CMCx_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x222c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_STAT_OFFSET              (0x2214)
#define CMIC_CMC1_PKTDMA_CH2_STAT_OFFSET              (0x5214)
#define CMIC_CMCx_PKTDMA_CH2_STAT_OFFSET(x)           (0x2214 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET     (0x2298)
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET     (0x5298)
#define CMIC_CMCx_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET(x)  (0x2298 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET     (0x229c)
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET     (0x529c)
#define CMIC_CMCx_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET(x)  (0x229c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CTRL_OFFSET              (0x2280)
#define CMIC_CMC1_PKTDMA_CH3_CTRL_OFFSET              (0x5280)
#define CMIC_CMCx_PKTDMA_CH3_CTRL_OFFSET(x)           (0x2280 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI_OFFSET      (0x22a8)
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI_OFFSET      (0x52a8)
#define CMIC_CMCx_PKTDMA_CH3_CURR_DESC_HI_OFFSET(x)   (0x22a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO_OFFSET      (0x22a4)
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO_OFFSET      (0x52a4)
#define CMIC_CMCx_PKTDMA_CH3_CURR_DESC_LO_OFFSET(x)   (0x22a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL_OFFSET     (0x22b0)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL_OFFSET     (0x52b0)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_CONTROL_OFFSET(x)  (0x22b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET   (0x22b4)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET   (0x52b4)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET(x) (0x22b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS_OFFSET      (0x22b8)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS_OFFSET      (0x52b8)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_STATUS_OFFSET(x)   (0x22b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI_OFFSET      (0x2288)
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI_OFFSET      (0x5288)
#define CMIC_CMCx_PKTDMA_CH3_DESC_ADDR_HI_OFFSET(x)   (0x2288 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO_OFFSET      (0x2284)
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO_OFFSET      (0x5284)
#define CMIC_CMCx_PKTDMA_CH3_DESC_ADDR_LO_OFFSET(x)   (0x2284 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET    (0x22c8)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET    (0x52c8)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET(x) (0x22c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX_OFFSET     (0x22cc)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX_OFFSET     (0x52cc)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_RX_OFFSET(x)  (0x22cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET (0x22d0)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET (0x52d0)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET(x) (0x22d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET (0x2290)
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET (0x5290)
#define CMIC_CMCx_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET(x) (0x2290 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET (0x228c)
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET (0x528c)
#define CMIC_CMCx_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET(x) (0x228c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET (0x22d8)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET (0x52d8)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x22d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET (0x22d4)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET (0x52d4)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET(x) (0x22d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET (0x22dc)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET (0x52dc)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET(x) (0x22dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_INTR_COAL_OFFSET         (0x22a0)
#define CMIC_CMC1_PKTDMA_CH3_INTR_COAL_OFFSET         (0x52a0)
#define CMIC_CMCx_PKTDMA_CH3_INTR_COAL_OFFSET(x)      (0x22a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET   (0x22bc)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET   (0x52bc)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET(x) (0x22bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET (0x22c4)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET (0x52c4)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x22c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET   (0x22c0)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET   (0x52c0)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET(x) (0x22c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET (0x22ac)
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET (0x52ac)
#define CMIC_CMCx_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x22ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_STAT_OFFSET              (0x2294)
#define CMIC_CMC1_PKTDMA_CH3_STAT_OFFSET              (0x5294)
#define CMIC_CMCx_PKTDMA_CH3_STAT_OFFSET(x)           (0x2294 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET     (0x2318)
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET     (0x5318)
#define CMIC_CMCx_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET(x)  (0x2318 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET     (0x231c)
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET     (0x531c)
#define CMIC_CMCx_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET(x)  (0x231c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CTRL_OFFSET              (0x2300)
#define CMIC_CMC1_PKTDMA_CH4_CTRL_OFFSET              (0x5300)
#define CMIC_CMCx_PKTDMA_CH4_CTRL_OFFSET(x)           (0x2300 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI_OFFSET      (0x2328)
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI_OFFSET      (0x5328)
#define CMIC_CMCx_PKTDMA_CH4_CURR_DESC_HI_OFFSET(x)   (0x2328 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO_OFFSET      (0x2324)
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO_OFFSET      (0x5324)
#define CMIC_CMCx_PKTDMA_CH4_CURR_DESC_LO_OFFSET(x)   (0x2324 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL_OFFSET     (0x2330)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL_OFFSET     (0x5330)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_CONTROL_OFFSET(x)  (0x2330 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET   (0x2334)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET   (0x5334)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET(x) (0x2334 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS_OFFSET      (0x2338)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS_OFFSET      (0x5338)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_STATUS_OFFSET(x)   (0x2338 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI_OFFSET      (0x2308)
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI_OFFSET      (0x5308)
#define CMIC_CMCx_PKTDMA_CH4_DESC_ADDR_HI_OFFSET(x)   (0x2308 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO_OFFSET      (0x2304)
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO_OFFSET      (0x5304)
#define CMIC_CMCx_PKTDMA_CH4_DESC_ADDR_LO_OFFSET(x)   (0x2304 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET    (0x2348)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET    (0x5348)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET(x) (0x2348 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX_OFFSET     (0x234c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX_OFFSET     (0x534c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_RX_OFFSET(x)  (0x234c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET (0x2350)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET (0x5350)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2350 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET (0x2310)
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET (0x5310)
#define CMIC_CMCx_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET(x) (0x2310 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET (0x230c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET (0x530c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET(x) (0x230c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET (0x2358)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET (0x5358)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2358 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET (0x2354)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET (0x5354)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2354 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET (0x235c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET (0x535c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET(x) (0x235c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_INTR_COAL_OFFSET         (0x2320)
#define CMIC_CMC1_PKTDMA_CH4_INTR_COAL_OFFSET         (0x5320)
#define CMIC_CMCx_PKTDMA_CH4_INTR_COAL_OFFSET(x)      (0x2320 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET   (0x233c)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET   (0x533c)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET(x) (0x233c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET (0x2344)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET (0x5344)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2344 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET   (0x2340)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET   (0x5340)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET(x) (0x2340 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET (0x232c)
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET (0x532c)
#define CMIC_CMCx_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x232c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_STAT_OFFSET              (0x2314)
#define CMIC_CMC1_PKTDMA_CH4_STAT_OFFSET              (0x5314)
#define CMIC_CMCx_PKTDMA_CH4_STAT_OFFSET(x)           (0x2314 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET     (0x2398)
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET     (0x5398)
#define CMIC_CMCx_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET(x)  (0x2398 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET     (0x239c)
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET     (0x539c)
#define CMIC_CMCx_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET(x)  (0x239c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CTRL_OFFSET              (0x2380)
#define CMIC_CMC1_PKTDMA_CH5_CTRL_OFFSET              (0x5380)
#define CMIC_CMCx_PKTDMA_CH5_CTRL_OFFSET(x)           (0x2380 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI_OFFSET      (0x23a8)
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI_OFFSET      (0x53a8)
#define CMIC_CMCx_PKTDMA_CH5_CURR_DESC_HI_OFFSET(x)   (0x23a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO_OFFSET      (0x23a4)
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO_OFFSET      (0x53a4)
#define CMIC_CMCx_PKTDMA_CH5_CURR_DESC_LO_OFFSET(x)   (0x23a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL_OFFSET     (0x23b0)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL_OFFSET     (0x53b0)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_CONTROL_OFFSET(x)  (0x23b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET   (0x23b4)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET   (0x53b4)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET(x) (0x23b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS_OFFSET      (0x23b8)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS_OFFSET      (0x53b8)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_STATUS_OFFSET(x)   (0x23b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI_OFFSET      (0x2388)
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI_OFFSET      (0x5388)
#define CMIC_CMCx_PKTDMA_CH5_DESC_ADDR_HI_OFFSET(x)   (0x2388 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO_OFFSET      (0x2384)
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO_OFFSET      (0x5384)
#define CMIC_CMCx_PKTDMA_CH5_DESC_ADDR_LO_OFFSET(x)   (0x2384 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET    (0x23c8)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET    (0x53c8)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET(x) (0x23c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX_OFFSET     (0x23cc)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX_OFFSET     (0x53cc)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_RX_OFFSET(x)  (0x23cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET (0x23d0)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET (0x53d0)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET(x) (0x23d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET (0x2390)
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET (0x5390)
#define CMIC_CMCx_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET(x) (0x2390 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET (0x238c)
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET (0x538c)
#define CMIC_CMCx_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET(x) (0x238c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET (0x23d8)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET (0x53d8)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x23d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET (0x23d4)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET (0x53d4)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET(x) (0x23d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET (0x23dc)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET (0x53dc)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET(x) (0x23dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_INTR_COAL_OFFSET         (0x23a0)
#define CMIC_CMC1_PKTDMA_CH5_INTR_COAL_OFFSET         (0x53a0)
#define CMIC_CMCx_PKTDMA_CH5_INTR_COAL_OFFSET(x)      (0x23a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET   (0x23bc)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET   (0x53bc)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET(x) (0x23bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET (0x23c4)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET (0x53c4)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x23c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET   (0x23c0)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET   (0x53c0)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET(x) (0x23c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET (0x23ac)
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET (0x53ac)
#define CMIC_CMCx_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x23ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_STAT_OFFSET              (0x2394)
#define CMIC_CMC1_PKTDMA_CH5_STAT_OFFSET              (0x5394)
#define CMIC_CMCx_PKTDMA_CH5_STAT_OFFSET(x)           (0x2394 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET     (0x2418)
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET     (0x5418)
#define CMIC_CMCx_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET(x)  (0x2418 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET     (0x241c)
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET     (0x541c)
#define CMIC_CMCx_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET(x)  (0x241c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CTRL_OFFSET              (0x2400)
#define CMIC_CMC1_PKTDMA_CH6_CTRL_OFFSET              (0x5400)
#define CMIC_CMCx_PKTDMA_CH6_CTRL_OFFSET(x)           (0x2400 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI_OFFSET      (0x2428)
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI_OFFSET      (0x5428)
#define CMIC_CMCx_PKTDMA_CH6_CURR_DESC_HI_OFFSET(x)   (0x2428 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO_OFFSET      (0x2424)
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO_OFFSET      (0x5424)
#define CMIC_CMCx_PKTDMA_CH6_CURR_DESC_LO_OFFSET(x)   (0x2424 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL_OFFSET     (0x2430)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL_OFFSET     (0x5430)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_CONTROL_OFFSET(x)  (0x2430 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET   (0x2434)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET   (0x5434)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET(x) (0x2434 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS_OFFSET      (0x2438)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS_OFFSET      (0x5438)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_STATUS_OFFSET(x)   (0x2438 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI_OFFSET      (0x2408)
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI_OFFSET      (0x5408)
#define CMIC_CMCx_PKTDMA_CH6_DESC_ADDR_HI_OFFSET(x)   (0x2408 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO_OFFSET      (0x2404)
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO_OFFSET      (0x5404)
#define CMIC_CMCx_PKTDMA_CH6_DESC_ADDR_LO_OFFSET(x)   (0x2404 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET    (0x2448)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET    (0x5448)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET(x) (0x2448 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX_OFFSET     (0x244c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX_OFFSET     (0x544c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_RX_OFFSET(x)  (0x244c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET (0x2450)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET (0x5450)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2450 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET (0x2410)
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET (0x5410)
#define CMIC_CMCx_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET(x) (0x2410 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET (0x240c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET (0x540c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET(x) (0x240c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET (0x2458)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET (0x5458)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2458 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET (0x2454)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET (0x5454)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2454 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET (0x245c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET (0x545c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET(x) (0x245c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_INTR_COAL_OFFSET         (0x2420)
#define CMIC_CMC1_PKTDMA_CH6_INTR_COAL_OFFSET         (0x5420)
#define CMIC_CMCx_PKTDMA_CH6_INTR_COAL_OFFSET(x)      (0x2420 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET   (0x243c)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET   (0x543c)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET(x) (0x243c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET (0x2444)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET (0x5444)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2444 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET   (0x2440)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET   (0x5440)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET(x) (0x2440 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET (0x242c)
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET (0x542c)
#define CMIC_CMCx_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x242c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_STAT_OFFSET              (0x2414)
#define CMIC_CMC1_PKTDMA_CH6_STAT_OFFSET              (0x5414)
#define CMIC_CMCx_PKTDMA_CH6_STAT_OFFSET(x)           (0x2414 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET     (0x2498)
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET     (0x5498)
#define CMIC_CMCx_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET(x)  (0x2498 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET     (0x249c)
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET     (0x549c)
#define CMIC_CMCx_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET(x)  (0x249c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CTRL_OFFSET              (0x2480)
#define CMIC_CMC1_PKTDMA_CH7_CTRL_OFFSET              (0x5480)
#define CMIC_CMCx_PKTDMA_CH7_CTRL_OFFSET(x)           (0x2480 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI_OFFSET      (0x24a8)
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI_OFFSET      (0x54a8)
#define CMIC_CMCx_PKTDMA_CH7_CURR_DESC_HI_OFFSET(x)   (0x24a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO_OFFSET      (0x24a4)
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO_OFFSET      (0x54a4)
#define CMIC_CMCx_PKTDMA_CH7_CURR_DESC_LO_OFFSET(x)   (0x24a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL_OFFSET     (0x24b0)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL_OFFSET     (0x54b0)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_CONTROL_OFFSET(x)  (0x24b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET   (0x24b4)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET   (0x54b4)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET(x) (0x24b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS_OFFSET      (0x24b8)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS_OFFSET      (0x54b8)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_STATUS_OFFSET(x)   (0x24b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI_OFFSET      (0x2488)
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI_OFFSET      (0x5488)
#define CMIC_CMCx_PKTDMA_CH7_DESC_ADDR_HI_OFFSET(x)   (0x2488 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO_OFFSET      (0x2484)
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO_OFFSET      (0x5484)
#define CMIC_CMCx_PKTDMA_CH7_DESC_ADDR_LO_OFFSET(x)   (0x2484 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET    (0x24c8)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET    (0x54c8)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET(x) (0x24c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX_OFFSET     (0x24cc)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX_OFFSET     (0x54cc)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_RX_OFFSET(x)  (0x24cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET (0x24d0)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET (0x54d0)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET(x) (0x24d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET (0x2490)
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET (0x5490)
#define CMIC_CMCx_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET(x) (0x2490 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET (0x248c)
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET (0x548c)
#define CMIC_CMCx_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET(x) (0x248c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET (0x24d8)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET (0x54d8)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x24d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET (0x24d4)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET (0x54d4)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET(x) (0x24d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET (0x24dc)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET (0x54dc)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET(x) (0x24dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_INTR_COAL_OFFSET         (0x24a0)
#define CMIC_CMC1_PKTDMA_CH7_INTR_COAL_OFFSET         (0x54a0)
#define CMIC_CMCx_PKTDMA_CH7_INTR_COAL_OFFSET(x)      (0x24a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET   (0x24bc)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET   (0x54bc)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET(x) (0x24bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET (0x24c4)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET (0x54c4)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x24c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET   (0x24c0)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET   (0x54c0)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET(x) (0x24c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET (0x24ac)
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET (0x54ac)
#define CMIC_CMCx_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x24ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_STAT_OFFSET              (0x2494)
#define CMIC_CMC1_PKTDMA_CH7_STAT_OFFSET              (0x5494)
#define CMIC_CMCx_PKTDMA_CH7_STAT_OFFSET(x)           (0x2494 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CONTROL_OFFSET          (0x3000)
#define CMIC_CMC1_SBUSDMA_CH0_CONTROL_OFFSET          (0x6000)
#define CMIC_CMCx_SBUSDMA_CH0_CONTROL_OFFSET(x)       (0x3000 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_COUNT_OFFSET            (0x3008)
#define CMIC_CMC1_SBUSDMA_CH0_COUNT_OFFSET            (0x6008)
#define CMIC_CMCx_SBUSDMA_CH0_COUNT_OFFSET(x)         (0x3008 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET (0x3038)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET (0x6038)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3038 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET (0x3034)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET (0x6034)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3034 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x302c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x602c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x302c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3028)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6028)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3028 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3050)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6050)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3050 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x304c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x604c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x304c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3048)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6048)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3048 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3040)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6040)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3040 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x303c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x603c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x303c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3044)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6044)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3044 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET (0x3030)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET (0x6030)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET(x) (0x3030 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET (0x3020)
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET (0x6020)
#define CMIC_CMCx_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET(x) (0x3020 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET (0x301c)
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET (0x601c)
#define CMIC_CMCx_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET(x) (0x301c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL_OFFSET      (0x3064)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL_OFFSET      (0x6064)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_CONTROL_OFFSET(x)   (0x3064 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_OFFSET       (0x3068)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_OFFSET       (0x6068)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_STATUS_OFFSET(x)    (0x3068 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET   (0x306c)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET   (0x606c)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET(x) (0x306c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3018)
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6018)
#define CMIC_CMCx_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3018 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3014)
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6014)
#define CMIC_CMCx_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3014 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT_OFFSET       (0x3074)
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT_OFFSET       (0x6074)
#define CMIC_CMCx_SBUSDMA_CH0_ITER_COUNT_OFFSET(x)    (0x3074 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_OPCODE_OFFSET           (0x300c)
#define CMIC_CMC1_SBUSDMA_CH0_OPCODE_OFFSET           (0x600c)
#define CMIC_CMCx_SBUSDMA_CH0_OPCODE_OFFSET(x)        (0x300c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_OFFSET          (0x3004)
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_OFFSET          (0x6004)
#define CMIC_CMCx_SBUSDMA_CH0_REQUEST_OFFSET(x)       (0x3004 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET    (0x3054)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET    (0x6054)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET(x) (0x3054 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET (0x3058)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET (0x6058)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3058 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3060)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6060)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3060 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x305c)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x605c)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x305c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x3010)
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x6010)
#define CMIC_CMCx_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET(x) (0x3010 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_STATUS_OFFSET           (0x3024)
#define CMIC_CMC1_SBUSDMA_CH0_STATUS_OFFSET           (0x6024)
#define CMIC_CMCx_SBUSDMA_CH0_STATUS_OFFSET(x)        (0x3024 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TIMER_OFFSET            (0x3070)
#define CMIC_CMC1_SBUSDMA_CH0_TIMER_OFFSET            (0x6070)
#define CMIC_CMCx_SBUSDMA_CH0_TIMER_OFFSET(x)         (0x3070 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_OFFSET       (0x3078)
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_OFFSET       (0x6078)
#define CMIC_CMCx_SBUSDMA_CH0_TM_CONTROL_OFFSET(x)    (0x3078 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CONTROL_OFFSET          (0x3100)
#define CMIC_CMC1_SBUSDMA_CH1_CONTROL_OFFSET          (0x6100)
#define CMIC_CMCx_SBUSDMA_CH1_CONTROL_OFFSET(x)       (0x3100 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_COUNT_OFFSET            (0x3108)
#define CMIC_CMC1_SBUSDMA_CH1_COUNT_OFFSET            (0x6108)
#define CMIC_CMCx_SBUSDMA_CH1_COUNT_OFFSET(x)         (0x3108 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET (0x3138)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET (0x6138)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3138 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET (0x3134)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET (0x6134)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3134 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x312c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x612c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x312c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3128)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6128)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3128 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3150)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6150)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3150 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x314c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x614c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x314c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3148)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6148)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3148 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3140)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6140)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3140 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x313c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x613c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x313c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3144)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6144)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3144 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET (0x3130)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET (0x6130)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET(x) (0x3130 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET (0x3120)
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET (0x6120)
#define CMIC_CMCx_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET(x) (0x3120 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET (0x311c)
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET (0x611c)
#define CMIC_CMCx_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET(x) (0x311c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL_OFFSET      (0x3164)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL_OFFSET      (0x6164)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_CONTROL_OFFSET(x)   (0x3164 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_OFFSET       (0x3168)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_OFFSET       (0x6168)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_STATUS_OFFSET(x)    (0x3168 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET   (0x316c)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET   (0x616c)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET(x) (0x316c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3118)
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6118)
#define CMIC_CMCx_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3118 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3114)
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6114)
#define CMIC_CMCx_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3114 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT_OFFSET       (0x3174)
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT_OFFSET       (0x6174)
#define CMIC_CMCx_SBUSDMA_CH1_ITER_COUNT_OFFSET(x)    (0x3174 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_OPCODE_OFFSET           (0x310c)
#define CMIC_CMC1_SBUSDMA_CH1_OPCODE_OFFSET           (0x610c)
#define CMIC_CMCx_SBUSDMA_CH1_OPCODE_OFFSET(x)        (0x310c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_OFFSET          (0x3104)
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_OFFSET          (0x6104)
#define CMIC_CMCx_SBUSDMA_CH1_REQUEST_OFFSET(x)       (0x3104 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET    (0x3154)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET    (0x6154)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET(x) (0x3154 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET (0x3158)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET (0x6158)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3158 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3160)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6160)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3160 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x315c)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x615c)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x315c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x3110)
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x6110)
#define CMIC_CMCx_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET(x) (0x3110 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_STATUS_OFFSET           (0x3124)
#define CMIC_CMC1_SBUSDMA_CH1_STATUS_OFFSET           (0x6124)
#define CMIC_CMCx_SBUSDMA_CH1_STATUS_OFFSET(x)        (0x3124 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TIMER_OFFSET            (0x3170)
#define CMIC_CMC1_SBUSDMA_CH1_TIMER_OFFSET            (0x6170)
#define CMIC_CMCx_SBUSDMA_CH1_TIMER_OFFSET(x)         (0x3170 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_OFFSET       (0x3178)
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_OFFSET       (0x6178)
#define CMIC_CMCx_SBUSDMA_CH1_TM_CONTROL_OFFSET(x)    (0x3178 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CONTROL_OFFSET          (0x3200)
#define CMIC_CMC1_SBUSDMA_CH2_CONTROL_OFFSET          (0x6200)
#define CMIC_CMCx_SBUSDMA_CH2_CONTROL_OFFSET(x)       (0x3200 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_COUNT_OFFSET            (0x3208)
#define CMIC_CMC1_SBUSDMA_CH2_COUNT_OFFSET            (0x6208)
#define CMIC_CMCx_SBUSDMA_CH2_COUNT_OFFSET(x)         (0x3208 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET (0x3238)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET (0x6238)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3238 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET (0x3234)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET (0x6234)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3234 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x322c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x622c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x322c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3228)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6228)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3228 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3250)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6250)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3250 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x324c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x624c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x324c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3248)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6248)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3248 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3240)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6240)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3240 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x323c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x623c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x323c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3244)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6244)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3244 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET (0x3230)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET (0x6230)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET(x) (0x3230 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET (0x3220)
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET (0x6220)
#define CMIC_CMCx_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET(x) (0x3220 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET (0x321c)
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET (0x621c)
#define CMIC_CMCx_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET(x) (0x321c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL_OFFSET      (0x3264)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL_OFFSET      (0x6264)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_CONTROL_OFFSET(x)   (0x3264 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_OFFSET       (0x3268)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_OFFSET       (0x6268)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_STATUS_OFFSET(x)    (0x3268 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET   (0x326c)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET   (0x626c)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET(x) (0x326c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3218)
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6218)
#define CMIC_CMCx_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3218 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3214)
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6214)
#define CMIC_CMCx_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3214 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT_OFFSET       (0x3274)
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT_OFFSET       (0x6274)
#define CMIC_CMCx_SBUSDMA_CH2_ITER_COUNT_OFFSET(x)    (0x3274 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_OPCODE_OFFSET           (0x320c)
#define CMIC_CMC1_SBUSDMA_CH2_OPCODE_OFFSET           (0x620c)
#define CMIC_CMCx_SBUSDMA_CH2_OPCODE_OFFSET(x)        (0x320c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_OFFSET          (0x3204)
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_OFFSET          (0x6204)
#define CMIC_CMCx_SBUSDMA_CH2_REQUEST_OFFSET(x)       (0x3204 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET    (0x3254)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET    (0x6254)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET(x) (0x3254 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET (0x3258)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET (0x6258)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3258 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3260)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6260)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3260 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x325c)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x625c)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x325c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x3210)
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x6210)
#define CMIC_CMCx_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET(x) (0x3210 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_STATUS_OFFSET           (0x3224)
#define CMIC_CMC1_SBUSDMA_CH2_STATUS_OFFSET           (0x6224)
#define CMIC_CMCx_SBUSDMA_CH2_STATUS_OFFSET(x)        (0x3224 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TIMER_OFFSET            (0x3270)
#define CMIC_CMC1_SBUSDMA_CH2_TIMER_OFFSET            (0x6270)
#define CMIC_CMCx_SBUSDMA_CH2_TIMER_OFFSET(x)         (0x3270 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_OFFSET       (0x3278)
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_OFFSET       (0x6278)
#define CMIC_CMCx_SBUSDMA_CH2_TM_CONTROL_OFFSET(x)    (0x3278 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CONTROL_OFFSET          (0x3300)
#define CMIC_CMC1_SBUSDMA_CH3_CONTROL_OFFSET          (0x6300)
#define CMIC_CMCx_SBUSDMA_CH3_CONTROL_OFFSET(x)       (0x3300 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_COUNT_OFFSET            (0x3308)
#define CMIC_CMC1_SBUSDMA_CH3_COUNT_OFFSET            (0x6308)
#define CMIC_CMCx_SBUSDMA_CH3_COUNT_OFFSET(x)         (0x3308 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET (0x3338)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET (0x6338)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3338 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET (0x3334)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET (0x6334)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3334 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x332c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x632c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x332c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3328)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6328)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3328 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3350)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6350)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3350 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x334c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x634c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x334c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3348)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6348)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3348 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3340)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6340)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3340 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x333c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x633c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x333c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3344)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6344)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3344 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET (0x3330)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET (0x6330)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET(x) (0x3330 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET (0x3320)
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET (0x6320)
#define CMIC_CMCx_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET(x) (0x3320 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET (0x331c)
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET (0x631c)
#define CMIC_CMCx_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET(x) (0x331c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL_OFFSET      (0x3364)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL_OFFSET      (0x6364)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_CONTROL_OFFSET(x)   (0x3364 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_OFFSET       (0x3368)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_OFFSET       (0x6368)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_STATUS_OFFSET(x)    (0x3368 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET   (0x336c)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET   (0x636c)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET(x) (0x336c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3318)
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6318)
#define CMIC_CMCx_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3318 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3314)
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6314)
#define CMIC_CMCx_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3314 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT_OFFSET       (0x3374)
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT_OFFSET       (0x6374)
#define CMIC_CMCx_SBUSDMA_CH3_ITER_COUNT_OFFSET(x)    (0x3374 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_OPCODE_OFFSET           (0x330c)
#define CMIC_CMC1_SBUSDMA_CH3_OPCODE_OFFSET           (0x630c)
#define CMIC_CMCx_SBUSDMA_CH3_OPCODE_OFFSET(x)        (0x330c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_OFFSET          (0x3304)
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_OFFSET          (0x6304)
#define CMIC_CMCx_SBUSDMA_CH3_REQUEST_OFFSET(x)       (0x3304 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET    (0x3354)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET    (0x6354)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET(x) (0x3354 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET (0x3358)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET (0x6358)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3358 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3360)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6360)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3360 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x335c)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x635c)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x335c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET (0x3310)
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET (0x6310)
#define CMIC_CMCx_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET(x) (0x3310 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_STATUS_OFFSET           (0x3324)
#define CMIC_CMC1_SBUSDMA_CH3_STATUS_OFFSET           (0x6324)
#define CMIC_CMCx_SBUSDMA_CH3_STATUS_OFFSET(x)        (0x3324 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_TIMER_OFFSET            (0x3370)
#define CMIC_CMC1_SBUSDMA_CH3_TIMER_OFFSET            (0x6370)
#define CMIC_CMCx_SBUSDMA_CH3_TIMER_OFFSET(x)         (0x3370 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL_OFFSET       (0x3378)
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL_OFFSET       (0x6378)
#define CMIC_CMCx_SBUSDMA_CH3_TM_CONTROL_OFFSET(x)    (0x3378 + (0x3000 * x))
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0x1064)
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0x4064)
#define CMIC_CMCx_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET(x) (0x1064 + (0x3000 * x))
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x1068)
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x4068)
#define CMIC_CMCx_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET(x) (0x1068 + (0x3000 * x))
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0x105c)
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0x405c)
#define CMIC_CMCx_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET(x) (0x105c + (0x3000 * x))
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x1060)
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x4060)
#define CMIC_CMCx_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET(x) (0x1060 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET (0x1098)
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET (0x4098)
#define CMIC_CMCx_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET(x) (0x1098 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TX_OFFSET       (0x1094)
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TX_OFFSET       (0x4094)
#define CMIC_CMCx_SHARED_AXI_AR_COUNT_TX_OFFSET(x)    (0x1094 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_PER_ID_STAT_OFFSET       (0x1080)
#define CMIC_CMC1_SHARED_AXI_PER_ID_STAT_OFFSET       (0x4080)
#define CMIC_CMCx_SHARED_AXI_PER_ID_STAT_OFFSET(x)    (0x1080 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_STAT_OFFSET              (0x107c)
#define CMIC_CMC1_SHARED_AXI_STAT_OFFSET              (0x407c)
#define CMIC_CMCx_SHARED_AXI_STAT_OFFSET(x)           (0x107c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET  (0x1034)
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET  (0x4034)
#define CMIC_CMCx_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET(x) (0x1034 + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET (0x102c)
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET (0x402c)
#define CMIC_CMCx_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x102c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET (0x1038)
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET (0x4038)
#define CMIC_CMCx_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET(x) (0x1038 + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET (0x1030)
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET (0x4030)
#define CMIC_CMCx_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET(x) (0x1030 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET (0x1048)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET (0x4048)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET(x) (0x1048 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET (0x1044)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET (0x4044)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET(x) (0x1044 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x103c)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x403c)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x103c + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x1040)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x4040)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET(x) (0x1040 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET (0x104c)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET (0x404c)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET(x) (0x104c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CONFIG_OFFSET                (0x1078)
#define CMIC_CMC1_SHARED_CONFIG_OFFSET                (0x4078)
#define CMIC_CMCx_SHARED_CONFIG_OFFSET(x)             (0x1078 + (0x3000 * x))
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET (0x1004)
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET (0x4004)
#define CMIC_CMCx_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET(x) (0x1004 + (0x3000 * x))
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x1000)
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x4000)
#define CMIC_CMCx_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET(x) (0x1000 + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT0_OFFSET             (0x106c)
#define CMIC_CMC1_SHARED_IRQ_STAT0_OFFSET             (0x406c)
#define CMIC_CMCx_SHARED_IRQ_STAT0_OFFSET(x)          (0x106c + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT1_OFFSET             (0x1070)
#define CMIC_CMC1_SHARED_IRQ_STAT1_OFFSET             (0x4070)
#define CMIC_CMCx_SHARED_IRQ_STAT1_OFFSET(x)          (0x1070 + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0_OFFSET         (0x1074)
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0_OFFSET         (0x4074)
#define CMIC_CMCx_SHARED_IRQ_STAT_CLR0_OFFSET(x)      (0x1074 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET (0x1014)
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET (0x4014)
#define CMIC_CMCx_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET(x) (0x1014 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET (0x1008)
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET (0x4008)
#define CMIC_CMCx_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x1008 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET (0x1018)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET (0x4018)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET(x) (0x1018 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET (0x100c)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET (0x400c)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET(x) (0x100c + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET (0x1010)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET (0x4010)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET(x) (0x1010 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_OFFSET       (0x1084)
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_OFFSET       (0x4084)
#define CMIC_CMCx_SHARED_PKT_COUNT_RXPKT_OFFSET(x)    (0x1084 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET   (0x1088)
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET   (0x4088)
#define CMIC_CMCx_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET(x) (0x1088 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_OFFSET       (0x108c)
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_OFFSET       (0x408c)
#define CMIC_CMCx_SHARED_PKT_COUNT_TXPKT_OFFSET(x)    (0x108c + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET   (0x1090)
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET   (0x4090)
#define CMIC_CMCx_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET(x) (0x1090 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x1050)
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x4050)
#define CMIC_CMCx_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET(x) (0x1050 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x1054)
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x4054)
#define CMIC_CMCx_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET(x) (0x1054 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x2088)
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x5088)
#define CMIC_CMCx_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET(x) (0x2088 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_CONFIG_OFFSET          (0x208c)
#define CMIC_CMC1_SHARED_RXBUF_CONFIG_OFFSET          (0x508c)
#define CMIC_CMCx_SHARED_RXBUF_CONFIG_OFFSET(x)       (0x208c + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x2080)
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x5080)
#define CMIC_CMCx_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x2080 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x2084)
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x5084)
#define CMIC_CMCx_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET(x) (0x2084 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL_OFFSET     (0x2090)
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL_OFFSET     (0x5090)
#define CMIC_CMCx_SHARED_RXBUF_ECC_CONTROL_OFFSET(x)  (0x2090 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_OFFSET      (0x2098)
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_OFFSET      (0x5098)
#define CMIC_CMCx_SHARED_RXBUF_ECC_STATUS_OFFSET(x)   (0x2098 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET  (0x209c)
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET  (0x509c)
#define CMIC_CMCx_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET(x) (0x209c + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1058)
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x4058)
#define CMIC_CMCx_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x1058 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROL_OFFSET      (0x2094)
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROL_OFFSET      (0x5094)
#define CMIC_CMCx_SHARED_RXBUF_TM_CONTROL_OFFSET(x)   (0x2094 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET (0x1024)
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET (0x4024)
#define CMIC_CMCx_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET(x) (0x1024 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET (0x101c)
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET (0x401c)
#define CMIC_CMCx_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x101c + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET (0x1028)
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET (0x4028)
#define CMIC_CMCx_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET(x) (0x1028 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0x1020)
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0x4020)
#define CMIC_CMCx_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET(x) (0x1020 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x2028)
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x5028)
#define CMIC_CMCx_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x2028 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x2024)
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x5024)
#define CMIC_CMCx_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET(x) (0x2024 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DEBUG_OFFSET           (0x2020)
#define CMIC_CMC1_SHARED_TXBUF_DEBUG_OFFSET           (0x5020)
#define CMIC_CMCx_SHARED_TXBUF_DEBUG_OFFSET(x)        (0x2020 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL_OFFSET     (0x2034)
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL_OFFSET     (0x5034)
#define CMIC_CMCx_SHARED_TXBUF_ECC_CONTROL_OFFSET(x)  (0x2034 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_OFFSET      (0x202c)
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_OFFSET      (0x502c)
#define CMIC_CMCx_SHARED_TXBUF_ECC_STATUS_OFFSET(x)   (0x202c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET  (0x2030)
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET  (0x5030)
#define CMIC_CMCx_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET(x) (0x2030 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET  (0x2000)
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET  (0x5000)
#define CMIC_CMCx_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET(x) (0x2000 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET  (0x2004)
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET  (0x5004)
#define CMIC_CMCx_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET(x) (0x2004 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x2008)
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x5008)
#define CMIC_CMCx_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET(x) (0x2008 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET (0x200c)
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET (0x500c)
#define CMIC_CMCx_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET(x) (0x200c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET  (0x201c)
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET  (0x501c)
#define CMIC_CMCx_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET(x) (0x201c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET  (0x2018)
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET  (0x5018)
#define CMIC_CMCx_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET(x) (0x2018 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET  (0x2014)
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET  (0x5014)
#define CMIC_CMCx_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET(x) (0x2014 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET  (0x2010)
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET  (0x5010)
#define CMIC_CMCx_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET(x) (0x2010 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROL_OFFSET      (0x2038)
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROL_OFFSET      (0x5038)
#define CMIC_CMCx_SHARED_TXBUF_TM_CONTROL_OFFSET(x)   (0x2038 + (0x3000 * x))
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_OFFSET   (0x11000)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1_OFFSET (0x11004)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11048)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11044)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11030)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1102c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL_OFFSET (0x11034)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_OFFSET (0x11038)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1103c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11010)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1100c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1101c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11014)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11018)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE_OFFSET (0x11028)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11008)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_OFFSET  (0x11020)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET (0x11024)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL_OFFSET (0x11040)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_OFFSET  (0x11500)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1_OFFSET (0x11504)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11548)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11544)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11530)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1152c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL_OFFSET (0x11534)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_OFFSET (0x11538)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1153c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11510)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1150c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1151c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11514)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11518)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE_OFFSET (0x11528)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11508)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_OFFSET (0x11520)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR_OFFSET (0x11524)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL_OFFSET (0x11540)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_OFFSET  (0x11580)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1_OFFSET (0x11584)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x115c8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x115c4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x115b0)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x115ac)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL_OFFSET (0x115b4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_OFFSET (0x115b8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR_OFFSET (0x115bc)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11590)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1158c)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1159c)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11594)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11598)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE_OFFSET (0x115a8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11588)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_OFFSET (0x115a0)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR_OFFSET (0x115a4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL_OFFSET (0x115c0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_OFFSET   (0x11080)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1_OFFSET (0x11084)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x110c8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x110c4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x110b0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x110ac)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL_OFFSET (0x110b4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_OFFSET (0x110b8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR_OFFSET (0x110bc)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11090)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1108c)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1109c)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11094)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11098)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE_OFFSET (0x110a8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11088)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_OFFSET  (0x110a0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET (0x110a4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL_OFFSET (0x110c0)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_OFFSET   (0x11100)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1_OFFSET (0x11104)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11148)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11144)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11130)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1112c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL_OFFSET (0x11134)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_OFFSET (0x11138)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1113c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11110)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1110c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1111c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11114)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11118)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE_OFFSET (0x11128)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11108)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_OFFSET  (0x11120)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET (0x11124)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL_OFFSET (0x11140)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_OFFSET   (0x11180)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1_OFFSET (0x11184)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x111c8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x111c4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x111b0)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x111ac)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL_OFFSET (0x111b4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_OFFSET (0x111b8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR_OFFSET (0x111bc)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11190)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1118c)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1119c)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11194)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11198)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE_OFFSET (0x111a8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11188)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_OFFSET  (0x111a0)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET (0x111a4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL_OFFSET (0x111c0)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_OFFSET   (0x11200)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1_OFFSET (0x11204)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11248)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11244)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11230)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1122c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL_OFFSET (0x11234)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_OFFSET (0x11238)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1123c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11210)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1120c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1121c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11214)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11218)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE_OFFSET (0x11228)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11208)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_OFFSET  (0x11220)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR_OFFSET (0x11224)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL_OFFSET (0x11240)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_OFFSET   (0x11280)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1_OFFSET (0x11284)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x112c8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x112c4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x112b0)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x112ac)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL_OFFSET (0x112b4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_OFFSET (0x112b8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR_OFFSET (0x112bc)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11290)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1128c)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1129c)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11294)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11298)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE_OFFSET (0x112a8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11288)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_OFFSET  (0x112a0)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR_OFFSET (0x112a4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL_OFFSET (0x112c0)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_OFFSET   (0x11300)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1_OFFSET (0x11304)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11348)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11344)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11330)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1132c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL_OFFSET (0x11334)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_OFFSET (0x11338)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1133c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11310)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1130c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1131c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11314)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11318)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE_OFFSET (0x11328)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11308)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_OFFSET  (0x11320)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR_OFFSET (0x11324)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL_OFFSET (0x11340)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_OFFSET   (0x11380)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1_OFFSET (0x11384)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x113c8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x113c4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x113b0)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x113ac)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL_OFFSET (0x113b4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_OFFSET (0x113b8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR_OFFSET (0x113bc)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11390)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1138c)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1139c)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11394)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11398)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE_OFFSET (0x113a8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11388)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_OFFSET  (0x113a0)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR_OFFSET (0x113a4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL_OFFSET (0x113c0)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_OFFSET   (0x11400)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1_OFFSET (0x11404)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11448)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11444)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11430)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1142c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL_OFFSET (0x11434)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_OFFSET (0x11438)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1143c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11410)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1140c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1141c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11414)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11418)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE_OFFSET (0x11428)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11408)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_OFFSET  (0x11420)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR_OFFSET (0x11424)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL_OFFSET (0x11440)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_OFFSET   (0x11480)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1_OFFSET (0x11484)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x114c8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x114c4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x114b0)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x114ac)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL_OFFSET (0x114b4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_OFFSET (0x114b8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR_OFFSET (0x114bc)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11490)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1148c)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1149c)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11494)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11498)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE_OFFSET (0x114a8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11488)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_OFFSET  (0x114a0)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR_OFFSET (0x114a4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL_OFFSET (0x114c0)
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT_OFFSET (0x10004)
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRL_OFFSET        (0x10000)
#define CMIC_COMMON_POOL_SCHAN_CH0_ERR_OFFSET         (0x10008)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE_OFFSET     (0x1000c)
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT_OFFSET (0x10104)
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRL_OFFSET        (0x10100)
#define CMIC_COMMON_POOL_SCHAN_CH1_ERR_OFFSET         (0x10108)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE_OFFSET     (0x1010c)
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT_OFFSET (0x10204)
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRL_OFFSET        (0x10200)
#define CMIC_COMMON_POOL_SCHAN_CH2_ERR_OFFSET         (0x10208)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE_OFFSET     (0x1020c)
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT_OFFSET (0x10304)
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRL_OFFSET        (0x10300)
#define CMIC_COMMON_POOL_SCHAN_CH3_ERR_OFFSET         (0x10308)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE_OFFSET     (0x1030c)
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT_OFFSET (0x10404)
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRL_OFFSET        (0x10400)
#define CMIC_COMMON_POOL_SCHAN_CH4_ERR_OFFSET         (0x10408)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE_OFFSET     (0x1040c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY_OFFSET (0x12100)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL_OFFSET (0x1200c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER_OFFSET (0x12014)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12010)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS_OFFSET (0x12020)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER_OFFSET (0x1201c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12018)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY_OFFSET (0x12680)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL_OFFSET (0x12024)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER_OFFSET (0x1202c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12028)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS_OFFSET (0x12038)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER_OFFSET (0x12034)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12030)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL_OFFSET (0x12000)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS_OFFSET (0x12004)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL_OFFSET  (0x12008)
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0xd018)
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0xd01c)
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0xd010)
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0xd014)
#define CMIC_COMMON_POOL_SHARED_CONFIG_OFFSET         (0xd024)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL_OFFSET (0xd008)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0xd000)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1_OFFSET (0xd004)
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0_OFFSET      (0xd020)
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL_OFFSET (0xd00c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0_OFFSET         (0x16218)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1_OFFSET         (0x1621c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2_OFFSET         (0x16220)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3_OFFSET         (0x16224)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4_OFFSET         (0x16228)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5_OFFSET         (0x1622c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6_OFFSET         (0x16230)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7_OFFSET         (0x16234)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0_OFFSET           (0x161f8)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1_OFFSET           (0x161fc)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2_OFFSET           (0x16200)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3_OFFSET           (0x16204)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4_OFFSET           (0x16208)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5_OFFSET           (0x1620c)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6_OFFSET           (0x16210)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7_OFFSET           (0x16214)
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_OFFSET         (0x16194)
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET  (0x16198)
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_OFFSET         (0x1618c)
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET  (0x16190)
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TX_OFFSET         (0x161f4)
#define CMIC_RPE_AXI_AR_COUNT_TX_OFFSET               (0x161f0)
#define CMIC_RPE_AXI_STAT_OFFSET                      (0x16274)
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROL_OFFSET    (0x1626c)
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUS_OFFSET     (0x16268)
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x16260)
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x16264)
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROL_OFFSET     (0x16270)
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x1625c)
#define CMIC_RPE_INTR_PKT_PACING_DELAY_OFFSET         (0x16178)
#define CMIC_RPE_IRQ_STAT_OFFSET                      (0x16184)
#define CMIC_RPE_IRQ_STAT_CLR_OFFSET                  (0x16188)
#define CMIC_RPE_PIO_MEMDMA_COS_0_OFFSET              (0x1612c)
#define CMIC_RPE_PIO_MEMDMA_COS_1_OFFSET              (0x16130)
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL_OFFSET    (0x16250)
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS_OFFSET     (0x16258)
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL_OFFSET     (0x16254)
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1623c)
#define CMIC_RPE_PKTDMA_COS_0_OFFSET                  (0x1611c)
#define CMIC_RPE_PKTDMA_COS_1_OFFSET                  (0x16120)
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x16238)
#define CMIC_RPE_PKT_COS_QUEUES_HI_OFFSET             (0x1617c)
#define CMIC_RPE_PKT_COS_QUEUES_LO_OFFSET             (0x16180)
#define CMIC_RPE_PKT_COUNT_FROMCPU_OFFSET             (0x161a8)
#define CMIC_RPE_PKT_COUNT_FROMCPU_MH_OFFSET          (0x161a4)
#define CMIC_RPE_PKT_COUNT_INTR_OFFSET                (0x161d4)
#define CMIC_RPE_PKT_COUNT_MEMDMA_OFFSET              (0x161d0)
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLY_OFFSET        (0x161cc)
#define CMIC_RPE_PKT_COUNT_PIO_OFFSET                 (0x161c0)
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP_OFFSET     (0x161dc)
#define CMIC_RPE_PKT_COUNT_PIO_REPLY_OFFSET           (0x161bc)
#define CMIC_RPE_PKT_COUNT_RXPKT_OFFSET               (0x161e0)
#define CMIC_RPE_PKT_COUNT_RXPKT_ERR_OFFSET           (0x161e4)
#define CMIC_RPE_PKT_COUNT_SBUSDMA_OFFSET             (0x161c8)
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY_OFFSET       (0x161c4)
#define CMIC_RPE_PKT_COUNT_SCHAN_OFFSET               (0x1619c)
#define CMIC_RPE_PKT_COUNT_SCHAN_REP_OFFSET           (0x161a0)
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP_OFFSET  (0x161d8)
#define CMIC_RPE_PKT_COUNT_TOCPUD_OFFSET              (0x161b0)
#define CMIC_RPE_PKT_COUNT_TOCPUDM_OFFSET             (0x161ac)
#define CMIC_RPE_PKT_COUNT_TOCPUE_OFFSET              (0x161b8)
#define CMIC_RPE_PKT_COUNT_TOCPUEM_OFFSET             (0x161b4)
#define CMIC_RPE_PKT_COUNT_TXPKT_OFFSET               (0x161e8)
#define CMIC_RPE_PKT_COUNT_TXPKT_ERR_OFFSET           (0x161ec)
#define CMIC_RPE_PKT_CTRL_OFFSET                      (0x16100)
#define CMIC_RPE_PKT_ETHER_SIG_OFFSET                 (0x16118)
#define CMIC_RPE_PKT_LMAC0_HI_OFFSET                  (0x16104)
#define CMIC_RPE_PKT_LMAC0_LO_OFFSET                  (0x16108)
#define CMIC_RPE_PKT_LMAC1_HI_OFFSET                  (0x1610c)
#define CMIC_RPE_PKT_LMAC1_LO_OFFSET                  (0x16110)
#define CMIC_RPE_PKT_PORTS_0_OFFSET                   (0x16140)
#define CMIC_RPE_PKT_PORTS_1_OFFSET                   (0x16144)
#define CMIC_RPE_PKT_PORTS_2_OFFSET                   (0x16148)
#define CMIC_RPE_PKT_PORTS_3_OFFSET                   (0x1614c)
#define CMIC_RPE_PKT_PORTS_4_OFFSET                   (0x16150)
#define CMIC_RPE_PKT_PORTS_5_OFFSET                   (0x16154)
#define CMIC_RPE_PKT_PORTS_6_OFFSET                   (0x16158)
#define CMIC_RPE_PKT_PORTS_7_OFFSET                   (0x1615c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0_OFFSET     (0x16000)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1_OFFSET     (0x16004)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10_OFFSET    (0x16028)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11_OFFSET    (0x1602c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12_OFFSET    (0x16030)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13_OFFSET    (0x16034)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14_OFFSET    (0x16038)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15_OFFSET    (0x1603c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16_OFFSET    (0x16040)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17_OFFSET    (0x16044)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18_OFFSET    (0x16048)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19_OFFSET    (0x1604c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2_OFFSET     (0x16008)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20_OFFSET    (0x16050)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21_OFFSET    (0x16054)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22_OFFSET    (0x16058)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23_OFFSET    (0x1605c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24_OFFSET    (0x16060)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25_OFFSET    (0x16064)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26_OFFSET    (0x16068)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27_OFFSET    (0x1606c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28_OFFSET    (0x16070)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29_OFFSET    (0x16074)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3_OFFSET     (0x1600c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30_OFFSET    (0x16078)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31_OFFSET    (0x1607c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32_OFFSET    (0x16080)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33_OFFSET    (0x16084)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34_OFFSET    (0x16088)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35_OFFSET    (0x1608c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36_OFFSET    (0x16090)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37_OFFSET    (0x16094)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38_OFFSET    (0x16098)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39_OFFSET    (0x1609c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4_OFFSET     (0x16010)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40_OFFSET    (0x160a0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41_OFFSET    (0x160a4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42_OFFSET    (0x160a8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43_OFFSET    (0x160ac)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44_OFFSET    (0x160b0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45_OFFSET    (0x160b4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46_OFFSET    (0x160b8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47_OFFSET    (0x160bc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48_OFFSET    (0x160c0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49_OFFSET    (0x160c4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5_OFFSET     (0x16014)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50_OFFSET    (0x160c8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51_OFFSET    (0x160cc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52_OFFSET    (0x160d0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53_OFFSET    (0x160d4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54_OFFSET    (0x160d8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55_OFFSET    (0x160dc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56_OFFSET    (0x160e0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57_OFFSET    (0x160e4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58_OFFSET    (0x160e8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59_OFFSET    (0x160ec)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6_OFFSET     (0x16018)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60_OFFSET    (0x160f0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61_OFFSET    (0x160f4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62_OFFSET    (0x160f8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63_OFFSET    (0x160fc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7_OFFSET     (0x1601c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8_OFFSET     (0x16020)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9_OFFSET     (0x16024)
#define CMIC_RPE_PKT_REASON_0_TYPE_OFFSET             (0x16500)
#define CMIC_RPE_PKT_REASON_1_TYPE_OFFSET             (0x16540)
#define CMIC_RPE_PKT_REASON_2_TYPE_OFFSET             (0x16680)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE_OFFSET      (0x16580)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE_OFFSET      (0x165c0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE_OFFSET      (0x166c0)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE_OFFSET        (0x16600)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE_OFFSET        (0x16640)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE_OFFSET        (0x16700)
#define CMIC_RPE_PKT_RMAC_OFFSET                      (0x16160)
#define CMIC_RPE_PKT_RMAC_HI_OFFSET                   (0x16164)
#define CMIC_RPE_PKT_RMH0_OFFSET                      (0x16168)
#define CMIC_RPE_PKT_RMH1_OFFSET                      (0x1616c)
#define CMIC_RPE_PKT_RMH2_OFFSET                      (0x16170)
#define CMIC_RPE_PKT_RMH3_OFFSET                      (0x16174)
#define CMIC_RPE_PKT_VLAN_OFFSET                      (0x16114)
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0_OFFSET           (0x16124)
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1_OFFSET           (0x16128)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL_OFFSET (0x16244)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS_OFFSET  (0x1624c)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL_OFFSET  (0x16248)
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x16240)
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x16134)
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x16138)
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x16488)
#define CMIC_RPE_SHARED_RXBUF_CONFIG_OFFSET           (0x1648c)
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x16480)
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x16484)
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROL_OFFSET      (0x16490)
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_OFFSET       (0x16498)
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET   (0x1649c)
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1613c)
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROL_OFFSET       (0x16494)
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x16428)
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x16424)
#define CMIC_RPE_SHARED_TXBUF_DEBUG_OFFSET            (0x16420)
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROL_OFFSET      (0x16434)
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_OFFSET       (0x1642c)
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET   (0x16430)
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET   (0x16400)
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET   (0x16404)
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x16408)
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET  (0x1640c)
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET   (0x1641c)
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET   (0x16418)
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET   (0x16414)
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET   (0x16410)
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROL_OFFSET       (0x16438)
#define CMIC_TOP_CONFIG_OFFSET                        (0x8)
#define CMIC_TOP_EPINTF_BUF_DEPTH_OFFSET              (0x74)
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS_OFFSET  (0x70)
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS_OFFSET    (0x6c)
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZE_OFFSET         (0x4)
#define CMIC_TOP_IPINTF_BUF_DEPTH_OFFSET              (0x64)
#define CMIC_TOP_IPINTF_INTERFACE_CREDITS_OFFSET      (0x68)
#define CMIC_TOP_IPINTF_WRR_ARB_CTRL_OFFSET           (0x60)
#define CMIC_TOP_PKT_COUNT_RXPKT_OFFSET               (0x78)
#define CMIC_TOP_PKT_COUNT_RXPKT_DROP_OFFSET          (0x80)
#define CMIC_TOP_PKT_COUNT_RXPKT_ERR_OFFSET           (0x7c)
#define CMIC_TOP_PKT_COUNT_TXPKT_OFFSET               (0x84)
#define CMIC_TOP_PKT_COUNT_TXPKT_ERR_OFFSET           (0x88)
#define CMIC_TOP_RESERVED_OFFSET                      (0xb4)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_OFFSET    (0x54)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1_OFFSET  (0x58)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN_OFFSET  (0x5c)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_OFFSET    (0x4c)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_OFFSET      (0x50)
#define CMIC_TOP_SBUS_RING_MAP_0_7_OFFSET             (0xc)
#define CMIC_TOP_SBUS_RING_MAP_104_111_OFFSET         (0x40)
#define CMIC_TOP_SBUS_RING_MAP_112_119_OFFSET         (0x44)
#define CMIC_TOP_SBUS_RING_MAP_120_127_OFFSET         (0x48)
#define CMIC_TOP_SBUS_RING_MAP_16_23_OFFSET           (0x14)
#define CMIC_TOP_SBUS_RING_MAP_24_31_OFFSET           (0x18)
#define CMIC_TOP_SBUS_RING_MAP_32_39_OFFSET           (0x1c)
#define CMIC_TOP_SBUS_RING_MAP_40_47_OFFSET           (0x20)
#define CMIC_TOP_SBUS_RING_MAP_48_55_OFFSET           (0x24)
#define CMIC_TOP_SBUS_RING_MAP_56_63_OFFSET           (0x28)
#define CMIC_TOP_SBUS_RING_MAP_64_71_OFFSET           (0x2c)
#define CMIC_TOP_SBUS_RING_MAP_72_79_OFFSET           (0x30)
#define CMIC_TOP_SBUS_RING_MAP_80_87_OFFSET           (0x34)
#define CMIC_TOP_SBUS_RING_MAP_88_95_OFFSET           (0x38)
#define CMIC_TOP_SBUS_RING_MAP_8_15_OFFSET            (0x10)
#define CMIC_TOP_SBUS_RING_MAP_96_103_OFFSET          (0x3c)
#define CMIC_TOP_SBUS_TIMEOUT_OFFSET                  (0x0)
#define CMIC_TOP_STATISTICS_COUNTER_CONTROL_OFFSET    (0x94)
#define CMIC_TOP_STATISTICS_COUNTER_STATUS_OFFSET     (0x98)
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HI_OFFSET   (0xac)
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LO_OFFSET   (0xa4)
#define CMIC_TOP_STATISTICS_EP_PKT_COUNT_OFFSET       (0x9c)
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HI_OFFSET   (0xb0)
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LO_OFFSET   (0xa8)
#define CMIC_TOP_STATISTICS_IP_PKT_COUNT_OFFSET       (0xa0)
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS_OFFSET      (0x8c)
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS_OFFSET      (0x90)
