module clock_controller(
	input  wire clk,
	output reg  [5:0] clks
);

	reg [2:0] sc; // sequence counter

	always @(posedge(clk)) begin
		case(sc)
			3'd0: clks <= 6'b010000;
			3'd1: clks <= 6'b001000;
			3'd2: clks <= 6'b000100;
			3'd3: clks <= 6'b000010;
			3'd4: clks <= 6'b000001;
			3'd5: clks <= 6'b000100;
			3'd6: clks <= 6'b100000;
		endcase		
		
		if(sc == 3'd6) begin
			sc <= 3'd0;
		end else
			sc <= sc + 3'd1;
		end
endmodule
