
OME Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e78  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004bc00  08007058  08007058  00008058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08052c58  08052c58  00054074  2**0
                  CONTENTS
  4 .ARM          00000008  08052c58  08052c58  00053c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08052c60  08052c60  00054074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08052c60  08052c60  00053c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08052c64  08052c64  00053c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08052c68  00054000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cb0  20000078  08052cdc  00054078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000d28  08052cdc  00054d28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00054074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00130974  00000000  00000000  000540a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007751  00000000  00000000  00184a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00024168  00000000  00000000  0018c169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f50  00000000  00000000  001b02d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000580d  00000000  00000000  001b2228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032759  00000000  00000000  001b7a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003d6db  00000000  00000000  001ea18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013193d  00000000  00000000  00227869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  003591a6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006788  00000000  00000000  003591ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0035f974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007040 	.word	0x08007040

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08007040 	.word	0x08007040

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Intro>:
		exit_value = 0;
		break;
	}
}

uint8_t Intro() {
 8000678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static INTRO_states_t state = INTRO_INIT;
	uint8_t exit_value = 0;

	switch (state) {
 800067a:	4e2a      	ldr	r6, [pc, #168]	@ (8000724 <Intro+0xac>)
 800067c:	7831      	ldrb	r1, [r6, #0]
 800067e:	2901      	cmp	r1, #1
 8000680:	d044      	beq.n	800070c <Intro+0x94>
 8000682:	2902      	cmp	r1, #2
 8000684:	d038      	beq.n	80006f8 <Intro+0x80>
 8000686:	b151      	cbz	r1, 800069e <Intro+0x26>
			exit_value = 1;
		}
		break;

	default:
		printf("Intro(): Error - unknown state (%d)", state);
 8000688:	4827      	ldr	r0, [pc, #156]	@ (8000728 <Intro+0xb0>)
 800068a:	f005 fbdd 	bl	8005e48 <iprintf>
		HAL_Delay(5000);
 800068e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000692:	f001 fd5b 	bl	800214c <HAL_Delay>
		state = INTRO_INIT;
 8000696:	2300      	movs	r3, #0
 8000698:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 800069a:	2000      	movs	r0, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 800069c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		OBJ_init();
 800069e:	f000 fe3f 	bl	8001320 <OBJ_init>
		GFX_draw_gfx_object(&background);
 80006a2:	4822      	ldr	r0, [pc, #136]	@ (800072c <Intro+0xb4>)
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006a4:	4d22      	ldr	r5, [pc, #136]	@ (8000730 <Intro+0xb8>)
		GFX_draw_gfx_object(&background);
 80006a6:	f000 f9e9 	bl	8000a7c <GFX_draw_gfx_object>
		GFX_draw_one_gfx_object_on_background(&intro_sprite, &background);
 80006aa:	4920      	ldr	r1, [pc, #128]	@ (800072c <Intro+0xb4>)
 80006ac:	4821      	ldr	r0, [pc, #132]	@ (8000734 <Intro+0xbc>)
 80006ae:	f000 fd0f 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
		TIMUT_stopwatch_set_time_mark(&stopwatch_leds);
 80006b2:	481f      	ldr	r0, [pc, #124]	@ (8000730 <Intro+0xb8>)
 80006b4:	f004 ff66 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
		int a = 0x01;
 80006b8:	2401      	movs	r4, #1
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ba:	f640 37b8 	movw	r7, #3000	@ 0xbb8
			LEDs_write(a);
 80006be:	b2e0      	uxtb	r0, r4
 80006c0:	f004 fbf2 	bl	8004ea8 <LEDs_write>
			a = a << 1;
 80006c4:	0064      	lsls	r4, r4, #1
			HAL_Delay(100);
 80006c6:	2064      	movs	r0, #100	@ 0x64
 80006c8:	f001 fd40 	bl	800214c <HAL_Delay>
			if (a == 0x80) {
 80006cc:	2c80      	cmp	r4, #128	@ 0x80
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ce:	4628      	mov	r0, r5
			if (a == 0x80) {
 80006d0:	d00c      	beq.n	80006ec <Intro+0x74>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006d2:	f004 ff83 	bl	80055dc <TIMUT_get_stopwatch_elapsed_time>
 80006d6:	42b8      	cmp	r0, r7
 80006d8:	d9f1      	bls.n	80006be <Intro+0x46>
				LEDs_off(0xFF);
 80006da:	20ff      	movs	r0, #255	@ 0xff
 80006dc:	f004 fbb0 	bl	8004e40 <LEDs_off>
		KBD_flush();
 80006e0:	f004 fd8a 	bl	80051f8 <KBD_flush>
		state = INTRO_PRESS_ANY_KEY;
 80006e4:	2301      	movs	r3, #1
 80006e6:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 80006e8:	2000      	movs	r0, #0
 80006ea:	e7d7      	b.n	800069c <Intro+0x24>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ec:	f004 ff76 	bl	80055dc <TIMUT_get_stopwatch_elapsed_time>
 80006f0:	42b8      	cmp	r0, r7
 80006f2:	d8f2      	bhi.n	80006da <Intro+0x62>
				a = 0x01;
 80006f4:	2401      	movs	r4, #1
 80006f6:	e7e2      	b.n	80006be <Intro+0x46>
		key = KBD_get_pressed_key();
 80006f8:	f004 fd6a 	bl	80051d0 <KBD_get_pressed_key>
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <Intro+0xc0>)
		if (key != BTN_NONE) {
 80006fe:	2807      	cmp	r0, #7
		key = KBD_get_pressed_key();
 8000700:	7018      	strb	r0, [r3, #0]
		if (key != BTN_NONE) {
 8000702:	d0ca      	beq.n	800069a <Intro+0x22>
			state = INTRO_INIT;
 8000704:	2300      	movs	r3, #0
 8000706:	7033      	strb	r3, [r6, #0]
			exit_value = 1;
 8000708:	2001      	movs	r0, #1
}
 800070a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		GFX_clear_gfx_object_on_background(&intro_sprite, &background);
 800070c:	4907      	ldr	r1, [pc, #28]	@ (800072c <Intro+0xb4>)
 800070e:	4809      	ldr	r0, [pc, #36]	@ (8000734 <Intro+0xbc>)
 8000710:	f000 fd5e 	bl	80011d0 <GFX_clear_gfx_object_on_background>
		GFX_draw_one_gfx_object_on_background(&press_ok_sprite, &background);
 8000714:	4905      	ldr	r1, [pc, #20]	@ (800072c <Intro+0xb4>)
 8000716:	4809      	ldr	r0, [pc, #36]	@ (800073c <Intro+0xc4>)
 8000718:	f000 fcda 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
		state = INTRO_WAIT_FOR_ANY_KEY;
 800071c:	2302      	movs	r3, #2
 800071e:	7033      	strb	r3, [r6, #0]
		break;
 8000720:	e7bb      	b.n	800069a <Intro+0x22>
 8000722:	bf00      	nop
 8000724:	200000b1 	.word	0x200000b1
 8000728:	08007058 	.word	0x08007058
 800072c:	200002e0 	.word	0x200002e0
 8000730:	200000cc 	.word	0x200000cc
 8000734:	2000032c 	.word	0x2000032c
 8000738:	200000d4 	.word	0x200000d4
 800073c:	20000248 	.word	0x20000248

08000740 <GamePlay_UpdateChanges>:

void GamePlay_UpdateChanges(void) {
 8000740:	b510      	push	{r4, lr}
    static stopwatch_handle_t update_stopwatch_bird;
    static stopwatch_handle_t update_stopwatch_obstacle_up;
    static stopwatch_handle_t update_stopwatch_obstacle_down;
    static uint8_t timers_initialized = 0;

    if (!timers_initialized) {
 8000742:	4c1e      	ldr	r4, [pc, #120]	@ (80007bc <GamePlay_UpdateChanges+0x7c>)
 8000744:	7823      	ldrb	r3, [r4, #0]
 8000746:	b18b      	cbz	r3, 800076c <GamePlay_UpdateChanges+0x2c>
        
        timers_initialized = 1;
    }


    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000748:	481d      	ldr	r0, [pc, #116]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
 800074a:	210a      	movs	r1, #10
 800074c:	f004 ff2e 	bl	80055ac <TIMUT_stopwatch_has_another_X_ms_passed>
 8000750:	b9e8      	cbnz	r0, 800078e <GamePlay_UpdateChanges+0x4e>


    }
	
	// Te timerje bom zaenkrat pustil tu, ce se jih bi slucajno potrebovalo v prihodnosti
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_up, settings.game_play_update_period + 10)) {
 8000752:	4c1c      	ldr	r4, [pc, #112]	@ (80007c4 <GamePlay_UpdateChanges+0x84>)
 8000754:	481c      	ldr	r0, [pc, #112]	@ (80007c8 <GamePlay_UpdateChanges+0x88>)
 8000756:	6861      	ldr	r1, [r4, #4]
 8000758:	310a      	adds	r1, #10
 800075a:	f004 ff27 	bl	80055ac <TIMUT_stopwatch_has_another_X_ms_passed>
    }

    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_down, settings.game_play_update_period + 20)) {
 800075e:	6861      	ldr	r1, [r4, #4]
 8000760:	481a      	ldr	r0, [pc, #104]	@ (80007cc <GamePlay_UpdateChanges+0x8c>)
    }
}
 8000762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_down, settings.game_play_update_period + 20)) {
 8000766:	3114      	adds	r1, #20
 8000768:	f004 bf20 	b.w	80055ac <TIMUT_stopwatch_has_another_X_ms_passed>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_bird);
 800076c:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
 800076e:	f004 ff09 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_obstacle_up);
 8000772:	4815      	ldr	r0, [pc, #84]	@ (80007c8 <GamePlay_UpdateChanges+0x88>)
 8000774:	f004 ff06 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_obstacle_down);
 8000778:	4814      	ldr	r0, [pc, #80]	@ (80007cc <GamePlay_UpdateChanges+0x8c>)
 800077a:	f004 ff03 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
        timers_initialized = 1;
 800077e:	2301      	movs	r3, #1
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000780:	480f      	ldr	r0, [pc, #60]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
        timers_initialized = 1;
 8000782:	7023      	strb	r3, [r4, #0]
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000784:	210a      	movs	r1, #10
 8000786:	f004 ff11 	bl	80055ac <TIMUT_stopwatch_has_another_X_ms_passed>
 800078a:	2800      	cmp	r0, #0
 800078c:	d0e1      	beq.n	8000752 <GamePlay_UpdateChanges+0x12>
        GFX_update_moving_gfx_object_location(&bird);
 800078e:	4810      	ldr	r0, [pc, #64]	@ (80007d0 <GamePlay_UpdateChanges+0x90>)
 8000790:	f000 fac6 	bl	8000d20 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&bird, &background);
 8000794:	490f      	ldr	r1, [pc, #60]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 8000796:	480e      	ldr	r0, [pc, #56]	@ (80007d0 <GamePlay_UpdateChanges+0x90>)
 8000798:	f000 fc9a 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
        GFX_update_moving_gfx_object_location(&obstacleup);
 800079c:	480e      	ldr	r0, [pc, #56]	@ (80007d8 <GamePlay_UpdateChanges+0x98>)
 800079e:	f000 fabf 	bl	8000d20 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&obstacleup, &background);
 80007a2:	490c      	ldr	r1, [pc, #48]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 80007a4:	480c      	ldr	r0, [pc, #48]	@ (80007d8 <GamePlay_UpdateChanges+0x98>)
 80007a6:	f000 fc93 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
        GFX_update_moving_gfx_object_location(&obstacledown);
 80007aa:	480c      	ldr	r0, [pc, #48]	@ (80007dc <GamePlay_UpdateChanges+0x9c>)
 80007ac:	f000 fab8 	bl	8000d20 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&obstacledown, &background);
 80007b0:	4908      	ldr	r1, [pc, #32]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 80007b2:	480a      	ldr	r0, [pc, #40]	@ (80007dc <GamePlay_UpdateChanges+0x9c>)
 80007b4:	f000 fc8c 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
 80007b8:	e7cb      	b.n	8000752 <GamePlay_UpdateChanges+0x12>
 80007ba:	bf00      	nop
 80007bc:	200000b0 	.word	0x200000b0
 80007c0:	200000a8 	.word	0x200000a8
 80007c4:	200003a0 	.word	0x200003a0
 80007c8:	200000a0 	.word	0x200000a0
 80007cc:	20000098 	.word	0x20000098
 80007d0:	200001fc 	.word	0x200001fc
 80007d4:	200002e0 	.word	0x200002e0
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	20000164 	.word	0x20000164

080007e0 <GamePlay>:

uint8_t GamePlay() {
 80007e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    static GAMEPLAY_states_t gameplay_state = GAMEPLAY_INIT;
    uint8_t exit_value = 0;
    int obstacle_spawned = 0;  
    int obstacle_top_spawned = 0;  

    switch (gameplay_state) {
 80007e4:	4c55      	ldr	r4, [pc, #340]	@ (800093c <GamePlay+0x15c>)
 80007e6:	7826      	ldrb	r6, [r4, #0]
 80007e8:	b17e      	cbz	r6, 800080a <GamePlay+0x2a>
 80007ea:	2e01      	cmp	r6, #1
 80007ec:	d025      	beq.n	800083a <GamePlay+0x5a>
            }
        }
        break;

    default:
        printf("GamePlay(): Error - unknown state (%d)", gameplay_state);
 80007ee:	4631      	mov	r1, r6
 80007f0:	4853      	ldr	r0, [pc, #332]	@ (8000940 <GamePlay+0x160>)
 80007f2:	f005 fb29 	bl	8005e48 <iprintf>
        HAL_Delay(5000);
 80007f6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80007fa:	f001 fca7 	bl	800214c <HAL_Delay>
        gameplay_state = GAMEPLAY_INIT;
        exit_value = 0;
        break;
 80007fe:	2300      	movs	r3, #0
        exit_value = 0;
 8000800:	2600      	movs	r6, #0
        gameplay_state = GAMEPLAY_INIT;
 8000802:	7023      	strb	r3, [r4, #0]
    }

    return exit_value;
}
 8000804:	4630      	mov	r0, r6
 8000806:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        OBJ_init();
 800080a:	f000 fd89 	bl	8001320 <OBJ_init>
        OBJ_set_score_text_value(game_status.score);
 800080e:	4b4d      	ldr	r3, [pc, #308]	@ (8000944 <GamePlay+0x164>)
 8000810:	f9b3 0000 	ldrsh.w	r0, [r3]
 8000814:	f000 fe9e 	bl	8001554 <OBJ_set_score_text_value>
        GFX_display_text_object(&score_box_title);
 8000818:	484b      	ldr	r0, [pc, #300]	@ (8000948 <GamePlay+0x168>)
 800081a:	f000 fd6d 	bl	80012f8 <GFX_display_text_object>
        GFX_display_text_object(&score_text);
 800081e:	484b      	ldr	r0, [pc, #300]	@ (800094c <GamePlay+0x16c>)
 8000820:	f000 fd6a 	bl	80012f8 <GFX_display_text_object>
        GFX_draw_one_gfx_object_on_background(&bird, &background);
 8000824:	484a      	ldr	r0, [pc, #296]	@ (8000950 <GamePlay+0x170>)
 8000826:	494b      	ldr	r1, [pc, #300]	@ (8000954 <GamePlay+0x174>)
 8000828:	f000 fc52 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
        GFX_set_gfx_object_velocity(&bird, 0, 0);
 800082c:	4848      	ldr	r0, [pc, #288]	@ (8000950 <GamePlay+0x170>)
 800082e:	4632      	mov	r2, r6
 8000830:	4631      	mov	r1, r6
 8000832:	f000 fa01 	bl	8000c38 <GFX_set_gfx_object_velocity>
        break;
 8000836:	2301      	movs	r3, #1
 8000838:	e7e2      	b.n	8000800 <GamePlay+0x20>
        KBD_flush();
 800083a:	f004 fcdd 	bl	80051f8 <KBD_flush>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 800083e:	4945      	ldr	r1, [pc, #276]	@ (8000954 <GamePlay+0x174>)
 8000840:	4845      	ldr	r0, [pc, #276]	@ (8000958 <GamePlay+0x178>)
 8000842:	4c46      	ldr	r4, [pc, #280]	@ (800095c <GamePlay+0x17c>)
 8000844:	f8df 911c 	ldr.w	r9, [pc, #284]	@ 8000964 <GamePlay+0x184>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 500)) {
 8000848:	4f45      	ldr	r7, [pc, #276]	@ (8000960 <GamePlay+0x180>)
                GFX_set_gfx_object_velocity(&bird, 0, -1);
 800084a:	4d41      	ldr	r5, [pc, #260]	@ (8000950 <GamePlay+0x170>)
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 800084c:	f8df a11c 	ldr.w	sl, [pc, #284]	@ 800096c <GamePlay+0x18c>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 8000850:	f000 fcbe 	bl	80011d0 <GFX_clear_gfx_object_on_background>
        int moving_obstacles = 0; 
 8000854:	f04f 0800 	mov.w	r8, #0
    int obstacle_spawned = 0;  
 8000858:	46c3      	mov	fp, r8
            KBD_scan();
 800085a:	f004 fc8f 	bl	800517c <KBD_scan>
            pressed_button = KBD_get_pressed_key();
 800085e:	f004 fcb7 	bl	80051d0 <KBD_get_pressed_key>
 8000862:	4603      	mov	r3, r0
			srand(time(NULL));
 8000864:	2000      	movs	r0, #0
            pressed_button = KBD_get_pressed_key();
 8000866:	7023      	strb	r3, [r4, #0]
			srand(time(NULL));
 8000868:	f005 fcb4 	bl	80061d4 <time>
 800086c:	f005 f9fc 	bl	8005c68 <srand>
            if (pressed_button == BTN_OK) {
 8000870:	7823      	ldrb	r3, [r4, #0]
 8000872:	2b04      	cmp	r3, #4
 8000874:	d021      	beq.n	80008ba <GamePlay+0xda>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 500)) {
 8000876:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800087a:	4638      	mov	r0, r7
 800087c:	f004 fe88 	bl	8005590 <TIMUT_stopwatch_has_X_ms_passed>
 8000880:	b9a0      	cbnz	r0, 80008ac <GamePlay+0xcc>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 8000882:	f1b8 0f00 	cmp.w	r8, #0
 8000886:	d129      	bne.n	80008dc <GamePlay+0xfc>
            GamePlay_UpdateChanges();
 8000888:	f7ff ff5a 	bl	8000740 <GamePlay_UpdateChanges>
            GFX_get_object_movement_area(&bird, &movement_area);
 800088c:	4935      	ldr	r1, [pc, #212]	@ (8000964 <GamePlay+0x184>)
 800088e:	4628      	mov	r0, r5
 8000890:	f000 faa2 	bl	8000dd8 <GFX_get_object_movement_area>
            if (movement_area.y_max == 239) {
 8000894:	f9b9 3006 	ldrsh.w	r3, [r9, #6]
 8000898:	2bef      	cmp	r3, #239	@ 0xef
 800089a:	d1de      	bne.n	800085a <GamePlay+0x7a>
                GFX_set_gfx_object_velocity(&bird, 0, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	482c      	ldr	r0, [pc, #176]	@ (8000950 <GamePlay+0x170>)
 80008a0:	4611      	mov	r1, r2
 80008a2:	f000 f9c9 	bl	8000c38 <GFX_set_gfx_object_velocity>
}
 80008a6:	4630      	mov	r0, r6
 80008a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                GFX_set_gfx_object_velocity(&bird, 0, -1);
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	2100      	movs	r1, #0
 80008b2:	4628      	mov	r0, r5
 80008b4:	f000 f9c0 	bl	8000c38 <GFX_set_gfx_object_velocity>
 80008b8:	e7e3      	b.n	8000882 <GamePlay+0xa2>
                if (moving_obstacles == 0) {
 80008ba:	f1b8 0f00 	cmp.w	r8, #0
 80008be:	d024      	beq.n	800090a <GamePlay+0x12a>
                TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
 80008c0:	4638      	mov	r0, r7
 80008c2:	f004 fe5f 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
                GFX_set_gfx_object_velocity(&bird, 0, 1);
 80008c6:	2100      	movs	r1, #0
 80008c8:	4628      	mov	r0, r5
 80008ca:	2201      	movs	r2, #1
 80008cc:	f000 f9b4 	bl	8000c38 <GFX_set_gfx_object_velocity>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 500)) {
 80008d0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80008d4:	4638      	mov	r0, r7
 80008d6:	f004 fe5b 	bl	8005590 <TIMUT_stopwatch_has_X_ms_passed>
 80008da:	b978      	cbnz	r0, 80008fc <GamePlay+0x11c>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 80008dc:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80008e0:	4650      	mov	r0, sl
 80008e2:	f004 fe55 	bl	8005590 <TIMUT_stopwatch_has_X_ms_passed>
 80008e6:	b130      	cbz	r0, 80008f6 <GamePlay+0x116>
				if (obstacle_spawned == 0) {
 80008e8:	f1bb 0f00 	cmp.w	fp, #0
 80008ec:	d011      	beq.n	8000912 <GamePlay+0x132>
 80008ee:	f04f 0801 	mov.w	r8, #1
 80008f2:	46c3      	mov	fp, r8
 80008f4:	e7c8      	b.n	8000888 <GamePlay+0xa8>
 80008f6:	f04f 0801 	mov.w	r8, #1
 80008fa:	e7c5      	b.n	8000888 <GamePlay+0xa8>
                GFX_set_gfx_object_velocity(&bird, 0, -1);
 80008fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000900:	2100      	movs	r1, #0
 8000902:	4628      	mov	r0, r5
 8000904:	f000 f998 	bl	8000c38 <GFX_set_gfx_object_velocity>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 8000908:	e7e8      	b.n	80008dc <GamePlay+0xfc>
                    TIMUT_stopwatch_set_time_mark(&stopwatch_obstacle);
 800090a:	4650      	mov	r0, sl
 800090c:	f004 fe3a 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
 8000910:	e7d6      	b.n	80008c0 <GamePlay+0xe0>
					OBJ_init_obstacleup();
 8000912:	f000 fdfd 	bl	8001510 <OBJ_init_obstacleup>
					GFX_set_gfx_object_center_location(&obstacleup, 0, 100);
 8000916:	4659      	mov	r1, fp
 8000918:	2264      	movs	r2, #100	@ 0x64
 800091a:	4813      	ldr	r0, [pc, #76]	@ (8000968 <GamePlay+0x188>)
 800091c:	f000 f95e 	bl	8000bdc <GFX_set_gfx_object_center_location>
                    GFX_init_gfx_object_location(&obstacleup, 220, -100);
 8000920:	21dc      	movs	r1, #220	@ 0xdc
 8000922:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8000926:	4810      	ldr	r0, [pc, #64]	@ (8000968 <GamePlay+0x188>)
 8000928:	f000 f922 	bl	8000b70 <GFX_init_gfx_object_location>
                    GFX_set_gfx_object_velocity(&obstacleup, -1, 0);
 800092c:	480e      	ldr	r0, [pc, #56]	@ (8000968 <GamePlay+0x188>)
 800092e:	465a      	mov	r2, fp
 8000930:	f04f 31ff 	mov.w	r1, #4294967295
 8000934:	f000 f980 	bl	8000c38 <GFX_set_gfx_object_velocity>
                    obstacle_spawned = 1;
 8000938:	e7d9      	b.n	80008ee <GamePlay+0x10e>
 800093a:	bf00      	nop
 800093c:	20000095 	.word	0x20000095
 8000940:	0800707c 	.word	0x0800707c
 8000944:	2000039c 	.word	0x2000039c
 8000948:	20000150 	.word	0x20000150
 800094c:	2000013c 	.word	0x2000013c
 8000950:	200001fc 	.word	0x200001fc
 8000954:	200002e0 	.word	0x200002e0
 8000958:	20000248 	.word	0x20000248
 800095c:	20000000 	.word	0x20000000
 8000960:	200000bc 	.word	0x200000bc
 8000964:	200000d8 	.word	0x200000d8
 8000968:	200001b0 	.word	0x200001b0
 800096c:	200000b4 	.word	0x200000b4

08000970 <GameOver>:

uint8_t GameOver() {
 8000970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static GAMEOVER_states_t state = GAMEOVER_SCREEN;
	uint8_t exit_value = 0;

	switch (state) {
 8000972:	4f27      	ldr	r7, [pc, #156]	@ (8000a10 <GameOver+0xa0>)
 8000974:	783c      	ldrb	r4, [r7, #0]
 8000976:	b174      	cbz	r4, 8000996 <GameOver+0x26>
 8000978:	2c01      	cmp	r4, #1
 800097a:	d033      	beq.n	80009e4 <GameOver+0x74>
			exit_value = 1;
		}
		break;

	default:
		printf("GameOver(): Error - unknown state (%d)", state);
 800097c:	4621      	mov	r1, r4
 800097e:	4825      	ldr	r0, [pc, #148]	@ (8000a14 <GameOver+0xa4>)
 8000980:	f005 fa62 	bl	8005e48 <iprintf>
		HAL_Delay(5000);
 8000984:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000988:	f001 fbe0 	bl	800214c <HAL_Delay>
		state = GAMEOVER_SCREEN;
 800098c:	2300      	movs	r3, #0
 800098e:	703b      	strb	r3, [r7, #0]
		exit_value = 0;
 8000990:	2400      	movs	r4, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 8000992:	4620      	mov	r0, r4
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 8000996:	4920      	ldr	r1, [pc, #128]	@ (8000a18 <GameOver+0xa8>)
 8000998:	4820      	ldr	r0, [pc, #128]	@ (8000a1c <GameOver+0xac>)
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 800099a:	4d21      	ldr	r5, [pc, #132]	@ (8000a20 <GameOver+0xb0>)
		GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 800099c:	f000 fb98 	bl	80010d0 <GFX_draw_one_gfx_object_on_background>
		KBD_flush();
 80009a0:	f004 fc2a 	bl	80051f8 <KBD_flush>
		TIMUT_stopwatch_set_time_mark(&stopwatch_gameover);
 80009a4:	481e      	ldr	r0, [pc, #120]	@ (8000a20 <GameOver+0xb0>)
 80009a6:	f004 fded 	bl	8005584 <TIMUT_stopwatch_set_time_mark>
		int a = 0x01;
 80009aa:	2401      	movs	r4, #1
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009ac:	f640 36b8 	movw	r6, #3000	@ 0xbb8
			LEDs_write(a);
 80009b0:	b2e0      	uxtb	r0, r4
 80009b2:	f004 fa79 	bl	8004ea8 <LEDs_write>
			a = a << 1;
 80009b6:	0064      	lsls	r4, r4, #1
			HAL_Delay(100);
 80009b8:	2064      	movs	r0, #100	@ 0x64
 80009ba:	f001 fbc7 	bl	800214c <HAL_Delay>
			if (a == 0x80) {
 80009be:	2c80      	cmp	r4, #128	@ 0x80
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009c0:	4628      	mov	r0, r5
			if (a == 0x80) {
 80009c2:	d009      	beq.n	80009d8 <GameOver+0x68>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009c4:	f004 fe0a 	bl	80055dc <TIMUT_get_stopwatch_elapsed_time>
 80009c8:	42b0      	cmp	r0, r6
 80009ca:	d9f1      	bls.n	80009b0 <GameOver+0x40>
				LEDs_off(0xFF);
 80009cc:	20ff      	movs	r0, #255	@ 0xff
 80009ce:	f004 fa37 	bl	8004e40 <LEDs_off>
		state = GAMEOVER_WAIT_FOR_ANY_KEY;
 80009d2:	2301      	movs	r3, #1
 80009d4:	703b      	strb	r3, [r7, #0]
		break;
 80009d6:	e7db      	b.n	8000990 <GameOver+0x20>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009d8:	f004 fe00 	bl	80055dc <TIMUT_get_stopwatch_elapsed_time>
 80009dc:	42b0      	cmp	r0, r6
 80009de:	d8f5      	bhi.n	80009cc <GameOver+0x5c>
				a = 0x01;
 80009e0:	2401      	movs	r4, #1
 80009e2:	e7e5      	b.n	80009b0 <GameOver+0x40>
		key = KBD_get_pressed_key();
 80009e4:	f004 fbf4 	bl	80051d0 <KBD_get_pressed_key>
 80009e8:	4d0e      	ldr	r5, [pc, #56]	@ (8000a24 <GameOver+0xb4>)
 80009ea:	4603      	mov	r3, r0
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <GameOver+0xb0>)
		key = KBD_get_pressed_key();
 80009ee:	702b      	strb	r3, [r5, #0]
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 80009f0:	f004 fdf4 	bl	80055dc <TIMUT_get_stopwatch_elapsed_time>
 80009f4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80009f8:	4298      	cmp	r0, r3
 80009fa:	d903      	bls.n	8000a04 <GameOver+0x94>
			state = GAMEOVER_SCREEN;
 80009fc:	2300      	movs	r3, #0
 80009fe:	703b      	strb	r3, [r7, #0]
}
 8000a00:	4620      	mov	r0, r4
 8000a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000a04:	782b      	ldrb	r3, [r5, #0]
 8000a06:	2b07      	cmp	r3, #7
 8000a08:	d0c2      	beq.n	8000990 <GameOver+0x20>
			state = GAMEOVER_SCREEN;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	703b      	strb	r3, [r7, #0]
			exit_value = 1;
 8000a0e:	e7f7      	b.n	8000a00 <GameOver+0x90>
 8000a10:	20000094 	.word	0x20000094
 8000a14:	080070a4 	.word	0x080070a4
 8000a18:	200002e0 	.word	0x200002e0
 8000a1c:	20000294 	.word	0x20000294
 8000a20:	200000c4 	.word	0x200000c4
 8000a24:	200000d4 	.word	0x200000d4

08000a28 <Game>:
void Game() {
 8000a28:	b510      	push	{r4, lr}
	switch (state) {
 8000a2a:	4c12      	ldr	r4, [pc, #72]	@ (8000a74 <Game+0x4c>)
 8000a2c:	7821      	ldrb	r1, [r4, #0]
 8000a2e:	2901      	cmp	r1, #1
 8000a30:	d00c      	beq.n	8000a4c <Game+0x24>
 8000a32:	2902      	cmp	r1, #2
 8000a34:	d018      	beq.n	8000a68 <Game+0x40>
 8000a36:	b181      	cbz	r1, 8000a5a <Game+0x32>
		printf("Game(): Error - undefined state (%d)", state);
 8000a38:	480f      	ldr	r0, [pc, #60]	@ (8000a78 <Game+0x50>)
 8000a3a:	f005 fa05 	bl	8005e48 <iprintf>
		HAL_Delay(5000);
 8000a3e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000a42:	f001 fb83 	bl	800214c <HAL_Delay>
		state = GAME_INTRO_STATE;
 8000a46:	2300      	movs	r3, #0
 8000a48:	7023      	strb	r3, [r4, #0]
}
 8000a4a:	bd10      	pop	{r4, pc}
		exit_value = GamePlay();
 8000a4c:	f7ff fec8 	bl	80007e0 <GamePlay>
		if (exit_value != 0)
 8000a50:	2800      	cmp	r0, #0
 8000a52:	d0fa      	beq.n	8000a4a <Game+0x22>
			state = GAME_OVER_STATE;
 8000a54:	2302      	movs	r3, #2
 8000a56:	7023      	strb	r3, [r4, #0]
}
 8000a58:	bd10      	pop	{r4, pc}
		exit_value = Intro();
 8000a5a:	f7ff fe0d 	bl	8000678 <Intro>
		if (exit_value != 0)
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	d0f3      	beq.n	8000a4a <Game+0x22>
			state = GAME_PLAY_STATE;
 8000a62:	2301      	movs	r3, #1
 8000a64:	7023      	strb	r3, [r4, #0]
}
 8000a66:	bd10      	pop	{r4, pc}
		exit_value = GameOver();
 8000a68:	f7ff ff82 	bl	8000970 <GameOver>
		if (exit_value != 0)
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d1ea      	bne.n	8000a46 <Game+0x1e>
}
 8000a70:	bd10      	pop	{r4, pc}
 8000a72:	bf00      	nop
 8000a74:	200000b2 	.word	0x200000b2
 8000a78:	080070cc 	.word	0x080070cc

08000a7c <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8000a7c:	b510      	push	{r4, lr}
 8000a7e:	4604      	mov	r4, r0

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8000a80:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
 8000a84:	88e3      	ldrh	r3, [r4, #6]
 8000a86:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8000a8a:	88a2      	ldrh	r2, [r4, #4]
 8000a8c:	f004 fc60 	bl	8005350 <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000a90:	68a1      	ldr	r1, [r4, #8]
 8000a92:	6820      	ldr	r0, [r4, #0]
}
 8000a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000a98:	f004 bc3a 	b.w	8005310 <ILI9341_SendData>

08000a9c <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, location_t *canvas_location)
{
 8000a9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000aa0:	f9b1 9000 	ldrsh.w	r9, [r1]
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000aa4:	f9b1 7002 	ldrsh.w	r7, [r1, #2]

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000aa8:	f9b1 5004 	ldrsh.w	r5, [r1, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000aac:	f9b1 b006 	ldrsh.w	fp, [r1, #6]
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ab0:	fa1f f389 	uxth.w	r3, r9
{
 8000ab4:	4604      	mov	r4, r0
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ab6:	8603      	strh	r3, [r0, #48]	@ 0x30
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ab8:	8880      	ldrh	r0, [r0, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000aba:	88e6      	ldrh	r6, [r4, #6]
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000abc:	1a2a      	subs	r2, r5, r0
 8000abe:	b292      	uxth	r2, r2

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX - gfx_object->top_left_limits.X_MIN;
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	86a3      	strh	r3, [r4, #52]	@ 0x34
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ac4:	ebab 0306 	sub.w	r3, fp, r6
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ac8:	8662      	strh	r2, [r4, #50]	@ 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000aca:	b29b      	uxth	r3, r3
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000acc:	b2ba      	uxth	r2, r7
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ace:	8723      	strh	r3, [r4, #56]	@ 0x38
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX - gfx_object->top_left_limits.Y_MIN;
 8000ad0:	1a9b      	subs	r3, r3, r2
 8000ad2:	8763      	strh	r3, [r4, #58]	@ 0x3a
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000ad4:	86e2      	strh	r2, [r4, #54]	@ 0x36


	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8000ad6:	0840      	lsrs	r0, r0, #1
 8000ad8:	f7ff fd44 	bl	8000564 <__aeabi_i2d>
 8000adc:	4602      	mov	r2, r0
 8000ade:	4690      	mov	r8, r2
 8000ae0:	4648      	mov	r0, r9
 8000ae2:	4689      	mov	r9, r1
 8000ae4:	f7ff fd3e 	bl	8000564 <__aeabi_i2d>
 8000ae8:	4642      	mov	r2, r8
 8000aea:	464b      	mov	r3, r9
 8000aec:	f7ff fbee 	bl	80002cc <__adddf3>
 8000af0:	f7ff fda2 	bl	8000638 <__aeabi_d2uiz>
 8000af4:	fa1f fa80 	uxth.w	sl, r0
 8000af8:	f8a4 a03c 	strh.w	sl, [r4, #60]	@ 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000afc:	0870      	lsrs	r0, r6, #1
 8000afe:	f7ff fd31 	bl	8000564 <__aeabi_i2d>
 8000b02:	4602      	mov	r2, r0
 8000b04:	4616      	mov	r6, r2
 8000b06:	4638      	mov	r0, r7
 8000b08:	460f      	mov	r7, r1
 8000b0a:	f7ff fd2b 	bl	8000564 <__aeabi_i2d>
 8000b0e:	4632      	mov	r2, r6
 8000b10:	463b      	mov	r3, r7
 8000b12:	f7ff fbdb 	bl	80002cc <__adddf3>
 8000b16:	f7ff fd8f 	bl	8000638 <__aeabi_d2uiz>
 8000b1a:	4603      	mov	r3, r0

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000b1c:	4628      	mov	r0, r5
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000b1e:	b29d      	uxth	r5, r3
	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000b20:	f7ff fd20 	bl	8000564 <__aeabi_i2d>
 8000b24:	4642      	mov	r2, r8
 8000b26:	464b      	mov	r3, r9
 8000b28:	f7ff fbce 	bl	80002c8 <__aeabi_dsub>
 8000b2c:	f7ff fd84 	bl	8000638 <__aeabi_d2uiz>
 8000b30:	fa1f f880 	uxth.w	r8, r0
 8000b34:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000b38:	4658      	mov	r0, fp
 8000b3a:	f7ff fd13 	bl	8000564 <__aeabi_i2d>
 8000b3e:	4632      	mov	r2, r6
 8000b40:	463b      	mov	r3, r7
 8000b42:	f7ff fbc1 	bl	80002c8 <__aeabi_dsub>
 8000b46:	f7ff fd77 	bl	8000638 <__aeabi_d2uiz>

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b4a:	2300      	movs	r3, #0
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000b4c:	b280      	uxth	r0, r0
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b4e:	461a      	mov	r2, r3
 8000b50:	eba8 080a 	sub.w	r8, r8, sl
 8000b54:	f360 020f 	bfi	r2, r0, #0, #16
 8000b58:	f368 030f 	bfi	r3, r8, #0, #16
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX - gfx_object->center_limits.Y_MIN;
 8000b5c:	1b40      	subs	r0, r0, r5
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b5e:	f360 421f 	bfi	r2, r0, #16, #16
 8000b62:	f365 431f 	bfi	r3, r5, #16, #16
 8000b66:	e9c4 3210 	strd	r3, r2, [r4, #64]	@ 0x40

}
 8000b6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b6e:	bf00      	nop

08000b70 <GFX_init_gfx_object_location>:




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000b70:	4603      	mov	r3, r0
	if( ( x >= restrictions->X_MIN ) &&
 8000b72:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
 8000b74:	4281      	cmp	r1, r0
 8000b76:	db2e      	blt.n	8000bd6 <GFX_init_gfx_object_location+0x66>
		( x <= restrictions->X_MAX ) &&
 8000b78:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8000b7a:	4281      	cmp	r1, r0
 8000b7c:	dc2b      	bgt.n	8000bd6 <GFX_init_gfx_object_location+0x66>
		( y >= restrictions->Y_MIN ) &&
 8000b7e:	8ed8      	ldrh	r0, [r3, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000b80:	4282      	cmp	r2, r0
 8000b82:	db28      	blt.n	8000bd6 <GFX_init_gfx_object_location+0x66>
		( y <= restrictions->Y_MAX )    )
 8000b84:	8f18      	ldrh	r0, [r3, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8000b86:	4282      	cmp	r2, r0
 8000b88:	dc25      	bgt.n	8000bd6 <GFX_init_gfx_object_location+0x66>
{
 8000b8a:	b530      	push	{r4, r5, lr}
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000b8c:	889d      	ldrh	r5, [r3, #4]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000b8e:	f8b3 e006 	ldrh.w	lr, [r3, #6]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000b92:	fa1f fc81 	uxth.w	ip, r1
 8000b96:	2000      	movs	r0, #0
 8000b98:	f361 000f 	bfi	r0, r1, #0, #16
 8000b9c:	2400      	movs	r4, #0
 8000b9e:	eb0c 0105 	add.w	r1, ip, r5
 8000ba2:	f362 401f 	bfi	r0, r2, #16, #16
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000ba6:	eb0c 0c55 	add.w	ip, ip, r5, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000baa:	b292      	uxth	r2, r2
 8000bac:	f361 040f 	bfi	r4, r1, #0, #16
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	eb02 050e 	add.w	r5, r2, lr
 8000bb6:	f36c 010f 	bfi	r1, ip, #0, #16
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000bba:	eb02 025e 	add.w	r2, r2, lr, lsr #1
 8000bbe:	f365 441f 	bfi	r4, r5, #16, #16
 8000bc2:	f362 411f 	bfi	r1, r2, #16, #16
		gfx_object->location.x_min = x;
 8000bc6:	60d8      	str	r0, [r3, #12]
 8000bc8:	6198      	str	r0, [r3, #24]
 8000bca:	e9c3 4104 	strd	r4, r1, [r3, #16]
 8000bce:	e9c3 4107 	strd	r4, r1, [r3, #28]
}
 8000bd2:	2001      	movs	r0, #1
		GFX_save_gfx_object_location(gfx_object);
	}

	return return_value;

}
 8000bd4:	bd30      	pop	{r4, r5, pc}
		return 0;	// placement not successful
 8000bd6:	2000      	movs	r0, #0
}
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <GFX_set_gfx_object_center_location>:
	if( ( x >= restrictions->X_MIN ) &&
 8000bdc:	8f83      	ldrh	r3, [r0, #60]	@ 0x3c
 8000bde:	4299      	cmp	r1, r3
 8000be0:	db27      	blt.n	8000c32 <GFX_set_gfx_object_center_location+0x56>
		( x <= restrictions->X_MAX ) &&
 8000be2:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
	if( ( x >= restrictions->X_MIN ) &&
 8000be4:	4299      	cmp	r1, r3
 8000be6:	dc24      	bgt.n	8000c32 <GFX_set_gfx_object_center_location+0x56>
		( y >= restrictions->Y_MIN ) &&
 8000be8:	f8b0 3042 	ldrh.w	r3, [r0, #66]	@ 0x42
		( x <= restrictions->X_MAX ) &&
 8000bec:	429a      	cmp	r2, r3
 8000bee:	db20      	blt.n	8000c32 <GFX_set_gfx_object_center_location+0x56>
		( y <= restrictions->Y_MAX )    )
 8000bf0:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
		( y >= restrictions->Y_MIN ) &&
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	dc1c      	bgt.n	8000c32 <GFX_set_gfx_object_center_location+0x56>
		// set the new object location
		gfx_object->location.x_center = x;
		gfx_object->location.y_center = y;


		gfx_object->location.x_min = gfx_object->location.x_center - gfx_object->image.size_x/2;
 8000bf8:	8883      	ldrh	r3, [r0, #4]
{
 8000bfa:	b510      	push	{r4, lr}
		gfx_object->location.x_center = x;
 8000bfc:	8281      	strh	r1, [r0, #20]
		gfx_object->location.x_min = gfx_object->location.x_center - gfx_object->image.size_x/2;
 8000bfe:	eba1 0153 	sub.w	r1, r1, r3, lsr #1
 8000c02:	b289      	uxth	r1, r1
		gfx_object->location.y_min = gfx_object->location.y_center - gfx_object->image.size_y/2;

		gfx_object->location.x_max = gfx_object->location.x_min +  gfx_object->image.size_x;
 8000c04:	eb03 0e01 	add.w	lr, r3, r1
		gfx_object->location.y_min = gfx_object->location.y_center - gfx_object->image.size_y/2;
 8000c08:	88c3      	ldrh	r3, [r0, #6]
		gfx_object->location.y_center = y;
 8000c0a:	82c2      	strh	r2, [r0, #22]
		gfx_object->location.y_min = gfx_object->location.y_center - gfx_object->image.size_y/2;
 8000c0c:	eba2 0253 	sub.w	r2, r2, r3, lsr #1
 8000c10:	b292      	uxth	r2, r2
		gfx_object->location.y_max = gfx_object->location.y_min +  gfx_object->image.size_y;
 8000c12:	eb03 0c02 	add.w	ip, r3, r2
		gfx_object->location.x_min = gfx_object->location.x_center - gfx_object->image.size_x/2;
 8000c16:	2300      	movs	r3, #0
 8000c18:	461c      	mov	r4, r3
 8000c1a:	f36e 040f 	bfi	r4, lr, #0, #16
 8000c1e:	f361 030f 	bfi	r3, r1, #0, #16
 8000c22:	f362 431f 	bfi	r3, r2, #16, #16
 8000c26:	f36c 441f 	bfi	r4, ip, #16, #16
 8000c2a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8000c2e:	2001      	movs	r0, #1
	{
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement not successful
	}
}
 8000c30:	bd10      	pop	{r4, pc}
		return 0;	// placement not successful
 8000c32:	2000      	movs	r0, #0
}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <GFX_set_gfx_object_velocity>:



void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
	gfx_object->velocity.x = velocity_x;
 8000c38:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 8000c3c:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop

08000c44 <GFX_bounce_moving_object_from_edge>:

	// determine the location of the bounced object


		// considering max restrictions
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c44:	f9b0 1024 	ldrsh.w	r1, [r0, #36]	@ 0x24
		if( dx >= 0 )
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2*dx;
			y = gfx_object->location_new.y_min;
 8000c48:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
{
 8000c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c4e:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
		}
		else
		{
			// consdering min restrictions

			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000c50:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c52:	b28a      	uxth	r2, r1
 8000c54:	eba2 0e04 	sub.w	lr, r2, r4
		if( dx >= 0 )
 8000c58:	f41e 4f00 	tst.w	lr, #32768	@ 0x8000
 8000c5c:	d149      	bne.n	8000cf2 <GFX_bounce_moving_object_from_edge+0xae>
			x = gfx_object->location_new.x_min - 2*dx;
 8000c5e:	fa1f f78e 	uxth.w	r7, lr
 8000c62:	eba2 0247 	sub.w	r2, r2, r7, lsl #1
			if( dx <= 0 )
			{
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min - 2*dx;
 8000c66:	b216      	sxth	r6, r2
				y = gfx_object->location_new.y_min;

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 8000c68:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 8000c6c:	4252      	negs	r2, r2
	gfx_object->velocity.x = velocity_x;
 8000c6e:	f880 2048 	strb.w	r2, [r0, #72]	@ 0x48
				y = gfx_object->location_new.y_min;
 8000c72:	469c      	mov	ip, r3
		}



		// considering max restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8000c74:	f8b0 e038 	ldrh.w	lr, [r0, #56]	@ 0x38
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	eba3 020e 	sub.w	r2, r3, lr
 8000c7e:	b297      	uxth	r7, r2
		if( dy >= 0 )
 8000c80:	0412      	lsls	r2, r2, #16
 8000c82:	d42e      	bmi.n	8000ce2 <GFX_bounce_moving_object_from_edge+0x9e>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
			y = gfx_object->location_new.y_min - 2*dy;
 8000c84:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8000c88:	fa0f fc83 	sxth.w	ip, r3


			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8000c8c:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8000c90:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8000c92:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	if( ( x >= restrictions->X_MIN ) &&
 8000c96:	42a9      	cmp	r1, r5
 8000c98:	db21      	blt.n	8000cde <GFX_bounce_moving_object_from_edge+0x9a>
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	dc1f      	bgt.n	8000cde <GFX_bounce_moving_object_from_edge+0x9a>
		( y >= restrictions->Y_MIN ) &&
 8000c9e:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000ca0:	459c      	cmp	ip, r3
 8000ca2:	db1c      	blt.n	8000cde <GFX_bounce_moving_object_from_edge+0x9a>
		( y >= restrictions->Y_MIN ) &&
 8000ca4:	45f4      	cmp	ip, lr
 8000ca6:	dc1a      	bgt.n	8000cde <GFX_bounce_moving_object_from_edge+0x9a>
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000ca8:	8887      	ldrh	r7, [r0, #4]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000caa:	88c6      	ldrh	r6, [r0, #6]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000cac:	b28a      	uxth	r2, r1
		gfx_object->location.x_min = x;
 8000cae:	2400      	movs	r4, #0
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000cb0:	fa1f f38c 	uxth.w	r3, ip
		gfx_object->location.x_min = x;
 8000cb4:	4625      	mov	r5, r4
 8000cb6:	f361 040f 	bfi	r4, r1, #0, #16
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000cba:	19d1      	adds	r1, r2, r7
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000cbc:	eb02 0257 	add.w	r2, r2, r7, lsr #1
 8000cc0:	8282      	strh	r2, [r0, #20]
		gfx_object->location.x_min = x;
 8000cc2:	f361 050f 	bfi	r5, r1, #0, #16
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000cc6:	eb03 0256 	add.w	r2, r3, r6, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000cca:	4433      	add	r3, r6
		gfx_object->location.x_min = x;
 8000ccc:	f36c 441f 	bfi	r4, ip, #16, #16
 8000cd0:	f363 451f 	bfi	r5, r3, #16, #16
 8000cd4:	60c4      	str	r4, [r0, #12]
 8000cd6:	6105      	str	r5, [r0, #16]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000cd8:	82c2      	strh	r2, [r0, #22]
 8000cda:	2001      	movs	r0, #1


	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);

}
 8000cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;	// placement not successful
 8000cde:	2000      	movs	r0, #0
}
 8000ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8000ce2:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
 8000ce4:	1a9a      	subs	r2, r3, r2
			if( dy <= 0 )
 8000ce6:	b217      	sxth	r7, r2
 8000ce8:	2f00      	cmp	r7, #0
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8000cea:	b292      	uxth	r2, r2
			if( dy <= 0 )
 8000cec:	dd0e      	ble.n	8000d0c <GFX_bounce_moving_object_from_edge+0xc8>
 8000cee:	4631      	mov	r1, r6
 8000cf0:	e7d1      	b.n	8000c96 <GFX_bounce_moving_object_from_edge+0x52>
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000cf2:	eba2 0e05 	sub.w	lr, r2, r5
			if( dx <= 0 )
 8000cf6:	fa0f f78e 	sxth.w	r7, lr
 8000cfa:	2600      	movs	r6, #0
 8000cfc:	2f00      	cmp	r7, #0
 8000cfe:	46b4      	mov	ip, r6
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000d00:	fa1f fe8e 	uxth.w	lr, lr
			if( dx <= 0 )
 8000d04:	dcb6      	bgt.n	8000c74 <GFX_bounce_moving_object_from_edge+0x30>
				x = gfx_object->location_new.x_min - 2*dx;
 8000d06:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
 8000d0a:	e7ac      	b.n	8000c66 <GFX_bounce_moving_object_from_edge+0x22>
				y = gfx_object->location_new.y_min - 2*dy;
 8000d0c:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 8000d10:	fa0f fc83 	sxth.w	ip, r3
				GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8000d14:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8000d18:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8000d1a:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
}
 8000d1e:	e7ba      	b.n	8000c96 <GFX_bounce_moving_object_from_edge+0x52>

08000d20 <GFX_update_moving_gfx_object_location>:
{
 8000d20:	b510      	push	{r4, lr}
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8000d22:	f990 c049 	ldrsb.w	ip, [r0, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8000d26:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8000d2a:	f9b0 e010 	ldrsh.w	lr, [r0, #16]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d2e:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8000d32:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d36:	6904      	ldr	r4, [r0, #16]
 8000d38:	61c4      	str	r4, [r0, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8000d3a:	fa1f fc8c 	uxth.w	ip, ip
	location_new->y_max 	= location->y_max + dy;
 8000d3e:	eba3 030c 	sub.w	r3, r3, ip
 8000d42:	8543      	strh	r3, [r0, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 8000d44:	f990 3048 	ldrsb.w	r3, [r0, #72]	@ 0x48
 8000d48:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 8000d4a:	449e      	add	lr, r3
 8000d4c:	f8a0 e028 	strh.w	lr, [r0, #40]	@ 0x28
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8000d50:	f9b0 e014 	ldrsh.w	lr, [r0, #20]
	location_new->x_min 	= location->x_min + dx;
 8000d54:	4419      	add	r1, r3
	location_new->x_center 	= location->x_center + dx;
 8000d56:	4473      	add	r3, lr
 8000d58:	8583      	strh	r3, [r0, #44]	@ 0x2c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8000d5a:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
	location_new->y_center 	= location->y_center + dy;
 8000d5e:	eba3 030c 	sub.w	r3, r3, ip
 8000d62:	85c3      	strh	r3, [r0, #46]	@ 0x2e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d64:	6943      	ldr	r3, [r0, #20]
 8000d66:	6203      	str	r3, [r0, #32]
	location_new->x_min 	= location->x_min + dx;
 8000d68:	eba2 020c 	sub.w	r2, r2, ip
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d6c:	68c3      	ldr	r3, [r0, #12]
	if( ( x >= restrictions->X_MIN ) &&
 8000d6e:	f8b0 c030 	ldrh.w	ip, [r0, #48]	@ 0x30
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d72:	6183      	str	r3, [r0, #24]
	location_new->x_min 	= location->x_min + dx;
 8000d74:	b20b      	sxth	r3, r1
 8000d76:	fa1f fe82 	uxth.w	lr, r2
	if( ( x >= restrictions->X_MIN ) &&
 8000d7a:	4563      	cmp	r3, ip
	location_new->y_min 	= location->y_min + dy;
 8000d7c:	b212      	sxth	r2, r2
 8000d7e:	84c2      	strh	r2, [r0, #38]	@ 0x26
	location_new->x_min 	= location->x_min + dx;
 8000d80:	8483      	strh	r3, [r0, #36]	@ 0x24
	if( ( x >= restrictions->X_MIN ) &&
 8000d82:	db20      	blt.n	8000dc6 <GFX_update_moving_gfx_object_location+0xa6>
		( x <= restrictions->X_MAX ) &&
 8000d84:	f8b0 c032 	ldrh.w	ip, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8000d88:	4563      	cmp	r3, ip
 8000d8a:	dc1c      	bgt.n	8000dc6 <GFX_update_moving_gfx_object_location+0xa6>
		( y >= restrictions->Y_MIN ) &&
 8000d8c:	f8b0 c036 	ldrh.w	ip, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000d90:	4562      	cmp	r2, ip
 8000d92:	db18      	blt.n	8000dc6 <GFX_update_moving_gfx_object_location+0xa6>
		( y <= restrictions->Y_MAX )    )
 8000d94:	f8b0 c038 	ldrh.w	ip, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8000d98:	4562      	cmp	r2, ip
 8000d9a:	dc14      	bgt.n	8000dc6 <GFX_update_moving_gfx_object_location+0xa6>
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000d9c:	f8b0 c004 	ldrh.w	ip, [r0, #4]
		gfx_object->location.x_min = x;
 8000da0:	8183      	strh	r3, [r0, #12]
		gfx_object->location.y_min = y;
 8000da2:	b289      	uxth	r1, r1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000da4:	88c3      	ldrh	r3, [r0, #6]
		gfx_object->location.y_min = y;
 8000da6:	81c2      	strh	r2, [r0, #14]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000da8:	eb01 020c 	add.w	r2, r1, ip
 8000dac:	8202      	strh	r2, [r0, #16]
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000dae:	eb01 015c 	add.w	r1, r1, ip, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000db2:	eb0e 0203 	add.w	r2, lr, r3
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000db6:	eb0e 0e53 	add.w	lr, lr, r3, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000dba:	8242      	strh	r2, [r0, #18]
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000dbc:	8281      	strh	r1, [r0, #20]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000dbe:	f8a0 e016 	strh.w	lr, [r0, #22]
 8000dc2:	2001      	movs	r0, #1
}
 8000dc4:	bd10      	pop	{r4, pc}
		switch(gfx_object->edge_behavior)
 8000dc6:	f890 304a 	ldrb.w	r3, [r0, #74]	@ 0x4a
 8000dca:	b10b      	cbz	r3, 8000dd0 <GFX_update_moving_gfx_object_location+0xb0>
				return object_placement_successful;
 8000dcc:	2000      	movs	r0, #0
}
 8000dce:	bd10      	pop	{r4, pc}
 8000dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8000dd4:	f7ff bf36 	b.w	8000c44 <GFX_bounce_moving_object_from_edge>

08000dd8 <GFX_get_object_movement_area>:



void GFX_get_object_movement_area(graphic_object_t *gfx_object, location_t *object_movement_area)
{
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000dd8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8000ddc:	f9b0 301a 	ldrsh.w	r3, [r0, #26]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000de0:	f9b0 c01e 	ldrsh.w	ip, [r0, #30]
{
 8000de4:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000de6:	f9b0 e018 	ldrsh.w	lr, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000dea:	f9b0 4010 	ldrsh.w	r4, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000dee:	4596      	cmp	lr, r2
 8000df0:	bfa8      	it	ge
 8000df2:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8000df4:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	bfa8      	it	ge
 8000dfc:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000dfe:	f9b0 201c 	ldrsh.w	r2, [r0, #28]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000e02:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000e06:	42a2      	cmp	r2, r4
 8000e08:	bfb8      	it	lt
 8000e0a:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000e0c:	4560      	cmp	r0, ip
 8000e0e:	bfb8      	it	lt
 8000e10:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000e12:	f04f 0c00 	mov.w	ip, #0
 8000e16:	4664      	mov	r4, ip
 8000e18:	f36e 0c0f 	bfi	ip, lr, #0, #16
 8000e1c:	f362 040f 	bfi	r4, r2, #0, #16
 8000e20:	f363 4c1f 	bfi	ip, r3, #16, #16


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000e24:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000e28:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000e2a:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000e2e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000e32:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000e36:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000e38:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000e3a:	f8c1 c000 	str.w	ip, [r1]
 8000e3e:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000e40:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000e42:	814b      	strh	r3, [r1, #10]
}
 8000e44:	bd10      	pop	{r4, pc}
 8000e46:	bf00      	nop

08000e48 <GFX_copy_image_part_to_partial_frame_buffer>:
}


void GFX_copy_image_part_to_partial_frame_buffer( image_object_t *image )
{
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e48:	4b2c      	ldr	r3, [pc, #176]	@ (8000efc <GFX_copy_image_part_to_partial_frame_buffer+0xb4>)
	if(y + size_y > img->size_y)
 8000e4a:	88c2      	ldrh	r2, [r0, #6]
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e4c:	f9b3 c00e 	ldrsh.w	ip, [r3, #14]
{
 8000e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(y + size_y > img->size_y)
 8000e54:	88df      	ldrh	r7, [r3, #6]
 8000e56:	4467      	add	r7, ip
 8000e58:	4297      	cmp	r7, r2
 8000e5a:	dc4c      	bgt.n	8000ef6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e5c:	f9b3 600c 	ldrsh.w	r6, [r3, #12]
	if(x + size_x > img->size_x)
 8000e60:	889c      	ldrh	r4, [r3, #4]
 8000e62:	8882      	ldrh	r2, [r0, #4]
 8000e64:	4434      	add	r4, r6
 8000e66:	4294      	cmp	r4, r2
 8000e68:	dc45      	bgt.n	8000ef6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000e6a:	fa1f fc8c 	uxth.w	ip, ip
 8000e6e:	4567      	cmp	r7, ip
 8000e70:	dd41      	ble.n	8000ef6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e72:	f8d3 a000 	ldr.w	sl, [r3]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e76:	b2b6      	uxth	r6, r6
	uint32_t i = 0;
 8000e78:	2100      	movs	r1, #0
 8000e7a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
		return IMG_TRANSPARENT_COLOR_CODE;
 8000e7e:	f44f 68fc 	mov.w	r8, #2016	@ 0x7e0
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e82:	42b4      	cmp	r4, r6
 8000e84:	dd31      	ble.n	8000eea <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
 8000e86:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
 8000e8a:	d120      	bne.n	8000ece <GFX_copy_image_part_to_partial_frame_buffer+0x86>
 8000e8c:	eb01 0e09 	add.w	lr, r1, r9
 8000e90:	eb0a 0e4e 	add.w	lr, sl, lr, lsl #1
 8000e94:	4632      	mov	r2, r6
 8000e96:	4633      	mov	r3, r6
 8000e98:	e00b      	b.n	8000eb2 <GFX_copy_image_part_to_partial_frame_buffer+0x6a>
		return img->image_array[i];
 8000e9a:	6802      	ldr	r2, [r0, #0]
 8000e9c:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8000ea0:	f82e 2f02 	strh.w	r2, [lr, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	429c      	cmp	r4, r3
			i++;
 8000eaa:	f101 0101 	add.w	r1, r1, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000eae:	461a      	mov	r2, r3
 8000eb0:	dd1b      	ble.n	8000eea <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000eb2:	041d      	lsls	r5, r3, #16
 8000eb4:	d408      	bmi.n	8000ec8 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8000eb6:	f8b0 b004 	ldrh.w	fp, [r0, #4]
 8000eba:	4593      	cmp	fp, r2
		return img->image_array[i];
 8000ebc:	fb0c 250b 	mla	r5, ip, fp, r2
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000ec0:	dd02      	ble.n	8000ec8 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8000ec2:	88c2      	ldrh	r2, [r0, #6]
 8000ec4:	4562      	cmp	r2, ip
 8000ec6:	d8e8      	bhi.n	8000e9a <GFX_copy_image_part_to_partial_frame_buffer+0x52>
		return IMG_TRANSPARENT_COLOR_CODE;
 8000ec8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000ecc:	e7e8      	b.n	8000ea0 <GFX_copy_image_part_to_partial_frame_buffer+0x58>
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000ece:	460a      	mov	r2, r1
 8000ed0:	1ab5      	subs	r5, r6, r2
 8000ed2:	4449      	add	r1, r9
 8000ed4:	eb0a 0141 	add.w	r1, sl, r1, lsl #1
 8000ed8:	b2ad      	uxth	r5, r5
			i++;
 8000eda:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000edc:	18ab      	adds	r3, r5, r2
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	429c      	cmp	r4, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8000ee2:	f821 8f02 	strh.w	r8, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000ee6:	dcf8      	bgt.n	8000eda <GFX_copy_image_part_to_partial_frame_buffer+0x92>
			i++;
 8000ee8:	4611      	mov	r1, r2
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000eea:	f10c 0c01 	add.w	ip, ip, #1
 8000eee:	fa1f fc8c 	uxth.w	ip, ip
 8000ef2:	4567      	cmp	r7, ip
 8000ef4:	dcc5      	bgt.n	8000e82 <GFX_copy_image_part_to_partial_frame_buffer+0x3a>
}
 8000ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000efa:	bf00      	nop
 8000efc:	200000e8 	.word	0x200000e8

08000f00 <GFX_partial_frame_buffer_overlay_object>:




void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object)
{
 8000f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8000f04:	4e27      	ldr	r6, [pc, #156]	@ (8000fa4 <GFX_partial_frame_buffer_overlay_object+0xa4>)
 8000f06:	89f3      	ldrh	r3, [r6, #14]
 8000f08:	f9b6 2012 	ldrsh.w	r2, [r6, #18]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	dd47      	ble.n	8000fa0 <GFX_partial_frame_buffer_overlay_object+0xa0>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f10:	f9b6 c010 	ldrsh.w	ip, [r6, #16]
 8000f14:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
			pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);

			// overlay the pixel only if it is not transparent
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
				partial_frame_buffer.image.image_array[i] = pixel;
 8000f18:	f8d6 8000 	ldr.w	r8, [r6]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	b29f      	uxth	r7, r3
 8000f20:	1e7d      	subs	r5, r7, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f22:	45e6      	cmp	lr, ip
	uint32_t i = 0;
 8000f24:	f04f 0400 	mov.w	r4, #0
 8000f28:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f2a:	da39      	bge.n	8000fa0 <GFX_partial_frame_buffer_overlay_object+0xa0>
 8000f2c:	f10e 0101 	add.w	r1, lr, #1
 8000f30:	b289      	uxth	r1, r1
 8000f32:	3901      	subs	r1, #1
 8000f34:	4622      	mov	r2, r4
 8000f36:	1b09      	subs	r1, r1, r4
	*x_obj = x_abs - object->location.x_min;
 8000f38:	8983      	ldrh	r3, [r0, #12]
 8000f3a:	ebae 0303 	sub.w	r3, lr, r3
 8000f3e:	1b1b      	subs	r3, r3, r4
 8000f40:	4413      	add	r3, r2
 8000f42:	fa1f fa83 	uxth.w	sl, r3
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f46:	041b      	lsls	r3, r3, #16
 8000f48:	d41a      	bmi.n	8000f80 <GFX_partial_frame_buffer_overlay_object+0x80>
 8000f4a:	8883      	ldrh	r3, [r0, #4]
 8000f4c:	459a      	cmp	sl, r3
 8000f4e:	da17      	bge.n	8000f80 <GFX_partial_frame_buffer_overlay_object+0x80>
	*y_obj = y_abs - object->location.y_min;
 8000f50:	f8b0 900e 	ldrh.w	r9, [r0, #14]
 8000f54:	eba5 0909 	sub.w	r9, r5, r9
 8000f58:	fa1f fb89 	uxth.w	fp, r9
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f5c:	f419 4f00 	tst.w	r9, #32768	@ 0x8000
		return img->image_array[i];
 8000f60:	fb0b aa03 	mla	sl, fp, r3, sl
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f64:	d10c      	bne.n	8000f80 <GFX_partial_frame_buffer_overlay_object+0x80>
 8000f66:	88c3      	ldrh	r3, [r0, #6]
 8000f68:	459b      	cmp	fp, r3
 8000f6a:	da09      	bge.n	8000f80 <GFX_partial_frame_buffer_overlay_object+0x80>
		return img->image_array[i];
 8000f6c:	6803      	ldr	r3, [r0, #0]
 8000f6e:	f833 301a 	ldrh.w	r3, [r3, sl, lsl #1]
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 8000f72:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
				partial_frame_buffer.image.image_array[i] = pixel;
 8000f76:	bf1c      	itt	ne
 8000f78:	f828 3012 	strhne.w	r3, [r8, r2, lsl #1]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f7c:	f9b6 c010 	ldrshne.w	ip, [r6, #16]

			// update the buffer linear index
			i++;
 8000f80:	3201      	adds	r2, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f82:	188b      	adds	r3, r1, r2
 8000f84:	459c      	cmp	ip, r3
 8000f86:	dcd7      	bgt.n	8000f38 <GFX_partial_frame_buffer_overlay_object+0x38>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8000f88:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8000f8c:	429f      	cmp	r7, r3
 8000f8e:	da07      	bge.n	8000fa0 <GFX_partial_frame_buffer_overlay_object+0xa0>
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f90:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8000f94:	3701      	adds	r7, #1
 8000f96:	1e7d      	subs	r5, r7, #1
 8000f98:	45e6      	cmp	lr, ip
			i++;
 8000f9a:	4614      	mov	r4, r2
 8000f9c:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f9e:	dbc5      	blt.n	8000f2c <GFX_partial_frame_buffer_overlay_object+0x2c>
		}
	}

}
 8000fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fa4:	200000e8 	.word	0x200000e8

08000fa8 <GFX_clear_area_on_background>:




void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max, int16_t y_max, graphic_object_t *bckgnd)
{
 8000fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	partial_frame_buffer.location.x_max = x_max;
	partial_frame_buffer.location.y_max = y_max;


	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fac:	b286      	uxth	r6, r0
{
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	4605      	mov	r5, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fb2:	1b90      	subs	r0, r2, r6
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000fb4:	b28c      	uxth	r4, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fb6:	b280      	uxth	r0, r0
{
 8000fb8:	4688      	mov	r8, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fba:	9001      	str	r0, [sp, #4]
	partial_frame_buffer.location.x_min = x_min;
 8000fbc:	2100      	movs	r1, #0
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000fbe:	1b18      	subs	r0, r3, r4
 8000fc0:	fa1f fb80 	uxth.w	fp, r0
	partial_frame_buffer.location.x_min = x_min;
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	f362 000f 	bfi	r0, r2, #0, #16
 8000fca:	9505      	str	r5, [sp, #20]
 8000fcc:	f365 010f 	bfi	r1, r5, #0, #16
 8000fd0:	4d3e      	ldr	r5, [pc, #248]	@ (80010cc <GFX_clear_area_on_background+0x124>)
{
 8000fd2:	9f12      	ldr	r7, [sp, #72]	@ 0x48
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000fd4:	f8a5 b006 	strh.w	fp, [r5, #6]
	partial_frame_buffer.location.x_min = x_min;
 8000fd8:	f363 401f 	bfi	r0, r3, #16, #16
 8000fdc:	f368 411f 	bfi	r1, r8, #16, #16
 8000fe0:	e9c5 1003 	strd	r1, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fe4:	9801      	ldr	r0, [sp, #4]
 8000fe6:	80a8      	strh	r0, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8000fe8:	fb0b f000 	mul.w	r0, fp, r0
 8000fec:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000fee:	0040      	lsls	r0, r0, #1
 8000ff0:	f004 fd7c 	bl	8005aec <malloc>
	if(y + size_y > img->size_y)
 8000ff4:	88f9      	ldrh	r1, [r7, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000ff6:	9002      	str	r0, [sp, #8]
	if(y + size_y > img->size_y)
 8000ff8:	eb08 0e0b 	add.w	lr, r8, fp
 8000ffc:	458e      	cmp	lr, r1



	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8000ffe:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8001000:	dc40      	bgt.n	8001084 <GFX_clear_area_on_background+0xdc>
	if(x + size_x > img->size_x)
 8001002:	9b05      	ldr	r3, [sp, #20]
 8001004:	9801      	ldr	r0, [sp, #4]
 8001006:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 800100a:	eb03 0c00 	add.w	ip, r3, r0
 800100e:	45cc      	cmp	ip, r9
 8001010:	dc38      	bgt.n	8001084 <GFX_clear_area_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001012:	4574      	cmp	r4, lr
 8001014:	da36      	bge.n	8001084 <GFX_clear_area_on_background+0xdc>
	uint32_t i = 0;
 8001016:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 8001018:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 800101c:	f8cd b018 	str.w	fp, [sp, #24]
 8001020:	9104      	str	r1, [sp, #16]
 8001022:	f8cd 801c 	str.w	r8, [sp, #28]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001026:	45b4      	cmp	ip, r6
 8001028:	dd26      	ble.n	8001078 <GFX_clear_area_on_background+0xd0>
 800102a:	9b04      	ldr	r3, [sp, #16]
 800102c:	429c      	cmp	r4, r3
 800102e:	da39      	bge.n	80010a4 <GFX_clear_area_on_background+0xfc>
 8001030:	9b02      	ldr	r3, [sp, #8]
 8001032:	9603      	str	r6, [sp, #12]
 8001034:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 8001038:	3801      	subs	r0, #1
 800103a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 800103e:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001042:	46b3      	mov	fp, r6
 8001044:	4633      	mov	r3, r6
 8001046:	e00b      	b.n	8001060 <GFX_clear_area_on_background+0xb8>
		return img->image_array[i];
 8001048:	6839      	ldr	r1, [r7, #0]
 800104a:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800104e:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001052:	3301      	adds	r3, #1
 8001054:	b29b      	uxth	r3, r3
 8001056:	459c      	cmp	ip, r3
			i++;
 8001058:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 800105c:	469b      	mov	fp, r3
 800105e:	dd0a      	ble.n	8001076 <GFX_clear_area_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001060:	ea44 0103 	orr.w	r1, r4, r3
 8001064:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 8001066:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800106a:	d401      	bmi.n	8001070 <GFX_clear_area_on_background+0xc8>
 800106c:	45cb      	cmp	fp, r9
 800106e:	dbeb      	blt.n	8001048 <GFX_clear_area_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 8001070:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001074:	e7eb      	b.n	800104e <GFX_clear_area_on_background+0xa6>
 8001076:	9e03      	ldr	r6, [sp, #12]
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001078:	3401      	adds	r4, #1
 800107a:	b2a4      	uxth	r4, r4
 800107c:	45a6      	cmp	lr, r4
 800107e:	dcd2      	bgt.n	8001026 <GFX_clear_area_on_background+0x7e>
 8001080:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8001084:	9a01      	ldr	r2, [sp, #4]
 8001086:	9805      	ldr	r0, [sp, #20]
 8001088:	465b      	mov	r3, fp
 800108a:	4641      	mov	r1, r8
 800108c:	f004 f960 	bl	8005350 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001090:	6828      	ldr	r0, [r5, #0]
 8001092:	68a9      	ldr	r1, [r5, #8]
 8001094:	f004 f93c 	bl	8005310 <ILI9341_SendData>
	free(ptr);
 8001098:	6828      	ldr	r0, [r5, #0]


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);

}
 800109a:	b009      	add	sp, #36	@ 0x24
 800109c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 80010a0:	f004 bd2c 	b.w	8005afc <free>
 80010a4:	9b02      	ldr	r3, [sp, #8]
 80010a6:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 80010aa:	3901      	subs	r1, #1
 80010ac:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80010b0:	1ab0      	subs	r0, r6, r2
			i++;
 80010b2:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80010b4:	1883      	adds	r3, r0, r2
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	459c      	cmp	ip, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80010ba:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80010be:	dcf8      	bgt.n	80010b2 <GFX_clear_area_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80010c0:	3401      	adds	r4, #1
 80010c2:	b2a4      	uxth	r4, r4
 80010c4:	45a6      	cmp	lr, r4
 80010c6:	dcae      	bgt.n	8001026 <GFX_clear_area_on_background+0x7e>
 80010c8:	e7da      	b.n	8001080 <GFX_clear_area_on_background+0xd8>
 80010ca:	bf00      	nop
 80010cc:	200000e8 	.word	0x200000e8

080010d0 <GFX_draw_one_gfx_object_on_background>:
{
 80010d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010d4:	4604      	mov	r4, r0
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010d6:	f9b0 0018 	ldrsh.w	r0, [r0, #24]
 80010da:	f9b4 5010 	ldrsh.w	r5, [r4, #16]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80010de:	f9b4 201c 	ldrsh.w	r2, [r4, #28]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80010e2:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010e6:	42a8      	cmp	r0, r5
{
 80010e8:	460e      	mov	r6, r1
 80010ea:	b082      	sub	sp, #8
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 80010ec:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010f0:	dc0b      	bgt.n	800110a <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80010f2:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010f6:	4297      	cmp	r7, r2
 80010f8:	dc07      	bgt.n	800110a <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80010fa:	f9b4 c00e 	ldrsh.w	ip, [r4, #14]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80010fe:	459c      	cmp	ip, r3
 8001100:	dc03      	bgt.n	800110a <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 8001102:	f9b4 e012 	ldrsh.w	lr, [r4, #18]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 8001106:	458e      	cmp	lr, r1
 8001108:	da37      	bge.n	800117a <GFX_draw_one_gfx_object_on_background+0xaa>



void GFX_clear_location_on_background( location_t *location, graphic_object_t *bckgnd )
{
	GFX_clear_area_on_background(location->x_min, location->y_min, location->x_max, location->y_max, bckgnd);
 800110a:	9600      	str	r6, [sp, #0]
 800110c:	f7ff ff4c 	bl	8000fa8 <GFX_clear_area_on_background>
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001110:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001114:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 8001118:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
	partial_frame_buffer.location.x_min = area_location->x_min;
 800111c:	68e7      	ldr	r7, [r4, #12]
 800111e:	6920      	ldr	r0, [r4, #16]
 8001120:	6961      	ldr	r1, [r4, #20]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001122:	1a9b      	subs	r3, r3, r2
	partial_frame_buffer.location.y_max = area_location->y_max;
 8001124:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001128:	1b52      	subs	r2, r2, r5
	partial_frame_buffer.location.x_min = area_location->x_min;
 800112a:	4d28      	ldr	r5, [pc, #160]	@ (80011cc <GFX_draw_one_gfx_object_on_background+0xfc>)
 800112c:	e9c5 7003 	strd	r7, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001130:	b29b      	uxth	r3, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001132:	b292      	uxth	r2, r2
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001134:	80ab      	strh	r3, [r5, #4]
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001136:	6169      	str	r1, [r5, #20]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001138:	fb02 f303 	mul.w	r3, r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800113c:	80ea      	strh	r2, [r5, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 800113e:	0058      	lsls	r0, r3, #1
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001140:	60ab      	str	r3, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001142:	f004 fcd3 	bl	8005aec <malloc>
 8001146:	4603      	mov	r3, r0
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001148:	4630      	mov	r0, r6
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 800114a:	602b      	str	r3, [r5, #0]
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 800114c:	f7ff fe7c 	bl	8000e48 <GFX_copy_image_part_to_partial_frame_buffer>
				GFX_partial_frame_buffer_overlay_object(object);
 8001150:	4620      	mov	r0, r4
 8001152:	f7ff fed5 	bl	8000f00 <GFX_partial_frame_buffer_overlay_object>
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8001156:	88eb      	ldrh	r3, [r5, #6]
 8001158:	88aa      	ldrh	r2, [r5, #4]
 800115a:	f9b5 100e 	ldrsh.w	r1, [r5, #14]
 800115e:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 8001162:	f004 f8f5 	bl	8005350 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001166:	6828      	ldr	r0, [r5, #0]
 8001168:	68a9      	ldr	r1, [r5, #8]
 800116a:	f004 f8d1 	bl	8005310 <ILI9341_SendData>
	free(ptr);
 800116e:	6828      	ldr	r0, [r5, #0]
}
 8001170:	b002      	add	sp, #8
 8001172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free(ptr);
 8001176:	f004 bcc1 	b.w	8005afc <free>
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800117a:	42b8      	cmp	r0, r7
 800117c:	bfa8      	it	ge
 800117e:	4638      	movge	r0, r7
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001180:	4561      	cmp	r1, ip
 8001182:	bfa8      	it	ge
 8001184:	4661      	movge	r1, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001186:	42aa      	cmp	r2, r5
 8001188:	bfb8      	it	lt
 800118a:	462a      	movlt	r2, r5
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 800118c:	4573      	cmp	r3, lr
 800118e:	bfb8      	it	lt
 8001190:	4673      	movlt	r3, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001192:	1a5d      	subs	r5, r3, r1
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001194:	1a17      	subs	r7, r2, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001196:	fa1f fe87 	uxth.w	lr, r7
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800119a:	fa1f f885 	uxth.w	r8, r5
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800119e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80011a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80011a6:	ea4f 0c67 	mov.w	ip, r7, asr #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80011aa:	106f      	asrs	r7, r5, #1
	partial_frame_buffer.location.x_min = area_location->x_min;
 80011ac:	4d07      	ldr	r5, [pc, #28]	@ (80011cc <GFX_draw_one_gfx_object_on_background+0xfc>)
	partial_frame_buffer.location.y_max = area_location->y_max;
 80011ae:	826b      	strh	r3, [r5, #18]
	partial_frame_buffer.location.x_min = area_location->x_min;
 80011b0:	81a8      	strh	r0, [r5, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 80011b2:	822a      	strh	r2, [r5, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 80011b4:	81e9      	strh	r1, [r5, #14]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80011b6:	f8a5 c014 	strh.w	ip, [r5, #20]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80011ba:	82ef      	strh	r7, [r5, #22]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80011bc:	f8a5 e004 	strh.w	lr, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80011c0:	fb08 f30e 	mul.w	r3, r8, lr
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80011c4:	f8a5 8006 	strh.w	r8, [r5, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80011c8:	e7b9      	b.n	800113e <GFX_draw_one_gfx_object_on_background+0x6e>
 80011ca:	bf00      	nop
 80011cc:	200000e8 	.word	0x200000e8

080011d0 <GFX_clear_gfx_object_on_background>:




void GFX_clear_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 80011d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 80011d4:	68c3      	ldr	r3, [r0, #12]
 80011d6:	f9b0 600c 	ldrsh.w	r6, [r0, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 80011da:	f9b0 400e 	ldrsh.w	r4, [r0, #14]
	partial_frame_buffer.location.x_min = object->location.x_min;
 80011de:	4d45      	ldr	r5, [pc, #276]	@ (80012f4 <GFX_clear_gfx_object_on_background+0x124>)
{
 80011e0:	b089      	sub	sp, #36	@ 0x24
 80011e2:	141a      	asrs	r2, r3, #16
 80011e4:	9204      	str	r2, [sp, #16]

	partial_frame_buffer.location.x_max = object->location.x_max;
 80011e6:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;


	// prepare the partial frame image buffer for the area of the current object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80011ea:	b2b6      	uxth	r6, r6
 80011ec:	1b92      	subs	r2, r2, r6
 80011ee:	fa1f fb82 	uxth.w	fp, r2
	partial_frame_buffer.location.y_max = object->location.y_max;
 80011f2:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80011f6:	f8a5 b004 	strh.w	fp, [r5, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80011fa:	b2a4      	uxth	r4, r4
 80011fc:	1b12      	subs	r2, r2, r4
 80011fe:	fa1f f882 	uxth.w	r8, r2
{
 8001202:	460f      	mov	r7, r1
 8001204:	b219      	sxth	r1, r3
 8001206:	9105      	str	r1, [sp, #20]
	partial_frame_buffer.location.x_min = object->location.x_min;
 8001208:	6901      	ldr	r1, [r0, #16]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800120a:	f8a5 8006 	strh.w	r8, [r5, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 800120e:	fb08 f00b 	mul.w	r0, r8, fp
 8001212:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001214:	0040      	lsls	r0, r0, #1
	partial_frame_buffer.location.x_min = object->location.x_min;
 8001216:	e9c5 3103 	strd	r3, r1, [r5, #12]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 800121a:	f004 fc67 	bl	8005aec <malloc>
	if(y + size_y > img->size_y)
 800121e:	9a04      	ldr	r2, [sp, #16]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001220:	9001      	str	r0, [sp, #4]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8001222:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8001224:	88f8      	ldrh	r0, [r7, #6]
 8001226:	eb02 0108 	add.w	r1, r2, r8
 800122a:	4281      	cmp	r1, r0
 800122c:	dc3e      	bgt.n	80012ac <GFX_clear_gfx_object_on_background+0xdc>
	if(x + size_x > img->size_x)
 800122e:	9b05      	ldr	r3, [sp, #20]
 8001230:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 8001234:	eb03 0e0b 	add.w	lr, r3, fp
 8001238:	45ce      	cmp	lr, r9
 800123a:	dc37      	bgt.n	80012ac <GFX_clear_gfx_object_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 800123c:	428c      	cmp	r4, r1
 800123e:	da35      	bge.n	80012ac <GFX_clear_gfx_object_on_background+0xdc>
 8001240:	e9cd b806 	strd	fp, r8, [sp, #24]
	uint32_t i = 0;
 8001244:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 8001246:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 800124a:	468c      	mov	ip, r1
 800124c:	9003      	str	r0, [sp, #12]
		for(uint16_t column = x; column < (x + size_x); column++ )
 800124e:	4576      	cmp	r6, lr
 8001250:	da26      	bge.n	80012a0 <GFX_clear_gfx_object_on_background+0xd0>
 8001252:	9b03      	ldr	r3, [sp, #12]
 8001254:	42a3      	cmp	r3, r4
 8001256:	dd39      	ble.n	80012cc <GFX_clear_gfx_object_on_background+0xfc>
 8001258:	9b01      	ldr	r3, [sp, #4]
 800125a:	9602      	str	r6, [sp, #8]
 800125c:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 8001260:	3801      	subs	r0, #1
 8001262:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 8001266:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 800126a:	46b3      	mov	fp, r6
 800126c:	4633      	mov	r3, r6
 800126e:	e00b      	b.n	8001288 <GFX_clear_gfx_object_on_background+0xb8>
		return img->image_array[i];
 8001270:	6839      	ldr	r1, [r7, #0]
 8001272:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001276:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800127a:	3301      	adds	r3, #1
 800127c:	b29b      	uxth	r3, r3
 800127e:	459e      	cmp	lr, r3
			i++;
 8001280:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001284:	469b      	mov	fp, r3
 8001286:	dd0a      	ble.n	800129e <GFX_clear_gfx_object_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001288:	ea44 0103 	orr.w	r1, r4, r3
 800128c:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 800128e:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001292:	d401      	bmi.n	8001298 <GFX_clear_gfx_object_on_background+0xc8>
 8001294:	45d9      	cmp	r9, fp
 8001296:	dceb      	bgt.n	8001270 <GFX_clear_gfx_object_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 8001298:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 800129c:	e7eb      	b.n	8001276 <GFX_clear_gfx_object_on_background+0xa6>
 800129e:	9e02      	ldr	r6, [sp, #8]
	for( uint16_t row = y; row < (y + size_y); row++ )
 80012a0:	3401      	adds	r4, #1
 80012a2:	b2a4      	uxth	r4, r4
 80012a4:	45a4      	cmp	ip, r4
 80012a6:	dcd2      	bgt.n	800124e <GFX_clear_gfx_object_on_background+0x7e>
 80012a8:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 80012ac:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 80012b0:	4643      	mov	r3, r8
 80012b2:	465a      	mov	r2, fp
 80012b4:	f004 f84c 	bl	8005350 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 80012b8:	6828      	ldr	r0, [r5, #0]
 80012ba:	68a9      	ldr	r1, [r5, #8]
 80012bc:	f004 f828 	bl	8005310 <ILI9341_SendData>
	free(ptr);
 80012c0:	6828      	ldr	r0, [r5, #0]

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);


}
 80012c2:	b009      	add	sp, #36	@ 0x24
 80012c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 80012c8:	f004 bc18 	b.w	8005afc <free>
 80012cc:	9b01      	ldr	r3, [sp, #4]
 80012ce:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 80012d2:	3901      	subs	r1, #1
 80012d4:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80012d8:	1ab0      	subs	r0, r6, r2
			i++;
 80012da:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80012dc:	1883      	adds	r3, r0, r2
 80012de:	b29b      	uxth	r3, r3
 80012e0:	459e      	cmp	lr, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80012e2:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80012e6:	dcf8      	bgt.n	80012da <GFX_clear_gfx_object_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80012e8:	3401      	adds	r4, #1
 80012ea:	b2a4      	uxth	r4, r4
 80012ec:	45a4      	cmp	ip, r4
 80012ee:	dcae      	bgt.n	800124e <GFX_clear_gfx_object_on_background+0x7e>
 80012f0:	e7da      	b.n	80012a8 <GFX_clear_gfx_object_on_background+0xd8>
 80012f2:	bf00      	nop
 80012f4:	200000e8 	.word	0x200000e8

080012f8 <GFX_display_text_object>:




void GFX_display_text_object(text_object_t *txt_object)
{
 80012f8:	b510      	push	{r4, lr}
 80012fa:	4604      	mov	r4, r0

	UG_FontSelect(txt_object->font);
 80012fc:	6880      	ldr	r0, [r0, #8]
 80012fe:	f004 f9a9 	bl	8005654 <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 8001302:	68e0      	ldr	r0, [r4, #12]
 8001304:	f004 f9b8 	bl	8005678 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 8001308:	6920      	ldr	r0, [r4, #16]
 800130a:	f004 f9bb 	bl	8005684 <UG_SetBackcolor>

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 800130e:	6822      	ldr	r2, [r4, #0]
 8001310:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 8001314:	f9b4 0004 	ldrsh.w	r0, [r4, #4]

}
 8001318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 800131c:	f004 bba4 	b.w	8005a68 <UG_PutString>

08001320 <OBJ_init>:
// ---------------- OBJECTS for SETTINGS ----------------

void OBJ_init_settings(void)
{
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
 8001320:	4b5b      	ldr	r3, [pc, #364]	@ (8001490 <OBJ_init+0x170>)
 8001322:	4a5c      	ldr	r2, [pc, #368]	@ (8001494 <OBJ_init+0x174>)
{
 8001324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

// object "constructor"
void OBJ_init_canvas(void)
{
	// whole area
		canvas.whole_area.x_min = 0;
 8001328:	4d5b      	ldr	r5, [pc, #364]	@ (8001498 <OBJ_init+0x178>)
	settings.abs_velocity_min.x = 1;
 800132a:	601a      	str	r2, [r3, #0]
		canvas.whole_area.x_min = 0;
 800132c:	4b5b      	ldr	r3, [pc, #364]	@ (800149c <OBJ_init+0x17c>)
void OBJ_init_background(void)
{
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 800132e:	4e5c      	ldr	r6, [pc, #368]	@ (80014a0 <OBJ_init+0x180>)
		canvas.whole_area.x_min = 0;
 8001330:	61eb      	str	r3, [r5, #28]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001332:	2400      	movs	r4, #0
		canvas.whole_area.x_min = 0;
 8001334:	e9c5 4300 	strd	r4, r3, [r5]
 8001338:	4b5a      	ldr	r3, [pc, #360]	@ (80014a4 <OBJ_init+0x184>)

		background.image.size_x = 320;
		background.image.size_y = 240;
		background.image.size = background.image.size_x * background.image.size_y;
 800133a:	4a5b      	ldr	r2, [pc, #364]	@ (80014a8 <OBJ_init+0x188>)
		canvas.whole_area.x_min = 0;
 800133c:	622b      	str	r3, [r5, #32]
		background.image.image_array = (uint16_t*) background_img;
 800133e:	4b5b      	ldr	r3, [pc, #364]	@ (80014ac <OBJ_init+0x18c>)
 8001340:	6033      	str	r3, [r6, #0]
		background.image.size = background.image.size_x * background.image.size_y;
 8001342:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8001346:	e9c6 2301 	strd	r2, r3, [r6, #4]
		canvas.whole_area.x_min = 0;
 800134a:	4b59      	ldr	r3, [pc, #356]	@ (80014b0 <OBJ_init+0x190>)
 800134c:	60ab      	str	r3, [r5, #8]
 800134e:	4f59      	ldr	r7, [pc, #356]	@ (80014b4 <OBJ_init+0x194>)
 8001350:	4b59      	ldr	r3, [pc, #356]	@ (80014b8 <OBJ_init+0x198>)
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001352:	f8df a1a4 	ldr.w	sl, [pc, #420]	@ 80014f8 <OBJ_init+0x1d8>
		canvas.whole_area.x_min = 0;
 8001356:	60ec      	str	r4, [r5, #12]
 8001358:	e9c5 7304 	strd	r7, r3, [r5, #16]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 800135c:	4629      	mov	r1, r5
		canvas.whole_area.x_min = 0;
 800135e:	f44f 0371 	mov.w	r3, #15794176	@ 0xf10000
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001362:	4630      	mov	r0, r6
		canvas.whole_area.x_min = 0;
 8001364:	61ab      	str	r3, [r5, #24]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001366:	f8aa 4000 	strh.w	r4, [sl]
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 800136a:	f7ff fb97 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 800136e:	4622      	mov	r2, r4
 8001370:	4621      	mov	r1, r4
 8001372:	4630      	mov	r0, r6
 8001374:	f7ff fbfc 	bl	8000b70 <GFX_init_gfx_object_location>
void OBJ_init_game_over_sprite(void)
{
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 8001378:	4f50      	ldr	r7, [pc, #320]	@ (80014bc <OBJ_init+0x19c>)
void OBJ_init_press_ok_sprite(void)
{
	// init graphic object

		// init image
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 800137a:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 80014fc <OBJ_init+0x1dc>
		GFX_set_gfx_object_velocity(&background, 0, 0);
 800137e:	4622      	mov	r2, r4
 8001380:	4630      	mov	r0, r6
 8001382:	4621      	mov	r1, r4
 8001384:	f7ff fc58 	bl	8000c38 <GFX_set_gfx_object_velocity>
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001388:	f8df c174 	ldr.w	ip, [pc, #372]	@ 8001500 <OBJ_init+0x1e0>
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 800138c:	4b4c      	ldr	r3, [pc, #304]	@ (80014c0 <OBJ_init+0x1a0>)
 800138e:	603b      	str	r3, [r7, #0]
		background.edge_behavior = EDGE_IGNORE;
 8001390:	f04f 0902 	mov.w	r9, #2
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001394:	f24a 6304 	movw	r3, #42500	@ 0xa604
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001398:	4629      	mov	r1, r5
 800139a:	4638      	mov	r0, r7
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 800139c:	e9c7 c301 	strd	ip, r3, [r7, #4]
		background.edge_behavior = EDGE_IGNORE;
 80013a0:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 80013a4:	f7ff fb7a 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 35, 35 );
 80013a8:	2223      	movs	r2, #35	@ 0x23
 80013aa:	4611      	mov	r1, r2
 80013ac:	4638      	mov	r0, r7
 80013ae:	f7ff fbdf 	bl	8000b70 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 80013b2:	4622      	mov	r2, r4
 80013b4:	4638      	mov	r0, r7
 80013b6:	4621      	mov	r1, r4
 80013b8:	f7ff fc3e 	bl	8000c38 <GFX_set_gfx_object_velocity>

		press_ok_sprite.image.size_x = 260;
		press_ok_sprite.image.size_y = 30;
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 80013bc:	f8df e144 	ldr.w	lr, [pc, #324]	@ 8001504 <OBJ_init+0x1e4>
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 80013c0:	4b40      	ldr	r3, [pc, #256]	@ (80014c4 <OBJ_init+0x1a4>)
 80013c2:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 80013c6:	4629      	mov	r1, r5
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 80013c8:	f641 6378 	movw	r3, #7800	@ 0x1e78
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 80013cc:	4640      	mov	r0, r8
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 80013ce:	e9c8 e301 	strd	lr, r3, [r8, #4]
		game_over_sprite.edge_behavior = EDGE_IGNORE;
 80013d2:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 80013d6:	f7ff fb61 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 80013da:	22aa      	movs	r2, #170	@ 0xaa
 80013dc:	2128      	movs	r1, #40	@ 0x28
 80013de:	4640      	mov	r0, r8
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013e0:	4f39      	ldr	r7, [pc, #228]	@ (80014c8 <OBJ_init+0x1a8>)
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 80013e2:	f7ff fbc5 	bl	8000b70 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_ok_sprite, 0, 0);
 80013e6:	4622      	mov	r2, r4
 80013e8:	4640      	mov	r0, r8
 80013ea:	4621      	mov	r1, r4
 80013ec:	f7ff fc24 	bl	8000c38 <GFX_set_gfx_object_velocity>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013f0:	4b36      	ldr	r3, [pc, #216]	@ (80014cc <OBJ_init+0x1ac>)


		// set edge parameters
		press_ok_sprite.edge_behavior = EDGE_IGNORE;
 80013f2:	f888 904a 	strb.w	r9, [r8, #74]	@ 0x4a
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 80013f6:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 8001508 <OBJ_init+0x1e8>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013fa:	603b      	str	r3, [r7, #0]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 80013fc:	4629      	mov	r1, r5
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 80013fe:	f243 23c8 	movw	r3, #13000	@ 0x32c8
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 8001402:	4638      	mov	r0, r7
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8001404:	e9c7 8301 	strd	r8, r3, [r7, #4]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 8001408:	f7ff fb48 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &intro_sprite, 95, 20);
 800140c:	2214      	movs	r2, #20
 800140e:	215f      	movs	r1, #95	@ 0x5f
 8001410:	4638      	mov	r0, r7
 8001412:	f7ff fbad 	bl	8000b70 <GFX_init_gfx_object_location>
void OBJ_init_bird(void)
{
	// init graphic object

		// init image
		bird.image.image_array = (uint16_t*) bird_img;
 8001416:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 800150c <OBJ_init+0x1ec>
		GFX_set_gfx_object_velocity(&intro_sprite, 0, 0);
 800141a:	4638      	mov	r0, r7
 800141c:	4622      	mov	r2, r4
 800141e:	4621      	mov	r1, r4
 8001420:	f7ff fc0a 	bl	8000c38 <GFX_set_gfx_object_velocity>

		bird.image.size_x = 50;
		bird.image.size_y = 25;
		bird.image.size = bird.image.size_x * bird.image.size_y;
 8001424:	4a2a      	ldr	r2, [pc, #168]	@ (80014d0 <OBJ_init+0x1b0>)
		bird.image.image_array = (uint16_t*) bird_img;
 8001426:	4b2b      	ldr	r3, [pc, #172]	@ (80014d4 <OBJ_init+0x1b4>)
 8001428:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 800142c:	4629      	mov	r1, r5
		bird.image.size = bird.image.size_x * bird.image.size_y;
 800142e:	f240 43e2 	movw	r3, #1250	@ 0x4e2
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 8001432:	4640      	mov	r0, r8
		bird.image.size = bird.image.size_x * bird.image.size_y;
 8001434:	e9c8 2301 	strd	r2, r3, [r8, #4]
		intro_sprite.edge_behavior = EDGE_IGNORE;
 8001438:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 800143c:	f7ff fb2e 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &bird, 50, 120);
 8001440:	2278      	movs	r2, #120	@ 0x78
 8001442:	2132      	movs	r1, #50	@ 0x32
 8001444:	4640      	mov	r0, r8
 8001446:	f7ff fb93 	bl	8000b70 <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&bird, 0, 0);
 800144a:	4622      	mov	r2, r4
 800144c:	4621      	mov	r1, r4
 800144e:	4640      	mov	r0, r8
 8001450:	f7ff fbf2 	bl	8000c38 <GFX_set_gfx_object_velocity>

void OBJ_init_score_box_title(void)
{
	static char str[]= "SCORE";

	score_box_title.text = str;
 8001454:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <OBJ_init+0x1b8>)

void OBJ_set_score_text_value(int16_t score)
{
	static char str[6];

	sprintf(str, "%5i", score);
 8001456:	4f21      	ldr	r7, [pc, #132]	@ (80014dc <OBJ_init+0x1bc>)
	score_box_title.text = str;
 8001458:	4921      	ldr	r1, [pc, #132]	@ (80014e0 <OBJ_init+0x1c0>)
 800145a:	6019      	str	r1, [r3, #0]
	score_box_title.x_min = 243;
 800145c:	4921      	ldr	r1, [pc, #132]	@ (80014e4 <OBJ_init+0x1c4>)
 800145e:	6059      	str	r1, [r3, #4]
	sprintf(str, "%5i", score);
 8001460:	f9ba 2000 	ldrsh.w	r2, [sl]
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 8001464:	4d20      	ldr	r5, [pc, #128]	@ (80014e8 <OBJ_init+0x1c8>)
		background.edge_behavior = EDGE_IGNORE;
 8001466:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
	sprintf(str, "%5i", score);
 800146a:	4920      	ldr	r1, [pc, #128]	@ (80014ec <OBJ_init+0x1cc>)
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 800146c:	609d      	str	r5, [r3, #8]
	score_box_title.fore_color = C_WHITE;
 800146e:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	sprintf(str, "%5i", score);
 8001472:	4638      	mov	r0, r7
	score_box_title.back_color = C_BLACK;
 8001474:	e9c3 6403 	strd	r6, r4, [r3, #12]
	sprintf(str, "%5i", score);
 8001478:	f004 fdac 	bl	8005fd4 <siprintf>
	score_text.text = str;
 800147c:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <OBJ_init+0x1d0>)

void OBJ_init_score_text(void)
{
	OBJ_set_score_text_value( game_status.score );

	score_text.x_min = 242;
 800147e:	4a1d      	ldr	r2, [pc, #116]	@ (80014f4 <OBJ_init+0x1d4>)
	score_text.text = str;
 8001480:	601f      	str	r7, [r3, #0]
	score_text.y_min = 219;

	score_text.fore_color = C_WHITE;
	score_text.back_color = C_BLACK;
 8001482:	e9c3 6403 	strd	r6, r4, [r3, #12]
	score_text.x_min = 242;
 8001486:	605a      	str	r2, [r3, #4]

	score_text.font = (UG_FONT*) &FONT_8X12;    // pred errorjem je bil FONT_8X8 nimam pojma zakaj
 8001488:	609d      	str	r5, [r3, #8]
}
 800148a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800148e:	bf00      	nop
 8001490:	200003a0 	.word	0x200003a0
 8001494:	04040101 	.word	0x04040101
 8001498:	20000378 	.word	0x20000378
 800149c:	00ef013f 	.word	0x00ef013f
 80014a0:	200002e0 	.word	0x200002e0
 80014a4:	ffff009f 	.word	0xffff009f
 80014a8:	00f00140 	.word	0x00f00140
 80014ac:	0802c704 	.word	0x0802c704
 80014b0:	0077009f 	.word	0x0077009f
 80014b4:	00f0013f 	.word	0x00f0013f
 80014b8:	0078009f 	.word	0x0078009f
 80014bc:	20000294 	.word	0x20000294
 80014c0:	08017afc 	.word	0x08017afc
 80014c4:	08013e0c 	.word	0x08013e0c
 80014c8:	2000032c 	.word	0x2000032c
 80014cc:	0800ceb8 	.word	0x0800ceb8
 80014d0:	00190032 	.word	0x00190032
 80014d4:	08013448 	.word	0x08013448
 80014d8:	20000150 	.word	0x20000150
 80014dc:	20000134 	.word	0x20000134
 80014e0:	20000004 	.word	0x20000004
 80014e4:	00cd00f3 	.word	0x00cd00f3
 80014e8:	08051f5c 	.word	0x08051f5c
 80014ec:	080070f4 	.word	0x080070f4
 80014f0:	2000013c 	.word	0x2000013c
 80014f4:	00db00f2 	.word	0x00db00f2
 80014f8:	2000039c 	.word	0x2000039c
 80014fc:	20000248 	.word	0x20000248
 8001500:	00aa00fa 	.word	0x00aa00fa
 8001504:	001e0104 	.word	0x001e0104
 8001508:	00640082 	.word	0x00640082
 800150c:	200001fc 	.word	0x200001fc

08001510 <OBJ_init_obstacleup>:
{
 8001510:	b510      	push	{r4, lr}
		obstacleup.image.image_array = (uint16_t*) obstacleup_img;
 8001512:	4a0b      	ldr	r2, [pc, #44]	@ (8001540 <OBJ_init_obstacleup+0x30>)
 8001514:	4c0b      	ldr	r4, [pc, #44]	@ (8001544 <OBJ_init_obstacleup+0x34>)
		obstacleup.image.size_x = 50;
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <OBJ_init_obstacleup+0x38>)
		GFX_init_location_restrictions (&obstacleup, &canvas.whole_area );
 8001518:	490c      	ldr	r1, [pc, #48]	@ (800154c <OBJ_init_obstacleup+0x3c>)
		obstacleup.image.size_x = 50;
 800151a:	e9c4 2300 	strd	r2, r3, [r4]
		GFX_init_location_restrictions (&obstacleup, &canvas.whole_area );
 800151e:	4620      	mov	r0, r4
		obstacleup.image.size = obstacleup.image.size_x * obstacleup.image.size_y;
 8001520:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001524:	60a3      	str	r3, [r4, #8]
		GFX_init_location_restrictions (&obstacleup, &canvas.whole_area );
 8001526:	f7ff fab9 	bl	8000a9c <GFX_init_location_restrictions>
		GFX_set_gfx_object_velocity(&obstacleup, 0, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	4611      	mov	r1, r2
 800152e:	4620      	mov	r0, r4
 8001530:	f7ff fb82 	bl	8000c38 <GFX_set_gfx_object_velocity>
		background.edge_behavior = EDGE_IGNORE;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <OBJ_init_obstacleup+0x40>)
 8001536:	2202      	movs	r2, #2
 8001538:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800153c:	bd10      	pop	{r4, pc}
 800153e:	bf00      	nop
 8001540:	080070f8 	.word	0x080070f8
 8001544:	200001b0 	.word	0x200001b0
 8001548:	00f00032 	.word	0x00f00032
 800154c:	20000378 	.word	0x20000378
 8001550:	200002e0 	.word	0x200002e0

08001554 <OBJ_set_score_text_value>:
{
 8001554:	b510      	push	{r4, lr}
	sprintf(str, "%5i", score);
 8001556:	4c04      	ldr	r4, [pc, #16]	@ (8001568 <OBJ_set_score_text_value+0x14>)
 8001558:	4904      	ldr	r1, [pc, #16]	@ (800156c <OBJ_set_score_text_value+0x18>)
{
 800155a:	4602      	mov	r2, r0
	sprintf(str, "%5i", score);
 800155c:	4620      	mov	r0, r4
 800155e:	f004 fd39 	bl	8005fd4 <siprintf>
	score_text.text = str;
 8001562:	4b03      	ldr	r3, [pc, #12]	@ (8001570 <OBJ_set_score_text_value+0x1c>)
 8001564:	601c      	str	r4, [r3, #0]
}
 8001566:	bd10      	pop	{r4, pc}
 8001568:	20000134 	.word	0x20000134
 800156c:	080070f4 	.word	0x080070f4
 8001570:	2000013c 	.word	0x2000013c

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b510      	push	{r4, lr}
 8001576:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001578:	2238      	movs	r2, #56	@ 0x38
 800157a:	2100      	movs	r1, #0
 800157c:	a806      	add	r0, sp, #24
 800157e:	f004 fe21 	bl	80061c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001582:	2000      	movs	r0, #0
 8001584:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8001588:	e9cd 0003 	strd	r0, r0, [sp, #12]
 800158c:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800158e:	f001 fe13 	bl	80031b8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001592:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001594:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001596:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001598:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
 800159c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 80015a0:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015a4:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a6:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a8:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015aa:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ae:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015b2:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b4:	f001 fe7a 	bl	80032ac <HAL_RCC_OscConfig>
 80015b8:	b108      	cbz	r0, 80015be <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ba:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015bc:	e7fe      	b.n	80015bc <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015be:	2104      	movs	r1, #4
 80015c0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015c4:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c8:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015cc:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015d2:	f002 f8e9 	bl	80037a8 <HAL_RCC_ClockConfig>
 80015d6:	b108      	cbz	r0, 80015dc <SystemClock_Config+0x68>
 80015d8:	b672      	cpsid	i
  while (1)
 80015da:	e7fe      	b.n	80015da <SystemClock_Config+0x66>
}
 80015dc:	b014      	add	sp, #80	@ 0x50
 80015de:	bd10      	pop	{r4, pc}

080015e0 <main>:
{
 80015e0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	2400      	movs	r4, #0
{
 80015e6:	b0b1      	sub	sp, #196	@ 0xc4
  HAL_Init();
 80015e8:	f000 fd8e 	bl	8002108 <HAL_Init>
  SystemClock_Config();
 80015ec:	f7ff ffc2 	bl	8001574 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 80015f4:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015f8:	4da5      	ldr	r5, [pc, #660]	@ (8001890 <main+0x2b0>)
 80015fa:	9420      	str	r4, [sp, #128]	@ 0x80
 80015fc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80015fe:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 80018ac <main+0x2cc>
 8001602:	4fa4      	ldr	r7, [pc, #656]	@ (8001894 <main+0x2b4>)
 8001604:	f043 0304 	orr.w	r3, r3, #4
 8001608:	64eb      	str	r3, [r5, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800160a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
 8001612:	9b07      	ldr	r3, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001614:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001616:	f043 0320 	orr.w	r3, r3, #32
 800161a:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800161c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800161e:	f003 0320 	and.w	r3, r3, #32
 8001622:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 8001624:	9b08      	ldr	r3, [sp, #32]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001626:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001628:	f043 0310 	orr.w	r3, r3, #16
 800162c:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800162e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001630:	f003 0310 	and.w	r3, r3, #16
 8001634:	9309      	str	r3, [sp, #36]	@ 0x24
  (void)tmpreg;
 8001636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001638:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800163a:	f043 0302 	orr.w	r3, r3, #2
 800163e:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001640:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	930a      	str	r3, [sp, #40]	@ 0x28
  (void)tmpreg;
 8001648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  SET_BIT(RCC->AHB2ENR, Periphs);
 800164a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001652:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 800165a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  SET_BIT(RCC->AHB2ENR, Periphs);
 800165c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800165e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001662:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001664:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800166a:	930c      	str	r3, [sp, #48]	@ 0x30
 800166c:	f04f 0908 	mov.w	r9, #8
 8001670:	2210      	movs	r2, #16
  (void)tmpreg;
 8001672:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001674:	f8c8 9028 	str.w	r9, [r8, #40]	@ 0x28
 8001678:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 800167c:	2220      	movs	r2, #32
 800167e:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 8001682:	4b85      	ldr	r3, [pc, #532]	@ (8001898 <main+0x2b8>)
 8001684:	4a85      	ldr	r2, [pc, #532]	@ (800189c <main+0x2bc>)
 8001686:	2601      	movs	r6, #1
 8001688:	f04f 0b04 	mov.w	fp, #4
 800168c:	f04f 0a02 	mov.w	sl, #2
 8001690:	2140      	movs	r1, #64	@ 0x40
 8001692:	62be      	str	r6, [r7, #40]	@ 0x28
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001694:	4638      	mov	r0, r7
 8001696:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
 800169a:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
 800169e:	f8c7 9028 	str.w	r9, [r7, #40]	@ 0x28
 80016a2:	f8c8 b028 	str.w	fp, [r8, #40]	@ 0x28
 80016a6:	f8c2 9028 	str.w	r9, [r2, #40]	@ 0x28
 80016aa:	6291      	str	r1, [r2, #40]	@ 0x28
 80016ac:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
 80016b0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80016b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80016b6:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80016b8:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ba:	f002 fe83 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80016be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c2:	a91b      	add	r1, sp, #108	@ 0x6c
 80016c4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80016c6:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80016c8:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80016ca:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016cc:	f002 fe7a 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80016d0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80016d6:	901b      	str	r0, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d8:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80016da:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80016dc:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016de:	f002 fe71 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016e2:	a91b      	add	r1, sp, #108	@ 0x6c
 80016e4:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016e6:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016ea:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016ee:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016f0:	f002 fe68 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80016f4:	2210      	movs	r2, #16
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016f6:	a91b      	add	r1, sp, #108	@ 0x6c
 80016f8:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016fa:	e9cd 261b 	strd	r2, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016fe:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001702:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001704:	f002 fe5e 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8001708:	2320      	movs	r3, #32
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800170a:	a91b      	add	r1, sp, #108	@ 0x6c
 800170c:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800170e:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001712:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001716:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001718:	f002 fe54 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171c:	a91b      	add	r1, sp, #108	@ 0x6c
 800171e:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001720:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001724:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001728:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172a:	f002 fe4b 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172e:	a91b      	add	r1, sp, #108	@ 0x6c
 8001730:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001732:	e9cd a61b 	strd	sl, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001736:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800173a:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173c:	f002 fe42 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001740:	a91b      	add	r1, sp, #108	@ 0x6c
 8001742:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001744:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001748:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800174c:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174e:	f002 fe39 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001752:	4638      	mov	r0, r7
 8001754:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001756:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800175a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800175e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001760:	f002 fe30 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001764:	a91b      	add	r1, sp, #108	@ 0x6c
 8001766:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001768:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800176c:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001770:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001772:	f002 fe27 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001776:	a91b      	add	r1, sp, #108	@ 0x6c
 8001778:	4849      	ldr	r0, [pc, #292]	@ (80018a0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800177a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800177c:	e9cd 641b 	strd	r6, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001780:	f002 fe20 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001784:	a91b      	add	r1, sp, #108	@ 0x6c
 8001786:	4846      	ldr	r0, [pc, #280]	@ (80018a0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001788:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800178a:	e9cd a41b 	strd	sl, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800178e:	f002 fe19 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001792:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001794:	a91b      	add	r1, sp, #108	@ 0x6c
 8001796:	4842      	ldr	r0, [pc, #264]	@ (80018a0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001798:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800179a:	e9cd 341b 	strd	r3, r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800179e:	f44f 7780 	mov.w	r7, #256	@ 0x100
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017a2:	f002 fe0f 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017a6:	a91b      	add	r1, sp, #108	@ 0x6c
 80017a8:	483d      	ldr	r0, [pc, #244]	@ (80018a0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017aa:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017ac:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80017ae:	971b      	str	r7, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017b0:	f002 fe08 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017b4:	a91b      	add	r1, sp, #108	@ 0x6c
 80017b6:	4839      	ldr	r0, [pc, #228]	@ (800189c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017b8:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017ba:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017be:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f002 fdff 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80017c6:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c8:	a91b      	add	r1, sp, #108	@ 0x6c
 80017ca:	4834      	ldr	r0, [pc, #208]	@ (800189c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017cc:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017ce:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017d2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d6:	f002 fdf5 	bl	80043c4 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017da:	4b2f      	ldr	r3, [pc, #188]	@ (8001898 <main+0x2b8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017dc:	961c      	str	r6, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017de:	4618      	mov	r0, r3
 80017e0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017e2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80017e6:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017ea:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ec:	f002 fdea 	bl	80043c4 <LL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017f0:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80017f2:	482c      	ldr	r0, [pc, #176]	@ (80018a4 <main+0x2c4>)
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017f4:	ea43 030b 	orr.w	r3, r3, fp
 80017f8:	64ab      	str	r3, [r5, #72]	@ 0x48
 80017fa:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80017fc:	ea03 030b 	and.w	r3, r3, fp
 8001800:	9305      	str	r3, [sp, #20]
 8001802:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001804:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8001806:	4333      	orrs	r3, r6
 8001808:	64ab      	str	r3, [r5, #72]	@ 0x48
 800180a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 800180c:	6044      	str	r4, [r0, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800180e:	4033      	ands	r3, r6
 8001810:	9306      	str	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8001812:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001816:	9b06      	ldr	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8001818:	61c4      	str	r4, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800181a:	2340      	movs	r3, #64	@ 0x40
 800181c:	e9c0 6302 	strd	r6, r3, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8001820:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001824:	6203      	str	r3, [r0, #32]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8001826:	2680      	movs	r6, #128	@ 0x80
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8001828:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <main+0x2c8>)
 800182a:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800182c:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8001830:	6106      	str	r6, [r0, #16]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8001832:	f001 fa81 	bl	8002d38 <HAL_DMA_Init>
 8001836:	b108      	cbz	r0, 800183c <main+0x25c>
 8001838:	b672      	cpsid	i
  while (1)
 800183a:	e7fe      	b.n	800183a <main+0x25a>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800183c:	4604      	mov	r4, r0
 800183e:	4602      	mov	r2, r0
 8001840:	4601      	mov	r1, r0
 8001842:	200b      	movs	r0, #11
 8001844:	f001 fa14 	bl	8002c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001848:	200b      	movs	r0, #11
 800184a:	f001 fa4d 	bl	8002ce8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800184e:	4622      	mov	r2, r4
 8001850:	4621      	mov	r1, r4
 8001852:	200c      	movs	r0, #12
 8001854:	f001 fa0c 	bl	8002c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001858:	200c      	movs	r0, #12
 800185a:	f001 fa45 	bl	8002ce8 <HAL_NVIC_EnableIRQ>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800185e:	4621      	mov	r1, r4
 8001860:	2220      	movs	r2, #32
 8001862:	a813      	add	r0, sp, #76	@ 0x4c
 8001864:	f004 fcae 	bl	80061c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001868:	4621      	mov	r1, r4
 800186a:	2250      	movs	r2, #80	@ 0x50
 800186c:	a81c      	add	r0, sp, #112	@ 0x70
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186e:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 8001872:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 8001876:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800187a:	f004 fca3 	bl	80061c4 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800187e:	a81b      	add	r0, sp, #108	@ 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001880:	f8cd b06c 	str.w	fp, [sp, #108]	@ 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001884:	f002 f894 	bl	80039b0 <HAL_RCCEx_PeriphCLKConfig>
 8001888:	4604      	mov	r4, r0
 800188a:	b188      	cbz	r0, 80018b0 <main+0x2d0>
 800188c:	b672      	cpsid	i
  while (1)
 800188e:	e7fe      	b.n	800188e <main+0x2ae>
 8001890:	40021000 	.word	0x40021000
 8001894:	48000800 	.word	0x48000800
 8001898:	48001000 	.word	0x48001000
 800189c:	48000c00 	.word	0x48000c00
 80018a0:	48001800 	.word	0x48001800
 80018a4:	20000400 	.word	0x20000400
 80018a8:	40020008 	.word	0x40020008
 80018ac:	48001400 	.word	0x48001400
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80018b0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80018b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b6:	65ab      	str	r3, [r5, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80018b8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80018ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018be:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80018c0:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018c2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018ca:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80018cc:	970d      	str	r7, [sp, #52]	@ 0x34
 80018ce:	f003 0302 	and.w	r3, r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018d2:	e9cd a00e 	strd	sl, r0, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018d6:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80018da:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80018dc:	2507      	movs	r5, #7
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018de:	a90d      	add	r1, sp, #52	@ 0x34
 80018e0:	48bf      	ldr	r0, [pc, #764]	@ (8001be0 <main+0x600>)
  (void)tmpreg;
 80018e2:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80018e4:	9512      	str	r5, [sp, #72]	@ 0x48
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e6:	f002 fd6d 	bl	80043c4 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80018ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	a90d      	add	r1, sp, #52	@ 0x34
 80018f0:	48bb      	ldr	r0, [pc, #748]	@ (8001be0 <main+0x600>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80018f2:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018f4:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018f8:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80018fc:	9512      	str	r5, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018fe:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001900:	f002 fd60 	bl	80043c4 <LL_GPIO_Init>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4bb7      	ldr	r3, [pc, #732]	@ (8001be4 <main+0x604>)
 8001906:	68db      	ldr	r3, [r3, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	4bb7      	ldr	r3, [pc, #732]	@ (8001be8 <main+0x608>)
 800190a:	f883 4327 	strb.w	r4, [r3, #807]	@ 0x327
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	605e      	str	r6, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 8001910:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001914:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  LL_USART_Init(USART3, &USART_InitStruct);
 8001918:	48b4      	ldr	r0, [pc, #720]	@ (8001bec <main+0x60c>)
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800191a:	230c      	movs	r3, #12
  LL_USART_Init(USART3, &USART_InitStruct);
 800191c:	a913      	add	r1, sp, #76	@ 0x4c
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800191e:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001922:	e9cd 4317 	strd	r4, r3, [sp, #92]	@ 0x5c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001926:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART3, &USART_InitStruct);
 800192a:	f003 f9dd 	bl	8004ce8 <LL_USART_Init>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800192e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001932:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8001936:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800193a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800193e:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8001942:	e840 3100 	strex	r1, r3, [r0]
 8001946:	2900      	cmp	r1, #0
 8001948:	d1f3      	bne.n	8001932 <main+0x352>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800194a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800194e:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8001952:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8001956:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800195a:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 800195e:	e840 3100 	strex	r1, r3, [r0]
 8001962:	460b      	mov	r3, r1
 8001964:	2900      	cmp	r1, #0
 8001966:	d1f2      	bne.n	800194e <main+0x36e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001968:	4aa0      	ldr	r2, [pc, #640]	@ (8001bec <main+0x60c>)
 800196a:	6811      	ldr	r1, [r2, #0]
 800196c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
 8001970:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8001972:	6891      	ldr	r1, [r2, #8]
 8001974:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8001978:	6091      	str	r1, [r2, #8]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800197a:	6851      	ldr	r1, [r2, #4]
 800197c:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8001980:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001982:	6891      	ldr	r1, [r2, #8]
 8001984:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 8001988:	6091      	str	r1, [r2, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800198a:	6811      	ldr	r1, [r2, #0]
 800198c:	f041 0101 	orr.w	r1, r1, #1
 8001990:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001992:	69d1      	ldr	r1, [r2, #28]
 8001994:	0288      	lsls	r0, r1, #10
 8001996:	d5fc      	bpl.n	8001992 <main+0x3b2>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001998:	69d1      	ldr	r1, [r2, #28]
 800199a:	0249      	lsls	r1, r1, #9
 800199c:	d5f9      	bpl.n	8001992 <main+0x3b2>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800199e:	2200      	movs	r2, #0
 80019a0:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
 80019a4:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
 80019a8:	921f      	str	r2, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019aa:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80019ae:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b2:	488c      	ldr	r0, [pc, #560]	@ (8001be4 <main+0x604>)
 80019b4:	6d91      	ldr	r1, [r2, #88]	@ 0x58
 80019b6:	f041 0110 	orr.w	r1, r1, #16
 80019ba:	6591      	str	r1, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80019bc:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80019be:	f002 0210 	and.w	r2, r2, #16
 80019c2:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80019c4:	9a02      	ldr	r2, [sp, #8]
 80019c6:	68c2      	ldr	r2, [r0, #12]
 80019c8:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019cc:	f1c2 0107 	rsb	r1, r2, #7
 80019d0:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	f102 0004 	add.w	r0, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d6:	bf28      	it	cs
 80019d8:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019da:	2806      	cmp	r0, #6
 80019dc:	bf88      	it	hi
 80019de:	1ed3      	subhi	r3, r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	408a      	lsls	r2, r1
 80019e6:	43d2      	mvns	r2, r2
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	4a7e      	ldr	r2, [pc, #504]	@ (8001be8 <main+0x608>)
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	f882 3336 	strb.w	r3, [r2, #822]	@ 0x336
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019fa:	6053      	str	r3, [r2, #4]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80019fc:	4d7c      	ldr	r5, [pc, #496]	@ (8001bf0 <main+0x610>)
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80019fe:	f8df 9204 	ldr.w	r9, [pc, #516]	@ 8001c04 <main+0x624>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a02:	4f7c      	ldr	r7, [pc, #496]	@ (8001bf4 <main+0x614>)
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001a04:	f8df a200 	ldr.w	sl, [pc, #512]	@ 8001c08 <main+0x628>
  TIM_InitStruct.Prescaler = 143;
 8001a08:	238f      	movs	r3, #143	@ 0x8f
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001a0a:	2400      	movs	r4, #0
  TIM_InitStruct.Prescaler = 143;
 8001a0c:	f8ad 306c 	strh.w	r3, [sp, #108]	@ 0x6c
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8001a10:	a91b      	add	r1, sp, #108	@ 0x6c
  TIM_InitStruct.Autoreload = 49999;
 8001a12:	f24c 334f 	movw	r3, #49999	@ 0xc34f
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8001a16:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 49999;
 8001a18:	e9cd 431c 	strd	r4, r3, [sp, #112]	@ 0x70
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8001a1c:	f002 ff44 	bl	80048a8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001a20:	682b      	ldr	r3, [r5, #0]
 8001a22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a26:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001a28:	686b      	ldr	r3, [r5, #4]
 8001a2a:	ea03 0309 	and.w	r3, r3, r9
 8001a2e:	606b      	str	r3, [r5, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001a30:	68ab      	ldr	r3, [r5, #8]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001a32:	2620      	movs	r6, #32
 8001a34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a38:	60ab      	str	r3, [r5, #8]
 8001a3a:	4632      	mov	r2, r6
 8001a3c:	4621      	mov	r1, r4
 8001a3e:	a81b      	add	r0, sp, #108	@ 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001a40:	f8ad 4046 	strh.w	r4, [sp, #70]	@ 0x46
 8001a44:	f8cd 4036 	str.w	r4, [sp, #54]	@ 0x36
 8001a48:	f8cd 403a 	str.w	r4, [sp, #58]	@ 0x3a
 8001a4c:	f8cd 403e 	str.w	r4, [sp, #62]	@ 0x3e
 8001a50:	f8cd 4042 	str.w	r4, [sp, #66]	@ 0x42
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001a54:	f004 fbb6 	bl	80061c4 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 8001a5c:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8001a60:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8001a64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a66:	f043 0304 	orr.w	r3, r3, #4
 8001a6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	9300      	str	r3, [sp, #0]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a74:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
  (void)tmpreg;
 8001a78:	9b00      	ldr	r3, [sp, #0]
  TIM_InitStruct.Prescaler = 1439;
 8001a7a:	f240 539f 	movw	r3, #1439	@ 0x59f
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a7e:	a90d      	add	r1, sp, #52	@ 0x34
  TIM_InitStruct.Prescaler = 1439;
 8001a80:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a84:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 99;
 8001a86:	2363      	movs	r3, #99	@ 0x63
 8001a88:	930f      	str	r3, [sp, #60]	@ 0x3c
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a8a:	f002 ff0d 	bl	80048a8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001a8e:	682b      	ldr	r3, [r5, #0]
 8001a90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a94:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001a96:	68ab      	ldr	r3, [r5, #8]
 8001a98:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001a9c:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001aa0:	f023 0307 	bic.w	r3, r3, #7
 8001aa4:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001aa6:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
 8001aaa:	f043 0308 	orr.w	r3, r3, #8
 8001aae:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001ab2:	aa1b      	add	r2, sp, #108	@ 0x6c
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001ab4:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001aba:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001abe:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001ac2:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001ac4:	f002 ff5c 	bl	8004980 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001ac8:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	4844      	ldr	r0, [pc, #272]	@ (8001be0 <main+0x600>)
 8001ace:	f023 0304 	bic.w	r3, r3, #4
 8001ad2:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001ad6:	686b      	ldr	r3, [r5, #4]
 8001ad8:	ea03 0309 	and.w	r3, r3, r9
 8001adc:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001ade:	68ab      	ldr	r3, [r5, #8]
 8001ae0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ae4:	60ab      	str	r3, [r5, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001af0:	9415      	str	r4, [sp, #84]	@ 0x54
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001af8:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001afa:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afc:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001afe:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  (void)tmpreg;
 8001b02:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001b04:	9313      	str	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b06:	9514      	str	r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001b08:	9518      	str	r5, [sp, #96]	@ 0x60
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0a:	f002 fc5b 	bl	80043c4 <LL_GPIO_Init>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001b0e:	483a      	ldr	r0, [pc, #232]	@ (8001bf8 <main+0x618>)
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001b10:	9422      	str	r4, [sp, #136]	@ 0x88
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001b12:	2310      	movs	r3, #16
 8001b14:	6143      	str	r3, [r0, #20]
  Timing.CLKDivision = 16;
 8001b16:	9320      	str	r3, [sp, #128]	@ 0x80
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001b18:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 8001b1c:	e9c0 3a00 	strd	r3, sl, [r0]
  Timing.AddressHoldTime = 15;
 8001b20:	230f      	movs	r3, #15
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001b22:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001b26:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001b2a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001b2e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001b32:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001b36:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001b3a:	6104      	str	r4, [r0, #16]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001b3c:	6204      	str	r4, [r0, #32]
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001b3e:	f880 4048 	strb.w	r4, [r0, #72]	@ 0x48
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b42:	4622      	mov	r2, r4
  Timing.AddressHoldTime = 15;
 8001b44:	931c      	str	r3, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 1;
 8001b46:	2401      	movs	r4, #1
  Timing.DataLatency = 17;
 8001b48:	2311      	movs	r3, #17
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001b4a:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b4e:	a91b      	add	r1, sp, #108	@ 0x6c
  Timing.DataLatency = 17;
 8001b50:	9321      	str	r3, [sp, #132]	@ 0x84
  Timing.DataHoldTime = 1;
 8001b52:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  Timing.AddressSetupTime = 1;
 8001b56:	941b      	str	r4, [sp, #108]	@ 0x6c
  Timing.BusTurnAroundDuration = 1;
 8001b58:	941f      	str	r4, [sp, #124]	@ 0x7c
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001b5a:	6247      	str	r7, [r0, #36]	@ 0x24
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b5c:	f002 f932 	bl	8003dc4 <HAL_SRAM_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	b108      	cbz	r0, 8001b68 <main+0x588>
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
  while (1)
 8001b66:	e7fe      	b.n	8001b66 <main+0x586>
  hspi1.Instance = SPI1;
 8001b68:	4824      	ldr	r0, [pc, #144]	@ (8001bfc <main+0x61c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b6a:	f8df e0a0 	ldr.w	lr, [pc, #160]	@ 8001c0c <main+0x62c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b6e:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b70:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b74:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b78:	e9c0 330c 	strd	r3, r3, [r0, #48]	@ 0x30
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b7c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b7e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001b82:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b86:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001b8a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b8c:	f44f 7900 	mov.w	r9, #512	@ 0x200
 8001b90:	2328      	movs	r3, #40	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b92:	f04f 0807 	mov.w	r8, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b96:	e9c0 9306 	strd	r9, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8001b9a:	f8c0 802c 	str.w	r8, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b9e:	f002 f893 	bl	8003cc8 <HAL_SPI_Init>
 8001ba2:	b9d8      	cbnz	r0, 8001bdc <main+0x5fc>
  htim1.Instance = TIM1;
 8001ba4:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8001c10 <main+0x630>
 8001ba8:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001baa:	9015      	str	r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bac:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
 8001bb0:	e9cd 001d 	strd	r0, r0, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb8:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 8001bbc:	e9c9 0004 	strd	r0, r0, [r9, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc0:	f8c9 0018 	str.w	r0, [r9, #24]
  htim1.Instance = TIM1;
 8001bc4:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bc8:	4648      	mov	r0, r9
  htim1.Init.Period = 65535;
 8001bca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bce:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bd2:	f002 f925 	bl	8003e20 <HAL_TIM_Base_Init>
 8001bd6:	b1e8      	cbz	r0, 8001c14 <main+0x634>
 8001bd8:	b672      	cpsid	i
  while (1)
 8001bda:	e7fe      	b.n	8001bda <main+0x5fa>
 8001bdc:	b672      	cpsid	i
 8001bde:	e7fe      	b.n	8001bde <main+0x5fe>
 8001be0:	48000400 	.word	0x48000400
 8001be4:	e000ed00 	.word	0xe000ed00
 8001be8:	e000e100 	.word	0xe000e100
 8001bec:	40004800 	.word	0x40004800
 8001bf0:	40001000 	.word	0x40001000
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	200003a8 	.word	0x200003a8
 8001bfc:	200004ac 	.word	0x200004ac
 8001c00:	40012c00 	.word	0x40012c00
 8001c04:	fdffff8f 	.word	0xfdffff8f
 8001c08:	a0000104 	.word	0xa0000104
 8001c0c:	40013000 	.word	0x40013000
 8001c10:	20000460 	.word	0x20000460
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c14:	a91b      	add	r1, sp, #108	@ 0x6c
 8001c16:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c18:	971b      	str	r7, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c1a:	f002 f9db 	bl	8003fd4 <HAL_TIM_ConfigClockSource>
 8001c1e:	b108      	cbz	r0, 8001c24 <main+0x644>
 8001c20:	b672      	cpsid	i
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <main+0x642>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c24:	e9cd 6013 	strd	r6, r0, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c28:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c2a:	a913      	add	r1, sp, #76	@ 0x4c
 8001c2c:	4648      	mov	r0, r9
 8001c2e:	f002 faab 	bl	8004188 <HAL_TIMEx_MasterConfigSynchronization>
 8001c32:	4607      	mov	r7, r0
 8001c34:	b108      	cbz	r0, 8001c3a <main+0x65a>
 8001c36:	b672      	cpsid	i
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <main+0x658>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c3a:	4601      	mov	r1, r0
 8001c3c:	4632      	mov	r2, r6
 8001c3e:	a81b      	add	r0, sp, #108	@ 0x6c
 8001c40:	f004 fac0 	bl	80061c4 <memset>
  hadc4.Instance = ADC4;
 8001c44:	4e28      	ldr	r6, [pc, #160]	@ (8001ce8 <main+0x708>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c46:	4929      	ldr	r1, [pc, #164]	@ (8001cec <main+0x70c>)
  hadc4.Init.NbrOfConversion = 2;
 8001c48:	6235      	str	r5, [r6, #32]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c4a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c4e:	e9c6 7404 	strd	r7, r4, [r6, #16]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c52:	e9c6 1300 	strd	r1, r3, [r6]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001c56:	f886 4038 	strb.w	r4, [r6, #56]	@ 0x38
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c5a:	f44f 65a4 	mov.w	r5, #1312	@ 0x520
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c5e:	2404      	movs	r4, #4
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001c64:	4630      	mov	r0, r6
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c66:	e9c6 7702 	strd	r7, r7, [r6, #8]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c6a:	e9c6 530b 	strd	r5, r3, [r6, #44]	@ 0x2c
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001c6e:	83b7      	strh	r7, [r6, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001c70:	f886 7024 	strb.w	r7, [r6, #36]	@ 0x24
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c74:	63f7      	str	r7, [r6, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001c76:	f886 7040 	strb.w	r7, [r6, #64]	@ 0x40
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c7a:	61b4      	str	r4, [r6, #24]
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001c7c:	f000 fa78 	bl	8002170 <HAL_ADC_Init>
 8001c80:	b108      	cbz	r0, 8001c86 <main+0x6a6>
 8001c82:	b672      	cpsid	i
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <main+0x6a4>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c86:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf0 <main+0x710>)
  sConfig.Offset = 0;
 8001c88:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c8a:	2306      	movs	r3, #6
 8001c8c:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c90:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001c92:	4b18      	ldr	r3, [pc, #96]	@ (8001cf4 <main+0x714>)
 8001c94:	931e      	str	r3, [sp, #120]	@ 0x78
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c96:	4630      	mov	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001c98:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c9c:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c9e:	f000 fbd3 	bl	8002448 <HAL_ADC_ConfigChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	b108      	cbz	r0, 8001caa <main+0x6ca>
 8001ca6:	b672      	cpsid	i
  while (1)
 8001ca8:	e7fe      	b.n	8001ca8 <main+0x6c8>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001caa:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001cac:	a91b      	add	r1, sp, #108	@ 0x6c
 8001cae:	4630      	mov	r0, r6
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cb0:	921c      	str	r2, [sp, #112]	@ 0x70
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cb2:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001cb4:	f000 fbc8 	bl	8002448 <HAL_ADC_ConfigChannel>
 8001cb8:	b108      	cbz	r0, 8001cbe <main+0x6de>
 8001cba:	b672      	cpsid	i
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <main+0x6dc>
  SCI_init();
 8001cbe:	f003 f92f 	bl	8004f20 <SCI_init>
  KBD_init();
 8001cc2:	f003 fa23 	bl	800510c <KBD_init>
  LED_init();
 8001cc6:	f003 f891 	bl	8004dec <LED_init>
  PSERV_init();
 8001cca:	f003 fc43 	bl	8005554 <PSERV_init>
  PSERV_enable();
 8001cce:	f003 fc4d 	bl	800556c <PSERV_enable>
  LCD_Init();
 8001cd2:	f003 faa5 	bl	8005220 <LCD_Init>
  LCD_uGUI_init();
 8001cd6:	f003 fad9 	bl	800528c <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 8001cda:	4649      	mov	r1, r9
 8001cdc:	4630      	mov	r0, r6
 8001cde:	f003 f9df 	bl	80050a0 <JOY_init>
    Game();
 8001ce2:	f7fe fea1 	bl	8000a28 <Game>
  while (1)
 8001ce6:	e7fc      	b.n	8001ce2 <main+0x702>
 8001ce8:	20000570 	.word	0x20000570
 8001cec:	50000500 	.word	0x50000500
 8001cf0:	10c00010 	.word	0x10c00010
 8001cf4:	407f0000 	.word	0x407f0000

08001cf8 <Error_Handler>:
 8001cf8:	b672      	cpsid	i
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <Error_Handler+0x2>

08001cfc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <HAL_MspInit+0x30>)
 8001cfe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d00:	f042 0201 	orr.w	r2, r2, #1
 8001d04:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d06:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8001d08:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0a:	f002 0201 	and.w	r2, r2, #1
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d12:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d14:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001d18:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d20:	9301      	str	r3, [sp, #4]
 8001d22:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d24:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d26:	f001 bab9 	b.w	800329c <HAL_PWREx_DisableUCPDDeadBattery>
 8001d2a:	bf00      	nop
 8001d2c:	40021000 	.word	0x40021000

08001d30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d30:	b570      	push	{r4, r5, r6, lr}
 8001d32:	4604      	mov	r4, r0
 8001d34:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d36:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d38:	2254      	movs	r2, #84	@ 0x54
 8001d3a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001d40:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001d44:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d46:	f004 fa3d 	bl	80061c4 <memset>
  if(hadc->Instance==ADC4)
 8001d4a:	4b27      	ldr	r3, [pc, #156]	@ (8001de8 <HAL_ADC_MspInit+0xb8>)
 8001d4c:	6822      	ldr	r2, [r4, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d001      	beq.n	8001d56 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC4_MspInit 1 */

  }

}
 8001d52:	b01c      	add	sp, #112	@ 0x70
 8001d54:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001d56:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001d5a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d5e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001d60:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001d62:	9319      	str	r3, [sp, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d64:	f001 fe24 	bl	80039b0 <HAL_RCCEx_PeriphCLKConfig>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d137      	bne.n	8001ddc <HAL_ADC_MspInit+0xac>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <HAL_ADC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6e:	4820      	ldr	r0, [pc, #128]	@ (8001df0 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d70:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    hdma_adc4.Instance = DMA1_Channel2;
 8001d72:	4d20      	ldr	r5, [pc, #128]	@ (8001df4 <HAL_ADC_MspInit+0xc4>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d78:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d7c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001d80:	9200      	str	r2, [sp, #0]
 8001d82:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d86:	f042 0202 	orr.w	r2, r2, #2
 8001d8a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d96:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001d9a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da6:	f001 f8ff 	bl	8002fa8 <HAL_GPIO_Init>
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001daa:	4a13      	ldr	r2, [pc, #76]	@ (8001df8 <HAL_ADC_MspInit+0xc8>)
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001dac:	622e      	str	r6, [r5, #32]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001dae:	2326      	movs	r3, #38	@ 0x26
 8001db0:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001db4:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001db6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dba:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001dbe:	4628      	mov	r0, r5
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001dc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dc4:	2320      	movs	r3, #32
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dc6:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001dca:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001dce:	f000 ffb3 	bl	8002d38 <HAL_DMA_Init>
 8001dd2:	b930      	cbnz	r0, 8001de2 <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8001dd4:	6565      	str	r5, [r4, #84]	@ 0x54
 8001dd6:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8001dd8:	b01c      	add	sp, #112	@ 0x70
 8001dda:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001ddc:	f7ff ff8c 	bl	8001cf8 <Error_Handler>
 8001de0:	e7c4      	b.n	8001d6c <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8001de2:	f7ff ff89 	bl	8001cf8 <Error_Handler>
 8001de6:	e7f5      	b.n	8001dd4 <HAL_ADC_MspInit+0xa4>
 8001de8:	50000500 	.word	0x50000500
 8001dec:	40021000 	.word	0x40021000
 8001df0:	48000400 	.word	0x48000400
 8001df4:	20000510 	.word	0x20000510
 8001df8:	4002001c 	.word	0x4002001c
 8001dfc:	00000000 	.word	0x00000000

08001e00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e00:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 8001e02:	4a1b      	ldr	r2, [pc, #108]	@ (8001e70 <HAL_SPI_MspInit+0x70>)
 8001e04:	6801      	ldr	r1, [r0, #0]
{
 8001e06:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 8001e0a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001e10:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001e14:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 8001e16:	d002      	beq.n	8001e1e <HAL_SPI_MspInit+0x1e>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e18:	b009      	add	sp, #36	@ 0x24
 8001e1a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001e22:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001e26:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001e68 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e2c:	4811      	ldr	r0, [pc, #68]	@ (8001e74 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001e32:	661a      	str	r2, [r3, #96]	@ 0x60
 8001e34:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e36:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001e3a:	9200      	str	r2, [sp, #0]
 8001e3c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e44:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e4c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e4e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e50:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001e52:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e56:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e58:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e5a:	f001 f8a5 	bl	8002fa8 <HAL_GPIO_Init>
}
 8001e5e:	b009      	add	sp, #36	@ 0x24
 8001e60:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e64:	f3af 8000 	nop.w
 8001e68:	0000001c 	.word	0x0000001c
 8001e6c:	00000002 	.word	0x00000002
 8001e70:	40013000 	.word	0x40013000
 8001e74:	48001800 	.word	0x48001800

08001e78 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8001e78:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <HAL_TIM_Base_MspInit+0x28>)
 8001e7a:	6802      	ldr	r2, [r0, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d000      	beq.n	8001e82 <HAL_TIM_Base_MspInit+0xa>
 8001e80:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e82:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 8001e86:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e8e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001e9a:	b002      	add	sp, #8
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40012c00 	.word	0x40012c00

08001ea4 <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <HAL_SRAM_MspInit+0x74>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001ea8:	b089      	sub	sp, #36	@ 0x24
  if (FMC_Initialized) {
 8001eaa:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001eac:	2200      	movs	r2, #0
 8001eae:	9204      	str	r2, [sp, #16]
  if (FMC_Initialized) {
 8001eb0:	bb7c      	cbnz	r4, 8001f12 <HAL_SRAM_MspInit+0x6e>
  __HAL_RCC_FMC_CLK_ENABLE();
 8001eb2:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8001eb6:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  FMC_Initialized = 1;
 8001eba:	2101      	movs	r1, #1
 8001ebc:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 8001ebe:	6d13      	ldr	r3, [r2, #80]	@ 0x50
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ec0:	4816      	ldr	r0, [pc, #88]	@ (8001f1c <HAL_SRAM_MspInit+0x78>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8001ec2:	430b      	orrs	r3, r1
 8001ec4:	6513      	str	r3, [r2, #80]	@ 0x50
 8001ec6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8001ec8:	400b      	ands	r3, r1
 8001eca:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ecc:	2603      	movs	r6, #3
 8001ece:	250c      	movs	r5, #12
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ed0:	f64f 7280 	movw	r2, #65408	@ 0xff80
  __HAL_RCC_FMC_CLK_ENABLE();
 8001ed4:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ed6:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ed8:	2302      	movs	r3, #2
 8001eda:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ede:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ee4:	f001 f860 	bl	8002fa8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eec:	480c      	ldr	r0, [pc, #48]	@ (8001f20 <HAL_SRAM_MspInit+0x7c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001eee:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef0:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	e9cd 3702 	strd	r3, r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef6:	e9cd 4604 	strd	r4, r6, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001efa:	f001 f855 	bl	8002fa8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001efe:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f00:	4808      	ldr	r0, [pc, #32]	@ (8001f24 <HAL_SRAM_MspInit+0x80>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f04:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f06:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f0a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f0c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f0e:	f001 f84b 	bl	8002fa8 <HAL_GPIO_Init>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f12:	b009      	add	sp, #36	@ 0x24
 8001f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200005dc 	.word	0x200005dc
 8001f1c:	48001000 	.word	0x48001000
 8001f20:	48000c00 	.word	0x48000c00
 8001f24:	48001800 	.word	0x48001800

08001f28 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f28:	e7fe      	b.n	8001f28 <NMI_Handler>
 8001f2a:	bf00      	nop

08001f2c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <HardFault_Handler>
 8001f2e:	bf00      	nop

08001f30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f30:	e7fe      	b.n	8001f30 <MemManage_Handler>
 8001f32:	bf00      	nop

08001f34 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f34:	e7fe      	b.n	8001f34 <BusFault_Handler>
 8001f36:	bf00      	nop

08001f38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <UsageFault_Handler>
 8001f3a:	bf00      	nop

08001f3c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop

08001f40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop

08001f44 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop

08001f48 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f48:	f000 b8ee 	b.w	8002128 <HAL_IncTick>

08001f4c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8001f4c:	4801      	ldr	r0, [pc, #4]	@ (8001f54 <DMA1_Channel1_IRQHandler+0x8>)
 8001f4e:	f000 bfdd 	b.w	8002f0c <HAL_DMA_IRQHandler>
 8001f52:	bf00      	nop
 8001f54:	20000400 	.word	0x20000400

08001f58 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8001f58:	4801      	ldr	r0, [pc, #4]	@ (8001f60 <DMA1_Channel2_IRQHandler+0x8>)
 8001f5a:	f000 bfd7 	b.w	8002f0c <HAL_DMA_IRQHandler>
 8001f5e:	bf00      	nop
 8001f60:	20000510 	.word	0x20000510

08001f64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001f64:	b508      	push	{r3, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <USART3_IRQHandler+0x30>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	0690      	lsls	r0, r2, #26
 8001f6c:	d502      	bpl.n	8001f74 <USART3_IRQHandler+0x10>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001f6e:	69db      	ldr	r3, [r3, #28]
 8001f70:	0699      	lsls	r1, r3, #26
 8001f72:	d40b      	bmi.n	8001f8c <USART3_IRQHandler+0x28>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8001f74:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <USART3_IRQHandler+0x30>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	0612      	lsls	r2, r2, #24
 8001f7a:	d506      	bpl.n	8001f8a <USART3_IRQHandler+0x26>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	061b      	lsls	r3, r3, #24
 8001f80:	d503      	bpl.n	8001f8a <USART3_IRQHandler+0x26>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SCI_transmit_char_Callback();
 8001f86:	f003 b81d 	b.w	8004fc4 <SCI_transmit_char_Callback>
}
 8001f8a:	bd08      	pop	{r3, pc}
				SCI_receive_char_Callback();
 8001f8c:	f003 f80e 	bl	8004fac <SCI_receive_char_Callback>
 8001f90:	e7f0      	b.n	8001f74 <USART3_IRQHandler+0x10>
 8001f92:	bf00      	nop
 8001f94:	40004800 	.word	0x40004800

08001f98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f98:	b510      	push	{r4, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8001f9a:	4c06      	ldr	r4, [pc, #24]	@ (8001fb4 <TIM6_DAC_IRQHandler+0x1c>)
 8001f9c:	68e3      	ldr	r3, [r4, #12]
 8001f9e:	07da      	lsls	r2, r3, #31
 8001fa0:	d507      	bpl.n	8001fb2 <TIM6_DAC_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001fa2:	6923      	ldr	r3, [r4, #16]
 8001fa4:	07db      	lsls	r3, r3, #31
 8001fa6:	d504      	bpl.n	8001fb2 <TIM6_DAC_IRQHandler+0x1a>

	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
		{
			PSERV_run_services_Callback();
 8001fa8:	f003 faea 	bl	8005580 <PSERV_run_services_Callback>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001fac:	f06f 0301 	mvn.w	r3, #1
 8001fb0:	6123      	str	r3, [r4, #16]

  /* USER CODE END TIM6_DAC_IRQn 0 */
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fb2:	bd10      	pop	{r4, pc}
 8001fb4:	40001000 	.word	0x40001000

08001fb8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001fb8:	2001      	movs	r0, #1
 8001fba:	4770      	bx	lr

08001fbc <_kill>:

int _kill(int pid, int sig)
{
 8001fbc:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001fbe:	f004 f98d 	bl	80062dc <__errno>
 8001fc2:	2316      	movs	r3, #22
 8001fc4:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001fca:	bd08      	pop	{r3, pc}

08001fcc <_exit>:

void _exit (int status)
{
 8001fcc:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001fce:	f004 f985 	bl	80062dc <__errno>
 8001fd2:	2316      	movs	r3, #22
 8001fd4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001fd6:	e7fe      	b.n	8001fd6 <_exit+0xa>

08001fd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fd8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fda:	1e16      	subs	r6, r2, #0
 8001fdc:	dd07      	ble.n	8001fee <_read+0x16>
 8001fde:	460c      	mov	r4, r1
 8001fe0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8001fe2:	f3af 8000 	nop.w
 8001fe6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fea:	42a5      	cmp	r5, r4
 8001fec:	d1f9      	bne.n	8001fe2 <_read+0xa>
	}

return len;
}
 8001fee:	4630      	mov	r0, r6
 8001ff0:	bd70      	pop	{r4, r5, r6, pc}
 8001ff2:	bf00      	nop

08001ff4 <_close>:
}

int _close(int file)
{
	return -1;
}
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop

08001ffc <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001ffc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002000:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002002:	2000      	movs	r0, #0
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop

08002008 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002008:	2001      	movs	r0, #1
 800200a:	4770      	bx	lr

0800200c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800200c:	2000      	movs	r0, #0
 800200e:	4770      	bx	lr

08002010 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002010:	490c      	ldr	r1, [pc, #48]	@ (8002044 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002012:	4a0d      	ldr	r2, [pc, #52]	@ (8002048 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002014:	680b      	ldr	r3, [r1, #0]
{
 8002016:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002018:	4c0c      	ldr	r4, [pc, #48]	@ (800204c <_sbrk+0x3c>)
 800201a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800201c:	b12b      	cbz	r3, 800202a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800201e:	4418      	add	r0, r3
 8002020:	4290      	cmp	r0, r2
 8002022:	d807      	bhi.n	8002034 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002024:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002026:	4618      	mov	r0, r3
 8002028:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <_sbrk+0x40>)
 800202c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800202e:	4418      	add	r0, r3
 8002030:	4290      	cmp	r0, r2
 8002032:	d9f7      	bls.n	8002024 <_sbrk+0x14>
    errno = ENOMEM;
 8002034:	f004 f952 	bl	80062dc <__errno>
 8002038:	230c      	movs	r3, #12
 800203a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800203c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002040:	4618      	mov	r0, r3
 8002042:	bd10      	pop	{r4, pc}
 8002044:	200005e0 	.word	0x200005e0
 8002048:	20020000 	.word	0x20020000
 800204c:	00000400 	.word	0x00000400
 8002050:	20000d28 	.word	0x20000d28

08002054 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002054:	4a03      	ldr	r2, [pc, #12]	@ (8002064 <SystemInit+0x10>)
 8002056:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800205a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800205e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002062:	4770      	bx	lr
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002068:	480d      	ldr	r0, [pc, #52]	@ (80020a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800206a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800206c:	f7ff fff2 	bl	8002054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002070:	480c      	ldr	r0, [pc, #48]	@ (80020a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002072:	490d      	ldr	r1, [pc, #52]	@ (80020a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002074:	4a0d      	ldr	r2, [pc, #52]	@ (80020ac <LoopForever+0xe>)
  movs r3, #0
 8002076:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002078:	e002      	b.n	8002080 <LoopCopyDataInit>

0800207a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800207a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800207c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800207e:	3304      	adds	r3, #4

08002080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002084:	d3f9      	bcc.n	800207a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002086:	4a0a      	ldr	r2, [pc, #40]	@ (80020b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002088:	4c0a      	ldr	r4, [pc, #40]	@ (80020b4 <LoopForever+0x16>)
  movs r3, #0
 800208a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800208c:	e001      	b.n	8002092 <LoopFillZerobss>

0800208e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800208e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002090:	3204      	adds	r2, #4

08002092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002094:	d3fb      	bcc.n	800208e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002096:	f004 f927 	bl	80062e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800209a:	f7ff faa1 	bl	80015e0 <main>

0800209e <LoopForever>:

LoopForever:
    b LoopForever
 800209e:	e7fe      	b.n	800209e <LoopForever>
  ldr   r0, =_estack
 80020a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80020ac:	08052c68 	.word	0x08052c68
  ldr r2, =_sbss
 80020b0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80020b4:	20000d28 	.word	0x20000d28

080020b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020b8:	e7fe      	b.n	80020b8 <ADC1_2_IRQHandler>
	...

080020bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020bc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80020be:	4b0f      	ldr	r3, [pc, #60]	@ (80020fc <HAL_InitTick+0x40>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	b90b      	cbnz	r3, 80020c8 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80020c4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80020c6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020c8:	490d      	ldr	r1, [pc, #52]	@ (8002100 <HAL_InitTick+0x44>)
 80020ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020ce:	4605      	mov	r5, r0
 80020d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d4:	6808      	ldr	r0, [r1, #0]
 80020d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80020da:	f000 fe13 	bl	8002d04 <HAL_SYSTICK_Config>
 80020de:	4604      	mov	r4, r0
 80020e0:	2800      	cmp	r0, #0
 80020e2:	d1ef      	bne.n	80020c4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020e4:	2d0f      	cmp	r5, #15
 80020e6:	d8ed      	bhi.n	80020c4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e8:	4602      	mov	r2, r0
 80020ea:	4629      	mov	r1, r5
 80020ec:	f04f 30ff 	mov.w	r0, #4294967295
 80020f0:	f000 fdbe 	bl	8002c70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020f4:	4b03      	ldr	r3, [pc, #12]	@ (8002104 <HAL_InitTick+0x48>)
 80020f6:	4620      	mov	r0, r4
 80020f8:	601d      	str	r5, [r3, #0]
}
 80020fa:	bd38      	pop	{r3, r4, r5, pc}
 80020fc:	20000010 	.word	0x20000010
 8002100:	2000000c 	.word	0x2000000c
 8002104:	20000014 	.word	0x20000014

08002108 <HAL_Init>:
{
 8002108:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800210a:	2003      	movs	r0, #3
 800210c:	f000 fd9e 	bl	8002c4c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002110:	200e      	movs	r0, #14
 8002112:	f7ff ffd3 	bl	80020bc <HAL_InitTick>
 8002116:	b110      	cbz	r0, 800211e <HAL_Init+0x16>
    status = HAL_ERROR;
 8002118:	2401      	movs	r4, #1
}
 800211a:	4620      	mov	r0, r4
 800211c:	bd10      	pop	{r4, pc}
 800211e:	4604      	mov	r4, r0
    HAL_MspInit();
 8002120:	f7ff fdec 	bl	8001cfc <HAL_MspInit>
}
 8002124:	4620      	mov	r0, r4
 8002126:	bd10      	pop	{r4, pc}

08002128 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002128:	4a03      	ldr	r2, [pc, #12]	@ (8002138 <HAL_IncTick+0x10>)
 800212a:	4904      	ldr	r1, [pc, #16]	@ (800213c <HAL_IncTick+0x14>)
 800212c:	6813      	ldr	r3, [r2, #0]
 800212e:	6809      	ldr	r1, [r1, #0]
 8002130:	440b      	add	r3, r1
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	200005e4 	.word	0x200005e4
 800213c:	20000010 	.word	0x20000010

08002140 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002140:	4b01      	ldr	r3, [pc, #4]	@ (8002148 <HAL_GetTick+0x8>)
 8002142:	6818      	ldr	r0, [r3, #0]
}
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	200005e4 	.word	0x200005e4

0800214c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800214c:	b538      	push	{r3, r4, r5, lr}
 800214e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff fff6 	bl	8002140 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002154:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002156:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002158:	d002      	beq.n	8002160 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <HAL_Delay+0x20>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002160:	f7ff ffee 	bl	8002140 <HAL_GetTick>
 8002164:	1b40      	subs	r0, r0, r5
 8002166:	42a0      	cmp	r0, r4
 8002168:	d3fa      	bcc.n	8002160 <HAL_Delay+0x14>
  {
  }
}
 800216a:	bd38      	pop	{r3, r4, r5, pc}
 800216c:	20000010 	.word	0x20000010

08002170 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002170:	b530      	push	{r4, r5, lr}
 8002172:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002174:	2300      	movs	r3, #0
 8002176:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002178:	2800      	cmp	r0, #0
 800217a:	d05c      	beq.n	8002236 <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800217c:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 800217e:	4604      	mov	r4, r0
 8002180:	2d00      	cmp	r5, #0
 8002182:	f000 80cc 	beq.w	800231e <HAL_ADC_Init+0x1ae>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002186:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002188:	6893      	ldr	r3, [r2, #8]
 800218a:	009d      	lsls	r5, r3, #2
 800218c:	d505      	bpl.n	800219a <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800218e:	6893      	ldr	r3, [r2, #8]
 8002190:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002194:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002198:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800219a:	6893      	ldr	r3, [r2, #8]
 800219c:	00d8      	lsls	r0, r3, #3
 800219e:	d419      	bmi.n	80021d4 <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a0:	4b78      	ldr	r3, [pc, #480]	@ (8002384 <HAL_ADC_Init+0x214>)
 80021a2:	4879      	ldr	r0, [pc, #484]	@ (8002388 <HAL_ADC_Init+0x218>)
 80021a4:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80021a6:	6891      	ldr	r1, [r2, #8]
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	fba0 0303 	umull	r0, r3, r0, r3
 80021ae:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80021b2:	099b      	lsrs	r3, r3, #6
 80021b4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80021b8:	3301      	adds	r3, #1
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80021c0:	6091      	str	r1, [r2, #8]
 80021c2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80021c4:	9b01      	ldr	r3, [sp, #4]
 80021c6:	b12b      	cbz	r3, 80021d4 <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 80021c8:	9b01      	ldr	r3, [sp, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80021ce:	9b01      	ldr	r3, [sp, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1f9      	bne.n	80021c8 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021d4:	6893      	ldr	r3, [r2, #8]
 80021d6:	00d9      	lsls	r1, r3, #3
 80021d8:	d430      	bmi.n	800223c <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021da:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021dc:	f043 0310 	orr.w	r3, r3, #16
 80021e0:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e2:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80021e4:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e6:	4303      	orrs	r3, r0
 80021e8:	6623      	str	r3, [r4, #96]	@ 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021ea:	6893      	ldr	r3, [r2, #8]
 80021ec:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021f2:	d11c      	bne.n	800222e <HAL_ADC_Init+0xbe>
 80021f4:	06db      	lsls	r3, r3, #27
 80021f6:	d41a      	bmi.n	800222e <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021fa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80021fe:	f043 0302 	orr.w	r3, r3, #2
 8002202:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002204:	6893      	ldr	r3, [r2, #8]
 8002206:	07dd      	lsls	r5, r3, #31
 8002208:	d432      	bmi.n	8002270 <HAL_ADC_Init+0x100>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800220a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800220e:	d017      	beq.n	8002240 <HAL_ADC_Init+0xd0>
 8002210:	4b5e      	ldr	r3, [pc, #376]	@ (800238c <HAL_ADC_Init+0x21c>)
 8002212:	429a      	cmp	r2, r3
 8002214:	d014      	beq.n	8002240 <HAL_ADC_Init+0xd0>
 8002216:	495e      	ldr	r1, [pc, #376]	@ (8002390 <HAL_ADC_Init+0x220>)
 8002218:	4b5e      	ldr	r3, [pc, #376]	@ (8002394 <HAL_ADC_Init+0x224>)
 800221a:	6889      	ldr	r1, [r1, #8]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	430b      	orrs	r3, r1
 8002220:	495d      	ldr	r1, [pc, #372]	@ (8002398 <HAL_ADC_Init+0x228>)
 8002222:	6889      	ldr	r1, [r1, #8]
 8002224:	430b      	orrs	r3, r1
 8002226:	07d9      	lsls	r1, r3, #31
 8002228:	d422      	bmi.n	8002270 <HAL_ADC_Init+0x100>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800222a:	495c      	ldr	r1, [pc, #368]	@ (800239c <HAL_ADC_Init+0x22c>)
 800222c:	e01a      	b.n	8002264 <HAL_ADC_Init+0xf4>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800222e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002230:	f043 0310 	orr.w	r3, r3, #16
 8002234:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8002236:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002238:	b003      	add	sp, #12
 800223a:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800223c:	2000      	movs	r0, #0
 800223e:	e7d4      	b.n	80021ea <HAL_ADC_Init+0x7a>
 8002240:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8002244:	4b51      	ldr	r3, [pc, #324]	@ (800238c <HAL_ADC_Init+0x21c>)
 8002246:	688d      	ldr	r5, [r1, #8]
 8002248:	6899      	ldr	r1, [r3, #8]
 800224a:	07c9      	lsls	r1, r1, #31
 800224c:	d410      	bmi.n	8002270 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800224e:	07ed      	lsls	r5, r5, #31
 8002250:	d40e      	bmi.n	8002270 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002252:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002256:	f000 8092 	beq.w	800237e <HAL_ADC_Init+0x20e>
 800225a:	4950      	ldr	r1, [pc, #320]	@ (800239c <HAL_ADC_Init+0x22c>)
 800225c:	4d50      	ldr	r5, [pc, #320]	@ (80023a0 <HAL_ADC_Init+0x230>)
 800225e:	429a      	cmp	r2, r3
 8002260:	bf08      	it	eq
 8002262:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002264:	688b      	ldr	r3, [r1, #8]
 8002266:	6865      	ldr	r5, [r4, #4]
 8002268:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800226c:	432b      	orrs	r3, r5
 800226e:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8002270:	68e5      	ldr	r5, [r4, #12]
 8002272:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002274:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8002278:	432b      	orrs	r3, r5
 800227a:	68a5      	ldr	r5, [r4, #8]
 800227c:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800227e:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002280:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8002282:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002286:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800228a:	d04e      	beq.n	800232a <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800228e:	b121      	cbz	r1, 800229a <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8002290:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002292:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002296:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002298:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800229a:	68d5      	ldr	r5, [r2, #12]
 800229c:	4941      	ldr	r1, [pc, #260]	@ (80023a4 <HAL_ADC_Init+0x234>)
 800229e:	4029      	ands	r1, r5
 80022a0:	4319      	orrs	r1, r3
 80022a2:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80022a4:	6913      	ldr	r3, [r2, #16]
 80022a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80022a8:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80022ac:	430b      	orrs	r3, r1
 80022ae:	6113      	str	r3, [r2, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022b0:	6893      	ldr	r3, [r2, #8]
 80022b2:	071b      	lsls	r3, r3, #28
 80022b4:	d424      	bmi.n	8002300 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022b6:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022b8:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022bc:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022be:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022c2:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022c4:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022c8:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022cc:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 80022ce:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022d0:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022d2:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80022d4:	2900      	cmp	r1, #0
 80022d6:	d035      	beq.n	8002344 <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022dc:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80022de:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80022e2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022e6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022ea:	430b      	orrs	r3, r1
 80022ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80022f0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d031      	beq.n	800235c <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022f8:	6913      	ldr	r3, [r2, #16]
 80022fa:	f023 0301 	bic.w	r3, r3, #1
 80022fe:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002300:	6963      	ldr	r3, [r4, #20]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d016      	beq.n	8002334 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002306:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002308:	f023 030f 	bic.w	r3, r3, #15
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800230e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002310:	f023 0303 	bic.w	r3, r3, #3
 8002314:	f043 0301 	orr.w	r3, r3, #1
 8002318:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 800231a:	b003      	add	sp, #12
 800231c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800231e:	f7ff fd07 	bl	8001d30 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002322:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8002324:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8002328:	e72d      	b.n	8002186 <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800232a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800232c:	3901      	subs	r1, #1
 800232e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002332:	e7ab      	b.n	800228c <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002334:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002336:	6a23      	ldr	r3, [r4, #32]
 8002338:	f021 010f 	bic.w	r1, r1, #15
 800233c:	3b01      	subs	r3, #1
 800233e:	430b      	orrs	r3, r1
 8002340:	6313      	str	r3, [r2, #48]	@ 0x30
 8002342:	e7e4      	b.n	800230e <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002348:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800234a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800234e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002352:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002356:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800235a:	e7c9      	b.n	80022f0 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 800235c:	6911      	ldr	r1, [r2, #16]
 800235e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002360:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002362:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8002366:	f021 0104 	bic.w	r1, r1, #4
 800236a:	432b      	orrs	r3, r5
 800236c:	430b      	orrs	r3, r1
 800236e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002370:	430b      	orrs	r3, r1
 8002372:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002374:	430b      	orrs	r3, r1
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6113      	str	r3, [r2, #16]
 800237c:	e7c0      	b.n	8002300 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800237e:	4908      	ldr	r1, [pc, #32]	@ (80023a0 <HAL_ADC_Init+0x230>)
 8002380:	e770      	b.n	8002264 <HAL_ADC_Init+0xf4>
 8002382:	bf00      	nop
 8002384:	2000000c 	.word	0x2000000c
 8002388:	053e2d63 	.word	0x053e2d63
 800238c:	50000100 	.word	0x50000100
 8002390:	50000400 	.word	0x50000400
 8002394:	50000500 	.word	0x50000500
 8002398:	50000600 	.word	0x50000600
 800239c:	50000700 	.word	0x50000700
 80023a0:	50000300 	.word	0x50000300
 80023a4:	fff04007 	.word	0xfff04007

080023a8 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop

080023ac <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop

080023b0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80023b0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023b2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80023b4:	f7ff fffa 	bl	80023ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023b8:	bd08      	pop	{r3, pc}
 80023ba:	bf00      	nop

080023bc <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop

080023c0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023c0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80023c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023c4:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 80023c8:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80023cc:	d11d      	bne.n	800240a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80023ce:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80023d6:	680a      	ldr	r2, [r1, #0]
 80023d8:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80023dc:	68ca      	ldr	r2, [r1, #12]
 80023de:	d01b      	beq.n	8002418 <ADC_DMAConvCplt+0x58>
 80023e0:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80023e4:	d10d      	bne.n	8002402 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80023e6:	68ca      	ldr	r2, [r1, #12]
 80023e8:	0494      	lsls	r4, r2, #18
 80023ea:	d40a      	bmi.n	8002402 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023f2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f6:	04d1      	lsls	r1, r2, #19
 80023f8:	d403      	bmi.n	8002402 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023fc:	f042 0201 	orr.w	r2, r2, #1
 8002400:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ffd0 	bl	80023a8 <HAL_ADC_ConvCpltCallback>
}
 8002408:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800240a:	06d2      	lsls	r2, r2, #27
 800240c:	d40a      	bmi.n	8002424 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800240e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002416:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002418:	0790      	lsls	r0, r2, #30
 800241a:	d5e7      	bpl.n	80023ec <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ffc3 	bl	80023a8 <HAL_ADC_ConvCpltCallback>
 8002422:	e7f1      	b.n	8002408 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff ffc9 	bl	80023bc <HAL_ADC_ErrorCallback>
}
 800242a:	bd10      	pop	{r4, pc}

0800242c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800242c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 800242e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002430:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8002432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002436:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002438:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800243a:	f043 0304 	orr.w	r3, r3, #4
 800243e:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002440:	f7ff ffbc 	bl	80023bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002444:	bd08      	pop	{r3, pc}
 8002446:	bf00      	nop

08002448 <HAL_ADC_ConfigChannel>:
{
 8002448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 800244c:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8002450:	b082      	sub	sp, #8
 8002452:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002454:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002456:	f04f 0000 	mov.w	r0, #0
 800245a:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800245c:	f000 811e 	beq.w	800269c <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002460:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002462:	2001      	movs	r0, #1
 8002464:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002468:	6894      	ldr	r4, [r2, #8]
 800246a:	0764      	lsls	r4, r4, #29
 800246c:	d467      	bmi.n	800253e <HAL_ADC_ConfigChannel+0xf6>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800246e:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002470:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8002474:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002478:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 800247c:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800247e:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8002482:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002486:	f854 500e 	ldr.w	r5, [r4, lr]
 800248a:	261f      	movs	r6, #31
 800248c:	fa00 f00c 	lsl.w	r0, r0, ip
 8002490:	fa06 fc0c 	lsl.w	ip, r6, ip
 8002494:	ea25 0c0c 	bic.w	ip, r5, ip
 8002498:	ea40 000c 	orr.w	r0, r0, ip
 800249c:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024a0:	6890      	ldr	r0, [r2, #8]
 80024a2:	0747      	lsls	r7, r0, #29
 80024a4:	d555      	bpl.n	8002552 <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024a6:	6890      	ldr	r0, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80024a8:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024aa:	6894      	ldr	r4, [r2, #8]
 80024ac:	07e5      	lsls	r5, r4, #31
 80024ae:	d412      	bmi.n	80024d6 <HAL_ADC_ConfigChannel+0x8e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80024b0:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80024b2:	4cba      	ldr	r4, [pc, #744]	@ (800279c <HAL_ADC_ConfigChannel+0x354>)
 80024b4:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 80024b8:	f006 0718 	and.w	r7, r6, #24
 80024bc:	40fc      	lsrs	r4, r7
 80024be:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80024c2:	4004      	ands	r4, r0
 80024c4:	ea25 0507 	bic.w	r5, r5, r7
 80024c8:	432c      	orrs	r4, r5
 80024ca:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024ce:	4cb4      	ldr	r4, [pc, #720]	@ (80027a0 <HAL_ADC_ConfigChannel+0x358>)
 80024d0:	42a6      	cmp	r6, r4
 80024d2:	f000 8090 	beq.w	80025f6 <HAL_ADC_ConfigChannel+0x1ae>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80024d6:	49b3      	ldr	r1, [pc, #716]	@ (80027a4 <HAL_ADC_ConfigChannel+0x35c>)
 80024d8:	4208      	tst	r0, r1
 80024da:	d02e      	beq.n	800253a <HAL_ADC_ConfigChannel+0xf2>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024dc:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80024e0:	f000 80da 	beq.w	8002698 <HAL_ADC_ConfigChannel+0x250>
 80024e4:	4db0      	ldr	r5, [pc, #704]	@ (80027a8 <HAL_ADC_ConfigChannel+0x360>)
 80024e6:	49b1      	ldr	r1, [pc, #708]	@ (80027ac <HAL_ADC_ConfigChannel+0x364>)
 80024e8:	4cb1      	ldr	r4, [pc, #708]	@ (80027b0 <HAL_ADC_ConfigChannel+0x368>)
 80024ea:	42aa      	cmp	r2, r5
 80024ec:	bf08      	it	eq
 80024ee:	4621      	moveq	r1, r4
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80024f0:	4cb0      	ldr	r4, [pc, #704]	@ (80027b4 <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024f2:	6889      	ldr	r1, [r1, #8]
 80024f4:	42a0      	cmp	r0, r4
 80024f6:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 80024fa:	f000 80d3 	beq.w	80026a4 <HAL_ADC_ConfigChannel+0x25c>
 80024fe:	4cae      	ldr	r4, [pc, #696]	@ (80027b8 <HAL_ADC_ConfigChannel+0x370>)
 8002500:	42a0      	cmp	r0, r4
 8002502:	f000 80cf 	beq.w	80026a4 <HAL_ADC_ConfigChannel+0x25c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002506:	4cad      	ldr	r4, [pc, #692]	@ (80027bc <HAL_ADC_ConfigChannel+0x374>)
 8002508:	42a0      	cmp	r0, r4
 800250a:	f000 80f4 	beq.w	80026f6 <HAL_ADC_ConfigChannel+0x2ae>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800250e:	4cac      	ldr	r4, [pc, #688]	@ (80027c0 <HAL_ADC_ConfigChannel+0x378>)
 8002510:	42a0      	cmp	r0, r4
 8002512:	d112      	bne.n	800253a <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002514:	0249      	lsls	r1, r1, #9
 8002516:	d410      	bmi.n	800253a <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002518:	49a3      	ldr	r1, [pc, #652]	@ (80027a8 <HAL_ADC_ConfigChannel+0x360>)
 800251a:	428a      	cmp	r2, r1
 800251c:	d00d      	beq.n	800253a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800251e:	48a4      	ldr	r0, [pc, #656]	@ (80027b0 <HAL_ADC_ConfigChannel+0x368>)
 8002520:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 8002524:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002528:	bf08      	it	eq
 800252a:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800252c:	688a      	ldr	r2, [r1, #8]
 800252e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002532:	432a      	orrs	r2, r5
 8002534:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002538:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800253a:	2000      	movs	r0, #0
 800253c:	e003      	b.n	8002546 <HAL_ADC_ConfigChannel+0xfe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800253e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002540:	f042 0220 	orr.w	r2, r2, #32
 8002544:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800254c:	b002      	add	sp, #8
 800254e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002552:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002554:	6808      	ldr	r0, [r1, #0]
 8002556:	0726      	lsls	r6, r4, #28
 8002558:	d4a7      	bmi.n	80024aa <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800255a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 800255c:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8002560:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002562:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8002564:	40b4      	lsls	r4, r6
 8002566:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800256a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800256e:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002572:	f102 0714 	add.w	r7, r2, #20
 8002576:	f000 812d 	beq.w	80027d4 <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 800257a:	40b5      	lsls	r5, r6
 800257c:	583e      	ldr	r6, [r7, r0]
 800257e:	4034      	ands	r4, r6
 8002580:	432c      	orrs	r4, r5
 8002582:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002584:	6950      	ldr	r0, [r2, #20]
 8002586:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800258a:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800258c:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002590:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002592:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002594:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002596:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800259a:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800259c:	f000 80d6 	beq.w	800274c <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025a0:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80025a4:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 80025a6:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80025aa:	40b5      	lsls	r5, r6
 80025ac:	4e85      	ldr	r6, [pc, #532]	@ (80027c4 <HAL_ADC_ConfigChannel+0x37c>)
 80025ae:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80025b2:	ea0c 0606 	and.w	r6, ip, r6
 80025b6:	4306      	orrs	r6, r0
 80025b8:	4335      	orrs	r5, r6
 80025ba:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 80025be:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025c2:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80025c4:	698e      	ldr	r6, [r1, #24]
 80025c6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80025ca:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80025ce:	4330      	orrs	r0, r6
 80025d0:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025d4:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80025d6:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80025d8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80025dc:	f1a5 0501 	sub.w	r5, r5, #1
 80025e0:	fab5 f585 	clz	r5, r5
 80025e4:	096d      	lsrs	r5, r5, #5
 80025e6:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 80025ea:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 80025ee:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80025f2:	6808      	ldr	r0, [r1, #0]
}
 80025f4:	e759      	b.n	80024aa <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025f6:	2f00      	cmp	r7, #0
 80025f8:	f000 8092 	beq.w	8002720 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002600:	2c00      	cmp	r4, #0
 8002602:	f000 80ef 	beq.w	80027e4 <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 8002606:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260a:	3401      	adds	r4, #1
 800260c:	f004 041f 	and.w	r4, r4, #31
 8002610:	2c09      	cmp	r4, #9
 8002612:	f240 80e7 	bls.w	80027e4 <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002616:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800261a:	2c00      	cmp	r4, #0
 800261c:	f000 8186 	beq.w	800292c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002620:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002624:	3401      	adds	r4, #1
 8002626:	06a4      	lsls	r4, r4, #26
 8002628:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002630:	2d00      	cmp	r5, #0
 8002632:	f000 8180 	beq.w	8002936 <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 8002636:	fab5 f585 	clz	r5, r5
 800263a:	3501      	adds	r5, #1
 800263c:	f005 051f 	and.w	r5, r5, #31
 8002640:	2601      	movs	r6, #1
 8002642:	fa06 f505 	lsl.w	r5, r6, r5
 8002646:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002648:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800264c:	2800      	cmp	r0, #0
 800264e:	f000 8170 	beq.w	8002932 <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 8002652:	fab0 f080 	clz	r0, r0
 8002656:	1c45      	adds	r5, r0, #1
 8002658:	f005 051f 	and.w	r5, r5, #31
 800265c:	2003      	movs	r0, #3
 800265e:	f06f 061d 	mvn.w	r6, #29
 8002662:	fb10 6005 	smlabb	r0, r0, r5, r6
 8002666:	0500      	lsls	r0, r0, #20
 8002668:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800266c:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800266e:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8002670:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002672:	f005 0504 	and.w	r5, r5, #4
 8002676:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800267a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800267e:	fa04 f700 	lsl.w	r7, r4, r0
 8002682:	f04f 0c07 	mov.w	ip, #7
 8002686:	5974      	ldr	r4, [r6, r5]
 8002688:	fa0c f000 	lsl.w	r0, ip, r0
 800268c:	ea24 0000 	bic.w	r0, r4, r0
 8002690:	4338      	orrs	r0, r7
 8002692:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002694:	6808      	ldr	r0, [r1, #0]
}
 8002696:	e71e      	b.n	80024d6 <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002698:	4945      	ldr	r1, [pc, #276]	@ (80027b0 <HAL_ADC_ConfigChannel+0x368>)
 800269a:	e729      	b.n	80024f0 <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 800269c:	2002      	movs	r0, #2
}
 800269e:	b002      	add	sp, #8
 80026a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026a4:	020c      	lsls	r4, r1, #8
 80026a6:	f53f af48 	bmi.w	800253a <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026aa:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80026ae:	d04b      	beq.n	8002748 <HAL_ADC_ConfigChannel+0x300>
 80026b0:	4945      	ldr	r1, [pc, #276]	@ (80027c8 <HAL_ADC_ConfigChannel+0x380>)
 80026b2:	428a      	cmp	r2, r1
 80026b4:	f47f af41 	bne.w	800253a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026b8:	483c      	ldr	r0, [pc, #240]	@ (80027ac <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026ba:	4a44      	ldr	r2, [pc, #272]	@ (80027cc <HAL_ADC_ConfigChannel+0x384>)
 80026bc:	4c44      	ldr	r4, [pc, #272]	@ (80027d0 <HAL_ADC_ConfigChannel+0x388>)
 80026be:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80026c0:	6881      	ldr	r1, [r0, #8]
 80026c2:	0992      	lsrs	r2, r2, #6
 80026c4:	fba4 4202 	umull	r4, r2, r4, r2
 80026c8:	0992      	lsrs	r2, r2, #6
 80026ca:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80026ce:	3201      	adds	r2, #1
 80026d0:	4329      	orrs	r1, r5
 80026d2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80026dc:	6081      	str	r1, [r0, #8]
 80026de:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80026e0:	9a01      	ldr	r2, [sp, #4]
 80026e2:	2a00      	cmp	r2, #0
 80026e4:	f43f af29 	beq.w	800253a <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 80026e8:	9a01      	ldr	r2, [sp, #4]
 80026ea:	3a01      	subs	r2, #1
 80026ec:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80026ee:	9a01      	ldr	r2, [sp, #4]
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d1f9      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x2a0>
 80026f4:	e721      	b.n	800253a <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026f6:	01c8      	lsls	r0, r1, #7
 80026f8:	f53f af1f 	bmi.w	800253a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026fc:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002700:	f000 810a 	beq.w	8002918 <HAL_ADC_ConfigChannel+0x4d0>
 8002704:	4c28      	ldr	r4, [pc, #160]	@ (80027a8 <HAL_ADC_ConfigChannel+0x360>)
 8002706:	4929      	ldr	r1, [pc, #164]	@ (80027ac <HAL_ADC_ConfigChannel+0x364>)
 8002708:	4829      	ldr	r0, [pc, #164]	@ (80027b0 <HAL_ADC_ConfigChannel+0x368>)
 800270a:	42a2      	cmp	r2, r4
 800270c:	bf08      	it	eq
 800270e:	4601      	moveq	r1, r0
 8002710:	688a      	ldr	r2, [r1, #8]
 8002712:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002716:	432a      	orrs	r2, r5
 8002718:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800271c:	608a      	str	r2, [r1, #8]
}
 800271e:	e70c      	b.n	800253a <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002720:	0e80      	lsrs	r0, r0, #26
 8002722:	3001      	adds	r0, #1
 8002724:	f000 051f 	and.w	r5, r0, #31
 8002728:	2401      	movs	r4, #1
 800272a:	0680      	lsls	r0, r0, #26
 800272c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002730:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002732:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002734:	ea44 0400 	orr.w	r4, r4, r0
 8002738:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800273c:	d977      	bls.n	800282e <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800273e:	381e      	subs	r0, #30
 8002740:	0500      	lsls	r0, r0, #20
 8002742:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8002746:	e791      	b.n	800266c <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002748:	4819      	ldr	r0, [pc, #100]	@ (80027b0 <HAL_ADC_ConfigChannel+0x368>)
 800274a:	e7b6      	b.n	80026ba <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800274c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 800274e:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002750:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002754:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002758:	2e00      	cmp	r6, #0
 800275a:	d16a      	bne.n	8002832 <HAL_ADC_ConfigChannel+0x3ea>
 800275c:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002760:	4285      	cmp	r5, r0
 8002762:	f000 8097 	beq.w	8002894 <HAL_ADC_ConfigChannel+0x44c>
 8002766:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002768:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800276a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800276e:	4285      	cmp	r5, r0
 8002770:	f000 80a2 	beq.w	80028b8 <HAL_ADC_ConfigChannel+0x470>
 8002774:	68a5      	ldr	r5, [r4, #8]
 8002776:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002778:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800277c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8002780:	4285      	cmp	r5, r0
 8002782:	f000 80ae 	beq.w	80028e2 <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002786:	68e5      	ldr	r5, [r4, #12]
 8002788:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800278a:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800278e:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8002792:	42a0      	cmp	r0, r4
 8002794:	f000 80ba 	beq.w	800290c <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002798:	4660      	mov	r0, ip
 800279a:	e686      	b.n	80024aa <HAL_ADC_ConfigChannel+0x62>
 800279c:	0007ffff 	.word	0x0007ffff
 80027a0:	407f0000 	.word	0x407f0000
 80027a4:	80080000 	.word	0x80080000
 80027a8:	50000100 	.word	0x50000100
 80027ac:	50000700 	.word	0x50000700
 80027b0:	50000300 	.word	0x50000300
 80027b4:	c3210000 	.word	0xc3210000
 80027b8:	90c00010 	.word	0x90c00010
 80027bc:	c7520000 	.word	0xc7520000
 80027c0:	cb840000 	.word	0xcb840000
 80027c4:	03fff000 	.word	0x03fff000
 80027c8:	50000600 	.word	0x50000600
 80027cc:	2000000c 	.word	0x2000000c
 80027d0:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 80027d4:	583d      	ldr	r5, [r7, r0]
 80027d6:	402c      	ands	r4, r5
 80027d8:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027da:	6950      	ldr	r0, [r2, #20]
 80027dc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80027e0:	6150      	str	r0, [r2, #20]
}
 80027e2:	e6d3      	b.n	800258c <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80027e8:	2c00      	cmp	r4, #0
 80027ea:	f000 8099 	beq.w	8002920 <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 80027ee:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027f2:	3401      	adds	r4, #1
 80027f4:	06a4      	lsls	r4, r4, #26
 80027f6:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80027fe:	2d00      	cmp	r5, #0
 8002800:	f000 808c 	beq.w	800291c <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 8002804:	fab5 f585 	clz	r5, r5
 8002808:	3501      	adds	r5, #1
 800280a:	f005 051f 	and.w	r5, r5, #31
 800280e:	2601      	movs	r6, #1
 8002810:	fa06 f505 	lsl.w	r5, r6, r5
 8002814:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800281a:	2800      	cmp	r0, #0
 800281c:	f000 8083 	beq.w	8002926 <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 8002820:	fab0 f080 	clz	r0, r0
 8002824:	3001      	adds	r0, #1
 8002826:	f000 001f 	and.w	r0, r0, #31
 800282a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800282e:	0500      	lsls	r0, r0, #20
 8002830:	e71c      	b.n	800266c <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8002836:	b11e      	cbz	r6, 8002840 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8002838:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800283c:	42b5      	cmp	r5, r6
 800283e:	d029      	beq.n	8002894 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002840:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002842:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002844:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800284c:	f104 0708 	add.w	r7, r4, #8
 8002850:	46be      	mov	lr, r7
  if (value == 0U)
 8002852:	b11e      	cbz	r6, 800285c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002854:	fab6 f686 	clz	r6, r6
 8002858:	42ae      	cmp	r6, r5
 800285a:	d02f      	beq.n	80028bc <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800285c:	68a5      	ldr	r5, [r4, #8]
 800285e:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002860:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002868:	f104 060c 	add.w	r6, r4, #12
 800286c:	46b0      	mov	r8, r6
  if (value == 0U)
 800286e:	f1be 0f00 	cmp.w	lr, #0
 8002872:	d003      	beq.n	800287c <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 8002874:	fabe fe8e 	clz	lr, lr
 8002878:	45ae      	cmp	lr, r5
 800287a:	d034      	beq.n	80028e6 <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800287c:	68e5      	ldr	r5, [r4, #12]
 800287e:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002880:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002884:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8002888:	2d00      	cmp	r5, #0
 800288a:	f43f ae0e 	beq.w	80024aa <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 800288e:	fab5 f085 	clz	r0, r5
 8002892:	e77e      	b.n	8002792 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 8002894:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8002896:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800289a:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800289c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028a0:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80028a2:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80028a4:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028a8:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028ac:	4660      	mov	r0, ip
 80028ae:	2e00      	cmp	r6, #0
 80028b0:	d1ca      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x400>
 80028b2:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80028b6:	e75a      	b.n	800276e <HAL_ADC_ConfigChannel+0x326>
 80028b8:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 80028bc:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80028be:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80028c2:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c4:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028c8:	68a0      	ldr	r0, [r4, #8]
 80028ca:	68a5      	ldr	r5, [r4, #8]
 80028cc:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028d0:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028d2:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028d6:	4660      	mov	r0, ip
 80028d8:	2e00      	cmp	r6, #0
 80028da:	d1c3      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x41c>
 80028dc:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80028e0:	e74e      	b.n	8002780 <HAL_ADC_ConfigChannel+0x338>
 80028e2:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80028e6:	6838      	ldr	r0, [r7, #0]
 80028e8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80028ec:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028ee:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028f2:	68e0      	ldr	r0, [r4, #12]
 80028f4:	68e4      	ldr	r4, [r4, #12]
 80028f6:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028fa:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028fc:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002900:	4660      	mov	r0, ip
 8002902:	2d00      	cmp	r5, #0
 8002904:	d1be      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x43c>
 8002906:	f3cc 6084 	ubfx	r0, ip, #26, #5
 800290a:	e742      	b.n	8002792 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 800290c:	6830      	ldr	r0, [r6, #0]
 800290e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002912:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002914:	6808      	ldr	r0, [r1, #0]
}
 8002916:	e5c8      	b.n	80024aa <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002918:	4908      	ldr	r1, [pc, #32]	@ (800293c <HAL_ADC_ConfigChannel+0x4f4>)
 800291a:	e6f9      	b.n	8002710 <HAL_ADC_ConfigChannel+0x2c8>
 800291c:	2502      	movs	r5, #2
 800291e:	e779      	b.n	8002814 <HAL_ADC_ConfigChannel+0x3cc>
 8002920:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8002924:	e769      	b.n	80027fa <HAL_ADC_ConfigChannel+0x3b2>
 8002926:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800292a:	e69f      	b.n	800266c <HAL_ADC_ConfigChannel+0x224>
 800292c:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8002930:	e67c      	b.n	800262c <HAL_ADC_ConfigChannel+0x1e4>
 8002932:	4803      	ldr	r0, [pc, #12]	@ (8002940 <HAL_ADC_ConfigChannel+0x4f8>)
 8002934:	e69a      	b.n	800266c <HAL_ADC_ConfigChannel+0x224>
 8002936:	2502      	movs	r5, #2
 8002938:	e685      	b.n	8002646 <HAL_ADC_ConfigChannel+0x1fe>
 800293a:	bf00      	nop
 800293c:	50000300 	.word	0x50000300
 8002940:	fe500000 	.word	0xfe500000

08002944 <ADC_Enable>:
{
 8002944:	b570      	push	{r4, r5, r6, lr}
 8002946:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8002948:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800294a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 800294c:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	07d2      	lsls	r2, r2, #31
 8002952:	d434      	bmi.n	80029be <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	4a2d      	ldr	r2, [pc, #180]	@ (8002a0c <ADC_Enable+0xc8>)
 8002958:	4211      	tst	r1, r2
 800295a:	4604      	mov	r4, r0
 800295c:	d132      	bne.n	80029c4 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002964:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002968:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800296c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002970:	609a      	str	r2, [r3, #8]
 8002972:	d048      	beq.n	8002a06 <ADC_Enable+0xc2>
 8002974:	4826      	ldr	r0, [pc, #152]	@ (8002a10 <ADC_Enable+0xcc>)
 8002976:	4a27      	ldr	r2, [pc, #156]	@ (8002a14 <ADC_Enable+0xd0>)
 8002978:	4927      	ldr	r1, [pc, #156]	@ (8002a18 <ADC_Enable+0xd4>)
 800297a:	4283      	cmp	r3, r0
 800297c:	bf08      	it	eq
 800297e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002980:	6893      	ldr	r3, [r2, #8]
 8002982:	021b      	lsls	r3, r3, #8
 8002984:	d429      	bmi.n	80029da <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 8002986:	f7ff fbdb 	bl	8002140 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800298a:	6823      	ldr	r3, [r4, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8002990:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002992:	d414      	bmi.n	80029be <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 8002994:	4e21      	ldr	r6, [pc, #132]	@ (8002a1c <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	07d0      	lsls	r0, r2, #31
 800299a:	d404      	bmi.n	80029a6 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	4032      	ands	r2, r6
 80029a0:	f042 0201 	orr.w	r2, r2, #1
 80029a4:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029a6:	f7ff fbcb 	bl	8002140 <HAL_GetTick>
 80029aa:	1b43      	subs	r3, r0, r5
 80029ac:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029ae:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029b0:	d902      	bls.n	80029b8 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	07d1      	lsls	r1, r2, #31
 80029b6:	d505      	bpl.n	80029c4 <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	07d2      	lsls	r2, r2, #31
 80029bc:	d5eb      	bpl.n	8002996 <ADC_Enable+0x52>
  return HAL_OK;
 80029be:	2000      	movs	r0, #0
}
 80029c0:	b002      	add	sp, #8
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80029c6:	f043 0310 	orr.w	r3, r3, #16
 80029ca:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029cc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 80029ce:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d0:	f043 0301 	orr.w	r3, r3, #1
 80029d4:	6623      	str	r3, [r4, #96]	@ 0x60
}
 80029d6:	b002      	add	sp, #8
 80029d8:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029da:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <ADC_Enable+0xdc>)
 80029dc:	4a11      	ldr	r2, [pc, #68]	@ (8002a24 <ADC_Enable+0xe0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	099b      	lsrs	r3, r3, #6
 80029e2:	fba2 2303 	umull	r2, r3, r2, r3
 80029e6:	099b      	lsrs	r3, r3, #6
 80029e8:	3301      	adds	r3, #1
 80029ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80029f2:	9b01      	ldr	r3, [sp, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0c6      	beq.n	8002986 <ADC_Enable+0x42>
        wait_loop_index--;
 80029f8:	9b01      	ldr	r3, [sp, #4]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80029fe:	9b01      	ldr	r3, [sp, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f9      	bne.n	80029f8 <ADC_Enable+0xb4>
 8002a04:	e7bf      	b.n	8002986 <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a06:	4a04      	ldr	r2, [pc, #16]	@ (8002a18 <ADC_Enable+0xd4>)
 8002a08:	e7ba      	b.n	8002980 <ADC_Enable+0x3c>
 8002a0a:	bf00      	nop
 8002a0c:	8000003f 	.word	0x8000003f
 8002a10:	50000100 	.word	0x50000100
 8002a14:	50000700 	.word	0x50000700
 8002a18:	50000300 	.word	0x50000300
 8002a1c:	7fffffc0 	.word	0x7fffffc0
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	053e2d63 	.word	0x053e2d63

08002a28 <HAL_ADC_Start_DMA>:
{
 8002a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a2c:	6805      	ldr	r5, [r0, #0]
 8002a2e:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 8002a32:	4604      	mov	r4, r0
 8002a34:	460e      	mov	r6, r1
 8002a36:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a38:	d022      	beq.n	8002a80 <HAL_ADC_Start_DMA+0x58>
 8002a3a:	4a39      	ldr	r2, [pc, #228]	@ (8002b20 <HAL_ADC_Start_DMA+0xf8>)
 8002a3c:	4839      	ldr	r0, [pc, #228]	@ (8002b24 <HAL_ADC_Start_DMA+0xfc>)
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b28 <HAL_ADC_Start_DMA+0x100>)
 8002a40:	4295      	cmp	r5, r2
 8002a42:	bf08      	it	eq
 8002a44:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a46:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a48:	68ab      	ldr	r3, [r5, #8]
 8002a4a:	075b      	lsls	r3, r3, #29
 8002a4c:	d415      	bmi.n	8002a7a <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 8002a4e:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d011      	beq.n	8002a7a <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002a56:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8002a58:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002a5a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a5c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8002a60:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002a64:	d00e      	beq.n	8002a84 <HAL_ADC_Start_DMA+0x5c>
 8002a66:	f240 2321 	movw	r3, #545	@ 0x221
 8002a6a:	fa23 f308 	lsr.w	r3, r3, r8
 8002a6e:	4003      	ands	r3, r0
 8002a70:	d108      	bne.n	8002a84 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8002a72:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8002a7a:	2002      	movs	r0, #2
}
 8002a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a80:	4829      	ldr	r0, [pc, #164]	@ (8002b28 <HAL_ADC_Start_DMA+0x100>)
 8002a82:	e7e0      	b.n	8002a46 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8002a84:	4620      	mov	r0, r4
 8002a86:	f7ff ff5d 	bl	8002944 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002a8a:	2800      	cmp	r0, #0
 8002a8c:	d13f      	bne.n	8002b0e <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8002a8e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a90:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002a92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a96:	f023 0301 	bic.w	r3, r3, #1
 8002a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a9e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b20 <HAL_ADC_Start_DMA+0xf8>)
 8002aa2:	4299      	cmp	r1, r3
 8002aa4:	d038      	beq.n	8002b18 <HAL_ADC_Start_DMA+0xf0>
 8002aa6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002aaa:	4299      	cmp	r1, r3
 8002aac:	d034      	beq.n	8002b18 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002aae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002ab0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ab4:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002ab6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ab8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002aba:	4d1d      	ldr	r5, [pc, #116]	@ (8002b30 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002abc:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ac0:	bf1c      	itt	ne
 8002ac2:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 8002ac4:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8002ac8:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002aca:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002acc:	4d19      	ldr	r5, [pc, #100]	@ (8002b34 <HAL_ADC_Start_DMA+0x10c>)
 8002ace:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ad0:	4d19      	ldr	r5, [pc, #100]	@ (8002b38 <HAL_ADC_Start_DMA+0x110>)
 8002ad2:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ad4:	251c      	movs	r5, #28
 8002ad6:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8002ad8:	2500      	movs	r5, #0
 8002ada:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ade:	684d      	ldr	r5, [r1, #4]
 8002ae0:	f045 0510 	orr.w	r5, r5, #16
 8002ae4:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ae6:	68cd      	ldr	r5, [r1, #12]
 8002ae8:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002aec:	463b      	mov	r3, r7
 8002aee:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002af0:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002af2:	3140      	adds	r1, #64	@ 0x40
 8002af4:	f000 f9b2 	bl	8002e5c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002af8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002afa:	6893      	ldr	r3, [r2, #8]
 8002afc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b04:	f043 0304 	orr.w	r3, r3, #4
 8002b08:	6093      	str	r3, [r2, #8]
}
 8002b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b18:	f1b8 0f00 	cmp.w	r8, #0
 8002b1c:	d1cb      	bne.n	8002ab6 <HAL_ADC_Start_DMA+0x8e>
 8002b1e:	e7c6      	b.n	8002aae <HAL_ADC_Start_DMA+0x86>
 8002b20:	50000100 	.word	0x50000100
 8002b24:	50000700 	.word	0x50000700
 8002b28:	50000300 	.word	0x50000300
 8002b2c:	50000600 	.word	0x50000600
 8002b30:	080023c1 	.word	0x080023c1
 8002b34:	080023b1 	.word	0x080023b1
 8002b38:	0800242d 	.word	0x0800242d

08002b3c <ADC_Disable>:
{
 8002b3c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002b3e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	0795      	lsls	r5, r2, #30
 8002b44:	d502      	bpl.n	8002b4c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b46:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002b48:	2000      	movs	r0, #0
}
 8002b4a:	bd38      	pop	{r3, r4, r5, pc}
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	07d4      	lsls	r4, r2, #31
 8002b50:	d5fa      	bpl.n	8002b48 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	f002 020d 	and.w	r2, r2, #13
 8002b58:	2a01      	cmp	r2, #1
 8002b5a:	4604      	mov	r4, r0
 8002b5c:	d009      	beq.n	8002b72 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b5e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002b60:	f043 0310 	orr.w	r3, r3, #16
 8002b64:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b66:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8002b6e:	2001      	movs	r0, #1
}
 8002b70:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b78:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b7c:	2103      	movs	r1, #3
 8002b7e:	f042 0202 	orr.w	r2, r2, #2
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8002b86:	f7ff fadb 	bl	8002140 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8002b90:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b92:	d403      	bmi.n	8002b9c <ADC_Disable+0x60>
 8002b94:	e7d8      	b.n	8002b48 <ADC_Disable+0xc>
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	07db      	lsls	r3, r3, #31
 8002b9a:	d5d5      	bpl.n	8002b48 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b9c:	f7ff fad0 	bl	8002140 <HAL_GetTick>
 8002ba0:	1b40      	subs	r0, r0, r5
 8002ba2:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ba4:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ba6:	d9f6      	bls.n	8002b96 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	07d2      	lsls	r2, r2, #31
 8002bac:	d5f3      	bpl.n	8002b96 <ADC_Disable+0x5a>
 8002bae:	e7d6      	b.n	8002b5e <ADC_Disable+0x22>

08002bb0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002bb0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb2:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8002bb6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002bb8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002bba:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002bbc:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002bbe:	d03f      	beq.n	8002c40 <HAL_ADCEx_Calibration_Start+0x90>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bc6:	4604      	mov	r4, r0
 8002bc8:	460d      	mov	r5, r1
 8002bca:	f7ff ffb7 	bl	8002b3c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bce:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
  if (tmp_hal_status == HAL_OK)
 8002bd0:	b9e8      	cbnz	r0, 8002c0e <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8002bd2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bd6:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002bda:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8002bdc:	f043 0302 	orr.w	r3, r3, #2
 8002be0:	65e3      	str	r3, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 8002be2:	6893      	ldr	r3, [r2, #8]
 8002be4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002be8:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8002bec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002bf6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002bf8:	6893      	ldr	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002bfa:	4913      	ldr	r1, [pc, #76]	@ (8002c48 <HAL_ADCEx_Calibration_Start+0x98>)
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	db0e      	blt.n	8002c1e <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c00:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002c02:	f023 0303 	bic.w	r3, r3, #3
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002c0c:	e002      	b.n	8002c14 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0e:	f043 0310 	orr.w	r3, r3, #16
 8002c12:	65e3      	str	r3, [r4, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c14:	2300      	movs	r3, #0
 8002c16:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8002c1a:	b003      	add	sp, #12
 8002c1c:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8002c1e:	9b01      	ldr	r3, [sp, #4]
 8002c20:	3301      	adds	r3, #1
 8002c22:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c24:	9b01      	ldr	r3, [sp, #4]
 8002c26:	428b      	cmp	r3, r1
 8002c28:	d9e6      	bls.n	8002bf8 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8002c2a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002c2c:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8002c30:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8002c32:	f043 0310 	orr.w	r3, r3, #16
 8002c36:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 8002c38:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
        return HAL_ERROR;
 8002c3c:	2001      	movs	r0, #1
 8002c3e:	e7ec      	b.n	8002c1a <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8002c40:	2002      	movs	r0, #2
}
 8002c42:	b003      	add	sp, #12
 8002c44:	bd30      	pop	{r4, r5, pc}
 8002c46:	bf00      	nop
 8002c48:	0004de01 	.word	0x0004de01

08002c4c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c4c:	4907      	ldr	r1, [pc, #28]	@ (8002c6c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002c4e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c50:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c52:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c56:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c5c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c5e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002c66:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <HAL_NVIC_SetPriority+0x70>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c78:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c7a:	f1c3 0e07 	rsb	lr, r3, #7
 8002c7e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c86:	bf28      	it	cs
 8002c88:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8c:	f1bc 0f06 	cmp.w	ip, #6
 8002c90:	d91c      	bls.n	8002ccc <HAL_NVIC_SetPriority+0x5c>
 8002c92:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9a:	fa03 f30c 	lsl.w	r3, r3, ip
 8002c9e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca6:	fa03 f30e 	lsl.w	r3, r3, lr
 8002caa:	ea21 0303 	bic.w	r3, r1, r3
 8002cae:	fa03 f30c 	lsl.w	r3, r3, ip
 8002cb2:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb4:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8002cb6:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002cba:	db0a      	blt.n	8002cd2 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002cc0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002cc4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002cc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ccc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cce:	4694      	mov	ip, r2
 8002cd0:	e7e7      	b.n	8002ca2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd2:	4a04      	ldr	r2, [pc, #16]	@ (8002ce4 <HAL_NVIC_SetPriority+0x74>)
 8002cd4:	f000 000f 	and.w	r0, r0, #15
 8002cd8:	4402      	add	r2, r0
 8002cda:	7613      	strb	r3, [r2, #24]
 8002cdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ce0:	e000ed00 	.word	0xe000ed00
 8002ce4:	e000ecfc 	.word	0xe000ecfc

08002ce8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002ce8:	2800      	cmp	r0, #0
 8002cea:	db07      	blt.n	8002cfc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cec:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <HAL_NVIC_EnableIRQ+0x18>)
 8002cee:	0941      	lsrs	r1, r0, #5
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	f000 001f 	and.w	r0, r0, #31
 8002cf6:	4083      	lsls	r3, r0
 8002cf8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000e100 	.word	0xe000e100

08002d04 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d04:	3801      	subs	r0, #1
 8002d06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002d0a:	d301      	bcc.n	8002d10 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d0c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002d0e:	4770      	bx	lr
{
 8002d10:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d12:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d16:	4c07      	ldr	r4, [pc, #28]	@ (8002d34 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d18:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d1a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8002d1e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d22:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d24:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d26:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d28:	619a      	str	r2, [r3, #24]
}
 8002d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d2e:	6119      	str	r1, [r3, #16]
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002d38:	2800      	cmp	r0, #0
 8002d3a:	d076      	beq.n	8002e2a <HAL_DMA_Init+0xf2>
{
 8002d3c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d3e:	4a3c      	ldr	r2, [pc, #240]	@ (8002e30 <HAL_DMA_Init+0xf8>)
 8002d40:	6804      	ldr	r4, [r0, #0]
 8002d42:	4294      	cmp	r4, r2
 8002d44:	4603      	mov	r3, r0
 8002d46:	d95c      	bls.n	8002e02 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002d48:	493a      	ldr	r1, [pc, #232]	@ (8002e34 <HAL_DMA_Init+0xfc>)
 8002d4a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e38 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8002d4c:	483b      	ldr	r0, [pc, #236]	@ (8002e3c <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002d4e:	4421      	add	r1, r4
 8002d50:	fba2 2101 	umull	r2, r1, r2, r1
 8002d54:	0909      	lsrs	r1, r1, #4
 8002d56:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d58:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d5a:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8002d60:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d62:	4e35      	ldr	r6, [pc, #212]	@ (8002e38 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d64:	4f36      	ldr	r7, [pc, #216]	@ (8002e40 <HAL_DMA_Init+0x108>)
 8002d66:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6a:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8002d6c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6e:	4302      	orrs	r2, r0
 8002d70:	6958      	ldr	r0, [r3, #20]
 8002d72:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d74:	6998      	ldr	r0, [r3, #24]
 8002d76:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8002d78:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d7a:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7e:	69d8      	ldr	r0, [r3, #28]
 8002d80:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d82:	b2e0      	uxtb	r0, r4
 8002d84:	3808      	subs	r0, #8
 8002d86:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d8a:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d8c:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d90:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 8002d92:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8002d96:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d98:	4e25      	ldr	r6, [pc, #148]	@ (8002e30 <HAL_DMA_Init+0xf8>)
 8002d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8002e44 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d9c:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002da0:	42b4      	cmp	r4, r6
 8002da2:	bf98      	it	ls
 8002da4:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002da6:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002daa:	2401      	movs	r4, #1
 8002dac:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002db0:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002db2:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002db6:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002dba:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002dbc:	649e      	str	r6, [r3, #72]	@ 0x48
 8002dbe:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002dc2:	d027      	beq.n	8002e14 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002dc4:	685e      	ldr	r6, [r3, #4]
 8002dc6:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002dc8:	3e01      	subs	r6, #1
 8002dca:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002dcc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dd0:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002dd4:	d824      	bhi.n	8002e20 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002e48 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002dd8:	481c      	ldr	r0, [pc, #112]	@ (8002e4c <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002dda:	442a      	add	r2, r5
 8002ddc:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002dde:	3d01      	subs	r5, #1
 8002de0:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002de2:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002de4:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002de8:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002dea:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002dec:	4a18      	ldr	r2, [pc, #96]	@ (8002e50 <HAL_DMA_Init+0x118>)
 8002dee:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df0:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8002df2:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df4:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8002df6:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8002dfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8002dfe:	bcf0      	pop	{r4, r5, r6, r7}
 8002e00:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e02:	4914      	ldr	r1, [pc, #80]	@ (8002e54 <HAL_DMA_Init+0x11c>)
 8002e04:	4a0c      	ldr	r2, [pc, #48]	@ (8002e38 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8002e06:	4814      	ldr	r0, [pc, #80]	@ (8002e58 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e08:	4421      	add	r1, r4
 8002e0a:	fba2 2101 	umull	r2, r1, r2, r1
 8002e0e:	0909      	lsrs	r1, r1, #4
 8002e10:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8002e12:	e7a1      	b.n	8002d58 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002e14:	2400      	movs	r4, #0
 8002e16:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002e18:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e1c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8002e20:	2200      	movs	r2, #0
 8002e22:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e28:	e7e2      	b.n	8002df0 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8002e2a:	2001      	movs	r0, #1
}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	40020407 	.word	0x40020407
 8002e34:	bffdfbf8 	.word	0xbffdfbf8
 8002e38:	cccccccd 	.word	0xcccccccd
 8002e3c:	40020400 	.word	0x40020400
 8002e40:	40020800 	.word	0x40020800
 8002e44:	40020820 	.word	0x40020820
 8002e48:	1000823f 	.word	0x1000823f
 8002e4c:	40020940 	.word	0x40020940
 8002e50:	40020900 	.word	0x40020900
 8002e54:	bffdfff8 	.word	0xbffdfff8
 8002e58:	40020000 	.word	0x40020000

08002e5c <HAL_DMA_Start_IT>:
{
 8002e5c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002e5e:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8002e62:	2c01      	cmp	r4, #1
 8002e64:	d009      	beq.n	8002e7a <HAL_DMA_Start_IT+0x1e>
 8002e66:	2401      	movs	r4, #1
 8002e68:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8002e6c:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8002e70:	2c01      	cmp	r4, #1
 8002e72:	d005      	beq.n	8002e80 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8002e74:	2300      	movs	r3, #0
 8002e76:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8002e7a:	2002      	movs	r0, #2
}
 8002e7c:	bcf0      	pop	{r4, r5, r6, r7}
 8002e7e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e80:	2402      	movs	r4, #2
 8002e82:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e86:	2400      	movs	r4, #0
 8002e88:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002e8a:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e8c:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8002e8e:	6825      	ldr	r5, [r4, #0]
 8002e90:	f025 0501 	bic.w	r5, r5, #1
 8002e94:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e96:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8002e9a:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8002e9c:	b115      	cbz	r5, 8002ea4 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e9e:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8002ea2:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ea4:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8002ea6:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8002ea8:	f006 0c1f 	and.w	ip, r6, #31
 8002eac:	2601      	movs	r6, #1
 8002eae:	fa06 f60c 	lsl.w	r6, r6, ip
 8002eb2:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002eb4:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eb6:	6883      	ldr	r3, [r0, #8]
 8002eb8:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8002eba:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8002ebc:	bf0b      	itete	eq
 8002ebe:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002ec0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002ec2:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002ec4:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8002ec6:	b1bb      	cbz	r3, 8002ef8 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ec8:	6823      	ldr	r3, [r4, #0]
 8002eca:	f043 030e 	orr.w	r3, r3, #14
 8002ece:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ed0:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	03d2      	lsls	r2, r2, #15
 8002ed6:	d503      	bpl.n	8002ee0 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ede:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8002ee0:	b11d      	cbz	r5, 8002eea <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ee2:	682b      	ldr	r3, [r5, #0]
 8002ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee8:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8002eea:	6823      	ldr	r3, [r4, #0]
 8002eec:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002ef0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002ef2:	6023      	str	r3, [r4, #0]
}
 8002ef4:	bcf0      	pop	{r4, r5, r6, r7}
 8002ef6:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	f023 0304 	bic.w	r3, r3, #4
 8002efe:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	f043 030a 	orr.w	r3, r3, #10
 8002f06:	6023      	str	r3, [r4, #0]
 8002f08:	e7e2      	b.n	8002ed0 <HAL_DMA_Start_IT+0x74>
 8002f0a:	bf00      	nop

08002f0c <HAL_DMA_IRQHandler>:
{
 8002f0c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f0e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f10:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8002f12:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f14:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002f16:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f18:	f003 031f 	and.w	r3, r3, #31
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	409a      	lsls	r2, r3
 8002f20:	420a      	tst	r2, r1
 8002f22:	d00e      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x36>
 8002f24:	f014 0f04 	tst.w	r4, #4
 8002f28:	d00b      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f2a:	682b      	ldr	r3, [r5, #0]
 8002f2c:	069b      	lsls	r3, r3, #26
 8002f2e:	d403      	bmi.n	8002f38 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f30:	682b      	ldr	r3, [r5, #0]
 8002f32:	f023 0304 	bic.w	r3, r3, #4
 8002f36:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8002f38:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f3a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8002f3c:	b1cb      	cbz	r3, 8002f72 <HAL_DMA_IRQHandler+0x66>
}
 8002f3e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002f40:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002f42:	2202      	movs	r2, #2
 8002f44:	409a      	lsls	r2, r3
 8002f46:	420a      	tst	r2, r1
 8002f48:	d015      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8002f4a:	f014 0f02 	tst.w	r4, #2
 8002f4e:	d012      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f50:	682b      	ldr	r3, [r5, #0]
 8002f52:	0699      	lsls	r1, r3, #26
 8002f54:	d406      	bmi.n	8002f64 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f56:	682b      	ldr	r3, [r5, #0]
 8002f58:	f023 030a 	bic.w	r3, r3, #10
 8002f5c:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8002f64:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f66:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8002f68:	2100      	movs	r1, #0
 8002f6a:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1e5      	bne.n	8002f3e <HAL_DMA_IRQHandler+0x32>
}
 8002f72:	bc70      	pop	{r4, r5, r6}
 8002f74:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002f76:	2208      	movs	r2, #8
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	420a      	tst	r2, r1
 8002f7c:	d0f9      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8002f7e:	0722      	lsls	r2, r4, #28
 8002f80:	d5f7      	bpl.n	8002f72 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f82:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8002f84:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f86:	f022 020e 	bic.w	r2, r2, #14
 8002f8a:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8002f92:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f94:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f96:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8002f98:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8002f9c:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8002fa0:	2900      	cmp	r1, #0
 8002fa2:	d0e6      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x66>
}
 8002fa4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002fa6:	4708      	bx	r1

08002fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fac:	680c      	ldr	r4, [r1, #0]
{
 8002fae:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fb0:	2c00      	cmp	r4, #0
 8002fb2:	f000 8089 	beq.w	80030c8 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8002fb6:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002fb8:	f04f 0b01 	mov.w	fp, #1
 8002fbc:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8002fc0:	ea1e 0a04 	ands.w	sl, lr, r4
 8002fc4:	d07b      	beq.n	80030be <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fc6:	684d      	ldr	r5, [r1, #4]
 8002fc8:	f005 0203 	and.w	r2, r5, #3
 8002fcc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002fd0:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fd2:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002fd6:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fda:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002fde:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fe2:	d974      	bls.n	80030ce <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fe4:	2a03      	cmp	r2, #3
 8002fe6:	f040 80b0 	bne.w	800314a <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fea:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8002fee:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ff2:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ff6:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ff8:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002ffc:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ffe:	d05e      	beq.n	80030be <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003000:	4f66      	ldr	r7, [pc, #408]	@ (800319c <HAL_GPIO_Init+0x1f4>)
 8003002:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003004:	f042 0201 	orr.w	r2, r2, #1
 8003008:	663a      	str	r2, [r7, #96]	@ 0x60
 800300a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800300c:	f002 0201 	and.w	r2, r2, #1
 8003010:	9203      	str	r2, [sp, #12]
 8003012:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003014:	f023 0203 	bic.w	r2, r3, #3
 8003018:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800301c:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003020:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003024:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003026:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800302a:	260f      	movs	r6, #15
 800302c:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003030:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003034:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003038:	d01d      	beq.n	8003076 <HAL_GPIO_Init+0xce>
 800303a:	4e59      	ldr	r6, [pc, #356]	@ (80031a0 <HAL_GPIO_Init+0x1f8>)
 800303c:	42b0      	cmp	r0, r6
 800303e:	f000 8097 	beq.w	8003170 <HAL_GPIO_Init+0x1c8>
 8003042:	4e58      	ldr	r6, [pc, #352]	@ (80031a4 <HAL_GPIO_Init+0x1fc>)
 8003044:	42b0      	cmp	r0, r6
 8003046:	f000 809a 	beq.w	800317e <HAL_GPIO_Init+0x1d6>
 800304a:	f8df e160 	ldr.w	lr, [pc, #352]	@ 80031ac <HAL_GPIO_Init+0x204>
 800304e:	4570      	cmp	r0, lr
 8003050:	f000 8087 	beq.w	8003162 <HAL_GPIO_Init+0x1ba>
 8003054:	f8df e158 	ldr.w	lr, [pc, #344]	@ 80031b0 <HAL_GPIO_Init+0x208>
 8003058:	4570      	cmp	r0, lr
 800305a:	f000 8097 	beq.w	800318c <HAL_GPIO_Init+0x1e4>
 800305e:	f8df e154 	ldr.w	lr, [pc, #340]	@ 80031b4 <HAL_GPIO_Init+0x20c>
 8003062:	4570      	cmp	r0, lr
 8003064:	bf0c      	ite	eq
 8003066:	f04f 0e05 	moveq.w	lr, #5
 800306a:	f04f 0e06 	movne.w	lr, #6
 800306e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003072:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003076:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003078:	4a4b      	ldr	r2, [pc, #300]	@ (80031a8 <HAL_GPIO_Init+0x200>)
 800307a:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800307c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800307e:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003082:	4e49      	ldr	r6, [pc, #292]	@ (80031a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003084:	bf54      	ite	pl
 8003086:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003088:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 800308c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800308e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003090:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003092:	4e45      	ldr	r6, [pc, #276]	@ (80031a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003094:	bf54      	ite	pl
 8003096:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003098:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 800309c:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 800309e:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030a0:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 80030a2:	4e41      	ldr	r6, [pc, #260]	@ (80031a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80030a4:	bf54      	ite	pl
 80030a6:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80030a8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 80030ac:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80030ae:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030b0:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 80030b2:	4d3d      	ldr	r5, [pc, #244]	@ (80031a8 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80030b4:	bf54      	ite	pl
 80030b6:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80030b8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 80030bc:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 80030be:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030c0:	fa34 f203 	lsrs.w	r2, r4, r3
 80030c4:	f47f af7a 	bne.w	8002fbc <HAL_GPIO_Init+0x14>
  }
}
 80030c8:	b005      	add	sp, #20
 80030ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80030ce:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030d2:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80030d4:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030d8:	fa06 f80c 	lsl.w	r8, r6, ip
 80030dc:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80030e0:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80030e4:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030e8:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030ea:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ee:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80030f2:	fa0e fe03 	lsl.w	lr, lr, r3
 80030f6:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80030fa:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80030fe:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003102:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003106:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800310a:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800310e:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8003110:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003114:	f47f af69 	bne.w	8002fea <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003118:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 800311a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800311e:	f003 0e07 	and.w	lr, r3, #7
 8003122:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8003126:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800312a:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 800312e:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003132:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003134:	260f      	movs	r6, #15
 8003136:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800313a:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800313c:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003140:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003144:	f8c8 e020 	str.w	lr, [r8, #32]
 8003148:	e74f      	b.n	8002fea <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 800314a:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800314e:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003150:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003154:	fa06 fe0c 	lsl.w	lr, r6, ip
 8003158:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 800315c:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003160:	e743      	b.n	8002fea <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003162:	f04f 0e03 	mov.w	lr, #3
 8003166:	fa0e fc0c 	lsl.w	ip, lr, ip
 800316a:	ea47 070c 	orr.w	r7, r7, ip
 800316e:	e782      	b.n	8003076 <HAL_GPIO_Init+0xce>
 8003170:	f04f 0e01 	mov.w	lr, #1
 8003174:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003178:	ea47 070c 	orr.w	r7, r7, ip
 800317c:	e77b      	b.n	8003076 <HAL_GPIO_Init+0xce>
 800317e:	f04f 0e02 	mov.w	lr, #2
 8003182:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003186:	ea47 070c 	orr.w	r7, r7, ip
 800318a:	e774      	b.n	8003076 <HAL_GPIO_Init+0xce>
 800318c:	f04f 0e04 	mov.w	lr, #4
 8003190:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003194:	ea47 070c 	orr.w	r7, r7, ip
 8003198:	e76d      	b.n	8003076 <HAL_GPIO_Init+0xce>
 800319a:	bf00      	nop
 800319c:	40021000 	.word	0x40021000
 80031a0:	48000400 	.word	0x48000400
 80031a4:	48000800 	.word	0x48000800
 80031a8:	40010400 	.word	0x40010400
 80031ac:	48000c00 	.word	0x48000c00
 80031b0:	48001000 	.word	0x48001000
 80031b4:	48001400 	.word	0x48001400

080031b8 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031b8:	4a35      	ldr	r2, [pc, #212]	@ (8003290 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80031ba:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80031bc:	b960      	cbnz	r0, 80031d8 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031c6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031ca:	d01b      	beq.n	8003204 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031d4:	2000      	movs	r0, #0
}
 80031d6:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031d8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80031dc:	d006      	beq.n	80031ec <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031e6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80031e8:	2000      	movs	r0, #0
}
 80031ea:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031f4:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031f8:	d029      	beq.n	800324e <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031fe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003202:	e7f1      	b.n	80031e8 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003208:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800320c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800320e:	4821      	ldr	r0, [pc, #132]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003210:	4921      	ldr	r1, [pc, #132]	@ (8003298 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003212:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003216:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800321a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800321c:	6803      	ldr	r3, [r0, #0]
 800321e:	2032      	movs	r0, #50	@ 0x32
 8003220:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003224:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003226:	fba1 1303 	umull	r1, r3, r1, r3
 800322a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800322c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800322e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003232:	d506      	bpl.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003234:	e000      	b.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x80>
 8003236:	b123      	cbz	r3, 8003242 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003238:	6951      	ldr	r1, [r2, #20]
 800323a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800323c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003240:	d4f9      	bmi.n	8003236 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003242:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	055b      	lsls	r3, r3, #21
 8003248:	d5ce      	bpl.n	80031e8 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 800324a:	2003      	movs	r0, #3
 800324c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800324e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003252:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003256:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003258:	480e      	ldr	r0, [pc, #56]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800325a:	490f      	ldr	r1, [pc, #60]	@ (8003298 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800325c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003260:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003264:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003266:	6803      	ldr	r3, [r0, #0]
 8003268:	2032      	movs	r0, #50	@ 0x32
 800326a:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800326e:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003270:	fba1 1303 	umull	r1, r3, r1, r3
 8003274:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003276:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003278:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800327c:	d5e1      	bpl.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800327e:	e001      	b.n	8003284 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0de      	beq.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003284:	6951      	ldr	r1, [r2, #20]
 8003286:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8003288:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800328c:	d5d9      	bpl.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800328e:	e7f7      	b.n	8003280 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8003290:	40007000 	.word	0x40007000
 8003294:	2000000c 	.word	0x2000000c
 8003298:	431bde83 	.word	0x431bde83

0800329c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800329c:	4a02      	ldr	r2, [pc, #8]	@ (80032a8 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800329e:	6893      	ldr	r3, [r2, #8]
 80032a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032a4:	6093      	str	r3, [r2, #8]
}
 80032a6:	4770      	bx	lr
 80032a8:	40007000 	.word	0x40007000

080032ac <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032ac:	2800      	cmp	r0, #0
 80032ae:	f000 81bd 	beq.w	800362c <HAL_RCC_OscConfig+0x380>
{
 80032b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032b6:	6803      	ldr	r3, [r0, #0]
 80032b8:	07d9      	lsls	r1, r3, #31
{
 80032ba:	b082      	sub	sp, #8
 80032bc:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032be:	d512      	bpl.n	80032e6 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032c0:	49a6      	ldr	r1, [pc, #664]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 80032c2:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c4:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032c6:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032ca:	2a0c      	cmp	r2, #12
 80032cc:	f000 80d0 	beq.w	8003470 <HAL_RCC_OscConfig+0x1c4>
 80032d0:	2a08      	cmp	r2, #8
 80032d2:	f040 80d2 	bne.w	800347a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d6:	4aa1      	ldr	r2, [pc, #644]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	0392      	lsls	r2, r2, #14
 80032dc:	d503      	bpl.n	80032e6 <HAL_RCC_OscConfig+0x3a>
 80032de:	6862      	ldr	r2, [r4, #4]
 80032e0:	2a00      	cmp	r2, #0
 80032e2:	f000 8137 	beq.w	8003554 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032e6:	079a      	lsls	r2, r3, #30
 80032e8:	d522      	bpl.n	8003330 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ea:	4a9c      	ldr	r2, [pc, #624]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 80032ec:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032ee:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032f0:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	f000 80f8 	beq.w	80034ea <HAL_RCC_OscConfig+0x23e>
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	f040 80fa 	bne.w	80034f4 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003300:	4b96      	ldr	r3, [pc, #600]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	055b      	lsls	r3, r3, #21
 8003306:	d503      	bpl.n	8003310 <HAL_RCC_OscConfig+0x64>
 8003308:	68e3      	ldr	r3, [r4, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	f000 8122 	beq.w	8003554 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003310:	4a92      	ldr	r2, [pc, #584]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 8003312:	6920      	ldr	r0, [r4, #16]
 8003314:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003316:	4992      	ldr	r1, [pc, #584]	@ (8003560 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003318:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800331c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003320:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003322:	6808      	ldr	r0, [r1, #0]
 8003324:	f7fe feca 	bl	80020bc <HAL_InitTick>
 8003328:	2800      	cmp	r0, #0
 800332a:	f040 8113 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	071a      	lsls	r2, r3, #28
 8003332:	d519      	bpl.n	8003368 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003334:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003336:	4d89      	ldr	r5, [pc, #548]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80c2 	beq.w	80034c2 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 800333e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800334a:	f7fe fef9 	bl	8002140 <HAL_GetTick>
 800334e:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003350:	e005      	b.n	800335e <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003352:	f7fe fef5 	bl	8002140 <HAL_GetTick>
 8003356:	1b80      	subs	r0, r0, r6
 8003358:	2802      	cmp	r0, #2
 800335a:	f200 8117 	bhi.w	800358c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800335e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003362:	079b      	lsls	r3, r3, #30
 8003364:	d5f5      	bpl.n	8003352 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	075d      	lsls	r5, r3, #29
 800336a:	d541      	bpl.n	80033f0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800336c:	4b7b      	ldr	r3, [pc, #492]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 800336e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003370:	00d0      	lsls	r0, r2, #3
 8003372:	f100 810f 	bmi.w	8003594 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003376:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003378:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800337c:	659a      	str	r2, [r3, #88]	@ 0x58
 800337e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003384:	9301      	str	r3, [sp, #4]
 8003386:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003388:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800338a:	4e76      	ldr	r6, [pc, #472]	@ (8003564 <HAL_RCC_OscConfig+0x2b8>)
 800338c:	6833      	ldr	r3, [r6, #0]
 800338e:	05d9      	lsls	r1, r3, #23
 8003390:	f140 812e 	bpl.w	80035f0 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003394:	68a3      	ldr	r3, [r4, #8]
 8003396:	2b01      	cmp	r3, #1
 8003398:	f000 80fe 	beq.w	8003598 <HAL_RCC_OscConfig+0x2ec>
 800339c:	2b05      	cmp	r3, #5
 800339e:	f000 8184 	beq.w	80036aa <HAL_RCC_OscConfig+0x3fe>
 80033a2:	4e6e      	ldr	r6, [pc, #440]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 80033a4:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80033a8:	f022 0201 	bic.w	r2, r2, #1
 80033ac:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 80033b0:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80033b4:	f022 0204 	bic.w	r2, r2, #4
 80033b8:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f040 80f2 	bne.w	80035a6 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c2:	f7fe febd 	bl	8002140 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033c6:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80033ca:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033cc:	e005      	b.n	80033da <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ce:	f7fe feb7 	bl	8002140 <HAL_GetTick>
 80033d2:	1bc0      	subs	r0, r0, r7
 80033d4:	4540      	cmp	r0, r8
 80033d6:	f200 80d9 	bhi.w	800358c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033da:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80033de:	0799      	lsls	r1, r3, #30
 80033e0:	d4f5      	bmi.n	80033ce <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033e2:	b125      	cbz	r5, 80033ee <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033e4:	4a5d      	ldr	r2, [pc, #372]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 80033e6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80033e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	069a      	lsls	r2, r3, #26
 80033f2:	d518      	bpl.n	8003426 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033f4:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033f6:	4d59      	ldr	r5, [pc, #356]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80e5 	beq.w	80035c8 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80033fe:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340a:	f7fe fe99 	bl	8002140 <HAL_GetTick>
 800340e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003410:	e005      	b.n	800341e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003412:	f7fe fe95 	bl	8002140 <HAL_GetTick>
 8003416:	1b80      	subs	r0, r0, r6
 8003418:	2802      	cmp	r0, #2
 800341a:	f200 80b7 	bhi.w	800358c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800341e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003422:	079b      	lsls	r3, r3, #30
 8003424:	d5f5      	bpl.n	8003412 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003426:	69e3      	ldr	r3, [r4, #28]
 8003428:	b1f3      	cbz	r3, 8003468 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800342a:	4d4c      	ldr	r5, [pc, #304]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 800342c:	68aa      	ldr	r2, [r5, #8]
 800342e:	f002 020c 	and.w	r2, r2, #12
 8003432:	2a0c      	cmp	r2, #12
 8003434:	f000 8147 	beq.w	80036c6 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003438:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343a:	682b      	ldr	r3, [r5, #0]
 800343c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003440:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003442:	f000 80f5 	beq.w	8003630 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003446:	f7fe fe7b 	bl	8002140 <HAL_GetTick>
 800344a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800344c:	e005      	b.n	800345a <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344e:	f7fe fe77 	bl	8002140 <HAL_GetTick>
 8003452:	1b00      	subs	r0, r0, r4
 8003454:	2802      	cmp	r0, #2
 8003456:	f200 8099 	bhi.w	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800345a:	682b      	ldr	r3, [r5, #0]
 800345c:	019b      	lsls	r3, r3, #6
 800345e:	d4f6      	bmi.n	800344e <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003460:	68ea      	ldr	r2, [r5, #12]
 8003462:	4b41      	ldr	r3, [pc, #260]	@ (8003568 <HAL_RCC_OscConfig+0x2bc>)
 8003464:	4013      	ands	r3, r2
 8003466:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8003468:	2000      	movs	r0, #0
}
 800346a:	b002      	add	sp, #8
 800346c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003470:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003474:	2903      	cmp	r1, #3
 8003476:	f43f af2e 	beq.w	80032d6 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347a:	6863      	ldr	r3, [r4, #4]
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003480:	d055      	beq.n	800352e <HAL_RCC_OscConfig+0x282>
 8003482:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003486:	f000 80c4 	beq.w	8003612 <HAL_RCC_OscConfig+0x366>
 800348a:	4d34      	ldr	r5, [pc, #208]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 800348c:	682a      	ldr	r2, [r5, #0]
 800348e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003492:	602a      	str	r2, [r5, #0]
 8003494:	682a      	ldr	r2, [r5, #0]
 8003496:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800349a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800349c:	2b00      	cmp	r3, #0
 800349e:	d14b      	bne.n	8003538 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 80034a0:	f7fe fe4e 	bl	8002140 <HAL_GetTick>
 80034a4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034a6:	e004      	b.n	80034b2 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a8:	f7fe fe4a 	bl	8002140 <HAL_GetTick>
 80034ac:	1b80      	subs	r0, r0, r6
 80034ae:	2864      	cmp	r0, #100	@ 0x64
 80034b0:	d86c      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034b2:	682b      	ldr	r3, [r5, #0]
 80034b4:	0399      	lsls	r1, r3, #14
 80034b6:	d4f7      	bmi.n	80034a8 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b8:	6823      	ldr	r3, [r4, #0]
 80034ba:	079a      	lsls	r2, r3, #30
 80034bc:	f57f af38 	bpl.w	8003330 <HAL_RCC_OscConfig+0x84>
 80034c0:	e713      	b.n	80032ea <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 80034c2:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80034c6:	f023 0301 	bic.w	r3, r3, #1
 80034ca:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80034ce:	f7fe fe37 	bl	8002140 <HAL_GetTick>
 80034d2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034d4:	e004      	b.n	80034e0 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d6:	f7fe fe33 	bl	8002140 <HAL_GetTick>
 80034da:	1b80      	subs	r0, r0, r6
 80034dc:	2802      	cmp	r0, #2
 80034de:	d855      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034e0:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80034e4:	079f      	lsls	r7, r3, #30
 80034e6:	d4f6      	bmi.n	80034d6 <HAL_RCC_OscConfig+0x22a>
 80034e8:	e73d      	b.n	8003366 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034ea:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80034ee:	2a02      	cmp	r2, #2
 80034f0:	f43f af06 	beq.w	8003300 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034f4:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80034f6:	4d19      	ldr	r5, [pc, #100]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d037      	beq.n	800356c <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80034fc:	682b      	ldr	r3, [r5, #0]
 80034fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003502:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003504:	f7fe fe1c 	bl	8002140 <HAL_GetTick>
 8003508:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800350a:	e004      	b.n	8003516 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800350c:	f7fe fe18 	bl	8002140 <HAL_GetTick>
 8003510:	1b80      	subs	r0, r0, r6
 8003512:	2802      	cmp	r0, #2
 8003514:	d83a      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003516:	682b      	ldr	r3, [r5, #0]
 8003518:	055f      	lsls	r7, r3, #21
 800351a:	d5f7      	bpl.n	800350c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800351c:	686b      	ldr	r3, [r5, #4]
 800351e:	6922      	ldr	r2, [r4, #16]
 8003520:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003524:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003528:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	e700      	b.n	8003330 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800352e:	4a0b      	ldr	r2, [pc, #44]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
 8003530:	6813      	ldr	r3, [r2, #0]
 8003532:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003536:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003538:	f7fe fe02 	bl	8002140 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800353c:	4e07      	ldr	r6, [pc, #28]	@ (800355c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800353e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003540:	e004      	b.n	800354c <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003542:	f7fe fdfd 	bl	8002140 <HAL_GetTick>
 8003546:	1b40      	subs	r0, r0, r5
 8003548:	2864      	cmp	r0, #100	@ 0x64
 800354a:	d81f      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354c:	6833      	ldr	r3, [r6, #0]
 800354e:	039f      	lsls	r7, r3, #14
 8003550:	d5f7      	bpl.n	8003542 <HAL_RCC_OscConfig+0x296>
 8003552:	e7b1      	b.n	80034b8 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8003554:	2001      	movs	r0, #1
}
 8003556:	b002      	add	sp, #8
 8003558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800355c:	40021000 	.word	0x40021000
 8003560:	20000014 	.word	0x20000014
 8003564:	40007000 	.word	0x40007000
 8003568:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 800356c:	682b      	ldr	r3, [r5, #0]
 800356e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003572:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003574:	f7fe fde4 	bl	8002140 <HAL_GetTick>
 8003578:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800357a:	682b      	ldr	r3, [r5, #0]
 800357c:	0559      	lsls	r1, r3, #21
 800357e:	f57f aed6 	bpl.w	800332e <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003582:	f7fe fddd 	bl	8002140 <HAL_GetTick>
 8003586:	1b80      	subs	r0, r0, r6
 8003588:	2802      	cmp	r0, #2
 800358a:	d9f6      	bls.n	800357a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800358c:	2003      	movs	r0, #3
}
 800358e:	b002      	add	sp, #8
 8003590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8003594:	2500      	movs	r5, #0
 8003596:	e6f8      	b.n	800338a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003598:	4a65      	ldr	r2, [pc, #404]	@ (8003730 <HAL_RCC_OscConfig+0x484>)
 800359a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 80035a6:	f7fe fdcb 	bl	8002140 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035aa:	4f61      	ldr	r7, [pc, #388]	@ (8003730 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 80035ac:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ae:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b2:	e004      	b.n	80035be <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b4:	f7fe fdc4 	bl	8002140 <HAL_GetTick>
 80035b8:	1b80      	subs	r0, r0, r6
 80035ba:	4540      	cmp	r0, r8
 80035bc:	d8e6      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80035c2:	079b      	lsls	r3, r3, #30
 80035c4:	d5f6      	bpl.n	80035b4 <HAL_RCC_OscConfig+0x308>
 80035c6:	e70c      	b.n	80033e2 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 80035c8:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80035cc:	f023 0301 	bic.w	r3, r3, #1
 80035d0:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80035d4:	f7fe fdb4 	bl	8002140 <HAL_GetTick>
 80035d8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035da:	e004      	b.n	80035e6 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035dc:	f7fe fdb0 	bl	8002140 <HAL_GetTick>
 80035e0:	1b80      	subs	r0, r0, r6
 80035e2:	2802      	cmp	r0, #2
 80035e4:	d8d2      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035e6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80035ea:	079f      	lsls	r7, r3, #30
 80035ec:	d4f6      	bmi.n	80035dc <HAL_RCC_OscConfig+0x330>
 80035ee:	e71a      	b.n	8003426 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035f0:	6833      	ldr	r3, [r6, #0]
 80035f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80035f8:	f7fe fda2 	bl	8002140 <HAL_GetTick>
 80035fc:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035fe:	6833      	ldr	r3, [r6, #0]
 8003600:	05da      	lsls	r2, r3, #23
 8003602:	f53f aec7 	bmi.w	8003394 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003606:	f7fe fd9b 	bl	8002140 <HAL_GetTick>
 800360a:	1bc0      	subs	r0, r0, r7
 800360c:	2802      	cmp	r0, #2
 800360e:	d9f6      	bls.n	80035fe <HAL_RCC_OscConfig+0x352>
 8003610:	e7bc      	b.n	800358c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003612:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003616:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003628:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800362a:	e785      	b.n	8003538 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 800362c:	2001      	movs	r0, #1
}
 800362e:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8003630:	f7fe fd86 	bl	8002140 <HAL_GetTick>
 8003634:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003636:	e004      	b.n	8003642 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003638:	f7fe fd82 	bl	8002140 <HAL_GetTick>
 800363c:	1b80      	subs	r0, r0, r6
 800363e:	2802      	cmp	r0, #2
 8003640:	d8a4      	bhi.n	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003642:	682b      	ldr	r3, [r5, #0]
 8003644:	0199      	lsls	r1, r3, #6
 8003646:	d4f7      	bmi.n	8003638 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003648:	68e9      	ldr	r1, [r5, #12]
 800364a:	4b3a      	ldr	r3, [pc, #232]	@ (8003734 <HAL_RCC_OscConfig+0x488>)
 800364c:	6a22      	ldr	r2, [r4, #32]
 800364e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003650:	4e37      	ldr	r6, [pc, #220]	@ (8003730 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003652:	400b      	ands	r3, r1
 8003654:	4313      	orrs	r3, r2
 8003656:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 800365a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800365e:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8003662:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8003666:	3801      	subs	r0, #1
 8003668:	0849      	lsrs	r1, r1, #1
 800366a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800366e:	3901      	subs	r1, #1
 8003670:	0852      	lsrs	r2, r2, #1
 8003672:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8003676:	3a01      	subs	r2, #1
 8003678:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800367c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800367e:	682b      	ldr	r3, [r5, #0]
 8003680:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003684:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003686:	68eb      	ldr	r3, [r5, #12]
 8003688:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800368c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800368e:	f7fe fd57 	bl	8002140 <HAL_GetTick>
 8003692:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003694:	e005      	b.n	80036a2 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003696:	f7fe fd53 	bl	8002140 <HAL_GetTick>
 800369a:	1b00      	subs	r0, r0, r4
 800369c:	2802      	cmp	r0, #2
 800369e:	f63f af75 	bhi.w	800358c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a2:	6833      	ldr	r3, [r6, #0]
 80036a4:	019a      	lsls	r2, r3, #6
 80036a6:	d5f6      	bpl.n	8003696 <HAL_RCC_OscConfig+0x3ea>
 80036a8:	e6de      	b.n	8003468 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036aa:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <HAL_RCC_OscConfig+0x484>)
 80036ac:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80036b0:	f042 0204 	orr.w	r2, r2, #4
 80036b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80036b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80036bc:	f042 0201 	orr.w	r2, r2, #1
 80036c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c4:	e76f      	b.n	80035a6 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	f43f af44 	beq.w	8003554 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 80036cc:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ce:	6a22      	ldr	r2, [r4, #32]
 80036d0:	f003 0103 	and.w	r1, r3, #3
 80036d4:	4291      	cmp	r1, r2
 80036d6:	f47f af3d 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80036dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80036e0:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e2:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80036e6:	f47f af35 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036ea:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80036ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036f0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80036f4:	f47f af2e 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036f8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80036fa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036fe:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003702:	f47f af27 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003706:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003708:	0852      	lsrs	r2, r2, #1
 800370a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800370e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003710:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003714:	f47f af1e 	bne.w	8003554 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003718:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800371a:	0852      	lsrs	r2, r2, #1
 800371c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003720:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003722:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003726:	bf14      	ite	ne
 8003728:	2001      	movne	r0, #1
 800372a:	2000      	moveq	r0, #0
 800372c:	e69d      	b.n	800346a <HAL_RCC_OscConfig+0x1be>
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000
 8003734:	019f800c 	.word	0x019f800c

08003738 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003738:	4b18      	ldr	r3, [pc, #96]	@ (800379c <HAL_RCC_GetSysClockFreq+0x64>)
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	f002 020c 	and.w	r2, r2, #12
 8003740:	2a04      	cmp	r2, #4
 8003742:	d026      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	f002 020c 	and.w	r2, r2, #12
 800374a:	2a08      	cmp	r2, #8
 800374c:	d023      	beq.n	8003796 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	f002 020c 	and.w	r2, r2, #12
 8003754:	2a0c      	cmp	r2, #12
 8003756:	d001      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8003758:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800375a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800375c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800375e:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003760:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003762:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8003766:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003768:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800376c:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003770:	bf0c      	ite	eq
 8003772:	4b0b      	ldreq	r3, [pc, #44]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003774:	4b0b      	ldrne	r3, [pc, #44]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003776:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003778:	fbb3 f3f2 	udiv	r3, r3, r2
 800377c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003780:	4b06      	ldr	r3, [pc, #24]	@ (800379c <HAL_RCC_GetSysClockFreq+0x64>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003788:	3301      	adds	r3, #1
 800378a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800378c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003790:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8003792:	4804      	ldr	r0, [pc, #16]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003794:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8003796:	4802      	ldr	r0, [pc, #8]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x68>)
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40021000 	.word	0x40021000
 80037a0:	007a1200 	.word	0x007a1200
 80037a4:	00f42400 	.word	0x00f42400

080037a8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80037a8:	2800      	cmp	r0, #0
 80037aa:	f000 80ee 	beq.w	800398a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037ae:	4a78      	ldr	r2, [pc, #480]	@ (8003990 <HAL_RCC_ClockConfig+0x1e8>)
{
 80037b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037b4:	6813      	ldr	r3, [r2, #0]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	428b      	cmp	r3, r1
 80037bc:	460d      	mov	r5, r1
 80037be:	4604      	mov	r4, r0
 80037c0:	d20c      	bcs.n	80037dc <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	6813      	ldr	r3, [r2, #0]
 80037c4:	f023 030f 	bic.w	r3, r3, #15
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037cc:	6813      	ldr	r3, [r2, #0]
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	428b      	cmp	r3, r1
 80037d4:	d002      	beq.n	80037dc <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80037d6:	2001      	movs	r0, #1
}
 80037d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	07df      	lsls	r7, r3, #31
 80037e0:	d569      	bpl.n	80038b6 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037e2:	6867      	ldr	r7, [r4, #4]
 80037e4:	2f03      	cmp	r7, #3
 80037e6:	f000 80a0 	beq.w	800392a <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ec:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ee:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037f0:	f000 8097 	beq.w	8003922 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037f4:	055b      	lsls	r3, r3, #21
 80037f6:	d5ee      	bpl.n	80037d6 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037f8:	f7ff ff9e 	bl	8003738 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80037fc:	4b66      	ldr	r3, [pc, #408]	@ (8003998 <HAL_RCC_ClockConfig+0x1f0>)
 80037fe:	4298      	cmp	r0, r3
 8003800:	f240 80c0 	bls.w	8003984 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003804:	4a63      	ldr	r2, [pc, #396]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 8003806:	6893      	ldr	r3, [r2, #8]
 8003808:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800380c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003810:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003812:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003816:	4e5f      	ldr	r6, [pc, #380]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 8003818:	68b3      	ldr	r3, [r6, #8]
 800381a:	f023 0303 	bic.w	r3, r3, #3
 800381e:	433b      	orrs	r3, r7
 8003820:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003822:	f7fe fc8d 	bl	8002140 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003826:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800382a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382c:	e004      	b.n	8003838 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800382e:	f7fe fc87 	bl	8002140 <HAL_GetTick>
 8003832:	1bc0      	subs	r0, r0, r7
 8003834:	4540      	cmp	r0, r8
 8003836:	d871      	bhi.n	800391c <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003838:	68b3      	ldr	r3, [r6, #8]
 800383a:	6862      	ldr	r2, [r4, #4]
 800383c:	f003 030c 	and.w	r3, r3, #12
 8003840:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003844:	d1f3      	bne.n	800382e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	079f      	lsls	r7, r3, #30
 800384a:	d436      	bmi.n	80038ba <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 800384c:	f1b9 0f00 	cmp.w	r9, #0
 8003850:	d003      	beq.n	800385a <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003852:	68b3      	ldr	r3, [r6, #8]
 8003854:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003858:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800385a:	4e4d      	ldr	r6, [pc, #308]	@ (8003990 <HAL_RCC_ClockConfig+0x1e8>)
 800385c:	6833      	ldr	r3, [r6, #0]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	42ab      	cmp	r3, r5
 8003864:	d846      	bhi.n	80038f4 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	075a      	lsls	r2, r3, #29
 800386a:	d506      	bpl.n	800387a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800386c:	4949      	ldr	r1, [pc, #292]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 800386e:	68e0      	ldr	r0, [r4, #12]
 8003870:	688a      	ldr	r2, [r1, #8]
 8003872:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003876:	4302      	orrs	r2, r0
 8003878:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800387a:	071b      	lsls	r3, r3, #28
 800387c:	d507      	bpl.n	800388e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800387e:	4a45      	ldr	r2, [pc, #276]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 8003880:	6921      	ldr	r1, [r4, #16]
 8003882:	6893      	ldr	r3, [r2, #8]
 8003884:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003888:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800388c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800388e:	f7ff ff53 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 8003892:	4a40      	ldr	r2, [pc, #256]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 8003894:	4c41      	ldr	r4, [pc, #260]	@ (800399c <HAL_RCC_ClockConfig+0x1f4>)
 8003896:	6892      	ldr	r2, [r2, #8]
 8003898:	4941      	ldr	r1, [pc, #260]	@ (80039a0 <HAL_RCC_ClockConfig+0x1f8>)
 800389a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800389e:	4603      	mov	r3, r0
 80038a0:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80038a2:	4840      	ldr	r0, [pc, #256]	@ (80039a4 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038a4:	f002 021f 	and.w	r2, r2, #31
 80038a8:	40d3      	lsrs	r3, r2
 80038aa:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80038ac:	6800      	ldr	r0, [r0, #0]
}
 80038ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80038b2:	f7fe bc03 	b.w	80020bc <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038b6:	079e      	lsls	r6, r3, #30
 80038b8:	d5cf      	bpl.n	800385a <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ba:	0758      	lsls	r0, r3, #29
 80038bc:	d504      	bpl.n	80038c8 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038be:	4935      	ldr	r1, [pc, #212]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 80038c0:	688a      	ldr	r2, [r1, #8]
 80038c2:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80038c6:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c8:	0719      	lsls	r1, r3, #28
 80038ca:	d506      	bpl.n	80038da <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80038cc:	4a31      	ldr	r2, [pc, #196]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 80038ce:	6893      	ldr	r3, [r2, #8]
 80038d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80038d4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80038d8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038da:	4a2e      	ldr	r2, [pc, #184]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 80038dc:	68a1      	ldr	r1, [r4, #8]
 80038de:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038e0:	4e2b      	ldr	r6, [pc, #172]	@ (8003990 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038e6:	430b      	orrs	r3, r1
 80038e8:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038ea:	6833      	ldr	r3, [r6, #0]
 80038ec:	f003 030f 	and.w	r3, r3, #15
 80038f0:	42ab      	cmp	r3, r5
 80038f2:	d9b8      	bls.n	8003866 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f4:	6833      	ldr	r3, [r6, #0]
 80038f6:	f023 030f 	bic.w	r3, r3, #15
 80038fa:	432b      	orrs	r3, r5
 80038fc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80038fe:	f7fe fc1f 	bl	8002140 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003902:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003906:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003908:	6833      	ldr	r3, [r6, #0]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	42ab      	cmp	r3, r5
 8003910:	d0a9      	beq.n	8003866 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003912:	f7fe fc15 	bl	8002140 <HAL_GetTick>
 8003916:	1bc0      	subs	r0, r0, r7
 8003918:	4540      	cmp	r0, r8
 800391a:	d9f5      	bls.n	8003908 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 800391c:	2003      	movs	r0, #3
}
 800391e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003922:	039a      	lsls	r2, r3, #14
 8003924:	f53f af68 	bmi.w	80037f8 <HAL_RCC_ClockConfig+0x50>
 8003928:	e755      	b.n	80037d6 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392a:	4a1a      	ldr	r2, [pc, #104]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
 800392c:	6811      	ldr	r1, [r2, #0]
 800392e:	0188      	lsls	r0, r1, #6
 8003930:	f57f af51 	bpl.w	80037d6 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003934:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003936:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003938:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 800393a:	4e17      	ldr	r6, [pc, #92]	@ (8003998 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800393c:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8003940:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003942:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003946:	bf0c      	ite	eq
 8003948:	4817      	ldreq	r0, [pc, #92]	@ (80039a8 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800394a:	4818      	ldrne	r0, [pc, #96]	@ (80039ac <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800394c:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800394e:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003952:	4810      	ldr	r0, [pc, #64]	@ (8003994 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003954:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003958:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800395c:	68c1      	ldr	r1, [r0, #12]
 800395e:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8003962:	3101      	adds	r1, #1
 8003964:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8003966:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800396a:	42b2      	cmp	r2, r6
 800396c:	d90a      	bls.n	8003984 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800396e:	6882      	ldr	r2, [r0, #8]
 8003970:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8003974:	f43f af46 	beq.w	8003804 <HAL_RCC_ClockConfig+0x5c>
 8003978:	0799      	lsls	r1, r3, #30
 800397a:	d503      	bpl.n	8003984 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800397c:	68a3      	ldr	r3, [r4, #8]
 800397e:	2b00      	cmp	r3, #0
 8003980:	f43f af40 	beq.w	8003804 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003984:	f04f 0900 	mov.w	r9, #0
 8003988:	e745      	b.n	8003816 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800398a:	2001      	movs	r0, #1
}
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40022000 	.word	0x40022000
 8003994:	40021000 	.word	0x40021000
 8003998:	04c4b400 	.word	0x04c4b400
 800399c:	08051f0c 	.word	0x08051f0c
 80039a0:	2000000c 	.word	0x2000000c
 80039a4:	20000014 	.word	0x20000014
 80039a8:	007a1200 	.word	0x007a1200
 80039ac:	00f42400 	.word	0x00f42400

080039b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039b4:	6803      	ldr	r3, [r0, #0]
{
 80039b6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039b8:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80039bc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039be:	d052      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c0:	4bac      	ldr	r3, [pc, #688]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039c2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80039c4:	00d5      	lsls	r5, r2, #3
 80039c6:	f140 813a 	bpl.w	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 80039ca:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039cc:	4daa      	ldr	r5, [pc, #680]	@ (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80039ce:	682b      	ldr	r3, [r5, #0]
 80039d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039d6:	f7fe fbb3 	bl	8002140 <HAL_GetTick>
 80039da:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039dc:	e005      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039de:	f7fe fbaf 	bl	8002140 <HAL_GetTick>
 80039e2:	1b83      	subs	r3, r0, r6
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	f200 8135 	bhi.w	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039ea:	682b      	ldr	r3, [r5, #0]
 80039ec:	05d8      	lsls	r0, r3, #23
 80039ee:	d5f6      	bpl.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039f0:	4da0      	ldr	r5, [pc, #640]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039f2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039f4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039f8:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80039fc:	d026      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d024      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a02:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a06:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8003a0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a12:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8003a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a1a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a1e:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a22:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8003a24:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a28:	d510      	bpl.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2a:	f7fe fb89 	bl	8002140 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2e:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003a32:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a34:	e005      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7fe fb83 	bl	8002140 <HAL_GetTick>
 8003a3a:	1b80      	subs	r0, r0, r6
 8003a3c:	4540      	cmp	r0, r8
 8003a3e:	f200 8109 	bhi.w	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a42:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8003a46:	079b      	lsls	r3, r3, #30
 8003a48:	d5f5      	bpl.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a4a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003a4c:	4989      	ldr	r1, [pc, #548]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a4e:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8003a52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a56:	4313      	orrs	r3, r2
 8003a58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a5c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a5e:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8003a60:	2f00      	cmp	r7, #0
 8003a62:	f040 80fc 	bne.w	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a66:	07dd      	lsls	r5, r3, #31
 8003a68:	d508      	bpl.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a6a:	4982      	ldr	r1, [pc, #520]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a6c:	6865      	ldr	r5, [r4, #4]
 8003a6e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a72:	f022 0203 	bic.w	r2, r2, #3
 8003a76:	432a      	orrs	r2, r5
 8003a78:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a7c:	0799      	lsls	r1, r3, #30
 8003a7e:	d508      	bpl.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a80:	497c      	ldr	r1, [pc, #496]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a82:	68a5      	ldr	r5, [r4, #8]
 8003a84:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a88:	f022 020c 	bic.w	r2, r2, #12
 8003a8c:	432a      	orrs	r2, r5
 8003a8e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a92:	075a      	lsls	r2, r3, #29
 8003a94:	d508      	bpl.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a96:	4977      	ldr	r1, [pc, #476]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a98:	68e5      	ldr	r5, [r4, #12]
 8003a9a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a9e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8003aa2:	432a      	orrs	r2, r5
 8003aa4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003aa8:	071f      	lsls	r7, r3, #28
 8003aaa:	d508      	bpl.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003aac:	4971      	ldr	r1, [pc, #452]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003aae:	6925      	ldr	r5, [r4, #16]
 8003ab0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003ab4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003ab8:	432a      	orrs	r2, r5
 8003aba:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003abe:	06de      	lsls	r6, r3, #27
 8003ac0:	d508      	bpl.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ac2:	496c      	ldr	r1, [pc, #432]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ac4:	6965      	ldr	r5, [r4, #20]
 8003ac6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003aca:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003ace:	432a      	orrs	r2, r5
 8003ad0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ad4:	069d      	lsls	r5, r3, #26
 8003ad6:	d508      	bpl.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ad8:	4966      	ldr	r1, [pc, #408]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ada:	69a5      	ldr	r5, [r4, #24]
 8003adc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003ae0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003ae4:	432a      	orrs	r2, r5
 8003ae6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aea:	0659      	lsls	r1, r3, #25
 8003aec:	d508      	bpl.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003aee:	4961      	ldr	r1, [pc, #388]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003af0:	69e5      	ldr	r5, [r4, #28]
 8003af2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003af6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003afa:	432a      	orrs	r2, r5
 8003afc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b00:	061a      	lsls	r2, r3, #24
 8003b02:	d508      	bpl.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b04:	495b      	ldr	r1, [pc, #364]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b06:	6a25      	ldr	r5, [r4, #32]
 8003b08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b0c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003b10:	432a      	orrs	r2, r5
 8003b12:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b16:	05df      	lsls	r7, r3, #23
 8003b18:	d508      	bpl.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b1a:	4956      	ldr	r1, [pc, #344]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b1c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8003b1e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b22:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8003b26:	432a      	orrs	r2, r5
 8003b28:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b2c:	039e      	lsls	r6, r3, #14
 8003b2e:	d508      	bpl.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b30:	4950      	ldr	r1, [pc, #320]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b32:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8003b34:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8003b38:	f022 0203 	bic.w	r2, r2, #3
 8003b3c:	432a      	orrs	r2, r5
 8003b3e:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b42:	059d      	lsls	r5, r3, #22
 8003b44:	d508      	bpl.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b46:	494b      	ldr	r1, [pc, #300]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b48:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003b4a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b4e:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8003b52:	432a      	orrs	r2, r5
 8003b54:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b58:	0559      	lsls	r1, r3, #21
 8003b5a:	d50b      	bpl.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b5c:	4945      	ldr	r1, [pc, #276]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b5e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8003b60:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b64:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003b68:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b6a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b6e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b72:	d07a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x2ba>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b74:	051a      	lsls	r2, r3, #20
 8003b76:	d50b      	bpl.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b78:	493e      	ldr	r1, [pc, #248]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b7a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8003b7c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b80:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8003b84:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b86:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b8a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b8e:	d075      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b90:	04df      	lsls	r7, r3, #19
 8003b92:	d50b      	bpl.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b94:	4937      	ldr	r1, [pc, #220]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b96:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003b98:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003ba0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ba2:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ba6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003baa:	d06c      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bac:	049e      	lsls	r6, r3, #18
 8003bae:	d50b      	bpl.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bb0:	4930      	ldr	r1, [pc, #192]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003bb2:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003bb4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003bb8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003bbc:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bbe:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bc2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bc6:	d063      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bc8:	045d      	lsls	r5, r3, #17
 8003bca:	d50b      	bpl.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bcc:	4929      	ldr	r1, [pc, #164]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003bce:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8003bd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003bd4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003bd8:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bda:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bde:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003be2:	d05a      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003be4:	0419      	lsls	r1, r3, #16
 8003be6:	d50b      	bpl.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003be8:	4922      	ldr	r1, [pc, #136]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003bea:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8003bec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003bf0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003bf4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003bf6:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003bfa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003bfe:	d051      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003c00:	03da      	lsls	r2, r3, #15
 8003c02:	d50b      	bpl.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003c04:	491b      	ldr	r1, [pc, #108]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003c06:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003c08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003c0c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003c10:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003c12:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003c16:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003c1a:	d048      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003c1c:	035b      	lsls	r3, r3, #13
 8003c1e:	d50b      	bpl.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003c22:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003c24:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8003c28:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003c2c:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003c2e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c32:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003c36:	d03f      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x308>
  }

#endif /* QUADSPI */

  return status;
}
 8003c38:	b002      	add	sp, #8
 8003c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c3e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003c40:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003c44:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003c50:	2701      	movs	r7, #1
 8003c52:	e6bb      	b.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c54:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8003c56:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8003c58:	2f00      	cmp	r7, #0
 8003c5a:	f43f af04 	beq.w	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5e:	4905      	ldr	r1, [pc, #20]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003c60:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8003c62:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003c66:	658a      	str	r2, [r1, #88]	@ 0x58
 8003c68:	e6fd      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c6a:	68ca      	ldr	r2, [r1, #12]
 8003c6c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c70:	60ca      	str	r2, [r1, #12]
 8003c72:	e77f      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8003c74:	40021000 	.word	0x40021000
 8003c78:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c7c:	68ca      	ldr	r2, [r1, #12]
 8003c7e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c82:	60ca      	str	r2, [r1, #12]
 8003c84:	e784      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c86:	68ca      	ldr	r2, [r1, #12]
 8003c88:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c8c:	60ca      	str	r2, [r1, #12]
 8003c8e:	e78d      	b.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c90:	68ca      	ldr	r2, [r1, #12]
 8003c92:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c96:	60ca      	str	r2, [r1, #12]
 8003c98:	e796      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c9a:	68ca      	ldr	r2, [r1, #12]
 8003c9c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003ca0:	60ca      	str	r2, [r1, #12]
 8003ca2:	e79f      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ca4:	68ca      	ldr	r2, [r1, #12]
 8003ca6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003caa:	60ca      	str	r2, [r1, #12]
 8003cac:	e7a8      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003cae:	68ca      	ldr	r2, [r1, #12]
 8003cb0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003cb4:	60ca      	str	r2, [r1, #12]
 8003cb6:	e7b1      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cb8:	68d3      	ldr	r3, [r2, #12]
 8003cba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cbe:	60d3      	str	r3, [r2, #12]
}
 8003cc0:	b002      	add	sp, #8
 8003cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc6:	bf00      	nop

08003cc8 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	d077      	beq.n	8003dbc <HAL_SPI_Init+0xf4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ccc:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 8003cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cd2:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cd4:	2a00      	cmp	r2, #0
 8003cd6:	d057      	beq.n	8003d88 <HAL_SPI_Init+0xc0>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cde:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ce6:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d05a      	beq.n	8003da4 <HAL_SPI_Init+0xdc>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cee:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cf0:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003cf8:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cfa:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8003cfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d02:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d04:	d846      	bhi.n	8003d94 <HAL_SPI_Init+0xcc>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d06:	d154      	bne.n	8003db2 <HAL_SPI_Init+0xea>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d08:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d0a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d0e:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8003d12:	68a3      	ldr	r3, [r4, #8]
 8003d14:	69a6      	ldr	r6, [r4, #24]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d16:	f002 0c10 	and.w	ip, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d1a:	6862      	ldr	r2, [r4, #4]
 8003d1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d20:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8003d24:	431a      	orrs	r2, r3
 8003d26:	6923      	ldr	r3, [r4, #16]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	6962      	ldr	r2, [r4, #20]
 8003d30:	f002 0201 	and.w	r2, r2, #1
 8003d34:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d36:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d38:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d44:	69e3      	ldr	r3, [r4, #28]
 8003d46:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8003d4a:	6a23      	ldr	r3, [r4, #32]
 8003d4c:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8003d50:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8003d54:	4313      	orrs	r3, r2
 8003d56:	ea43 0308 	orr.w	r3, r3, r8
 8003d5a:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d5c:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d5e:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d60:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d64:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d66:	ea4e 0306 	orr.w	r3, lr, r6
 8003d6a:	ea43 030c 	orr.w	r3, r3, ip
 8003d6e:	4303      	orrs	r3, r0
 8003d70:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d72:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d74:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8003d7a:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d7c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d7e:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d80:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d

  return HAL_OK;
}
 8003d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d88:	6843      	ldr	r3, [r0, #4]
 8003d8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d8e:	d0a6      	beq.n	8003cde <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d90:	61c2      	str	r2, [r0, #28]
 8003d92:	e7a4      	b.n	8003cde <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d94:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8003d98:	d112      	bne.n	8003dc0 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d9a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d9c:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d9e:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8003da2:	e7b6      	b.n	8003d12 <HAL_SPI_Init+0x4a>
    hspi->Lock = HAL_UNLOCKED;
 8003da4:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8003da8:	4620      	mov	r0, r4
 8003daa:	f7fe f829 	bl	8001e00 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003dae:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003db0:	e79d      	b.n	8003cee <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003db2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003db6:	2500      	movs	r5, #0
 8003db8:	62a5      	str	r5, [r4, #40]	@ 0x28
 8003dba:	e7aa      	b.n	8003d12 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8003dbc:	2001      	movs	r0, #1
}
 8003dbe:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	e7f8      	b.n	8003db6 <HAL_SPI_Init+0xee>

08003dc4 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8003dc4:	b348      	cbz	r0, 8003e1a <HAL_SRAM_Init+0x56>
{
 8003dc6:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003dc8:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8003dcc:	4615      	mov	r5, r2
 8003dce:	460e      	mov	r6, r1
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003dd6:	b1db      	cbz	r3, 8003e10 <HAL_SRAM_Init+0x4c>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003dd8:	4621      	mov	r1, r4
 8003dda:	f851 0b08 	ldr.w	r0, [r1], #8
 8003dde:	f000 fa2d 	bl	800423c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003de2:	68a2      	ldr	r2, [r4, #8]
 8003de4:	6820      	ldr	r0, [r4, #0]
 8003de6:	4631      	mov	r1, r6
 8003de8:	f000 fa9c 	bl	8004324 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003dec:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8003df0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003df2:	4629      	mov	r1, r5
 8003df4:	f000 fac2 	bl	800437c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003df8:	6822      	ldr	r2, [r4, #0]
 8003dfa:	68a1      	ldr	r1, [r4, #8]
 8003dfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003e00:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003e02:	432b      	orrs	r3, r5
 8003e04:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 8003e08:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51

  return HAL_OK;
 8003e0c:	2000      	movs	r0, #0
}
 8003e0e:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8003e10:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
    HAL_SRAM_MspInit(hsram);
 8003e14:	f7fe f846 	bl	8001ea4 <HAL_SRAM_MspInit>
 8003e18:	e7de      	b.n	8003dd8 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 8003e1a:	2001      	movs	r0, #1
}
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop

08003e20 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e20:	2800      	cmp	r0, #0
 8003e22:	f000 8099 	beq.w	8003f58 <HAL_TIM_Base_Init+0x138>
{
 8003e26:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e28:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003e2c:	4604      	mov	r4, r0
 8003e2e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d07d      	beq.n	8003f32 <HAL_TIM_Base_Init+0x112>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e36:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e38:	4948      	ldr	r1, [pc, #288]	@ (8003f5c <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e40:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8003e42:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e44:	d061      	beq.n	8003f0a <HAL_TIM_Base_Init+0xea>
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4a:	d029      	beq.n	8003ea0 <HAL_TIM_Base_Init+0x80>
 8003e4c:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8003e50:	428b      	cmp	r3, r1
 8003e52:	d025      	beq.n	8003ea0 <HAL_TIM_Base_Init+0x80>
 8003e54:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e58:	428b      	cmp	r3, r1
 8003e5a:	d021      	beq.n	8003ea0 <HAL_TIM_Base_Init+0x80>
 8003e5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e60:	428b      	cmp	r3, r1
 8003e62:	d01d      	beq.n	8003ea0 <HAL_TIM_Base_Init+0x80>
 8003e64:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	d04e      	beq.n	8003f0a <HAL_TIM_Base_Init+0xea>
 8003e6c:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8003e70:	428b      	cmp	r3, r1
 8003e72:	d04a      	beq.n	8003f0a <HAL_TIM_Base_Init+0xea>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e74:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8003e78:	428b      	cmp	r3, r1
 8003e7a:	d05f      	beq.n	8003f3c <HAL_TIM_Base_Init+0x11c>
 8003e7c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e80:	428b      	cmp	r3, r1
 8003e82:	d05b      	beq.n	8003f3c <HAL_TIM_Base_Init+0x11c>
 8003e84:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e88:	428b      	cmp	r3, r1
 8003e8a:	d057      	beq.n	8003f3c <HAL_TIM_Base_Init+0x11c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e8c:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e8e:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e90:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e96:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003e98:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e9a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e9c:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e9e:	e010      	b.n	8003ec2 <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 8003ea0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ea2:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ea4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ea8:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eaa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eae:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eb0:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eb2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eb6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eb8:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003eba:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003ebc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ebe:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ec0:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ec6:	691a      	ldr	r2, [r3, #16]
 8003ec8:	07d2      	lsls	r2, r2, #31
 8003eca:	d503      	bpl.n	8003ed4 <HAL_TIM_Base_Init+0xb4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ecc:	691a      	ldr	r2, [r3, #16]
 8003ece:	f022 0201 	bic.w	r2, r2, #1
 8003ed2:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eda:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003ede:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003ee2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003ee6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003eea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003eee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003ef6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003efa:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003efe:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003f02:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003f06:	2000      	movs	r0, #0
}
 8003f08:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003f0a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f0e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f12:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f14:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f18:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f1a:	69a1      	ldr	r1, [r4, #24]
 8003f1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f20:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003f22:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f24:	68e2      	ldr	r2, [r4, #12]
 8003f26:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f28:	6862      	ldr	r2, [r4, #4]
 8003f2a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003f2c:	6962      	ldr	r2, [r4, #20]
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f30:	e7c7      	b.n	8003ec2 <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 8003f32:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003f36:	f7fd ff9f 	bl	8001e78 <HAL_TIM_Base_MspInit>
 8003f3a:	e77c      	b.n	8003e36 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f3c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f40:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f44:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f4a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f4c:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003f4e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003f50:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f52:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f54:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f56:	e7e9      	b.n	8003f2c <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 8003f58:	2001      	movs	r0, #1
}
 8003f5a:	4770      	bx	lr
 8003f5c:	40012c00 	.word	0x40012c00

08003f60 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003f60:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d12f      	bne.n	8003fc8 <HAL_TIM_Base_Start+0x68>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f68:	6803      	ldr	r3, [r0, #0]
 8003f6a:	4a18      	ldr	r2, [pc, #96]	@ (8003fcc <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f6e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8003f70:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f74:	d01a      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f7a:	d017      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f7c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d013      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f84:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d00f      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d00b      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f94:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d007      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003f9c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d003      	beq.n	8003fac <HAL_TIM_Base_Start+0x4c>
 8003fa4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d107      	bne.n	8003fbc <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fac:	6899      	ldr	r1, [r3, #8]
 8003fae:	4a08      	ldr	r2, [pc, #32]	@ (8003fd0 <HAL_TIM_Base_Start+0x70>)
 8003fb0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb2:	2a06      	cmp	r2, #6
 8003fb4:	d006      	beq.n	8003fc4 <HAL_TIM_Base_Start+0x64>
 8003fb6:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003fba:	d003      	beq.n	8003fc4 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	f042 0201 	orr.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	4770      	bx	lr
    return HAL_ERROR;
 8003fc8:	2001      	movs	r0, #1
}
 8003fca:	4770      	bx	lr
 8003fcc:	40012c00 	.word	0x40012c00
 8003fd0:	00010007 	.word	0x00010007

08003fd4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003fd4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	f000 8091 	beq.w	8004100 <HAL_TIM_ConfigClockSource+0x12c>
 8003fde:	4602      	mov	r2, r0
{
 8003fe0:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe2:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003fe4:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe6:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8003fea:	2001      	movs	r0, #1
 8003fec:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003ff0:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ff2:	4b61      	ldr	r3, [pc, #388]	@ (8004178 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003ff4:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003ff6:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003ff8:	680b      	ldr	r3, [r1, #0]
 8003ffa:	2b70      	cmp	r3, #112	@ 0x70
 8003ffc:	f000 80ac 	beq.w	8004158 <HAL_TIM_ConfigClockSource+0x184>
 8004000:	d827      	bhi.n	8004052 <HAL_TIM_ConfigClockSource+0x7e>
 8004002:	2b50      	cmp	r3, #80	@ 0x50
 8004004:	d07e      	beq.n	8004104 <HAL_TIM_ConfigClockSource+0x130>
 8004006:	d93e      	bls.n	8004086 <HAL_TIM_ConfigClockSource+0xb2>
 8004008:	2b60      	cmp	r3, #96	@ 0x60
 800400a:	d11a      	bne.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800400c:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 800400e:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8004010:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004012:	6a21      	ldr	r1, [r4, #32]
 8004014:	f021 0110 	bic.w	r1, r1, #16
 8004018:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800401a:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800401c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004020:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8004024:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004028:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800402c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800402e:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004030:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004032:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800403a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403e:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004040:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004042:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004044:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004046:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800404a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800404e:	bc30      	pop	{r4, r5}
 8004050:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004056:	d06f      	beq.n	8004138 <HAL_TIM_ConfigClockSource+0x164>
 8004058:	d941      	bls.n	80040de <HAL_TIM_ConfigClockSource+0x10a>
 800405a:	4948      	ldr	r1, [pc, #288]	@ (800417c <HAL_TIM_ConfigClockSource+0x1a8>)
 800405c:	428b      	cmp	r3, r1
 800405e:	d008      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
 8004060:	d92d      	bls.n	80040be <HAL_TIM_ConfigClockSource+0xea>
 8004062:	4947      	ldr	r1, [pc, #284]	@ (8004180 <HAL_TIM_ConfigClockSource+0x1ac>)
 8004064:	428b      	cmp	r3, r1
 8004066:	d004      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
 8004068:	f023 0c20 	bic.w	ip, r3, #32
 800406c:	3910      	subs	r1, #16
 800406e:	458c      	cmp	ip, r1
 8004070:	d1e7      	bne.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 8004072:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004074:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8004078:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800407c:	4319      	orrs	r1, r3
 800407e:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8004082:	60a1      	str	r1, [r4, #8]
}
 8004084:	e02e      	b.n	80040e4 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8004086:	2b40      	cmp	r3, #64	@ 0x40
 8004088:	d12e      	bne.n	80040e8 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 800408a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800408c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800408e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004090:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004094:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004096:	6a23      	ldr	r3, [r4, #32]
 8004098:	f023 0301 	bic.w	r3, r3, #1
 800409c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800409e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040a4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80040a8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80040aa:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80040ac:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80040ae:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80040b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040b6:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80040ba:	60a3      	str	r3, [r4, #8]
}
 80040bc:	e012      	b.n	80040e4 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 80040be:	3920      	subs	r1, #32
 80040c0:	428b      	cmp	r3, r1
 80040c2:	d0d6      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
 80040c4:	d904      	bls.n	80040d0 <HAL_TIM_ConfigClockSource+0xfc>
 80040c6:	492f      	ldr	r1, [pc, #188]	@ (8004184 <HAL_TIM_ConfigClockSource+0x1b0>)
 80040c8:	428b      	cmp	r3, r1
 80040ca:	d0d2      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80040cc:	2001      	movs	r0, #1
 80040ce:	e7b8      	b.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80040d0:	f023 0110 	bic.w	r1, r3, #16
 80040d4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80040d8:	d0cb      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80040da:	2001      	movs	r0, #1
 80040dc:	e7b1      	b.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040e2:	d1ae      	bne.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80040e4:	2000      	movs	r0, #0
 80040e6:	e7ac      	b.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80040e8:	d8ab      	bhi.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
 80040ea:	2b20      	cmp	r3, #32
 80040ec:	d0c1      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
 80040ee:	d903      	bls.n	80040f8 <HAL_TIM_ConfigClockSource+0x124>
 80040f0:	2b30      	cmp	r3, #48	@ 0x30
 80040f2:	d0be      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80040f4:	2001      	movs	r0, #1
 80040f6:	e7a4      	b.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80040f8:	f033 0110 	bics.w	r1, r3, #16
 80040fc:	d1a1      	bne.n	8004042 <HAL_TIM_ConfigClockSource+0x6e>
 80040fe:	e7b8      	b.n	8004072 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8004100:	2002      	movs	r0, #2
}
 8004102:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8004104:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004106:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8004108:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800410a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800410e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004110:	6a23      	ldr	r3, [r4, #32]
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004118:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800411a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800411e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004122:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004124:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004126:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004128:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800412c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004130:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8004134:	60a3      	str	r3, [r4, #8]
}
 8004136:	e7d5      	b.n	80040e4 <HAL_TIM_ConfigClockSource+0x110>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004138:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800413c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800413e:	432b      	orrs	r3, r5
 8004140:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004142:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004146:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800414a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800414c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800414e:	68a3      	ldr	r3, [r4, #8]
 8004150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004154:	60a3      	str	r3, [r4, #8]
      break;
 8004156:	e7c5      	b.n	80040e4 <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004158:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800415c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800415e:	432b      	orrs	r3, r5
 8004160:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004162:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004166:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800416a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800416c:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800416e:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004170:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004174:	60a3      	str	r3, [r4, #8]
      break;
 8004176:	e7b5      	b.n	80040e4 <HAL_TIM_ConfigClockSource+0x110>
 8004178:	ffce0088 	.word	0xffce0088
 800417c:	00100040 	.word	0x00100040
 8004180:	00100060 	.word	0x00100060
 8004184:	00100030 	.word	0x00100030

08004188 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004188:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800418c:	2b01      	cmp	r3, #1
 800418e:	d04e      	beq.n	800422e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8004190:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004192:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004194:	4d27      	ldr	r5, [pc, #156]	@ (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004196:	2302      	movs	r3, #2
 8004198:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800419c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800419e:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041a0:	680c      	ldr	r4, [r1, #0]
 80041a2:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 80041a4:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80041a6:	d02c      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041a8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80041ac:	42aa      	cmp	r2, r5
 80041ae:	d033      	beq.n	8004218 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80041b0:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80041b4:	42aa      	cmp	r2, r5
 80041b6:	d024      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 80041b8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041c0:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80041c6:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c8:	d00e      	beq.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80041ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d00b      	beq.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80041d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d007      	beq.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80041d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80041dc:	429a      	cmp	r2, r3
 80041de:	d003      	beq.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80041e0:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d104      	bne.n	80041f2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041e8:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041ea:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041ee:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041f0:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80041f2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80041f4:	2301      	movs	r3, #1
 80041f6:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80041fa:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 80041fe:	bc30      	pop	{r4, r5}
 8004200:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004202:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004204:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004208:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800420a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800420e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004212:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8004214:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004216:	e7e7      	b.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004218:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800421a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800421e:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8004220:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004228:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 800422a:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800422c:	e7dc      	b.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 800422e:	2002      	movs	r0, #2
}
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	40012c00 	.word	0x40012c00
 8004238:	40000400 	.word	0x40000400

0800423c <FMC_NORSRAM_Init>:
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800423c:	680a      	ldr	r2, [r1, #0]
 800423e:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8004242:	f023 0301 	bic.w	r3, r3, #1
{
 8004246:	b4f0      	push	{r4, r5, r6, r7}

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8004248:	688d      	ldr	r5, [r1, #8]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800424a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800424e:	684b      	ldr	r3, [r1, #4]
  btcr_reg |= Init->ContinuousClock;
 8004250:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
  btcr_reg |= Init->WriteFifo;
 8004252:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004254:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 8004258:	432b      	orrs	r3, r5
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800425a:	f1a5 0c08 	sub.w	ip, r5, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800425e:	68cd      	ldr	r5, [r1, #12]
 8004260:	432b      	orrs	r3, r5
 8004262:	690d      	ldr	r5, [r1, #16]
 8004264:	432b      	orrs	r3, r5
 8004266:	694d      	ldr	r5, [r1, #20]
 8004268:	432b      	orrs	r3, r5
 800426a:	698d      	ldr	r5, [r1, #24]
 800426c:	432b      	orrs	r3, r5
 800426e:	69cd      	ldr	r5, [r1, #28]
 8004270:	432b      	orrs	r3, r5
 8004272:	6a0d      	ldr	r5, [r1, #32]
 8004274:	432b      	orrs	r3, r5
 8004276:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8004278:	432b      	orrs	r3, r5
 800427a:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 800427c:	432b      	orrs	r3, r5
 800427e:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8004280:	432b      	orrs	r3, r5
 8004282:	4323      	orrs	r3, r4
 8004284:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 8004286:	4333      	orrs	r3, r6
 8004288:	432b      	orrs	r3, r5
 800428a:	6b8d      	ldr	r5, [r1, #56]	@ 0x38
 800428c:	432b      	orrs	r3, r5
 800428e:	4d24      	ldr	r5, [pc, #144]	@ (8004320 <FMC_NORSRAM_Init+0xe4>)
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8004290:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004294:	403d      	ands	r5, r7
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8004296:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800429a:	432b      	orrs	r3, r5
 800429c:	ea43 138c 	orr.w	r3, r3, ip, lsl #6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80042a0:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80042a4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80042a8:	d007      	beq.n	80042ba <FMC_NORSRAM_Init+0x7e>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80042aa:	b962      	cbnz	r2, 80042c6 <FMC_NORSRAM_Init+0x8a>
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 80042ac:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d020      	beq.n	80042f6 <FMC_NORSRAM_Init+0xba>
        break;
    }
  }

  return HAL_OK;
}
 80042b4:	2000      	movs	r0, #0
 80042b6:	bcf0      	pop	{r4, r5, r6, r7}
 80042b8:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80042ba:	2a00      	cmp	r2, #0
 80042bc:	d0f6      	beq.n	80042ac <FMC_NORSRAM_Init+0x70>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80042be:	6803      	ldr	r3, [r0, #0]
 80042c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042c4:	6003      	str	r3, [r0, #0]
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80042c6:	6803      	ldr	r3, [r0, #0]
 80042c8:	431e      	orrs	r6, r3
 80042ca:	6006      	str	r6, [r0, #0]
  if (Init->MaxChipSelectPulse == ENABLE)
 80042cc:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d1ef      	bne.n	80042b4 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80042d4:	6a03      	ldr	r3, [r0, #32]
 80042d6:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80042d8:	0c1b      	lsrs	r3, r3, #16
 80042da:	041b      	lsls	r3, r3, #16
 80042dc:	430b      	orrs	r3, r1
    switch (Init->NSBank)
 80042de:	2a04      	cmp	r2, #4
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80042e0:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 80042e2:	d018      	beq.n	8004316 <FMC_NORSRAM_Init+0xda>
 80042e4:	d812      	bhi.n	800430c <FMC_NORSRAM_Init+0xd0>
 80042e6:	b162      	cbz	r2, 8004302 <FMC_NORSRAM_Init+0xc6>
 80042e8:	2a02      	cmp	r2, #2
 80042ea:	d10f      	bne.n	800430c <FMC_NORSRAM_Init+0xd0>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 80042ec:	6a03      	ldr	r3, [r0, #32]
 80042ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f2:	6203      	str	r3, [r0, #32]
        break;
 80042f4:	e7de      	b.n	80042b4 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 80042f6:	6a03      	ldr	r3, [r0, #32]
 80042f8:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
 80042fa:	0c1b      	lsrs	r3, r3, #16
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	4313      	orrs	r3, r2
 8004300:	6203      	str	r3, [r0, #32]
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8004302:	6a03      	ldr	r3, [r0, #32]
 8004304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004308:	6203      	str	r3, [r0, #32]
        break;
 800430a:	e7d3      	b.n	80042b4 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800430c:	6a03      	ldr	r3, [r0, #32]
 800430e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004312:	6203      	str	r3, [r0, #32]
        break;
 8004314:	e7ce      	b.n	80042b4 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8004316:	6a03      	ldr	r3, [r0, #32]
 8004318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800431c:	6203      	str	r3, [r0, #32]
        break;
 800431e:	e7c9      	b.n	80042b4 <FMC_NORSRAM_Init+0x78>
 8004320:	ff000480 	.word	0xff000480

08004324 <FMC_NORSRAM_Timing_Init>:
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8004324:	694b      	ldr	r3, [r1, #20]
{
 8004326:	b510      	push	{r4, lr}
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8004328:	f103 3cff 	add.w	ip, r3, #4294967295
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800432c:	69cc      	ldr	r4, [r1, #28]
 800432e:	680b      	ldr	r3, [r1, #0]
 8004330:	4323      	orrs	r3, r4
 8004332:	684c      	ldr	r4, [r1, #4]
 8004334:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8004338:	688c      	ldr	r4, [r1, #8]
 800433a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800433e:	68cc      	ldr	r4, [r1, #12]
 8004340:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8004344:	690c      	ldr	r4, [r1, #16]
 8004346:	6989      	ldr	r1, [r1, #24]
 8004348:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  Device->BTCR[Bank + 1U] =
 800434c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800434e:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8004352:	3902      	subs	r1, #2
 8004354:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  Device->BTCR[Bank + 1U] =
 8004358:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    Timing->AccessMode;

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800435c:	6803      	ldr	r3, [r0, #0]
 800435e:	02db      	lsls	r3, r3, #11
 8004360:	d509      	bpl.n	8004376 <FMC_NORSRAM_Timing_Init+0x52>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8004362:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8004364:	6842      	ldr	r2, [r0, #4]
 8004366:	4313      	orrs	r3, r2
 8004368:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
 800436c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004370:	ea43 030e 	orr.w	r3, r3, lr
 8004374:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 8004376:	2000      	movs	r0, #0
 8004378:	bd10      	pop	{r4, pc}
 800437a:	bf00      	nop

0800437c <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800437c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004380:	d005      	beq.n	800438e <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004382:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8004386:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800438a:	2000      	movs	r0, #0
 800438c:	4770      	bx	lr
{
 800438e:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004390:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8004394:	69cd      	ldr	r5, [r1, #28]
 8004396:	680b      	ldr	r3, [r1, #0]
 8004398:	f004 6c7f 	and.w	ip, r4, #267386880	@ 0xff00000
 800439c:	684c      	ldr	r4, [r1, #4]
 800439e:	432b      	orrs	r3, r5
 80043a0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80043a4:	688c      	ldr	r4, [r1, #8]
 80043a6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80043aa:	68cc      	ldr	r4, [r1, #12]
 80043ac:	6909      	ldr	r1, [r1, #16]
 80043ae:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 80043b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80043b6:	ea43 030c 	orr.w	r3, r3, ip
 80043ba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 80043be:	bc30      	pop	{r4, r5}
 80043c0:	2000      	movs	r0, #0
 80043c2:	4770      	bx	lr

080043c4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80043c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80043c8:	680d      	ldr	r5, [r1, #0]
{
 80043ca:	b083      	sub	sp, #12
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043cc:	fa95 f2a5 	rbit	r2, r5
  if (value == 0U)
 80043d0:	2a00      	cmp	r2, #0
 80043d2:	f000 808f 	beq.w	80044f4 <LL_GPIO_Init+0x130>
  return __builtin_clz(value);
 80043d6:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80043da:	fa35 f302 	lsrs.w	r3, r5, r2
 80043de:	f000 8089 	beq.w	80044f4 <LL_GPIO_Init+0x130>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80043e2:	43eb      	mvns	r3, r5
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80043e4:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80043e8:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	e037      	b.n	8004460 <LL_GPIO_Init+0x9c>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80043f0:	f8d1 8010 	ldr.w	r8, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80043f4:	f8d0 900c 	ldr.w	r9, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f8:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80043fc:	b137      	cbz	r7, 800440c <LL_GPIO_Init+0x48>
  return __builtin_clz(value);
 80043fe:	fab7 f787 	clz	r7, r7
 8004402:	007f      	lsls	r7, r7, #1
 8004404:	fa0e f707 	lsl.w	r7, lr, r7
 8004408:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8004410:	2f00      	cmp	r7, #0
 8004412:	d075      	beq.n	8004500 <LL_GPIO_Init+0x13c>
  return __builtin_clz(value);
 8004414:	fab7 f787 	clz	r7, r7
 8004418:	007f      	lsls	r7, r7, #1
 800441a:	fa08 f807 	lsl.w	r8, r8, r7
 800441e:	ea48 0709 	orr.w	r7, r8, r9

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004422:	2c02      	cmp	r4, #2
 8004424:	60c7      	str	r7, [r0, #12]
 8004426:	d047      	beq.n	80044b8 <LL_GPIO_Init+0xf4>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004428:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442a:	fa93 f8a3 	rbit	r8, r3
  if (value == 0U)
 800442e:	f1b8 0f00 	cmp.w	r8, #0
 8004432:	d007      	beq.n	8004444 <LL_GPIO_Init+0x80>
  return __builtin_clz(value);
 8004434:	fab8 f888 	clz	r8, r8
 8004438:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800443c:	fa0e f808 	lsl.w	r8, lr, r8
 8004440:	ea27 0708 	bic.w	r7, r7, r8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004444:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004448:	2b00      	cmp	r3, #0
 800444a:	d057      	beq.n	80044fc <LL_GPIO_Init+0x138>
  return __builtin_clz(value);
 800444c:	fab3 f383 	clz	r3, r3
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	409c      	lsls	r4, r3
 8004454:	433c      	orrs	r4, r7
 8004456:	6004      	str	r4, [r0, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 8004458:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800445a:	fa35 f302 	lsrs.w	r3, r5, r2
 800445e:	d049      	beq.n	80044f4 <LL_GPIO_Init+0x130>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8004460:	fa0c f302 	lsl.w	r3, ip, r2
    if (currentpin != 0x00u)
 8004464:	402b      	ands	r3, r5
 8004466:	d0f7      	beq.n	8004458 <LL_GPIO_Init+0x94>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004468:	684c      	ldr	r4, [r1, #4]
 800446a:	1e67      	subs	r7, r4, #1
 800446c:	2f01      	cmp	r7, #1
 800446e:	d8bf      	bhi.n	80043f0 <LL_GPIO_Init+0x2c>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004470:	f8d1 8008 	ldr.w	r8, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8004474:	f8d0 9008 	ldr.w	r9, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004478:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 800447c:	b137      	cbz	r7, 800448c <LL_GPIO_Init+0xc8>
  return __builtin_clz(value);
 800447e:	fab7 f787 	clz	r7, r7
 8004482:	007f      	lsls	r7, r7, #1
 8004484:	fa0e f707 	lsl.w	r7, lr, r7
 8004488:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8004490:	2f00      	cmp	r7, #0
 8004492:	d055      	beq.n	8004540 <LL_GPIO_Init+0x17c>
  return __builtin_clz(value);
 8004494:	fab7 f787 	clz	r7, r7
 8004498:	007f      	lsls	r7, r7, #1
 800449a:	fa08 f807 	lsl.w	r8, r8, r7
 800449e:	ea48 0709 	orr.w	r7, r8, r9
 80044a2:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80044a4:	6847      	ldr	r7, [r0, #4]
 80044a6:	9e01      	ldr	r6, [sp, #4]
 80044a8:	4037      	ands	r7, r6
 80044aa:	68ce      	ldr	r6, [r1, #12]
 80044ac:	fb06 f805 	mul.w	r8, r6, r5
 80044b0:	ea47 0708 	orr.w	r7, r7, r8
 80044b4:	6047      	str	r7, [r0, #4]
}
 80044b6:	e79b      	b.n	80043f0 <LL_GPIO_Init+0x2c>
        if (currentpin < LL_GPIO_PIN_8)
 80044b8:	2bff      	cmp	r3, #255	@ 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80044ba:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 80044be:	d821      	bhi.n	8004504 <LL_GPIO_Init+0x140>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80044c0:	f8d0 8020 	ldr.w	r8, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80044c8:	b147      	cbz	r7, 80044dc <LL_GPIO_Init+0x118>
  return __builtin_clz(value);
 80044ca:	fab7 f787 	clz	r7, r7
 80044ce:	00bf      	lsls	r7, r7, #2
 80044d0:	f04f 0a0f 	mov.w	sl, #15
 80044d4:	fa0a f707 	lsl.w	r7, sl, r7
 80044d8:	ea28 0807 	bic.w	r8, r8, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044dc:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80044e0:	b397      	cbz	r7, 8004548 <LL_GPIO_Init+0x184>
  return __builtin_clz(value);
 80044e2:	fab7 f787 	clz	r7, r7
 80044e6:	00bf      	lsls	r7, r7, #2
 80044e8:	fa09 f707 	lsl.w	r7, r9, r7
 80044ec:	ea47 0708 	orr.w	r7, r7, r8
 80044f0:	6207      	str	r7, [r0, #32]
}
 80044f2:	e799      	b.n	8004428 <LL_GPIO_Init+0x64>
  }
  return (SUCCESS);
}
 80044f4:	2000      	movs	r0, #0
 80044f6:	b003      	add	sp, #12
 80044f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fc:	2340      	movs	r3, #64	@ 0x40
 80044fe:	e7a8      	b.n	8004452 <LL_GPIO_Init+0x8e>
 8004500:	2740      	movs	r7, #64	@ 0x40
 8004502:	e78a      	b.n	800441a <LL_GPIO_Init+0x56>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004504:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 8004508:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450a:	fa97 faa7 	rbit	sl, r7
  if (value == 0U)
 800450e:	f1ba 0f00 	cmp.w	sl, #0
 8004512:	d009      	beq.n	8004528 <LL_GPIO_Init+0x164>
  return __builtin_clz(value);
 8004514:	faba fa8a 	clz	sl, sl
 8004518:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800451c:	f04f 0b0f 	mov.w	fp, #15
 8004520:	fa0b fa0a 	lsl.w	sl, fp, sl
 8004524:	ea28 080a 	bic.w	r8, r8, sl
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004528:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 800452c:	b157      	cbz	r7, 8004544 <LL_GPIO_Init+0x180>
  return __builtin_clz(value);
 800452e:	fab7 f787 	clz	r7, r7
 8004532:	00bf      	lsls	r7, r7, #2
 8004534:	fa09 f907 	lsl.w	r9, r9, r7
 8004538:	ea49 0708 	orr.w	r7, r9, r8
 800453c:	6247      	str	r7, [r0, #36]	@ 0x24
}
 800453e:	e773      	b.n	8004428 <LL_GPIO_Init+0x64>
 8004540:	2740      	movs	r7, #64	@ 0x40
 8004542:	e7aa      	b.n	800449a <LL_GPIO_Init+0xd6>
 8004544:	2780      	movs	r7, #128	@ 0x80
 8004546:	e7f5      	b.n	8004534 <LL_GPIO_Init+0x170>
 8004548:	2780      	movs	r7, #128	@ 0x80
 800454a:	e7cd      	b.n	80044e8 <LL_GPIO_Init+0x124>

0800454c <LL_RCC_GetUSARTClockFreq>:
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800454c:	2803      	cmp	r0, #3
{
 800454e:	b430      	push	{r4, r5}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8004550:	d032      	beq.n	80045b8 <LL_RCC_GetUSARTClockFreq+0x6c>
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8004552:	280c      	cmp	r0, #12
 8004554:	d004      	beq.n	8004560 <LL_RCC_GetUSARTClockFreq+0x14>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8004556:	2830      	cmp	r0, #48	@ 0x30
 8004558:	d057      	beq.n	800460a <LL_RCC_GetUSARTClockFreq+0xbe>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800455a:	2000      	movs	r0, #0
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
}
 800455c:	bc30      	pop	{r4, r5}
 800455e:	4770      	bx	lr
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8004560:	4a66      	ldr	r2, [pc, #408]	@ (80046fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004562:	4967      	ldr	r1, [pc, #412]	@ (8004700 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8004564:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004568:	f003 030c 	and.w	r3, r3, #12
 800456c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8004570:	428b      	cmp	r3, r1
 8004572:	d07c      	beq.n	800466e <LL_RCC_GetUSARTClockFreq+0x122>
 8004574:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8004578:	d040      	beq.n	80045fc <LL_RCC_GetUSARTClockFreq+0xb0>
 800457a:	3904      	subs	r1, #4
 800457c:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800457e:	6893      	ldr	r3, [r2, #8]
 8004580:	f003 030c 	and.w	r3, r3, #12
 8004584:	d054      	beq.n	8004630 <LL_RCC_GetUSARTClockFreq+0xe4>
static uint32_t RCC_GetSystemClockFreq(void)
{
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004586:	2b08      	cmp	r3, #8
 8004588:	f000 80b6 	beq.w	80046f8 <LL_RCC_GetUSARTClockFreq+0x1ac>
 800458c:	2b0c      	cmp	r3, #12
 800458e:	d07a      	beq.n	8004686 <LL_RCC_GetUSARTClockFreq+0x13a>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004590:	485c      	ldr	r0, [pc, #368]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004592:	4b5a      	ldr	r3, [pc, #360]	@ (80046fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004594:	495c      	ldr	r1, [pc, #368]	@ (8004708 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8004596:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800459e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80045a2:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80045a4:	4959      	ldr	r1, [pc, #356]	@ (800470c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80045a6:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80045a8:	f002 021f 	and.w	r2, r2, #31
 80045ac:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80045ae:	f003 031f 	and.w	r3, r3, #31
 80045b2:	40d8      	lsrs	r0, r3
}
 80045b4:	bc30      	pop	{r4, r5}
 80045b6:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80045b8:	4a50      	ldr	r2, [pc, #320]	@ (80046fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80045ba:	4955      	ldr	r1, [pc, #340]	@ (8004710 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80045bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80045c0:	f003 0303 	and.w	r3, r3, #3
 80045c4:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80045c8:	428b      	cmp	r3, r1
 80045ca:	d050      	beq.n	800466e <LL_RCC_GetUSARTClockFreq+0x122>
 80045cc:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 80045d0:	d014      	beq.n	80045fc <LL_RCC_GetUSARTClockFreq+0xb0>
 80045d2:	3901      	subs	r1, #1
 80045d4:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80045d6:	6893      	ldr	r3, [r2, #8]
 80045d8:	f003 030c 	and.w	r3, r3, #12
 80045dc:	d028      	beq.n	8004630 <LL_RCC_GetUSARTClockFreq+0xe4>
  switch (LL_RCC_GetSysClkSource())
 80045de:	2b08      	cmp	r3, #8
 80045e0:	f000 8088 	beq.w	80046f4 <LL_RCC_GetUSARTClockFreq+0x1a8>
 80045e4:	2b0c      	cmp	r3, #12
 80045e6:	d069      	beq.n	80046bc <LL_RCC_GetUSARTClockFreq+0x170>
      frequency = HSI_VALUE;
 80045e8:	4846      	ldr	r0, [pc, #280]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80045ea:	4b44      	ldr	r3, [pc, #272]	@ (80046fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80045ec:	4946      	ldr	r1, [pc, #280]	@ (8004708 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80045ee:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80045f6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80045fa:	e7d2      	b.n	80045a2 <LL_RCC_GetUSARTClockFreq+0x56>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80045fc:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8004600:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004604:	03c0      	lsls	r0, r0, #15
}
 8004606:	bc30      	pop	{r4, r5}
 8004608:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800460a:	4a3c      	ldr	r2, [pc, #240]	@ (80046fc <LL_RCC_GetUSARTClockFreq+0x1b0>)
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800460c:	4941      	ldr	r1, [pc, #260]	@ (8004714 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 800460e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004612:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004616:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800461a:	428b      	cmp	r3, r1
 800461c:	d027      	beq.n	800466e <LL_RCC_GetUSARTClockFreq+0x122>
 800461e:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8004622:	d0eb      	beq.n	80045fc <LL_RCC_GetUSARTClockFreq+0xb0>
 8004624:	3910      	subs	r1, #16
 8004626:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004628:	6893      	ldr	r3, [r2, #8]
 800462a:	f003 030c 	and.w	r3, r3, #12
 800462e:	d1aa      	bne.n	8004586 <LL_RCC_GetUSARTClockFreq+0x3a>
  switch (LL_RCC_GetSysClkSource())
 8004630:	2b08      	cmp	r3, #8
 8004632:	d026      	beq.n	8004682 <LL_RCC_GetUSARTClockFreq+0x136>
 8004634:	2b0c      	cmp	r3, #12
 8004636:	d122      	bne.n	800467e <LL_RCC_GetUSARTClockFreq+0x132>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004638:	68d5      	ldr	r5, [r2, #12]
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800463a:	68d0      	ldr	r0, [r2, #12]
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800463c:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800463e:	68d3      	ldr	r3, [r2, #12]
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004640:	4c35      	ldr	r4, [pc, #212]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004642:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004646:	492f      	ldr	r1, [pc, #188]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004648:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800464c:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004650:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004654:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004656:	2d03      	cmp	r5, #3
 8004658:	bf08      	it	eq
 800465a:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800465c:	3201      	adds	r2, #1
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	fb01 f000 	mul.w	r0, r1, r0
 8004664:	fbb0 f0f2 	udiv	r0, r0, r2
 8004668:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800466c:	e776      	b.n	800455c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800466e:	6810      	ldr	r0, [r2, #0]
          usart_frequency = HSI_VALUE;
 8004670:	4b24      	ldr	r3, [pc, #144]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8004672:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8004676:	bf18      	it	ne
 8004678:	4618      	movne	r0, r3
}
 800467a:	bc30      	pop	{r4, r5}
 800467c:	4770      	bx	lr
          usart_frequency = HSI_VALUE;
 800467e:	4821      	ldr	r0, [pc, #132]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return usart_frequency;
 8004680:	e76c      	b.n	800455c <LL_RCC_GetUSARTClockFreq+0x10>
      frequency = HSE_VALUE;
 8004682:	4825      	ldr	r0, [pc, #148]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8004684:	e76a      	b.n	800455c <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004686:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004688:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800468a:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800468c:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800468e:	4c22      	ldr	r4, [pc, #136]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004690:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004694:	491b      	ldr	r1, [pc, #108]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004696:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800469a:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800469e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80046a2:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80046a4:	2d03      	cmp	r5, #3
 80046a6:	bf08      	it	eq
 80046a8:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80046aa:	3201      	adds	r2, #1
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	fb01 f000 	mul.w	r0, r1, r0
 80046b2:	fbb0 f0f2 	udiv	r0, r0, r2
 80046b6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80046ba:	e76a      	b.n	8004592 <LL_RCC_GetUSARTClockFreq+0x46>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80046bc:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80046be:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80046c0:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80046c2:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80046c4:	4c14      	ldr	r4, [pc, #80]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80046c6:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80046ca:	490e      	ldr	r1, [pc, #56]	@ (8004704 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80046cc:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80046d0:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80046d4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80046d8:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80046da:	f1bc 0f03 	cmp.w	ip, #3
 80046de:	bf08      	it	eq
 80046e0:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80046e2:	3201      	adds	r2, #1
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	fb01 f000 	mul.w	r0, r1, r0
 80046ea:	fbb0 f0f2 	udiv	r0, r0, r2
 80046ee:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80046f2:	e77a      	b.n	80045ea <LL_RCC_GetUSARTClockFreq+0x9e>
  switch (LL_RCC_GetSysClkSource())
 80046f4:	4808      	ldr	r0, [pc, #32]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80046f6:	e778      	b.n	80045ea <LL_RCC_GetUSARTClockFreq+0x9e>
 80046f8:	4807      	ldr	r0, [pc, #28]	@ (8004718 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80046fa:	e74a      	b.n	8004592 <LL_RCC_GetUSARTClockFreq+0x46>
 80046fc:	40021000 	.word	0x40021000
 8004700:	000c0008 	.word	0x000c0008
 8004704:	00f42400 	.word	0x00f42400
 8004708:	08051f0c 	.word	0x08051f0c
 800470c:	08051f04 	.word	0x08051f04
 8004710:	00030002 	.word	0x00030002
 8004714:	00300020 	.word	0x00300020
 8004718:	007a1200 	.word	0x007a1200

0800471c <LL_RCC_GetUARTClockFreq>:
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800471c:	28c0      	cmp	r0, #192	@ 0xc0
{
 800471e:	b430      	push	{r4, r5}
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8004720:	d031      	beq.n	8004786 <LL_RCC_GetUARTClockFreq+0x6a>
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8004722:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 8004726:	d12b      	bne.n	8004780 <LL_RCC_GetUARTClockFreq+0x64>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8004728:	4a58      	ldr	r2, [pc, #352]	@ (800488c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800472a:	4959      	ldr	r1, [pc, #356]	@ (8004890 <LL_RCC_GetUARTClockFreq+0x174>)
 800472c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004730:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004734:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8004738:	428b      	cmp	r3, r1
 800473a:	d07e      	beq.n	800483a <LL_RCC_GetUARTClockFreq+0x11e>
 800473c:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8004740:	d074      	beq.n	800482c <LL_RCC_GetUARTClockFreq+0x110>
 8004742:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8004746:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004748:	6893      	ldr	r3, [r2, #8]
 800474a:	f003 030c 	and.w	r3, r3, #12
 800474e:	d04e      	beq.n	80047ee <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8004750:	2b08      	cmp	r3, #8
 8004752:	d04a      	beq.n	80047ea <LL_RCC_GetUARTClockFreq+0xce>
 8004754:	2b0c      	cmp	r3, #12
 8004756:	d07c      	beq.n	8004852 <LL_RCC_GetUARTClockFreq+0x136>
      frequency = HSI_VALUE;
 8004758:	484e      	ldr	r0, [pc, #312]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800475a:	4b4c      	ldr	r3, [pc, #304]	@ (800488c <LL_RCC_GetUARTClockFreq+0x170>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800475c:	494e      	ldr	r1, [pc, #312]	@ (8004898 <LL_RCC_GetUARTClockFreq+0x17c>)
 800475e:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004766:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800476a:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800476c:	494b      	ldr	r1, [pc, #300]	@ (800489c <LL_RCC_GetUARTClockFreq+0x180>)
 800476e:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004770:	f002 021f 	and.w	r2, r2, #31
 8004774:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	40d8      	lsrs	r0, r3
}
 800477c:	bc30      	pop	{r4, r5}
 800477e:	4770      	bx	lr
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004780:	2000      	movs	r0, #0
}
 8004782:	bc30      	pop	{r4, r5}
 8004784:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8004786:	4a41      	ldr	r2, [pc, #260]	@ (800488c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8004788:	4945      	ldr	r1, [pc, #276]	@ (80048a0 <LL_RCC_GetUARTClockFreq+0x184>)
 800478a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800478e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004792:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8004796:	428b      	cmp	r3, r1
 8004798:	d04f      	beq.n	800483a <LL_RCC_GetUARTClockFreq+0x11e>
 800479a:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800479e:	d045      	beq.n	800482c <LL_RCC_GetUARTClockFreq+0x110>
 80047a0:	3940      	subs	r1, #64	@ 0x40
 80047a2:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80047a4:	6893      	ldr	r3, [r2, #8]
 80047a6:	f003 030c 	and.w	r3, r3, #12
 80047aa:	d020      	beq.n	80047ee <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d01c      	beq.n	80047ea <LL_RCC_GetUARTClockFreq+0xce>
 80047b0:	2b0c      	cmp	r3, #12
 80047b2:	d1d1      	bne.n	8004758 <LL_RCC_GetUARTClockFreq+0x3c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047b4:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80047b6:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80047b8:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80047ba:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80047bc:	4c39      	ldr	r4, [pc, #228]	@ (80048a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047be:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80047c2:	4934      	ldr	r1, [pc, #208]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047c4:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047c8:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80047cc:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80047d0:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80047d2:	2d03      	cmp	r5, #3
 80047d4:	bf08      	it	eq
 80047d6:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047d8:	3201      	adds	r2, #1
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	fb01 f000 	mul.w	r0, r1, r0
 80047e0:	fbb0 f0f2 	udiv	r0, r0, r2
 80047e4:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80047e8:	e7b7      	b.n	800475a <LL_RCC_GetUARTClockFreq+0x3e>
  switch (LL_RCC_GetSysClkSource())
 80047ea:	482e      	ldr	r0, [pc, #184]	@ (80048a4 <LL_RCC_GetUARTClockFreq+0x188>)
 80047ec:	e7b5      	b.n	800475a <LL_RCC_GetUARTClockFreq+0x3e>
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d02d      	beq.n	800484e <LL_RCC_GetUARTClockFreq+0x132>
 80047f2:	2b0c      	cmp	r3, #12
 80047f4:	d129      	bne.n	800484a <LL_RCC_GetUARTClockFreq+0x12e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047f6:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80047f8:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80047fa:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80047fc:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80047fe:	4c29      	ldr	r4, [pc, #164]	@ (80048a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004800:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004804:	4923      	ldr	r1, [pc, #140]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004806:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800480a:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800480e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004812:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004814:	2d03      	cmp	r5, #3
 8004816:	bf08      	it	eq
 8004818:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800481a:	3201      	adds	r2, #1
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	fb01 f000 	mul.w	r0, r1, r0
 8004822:	fbb0 f0f2 	udiv	r0, r0, r2
 8004826:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800482a:	e7aa      	b.n	8004782 <LL_RCC_GetUARTClockFreq+0x66>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800482c:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8004830:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004834:	03c0      	lsls	r0, r0, #15
}
 8004836:	bc30      	pop	{r4, r5}
 8004838:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800483a:	6810      	ldr	r0, [r2, #0]
 800483c:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
 800483e:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8004842:	bf18      	it	ne
 8004844:	4618      	movne	r0, r3
 8004846:	bc30      	pop	{r4, r5}
 8004848:	4770      	bx	lr
  switch (LL_RCC_GetSysClkSource())
 800484a:	4812      	ldr	r0, [pc, #72]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
  return uart_frequency;
 800484c:	e799      	b.n	8004782 <LL_RCC_GetUARTClockFreq+0x66>
      frequency = HSE_VALUE;
 800484e:	4815      	ldr	r0, [pc, #84]	@ (80048a4 <LL_RCC_GetUARTClockFreq+0x188>)
 8004850:	e797      	b.n	8004782 <LL_RCC_GetUARTClockFreq+0x66>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004852:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004854:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004856:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004858:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800485a:	4c12      	ldr	r4, [pc, #72]	@ (80048a4 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800485c:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004860:	490c      	ldr	r1, [pc, #48]	@ (8004894 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004862:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004866:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800486a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800486e:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004870:	f1bc 0f03 	cmp.w	ip, #3
 8004874:	bf08      	it	eq
 8004876:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004878:	3201      	adds	r2, #1
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	fb01 f000 	mul.w	r0, r1, r0
 8004880:	fbb0 f0f2 	udiv	r0, r0, r2
 8004884:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004888:	e767      	b.n	800475a <LL_RCC_GetUARTClockFreq+0x3e>
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000
 8004890:	03000200 	.word	0x03000200
 8004894:	00f42400 	.word	0x00f42400
 8004898:	08051f0c 	.word	0x08051f0c
 800489c:	08051f04 	.word	0x08051f04
 80048a0:	00c00080 	.word	0x00c00080
 80048a4:	007a1200 	.word	0x007a1200

080048a8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80048a8:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048aa:	4d32      	ldr	r5, [pc, #200]	@ (8004974 <LL_TIM_Init+0xcc>)

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80048ac:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80048ae:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80048b0:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048b2:	42a8      	cmp	r0, r5
 80048b4:	d049      	beq.n	800494a <LL_TIM_Init+0xa2>
 80048b6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80048ba:	d023      	beq.n	8004904 <LL_TIM_Init+0x5c>
 80048bc:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 80048c0:	42a8      	cmp	r0, r5
 80048c2:	d01f      	beq.n	8004904 <LL_TIM_Init+0x5c>
 80048c4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80048c8:	42a8      	cmp	r0, r5
 80048ca:	d01b      	beq.n	8004904 <LL_TIM_Init+0x5c>
 80048cc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80048d0:	42a8      	cmp	r0, r5
 80048d2:	d017      	beq.n	8004904 <LL_TIM_Init+0x5c>
 80048d4:	f505 3594 	add.w	r5, r5, #75776	@ 0x12800
 80048d8:	42a8      	cmp	r0, r5
 80048da:	d036      	beq.n	800494a <LL_TIM_Init+0xa2>
 80048dc:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80048e0:	42a8      	cmp	r0, r5
 80048e2:	d032      	beq.n	800494a <LL_TIM_Init+0xa2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048e4:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 80048e8:	42a8      	cmp	r0, r5
 80048ea:	d032      	beq.n	8004952 <LL_TIM_Init+0xaa>
 80048ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80048f0:	42a8      	cmp	r0, r5
 80048f2:	d02e      	beq.n	8004952 <LL_TIM_Init+0xaa>
 80048f4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80048f8:	42a8      	cmp	r0, r5
 80048fa:	d032      	beq.n	8004962 <LL_TIM_Init+0xba>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80048fc:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80048fe:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8004900:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004902:	e01b      	b.n	800493c <LL_TIM_Init+0x94>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004904:	684d      	ldr	r5, [r1, #4]
 8004906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800490a:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800490c:	68cd      	ldr	r5, [r1, #12]
 800490e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004912:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004914:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004916:	4b18      	ldr	r3, [pc, #96]	@ (8004978 <LL_TIM_Init+0xd0>)
  WRITE_REG(TIMx->ARR, AutoReload);
 8004918:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800491a:	4298      	cmp	r0, r3
  WRITE_REG(TIMx->PSC, Prescaler);
 800491c:	6282      	str	r2, [r0, #40]	@ 0x28
 800491e:	d00b      	beq.n	8004938 <LL_TIM_Init+0x90>
 8004920:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004924:	4298      	cmp	r0, r3
 8004926:	d007      	beq.n	8004938 <LL_TIM_Init+0x90>
 8004928:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800492c:	4298      	cmp	r0, r3
 800492e:	d003      	beq.n	8004938 <LL_TIM_Init+0x90>
 8004930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004934:	4298      	cmp	r0, r3
 8004936:	d101      	bne.n	800493c <LL_TIM_Init+0x94>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004938:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800493a:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800493c:	6943      	ldr	r3, [r0, #20]
 800493e:	f043 0301 	orr.w	r3, r3, #1
 8004942:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8004944:	bc30      	pop	{r4, r5}
 8004946:	2000      	movs	r0, #0
 8004948:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800494a:	684d      	ldr	r5, [r1, #4]
 800494c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004950:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004952:	68cd      	ldr	r5, [r1, #12]
 8004954:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004958:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800495a:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800495c:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 800495e:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004960:	e7ea      	b.n	8004938 <LL_TIM_Init+0x90>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004962:	68cd      	ldr	r5, [r1, #12]
 8004964:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004968:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800496a:	4d04      	ldr	r5, [pc, #16]	@ (800497c <LL_TIM_Init+0xd4>)
 800496c:	602b      	str	r3, [r5, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800496e:	62ec      	str	r4, [r5, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8004970:	62aa      	str	r2, [r5, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004972:	e7e1      	b.n	8004938 <LL_TIM_Init+0x90>
 8004974:	40012c00 	.word	0x40012c00
 8004978:	40014000 	.word	0x40014000
 800497c:	40014800 	.word	0x40014800

08004980 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8004980:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
{
 8004984:	b430      	push	{r4, r5}
  switch (Channel)
 8004986:	f000 8118 	beq.w	8004bba <LL_TIM_OC_Init+0x23a>
 800498a:	d84e      	bhi.n	8004a2a <LL_TIM_OC_Init+0xaa>
 800498c:	2910      	cmp	r1, #16
 800498e:	f000 815f 	beq.w	8004c50 <LL_TIM_OC_Init+0x2d0>
 8004992:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004996:	f040 808a 	bne.w	8004aae <LL_TIM_OC_Init+0x12e>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800499a:	6a03      	ldr	r3, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800499c:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800499e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049a2:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80049a4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80049a6:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80049a8:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80049aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049ae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80049b2:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 80049b6:	6815      	ldr	r5, [r2, #0]
 80049b8:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80049bc:	432c      	orrs	r4, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80049be:	6855      	ldr	r5, [r2, #4]
 80049c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049c4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049c8:	4da0      	ldr	r5, [pc, #640]	@ (8004c4c <LL_TIM_OC_Init+0x2cc>)
 80049ca:	42a8      	cmp	r0, r5
 80049cc:	d013      	beq.n	80049f6 <LL_TIM_OC_Init+0x76>
 80049ce:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80049d2:	42a8      	cmp	r0, r5
 80049d4:	d00f      	beq.n	80049f6 <LL_TIM_OC_Init+0x76>
 80049d6:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80049da:	42a8      	cmp	r0, r5
 80049dc:	d00b      	beq.n	80049f6 <LL_TIM_OC_Init+0x76>
 80049de:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80049e2:	42a8      	cmp	r0, r5
 80049e4:	d007      	beq.n	80049f6 <LL_TIM_OC_Init+0x76>
 80049e6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80049ea:	42a8      	cmp	r0, r5
 80049ec:	d003      	beq.n	80049f6 <LL_TIM_OC_Init+0x76>
 80049ee:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80049f2:	42a8      	cmp	r0, r5
 80049f4:	d113      	bne.n	8004a1e <LL_TIM_OC_Init+0x9e>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80049f6:	6955      	ldr	r5, [r2, #20]
 80049f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049fc:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004a00:	6995      	ldr	r5, [r2, #24]
 8004a02:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8004a06:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004a0a:	6895      	ldr	r5, [r2, #8]
 8004a0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a10:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004a14:	69d5      	ldr	r5, [r2, #28]
 8004a16:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 8004a1a:	ea41 1145 	orr.w	r1, r1, r5, lsl #5

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004a1e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004a20:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004a22:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004a24:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004a26:	6203      	str	r3, [r0, #32]
      break;
 8004a28:	e087      	b.n	8004b3a <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8004a2a:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8004a2e:	f000 808a 	beq.w	8004b46 <LL_TIM_OC_Init+0x1c6>
 8004a32:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004a36:	f040 8083 	bne.w	8004b40 <LL_TIM_OC_Init+0x1c0>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8004a3a:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004a3c:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8004a3e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004a42:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004a44:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004a46:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004a48:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8004a4c:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004a50:	ea41 2104 	orr.w	r1, r1, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004a54:	6914      	ldr	r4, [r2, #16]
 8004a56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a5a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004a5e:	6854      	ldr	r4, [r2, #4]
 8004a60:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004a64:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a68:	4c78      	ldr	r4, [pc, #480]	@ (8004c4c <LL_TIM_OC_Init+0x2cc>)
 8004a6a:	42a0      	cmp	r0, r4
 8004a6c:	d013      	beq.n	8004a96 <LL_TIM_OC_Init+0x116>
 8004a6e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004a72:	42a0      	cmp	r0, r4
 8004a74:	d00f      	beq.n	8004a96 <LL_TIM_OC_Init+0x116>
 8004a76:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8004a7a:	42a0      	cmp	r0, r4
 8004a7c:	d00b      	beq.n	8004a96 <LL_TIM_OC_Init+0x116>
 8004a7e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004a82:	42a0      	cmp	r0, r4
 8004a84:	d007      	beq.n	8004a96 <LL_TIM_OC_Init+0x116>
 8004a86:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004a8a:	42a0      	cmp	r0, r4
 8004a8c:	d003      	beq.n	8004a96 <LL_TIM_OC_Init+0x116>
 8004a8e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004a92:	42a0      	cmp	r0, r4
 8004a94:	d106      	bne.n	8004aa4 <LL_TIM_OC_Init+0x124>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004a96:	6844      	ldr	r4, [r0, #4]
 8004a98:	6995      	ldr	r5, [r2, #24]
 8004a9a:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8004a9e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8004aa2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8004aa4:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004aa6:	6501      	str	r1, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR6, CompareValue);
 8004aa8:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004aaa:	6203      	str	r3, [r0, #32]
      break;
 8004aac:	e045      	b.n	8004b3a <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8004aae:	2901      	cmp	r1, #1
 8004ab0:	d146      	bne.n	8004b40 <LL_TIM_OC_Init+0x1c0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004ab2:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004ab4:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004ab6:	f023 0301 	bic.w	r3, r3, #1
 8004aba:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004abc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004abe:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004ac0:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004ac2:	f023 0302 	bic.w	r3, r3, #2
 8004ac6:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004ac8:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8004acc:	6815      	ldr	r5, [r2, #0]
 8004ace:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 8004ad2:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004ad4:	6855      	ldr	r5, [r2, #4]
 8004ad6:	f023 0301 	bic.w	r3, r3, #1
 8004ada:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004adc:	4d5b      	ldr	r5, [pc, #364]	@ (8004c4c <LL_TIM_OC_Init+0x2cc>)
 8004ade:	42a8      	cmp	r0, r5
 8004ae0:	d013      	beq.n	8004b0a <LL_TIM_OC_Init+0x18a>
 8004ae2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004ae6:	42a8      	cmp	r0, r5
 8004ae8:	d00f      	beq.n	8004b0a <LL_TIM_OC_Init+0x18a>
 8004aea:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004aee:	42a8      	cmp	r0, r5
 8004af0:	d00b      	beq.n	8004b0a <LL_TIM_OC_Init+0x18a>
 8004af2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004af6:	42a8      	cmp	r0, r5
 8004af8:	d007      	beq.n	8004b0a <LL_TIM_OC_Init+0x18a>
 8004afa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004afe:	42a8      	cmp	r0, r5
 8004b00:	d003      	beq.n	8004b0a <LL_TIM_OC_Init+0x18a>
 8004b02:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004b06:	42a8      	cmp	r0, r5
 8004b08:	d112      	bne.n	8004b30 <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004b0a:	6955      	ldr	r5, [r2, #20]
 8004b0c:	f023 0308 	bic.w	r3, r3, #8
 8004b10:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004b14:	6995      	ldr	r5, [r2, #24]
 8004b16:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8004b1a:	4329      	orrs	r1, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004b1c:	6895      	ldr	r5, [r2, #8]
 8004b1e:	f023 0304 	bic.w	r3, r3, #4
 8004b22:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004b26:	69d5      	ldr	r5, [r2, #28]
 8004b28:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8004b2c:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004b30:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004b32:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004b34:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004b36:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b38:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004b3a:	2000      	movs	r0, #0
}
 8004b3c:	bc30      	pop	{r4, r5}
 8004b3e:	4770      	bx	lr
  switch (Channel)
 8004b40:	2001      	movs	r0, #1
}
 8004b42:	bc30      	pop	{r4, r5}
 8004b44:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004b46:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004b48:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b4e:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004b50:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004b52:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004b54:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8004b58:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004b5c:	4321      	orrs	r1, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004b5e:	6914      	ldr	r4, [r2, #16]
 8004b60:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004b64:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004b68:	6854      	ldr	r4, [r2, #4]
 8004b6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b72:	4c36      	ldr	r4, [pc, #216]	@ (8004c4c <LL_TIM_OC_Init+0x2cc>)
 8004b74:	42a0      	cmp	r0, r4
 8004b76:	d013      	beq.n	8004ba0 <LL_TIM_OC_Init+0x220>
 8004b78:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004b7c:	42a0      	cmp	r0, r4
 8004b7e:	d00f      	beq.n	8004ba0 <LL_TIM_OC_Init+0x220>
 8004b80:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8004b84:	42a0      	cmp	r0, r4
 8004b86:	d00b      	beq.n	8004ba0 <LL_TIM_OC_Init+0x220>
 8004b88:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004b8c:	42a0      	cmp	r0, r4
 8004b8e:	d007      	beq.n	8004ba0 <LL_TIM_OC_Init+0x220>
 8004b90:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004b94:	42a0      	cmp	r0, r4
 8004b96:	d003      	beq.n	8004ba0 <LL_TIM_OC_Init+0x220>
 8004b98:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004b9c:	42a0      	cmp	r0, r4
 8004b9e:	d106      	bne.n	8004bae <LL_TIM_OC_Init+0x22e>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004ba0:	6844      	ldr	r4, [r0, #4]
 8004ba2:	6995      	ldr	r5, [r2, #24]
 8004ba4:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8004ba8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8004bac:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004bae:	6501      	str	r1, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8004bb0:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004bb2:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004bb4:	6482      	str	r2, [r0, #72]	@ 0x48
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004bb6:	6203      	str	r3, [r0, #32]
      break;
 8004bb8:	e7bf      	b.n	8004b3a <LL_TIM_OC_Init+0x1ba>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004bba:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004bbc:	6855      	ldr	r5, [r2, #4]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004bbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bc2:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004bc4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004bc6:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004bc8:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004bca:	f024 7c80 	bic.w	ip, r4, #16777216	@ 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004bce:	6914      	ldr	r4, [r2, #16]
 8004bd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bd4:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004bd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bdc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be0:	4d1a      	ldr	r5, [pc, #104]	@ (8004c4c <LL_TIM_OC_Init+0x2cc>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004be2:	6814      	ldr	r4, [r2, #0]
 8004be4:	f42c 4ce6 	bic.w	ip, ip, #29440	@ 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be8:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004bea:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bee:	d013      	beq.n	8004c18 <LL_TIM_OC_Init+0x298>
 8004bf0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004bf4:	42a8      	cmp	r0, r5
 8004bf6:	d00f      	beq.n	8004c18 <LL_TIM_OC_Init+0x298>
 8004bf8:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004bfc:	42a8      	cmp	r0, r5
 8004bfe:	d00b      	beq.n	8004c18 <LL_TIM_OC_Init+0x298>
 8004c00:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c04:	42a8      	cmp	r0, r5
 8004c06:	d007      	beq.n	8004c18 <LL_TIM_OC_Init+0x298>
 8004c08:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c0c:	42a8      	cmp	r0, r5
 8004c0e:	d003      	beq.n	8004c18 <LL_TIM_OC_Init+0x298>
 8004c10:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004c14:	42a8      	cmp	r0, r5
 8004c16:	d113      	bne.n	8004c40 <LL_TIM_OC_Init+0x2c0>
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8004c18:	6955      	ldr	r5, [r2, #20]
 8004c1a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c1e:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004c22:	6995      	ldr	r5, [r2, #24]
 8004c24:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004c28:	ea41 1185 	orr.w	r1, r1, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8004c2c:	6895      	ldr	r5, [r2, #8]
 8004c2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c32:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8004c36:	69d5      	ldr	r5, [r2, #28]
 8004c38:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8004c3c:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004c40:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004c42:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004c44:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004c46:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004c48:	6203      	str	r3, [r0, #32]
      break;
 8004c4a:	e776      	b.n	8004b3a <LL_TIM_OC_Init+0x1ba>
 8004c4c:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004c50:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004c52:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004c54:	f023 0310 	bic.w	r3, r3, #16
 8004c58:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004c5a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004c5c:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004c5e:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004c60:	f023 0320 	bic.w	r3, r3, #32
 8004c64:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004c68:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004c6c:	6815      	ldr	r5, [r2, #0]
 8004c6e:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 8004c72:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004c76:	6855      	ldr	r5, [r2, #4]
 8004c78:	f023 0310 	bic.w	r3, r3, #16
 8004c7c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c80:	4d18      	ldr	r5, [pc, #96]	@ (8004ce4 <LL_TIM_OC_Init+0x364>)
 8004c82:	42a8      	cmp	r0, r5
 8004c84:	d013      	beq.n	8004cae <LL_TIM_OC_Init+0x32e>
 8004c86:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004c8a:	42a8      	cmp	r0, r5
 8004c8c:	d00f      	beq.n	8004cae <LL_TIM_OC_Init+0x32e>
 8004c8e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004c92:	42a8      	cmp	r0, r5
 8004c94:	d00b      	beq.n	8004cae <LL_TIM_OC_Init+0x32e>
 8004c96:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c9a:	42a8      	cmp	r0, r5
 8004c9c:	d007      	beq.n	8004cae <LL_TIM_OC_Init+0x32e>
 8004c9e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004ca2:	42a8      	cmp	r0, r5
 8004ca4:	d003      	beq.n	8004cae <LL_TIM_OC_Init+0x32e>
 8004ca6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004caa:	42a8      	cmp	r0, r5
 8004cac:	d113      	bne.n	8004cd6 <LL_TIM_OC_Init+0x356>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004cae:	6955      	ldr	r5, [r2, #20]
 8004cb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cb4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004cb8:	6995      	ldr	r5, [r2, #24]
 8004cba:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8004cbe:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004cc2:	6895      	ldr	r5, [r2, #8]
 8004cc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cc8:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004ccc:	69d5      	ldr	r5, [r2, #28]
 8004cce:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004cd2:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004cd6:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004cd8:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004cda:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004cdc:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004cde:	6203      	str	r3, [r0, #32]
      break;
 8004ce0:	e72b      	b.n	8004b3a <LL_TIM_OC_Init+0x1ba>
 8004ce2:	bf00      	nop
 8004ce4:	40012c00 	.word	0x40012c00

08004ce8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8004ce8:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004cea:	6803      	ldr	r3, [r0, #0]
 8004cec:	07db      	lsls	r3, r3, #31
 8004cee:	d431      	bmi.n	8004d54 <LL_USART_Init+0x6c>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004cf0:	4604      	mov	r4, r0
 8004cf2:	e9d1 0204 	ldrd	r0, r2, [r1, #16]
 8004cf6:	688b      	ldr	r3, [r1, #8]
 8004cf8:	460d      	mov	r5, r1
 8004cfa:	4303      	orrs	r3, r0
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	69ea      	ldr	r2, [r5, #28]
 8004d00:	6821      	ldr	r1, [r4, #0]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	4a32      	ldr	r2, [pc, #200]	@ (8004dd0 <LL_USART_Init+0xe8>)
 8004d06:	400a      	ands	r2, r1
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004d0c:	6863      	ldr	r3, [r4, #4]
 8004d0e:	68ea      	ldr	r2, [r5, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004d10:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004d12:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d16:	4313      	orrs	r3, r2
 8004d18:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004d1a:	68a3      	ldr	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004d1c:	4a2d      	ldr	r2, [pc, #180]	@ (8004dd4 <LL_USART_Init+0xec>)
 8004d1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d22:	430b      	orrs	r3, r1
 8004d24:	4294      	cmp	r4, r2
 8004d26:	60a3      	str	r3, [r4, #8]
 8004d28:	d016      	beq.n	8004d58 <LL_USART_Init+0x70>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 8004d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd8 <LL_USART_Init+0xf0>)
 8004d2c:	429c      	cmp	r4, r3
 8004d2e:	d01c      	beq.n	8004d6a <LL_USART_Init+0x82>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004d30:	4b2a      	ldr	r3, [pc, #168]	@ (8004ddc <LL_USART_Init+0xf4>)
 8004d32:	429c      	cmp	r4, r3
 8004d34:	d01d      	beq.n	8004d72 <LL_USART_Init+0x8a>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004d36:	4b2a      	ldr	r3, [pc, #168]	@ (8004de0 <LL_USART_Init+0xf8>)
 8004d38:	429c      	cmp	r4, r3
 8004d3a:	d037      	beq.n	8004dac <LL_USART_Init+0xc4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004d3c:	4b29      	ldr	r3, [pc, #164]	@ (8004de4 <LL_USART_Init+0xfc>)
 8004d3e:	429c      	cmp	r4, r3
 8004d40:	d02f      	beq.n	8004da2 <LL_USART_Init+0xba>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8004d42:	682a      	ldr	r2, [r5, #0]
  ErrorStatus status = ERROR;
 8004d44:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004d46:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004d48:	b292      	uxth	r2, r2
 8004d4a:	f023 030f 	bic.w	r3, r3, #15
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 8004d54:	2001      	movs	r0, #1
}
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8004d58:	2003      	movs	r0, #3
 8004d5a:	f7ff fbf7 	bl	800454c <LL_RCC_GetUSARTClockFreq>
                           USART_InitStruct->PrescalerValue,
 8004d5e:	682a      	ldr	r2, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004d60:	b108      	cbz	r0, 8004d66 <LL_USART_Init+0x7e>
        && (USART_InitStruct->BaudRate != 0U))
 8004d62:	6869      	ldr	r1, [r5, #4]
 8004d64:	b949      	cbnz	r1, 8004d7a <LL_USART_Init+0x92>
  ErrorStatus status = ERROR;
 8004d66:	2001      	movs	r0, #1
 8004d68:	e7ed      	b.n	8004d46 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004d6a:	200c      	movs	r0, #12
 8004d6c:	f7ff fbee 	bl	800454c <LL_RCC_GetUSARTClockFreq>
 8004d70:	e7f5      	b.n	8004d5e <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004d72:	2030      	movs	r0, #48	@ 0x30
 8004d74:	f7ff fbea 	bl	800454c <LL_RCC_GetUSARTClockFreq>
 8004d78:	e7f1      	b.n	8004d5e <LL_USART_Init+0x76>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8004d7a:	2a0b      	cmp	r2, #11
 8004d7c:	d80f      	bhi.n	8004d9e <LL_USART_Init+0xb6>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d7e:	69ed      	ldr	r5, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d80:	4b19      	ldr	r3, [pc, #100]	@ (8004de8 <LL_USART_Init+0x100>)
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d82:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d8a:	fbb0 f0f3 	udiv	r0, r0, r3
 8004d8e:	ea4f 0351 	mov.w	r3, r1, lsr #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d92:	d00f      	beq.n	8004db4 <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d94:	4403      	add	r3, r0
 8004d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e7d1      	b.n	8004d46 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8004da2:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8004da6:	f7ff fcb9 	bl	800471c <LL_RCC_GetUARTClockFreq>
 8004daa:	e7d8      	b.n	8004d5e <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004dac:	20c0      	movs	r0, #192	@ 0xc0
 8004dae:	f7ff fcb5 	bl	800471c <LL_RCC_GetUARTClockFreq>
 8004db2:	e7d4      	b.n	8004d5e <LL_USART_Init+0x76>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004db4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    brrtemp = usartdiv & 0xFFF0U;
 8004db8:	f64f 70f0 	movw	r0, #65520	@ 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004dbc:	fbb3 f3f1 	udiv	r3, r3, r1
    brrtemp = usartdiv & 0xFFF0U;
 8004dc0:	ea03 0100 	and.w	r1, r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dc4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004dc8:	430b      	orrs	r3, r1
    USARTx->BRR = brrtemp;
 8004dca:	60e3      	str	r3, [r4, #12]
 8004dcc:	e7e7      	b.n	8004d9e <LL_USART_Init+0xb6>
 8004dce:	bf00      	nop
 8004dd0:	efff69f3 	.word	0xefff69f3
 8004dd4:	40013800 	.word	0x40013800
 8004dd8:	40004400 	.word	0x40004400
 8004ddc:	40004800 	.word	0x40004800
 8004de0:	40004c00 	.word	0x40004c00
 8004de4:	40005000 	.word	0x40005000
 8004de8:	08051f1c 	.word	0x08051f1c

08004dec <LED_init>:

// -------------- Public function implementations --------------

void LED_init(void)
{
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004dec:	4b11      	ldr	r3, [pc, #68]	@ (8004e34 <LED_init+0x48>)
		LED_group.LEDs[LED0].port = GPIOF;
 8004dee:	4912      	ldr	r1, [pc, #72]	@ (8004e38 <LED_init+0x4c>)
{
 8004df0:	b430      	push	{r4, r5}

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8004df2:	2008      	movs	r0, #8
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004df4:	2404      	movs	r4, #4
		LED_group.LEDs[LED1].port = GPIOF;

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8004df6:	2210      	movs	r2, #16
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004df8:	e9c3 1400 	strd	r1, r4, [r3]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004dfc:	628c      	str	r4, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8004dfe:	60d8      	str	r0, [r3, #12]
 8004e00:	6288      	str	r0, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].port = GPIOF;
 8004e02:	6099      	str	r1, [r3, #8]
 8004e04:	628a      	str	r2, [r1, #40]	@ 0x28
		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8004e06:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8004e08:	2220      	movs	r2, #32
 8004e0a:	628a      	str	r2, [r1, #40]	@ 0x28
 8004e0c:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
		LED_group.LEDs[LED4].port = GPIOC;
 8004e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8004e3c <LED_init+0x50>)
		LED_group.LEDs[LED2].port = GPIOF;
 8004e10:	6119      	str	r1, [r3, #16]
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8004e12:	2501      	movs	r5, #1
 8004e14:	6295      	str	r5, [r2, #40]	@ 0x28
		LED_group.LEDs[LED3].port = GPIOF;
 8004e16:	6199      	str	r1, [r3, #24]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8004e18:	2102      	movs	r1, #2
		LED_group.LEDs[LED5].port = GPIOC;

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
		LED_group.LEDs[LED6].port = GPIOC;
 8004e1a:	e9c3 240c 	strd	r2, r4, [r3, #48]	@ 0x30
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8004e1e:	625d      	str	r5, [r3, #36]	@ 0x24

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
		LED_group.LEDs[LED7].port = GPIOC;
 8004e20:	e9c3 200e 	strd	r2, r0, [r3, #56]	@ 0x38
		LED_group.LEDs[LED4].port = GPIOC;
 8004e24:	621a      	str	r2, [r3, #32]
		LED_group.LEDs[LED5].port = GPIOC;
 8004e26:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e28:	6291      	str	r1, [r2, #40]	@ 0x28
		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8004e2a:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8004e2c:	6294      	str	r4, [r2, #40]	@ 0x28

		LEDs_write(0x00);
}
 8004e2e:	bc30      	pop	{r4, r5}
 8004e30:	6290      	str	r0, [r2, #40]	@ 0x28
 8004e32:	4770      	bx	lr
 8004e34:	200005e8 	.word	0x200005e8
 8004e38:	48001400 	.word	0x48001400
 8004e3c:	48000800 	.word	0x48000800

08004e40 <LEDs_off>:
{
	uint8_t bitmask = 0x01;

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if ( LED_bitmask & bitmask )
 8004e40:	07c2      	lsls	r2, r0, #31
 8004e42:	d503      	bpl.n	8004e4c <LEDs_off+0xc>
		{
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e44:	4b17      	ldr	r3, [pc, #92]	@ (8004ea4 <LEDs_off+0x64>)
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e4c:	0783      	lsls	r3, r0, #30
 8004e4e:	d503      	bpl.n	8004e58 <LEDs_off+0x18>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e50:	4b14      	ldr	r3, [pc, #80]	@ (8004ea4 <LEDs_off+0x64>)
 8004e52:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004e56:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e58:	0741      	lsls	r1, r0, #29
 8004e5a:	d503      	bpl.n	8004e64 <LEDs_off+0x24>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e5c:	4b11      	ldr	r3, [pc, #68]	@ (8004ea4 <LEDs_off+0x64>)
 8004e5e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004e62:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e64:	0702      	lsls	r2, r0, #28
 8004e66:	d503      	bpl.n	8004e70 <LEDs_off+0x30>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e68:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea4 <LEDs_off+0x64>)
 8004e6a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004e6e:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e70:	06c3      	lsls	r3, r0, #27
 8004e72:	d503      	bpl.n	8004e7c <LEDs_off+0x3c>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e74:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea4 <LEDs_off+0x64>)
 8004e76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e7a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e7c:	0681      	lsls	r1, r0, #26
 8004e7e:	d503      	bpl.n	8004e88 <LEDs_off+0x48>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e80:	4b08      	ldr	r3, [pc, #32]	@ (8004ea4 <LEDs_off+0x64>)
 8004e82:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004e86:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e88:	0642      	lsls	r2, r0, #25
 8004e8a:	d503      	bpl.n	8004e94 <LEDs_off+0x54>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e8c:	4b05      	ldr	r3, [pc, #20]	@ (8004ea4 <LEDs_off+0x64>)
 8004e8e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004e92:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e94:	0603      	lsls	r3, r0, #24
 8004e96:	d503      	bpl.n	8004ea0 <LEDs_off+0x60>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e98:	4b02      	ldr	r3, [pc, #8]	@ (8004ea4 <LEDs_off+0x64>)
 8004e9a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004e9e:	6293      	str	r3, [r2, #40]	@ 0x28
		}

		bitmask <<= 1;
	}
}
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	200005e8 	.word	0x200005e8

08004ea8 <LEDs_write>:

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if (value & bitmask)
		{
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8004f1c <LEDs_write+0x74>)
 8004eaa:	e9d3 2100 	ldrd	r2, r1, [r3]
		if (value & bitmask)
 8004eae:	f010 0f01 	tst.w	r0, #1
 8004eb2:	bf0c      	ite	eq
 8004eb4:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004eb6:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004eb8:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
		if (value & bitmask)
 8004ebc:	f010 0f02 	tst.w	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ec0:	bf0c      	ite	eq
 8004ec2:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004ec4:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004ec6:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
		if (value & bitmask)
 8004eca:	f010 0f04 	tst.w	r0, #4
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ece:	bf0c      	ite	eq
 8004ed0:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004ed2:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004ed4:	e9d3 2106 	ldrd	r2, r1, [r3, #24]
		if (value & bitmask)
 8004ed8:	f010 0f08 	tst.w	r0, #8
  WRITE_REG(GPIOx->BRR, PinMask);
 8004edc:	bf0c      	ite	eq
 8004ede:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004ee0:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004ee2:	e9d3 2108 	ldrd	r2, r1, [r3, #32]
		if (value & bitmask)
 8004ee6:	f010 0f10 	tst.w	r0, #16
  WRITE_REG(GPIOx->BRR, PinMask);
 8004eea:	bf0c      	ite	eq
 8004eec:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004eee:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004ef0:	e9d3 210a 	ldrd	r2, r1, [r3, #40]	@ 0x28
		if (value & bitmask)
 8004ef4:	f010 0f20 	tst.w	r0, #32
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ef8:	bf0c      	ite	eq
 8004efa:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004efc:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004efe:	e9d3 210c 	ldrd	r2, r1, [r3, #48]	@ 0x30
		if (value & bitmask)
 8004f02:	f010 0f40 	tst.w	r0, #64	@ 0x40
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f06:	bf0c      	ite	eq
 8004f08:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f0a:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004f0c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		if (value & bitmask)
 8004f10:	0601      	lsls	r1, r0, #24
 8004f12:	bf4c      	ite	mi
 8004f14:	6193      	strmi	r3, [r2, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f16:	6293      	strpl	r3, [r2, #40]	@ 0x28
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
		}

		bitmask <<= 1;
	}
}
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	200005e8 	.word	0x200005e8

08004f20 <SCI_init>:
// -------------- Public function implementations --------------
void SCI_init(void)
{

	SCI.USART = USART3;
	setvbuf(stdout, NULL, _IONBF, 0);
 8004f20:	4a10      	ldr	r2, [pc, #64]	@ (8004f64 <SCI_init+0x44>)
 8004f22:	6810      	ldr	r0, [r2, #0]
{
 8004f24:	b538      	push	{r3, r4, r5, lr}
	setvbuf(stdout, NULL, _IONBF, 0);
 8004f26:	2300      	movs	r3, #0
	SCI.USART = USART3;
 8004f28:	4c0f      	ldr	r4, [pc, #60]	@ (8004f68 <SCI_init+0x48>)
 8004f2a:	4d10      	ldr	r5, [pc, #64]	@ (8004f6c <SCI_init+0x4c>)
	setvbuf(stdout, NULL, _IONBF, 0);
 8004f2c:	6880      	ldr	r0, [r0, #8]
	SCI.USART = USART3;
 8004f2e:	6025      	str	r5, [r4, #0]
	setvbuf(stdout, NULL, _IONBF, 0);
 8004f30:	4619      	mov	r1, r3
 8004f32:	2202      	movs	r2, #2
 8004f34:	f000 ff9a 	bl	8005e6c <setvbuf>

	BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	
 8004f38:	490d      	ldr	r1, [pc, #52]	@ (8004f70 <SCI_init+0x50>)
 8004f3a:	480e      	ldr	r0, [pc, #56]	@ (8004f74 <SCI_init+0x54>)
 8004f3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f40:	f000 f862 	bl	8005008 <BUF_init>
	BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	
 8004f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f48:	490b      	ldr	r1, [pc, #44]	@ (8004f78 <SCI_init+0x58>)
 8004f4a:	480c      	ldr	r0, [pc, #48]	@ (8004f7c <SCI_init+0x5c>)
 8004f4c:	f000 f85c 	bl	8005008 <BUF_init>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f50:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f52:	e852 3f00 	ldrex	r3, [r2]
 8004f56:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	e842 3100 	strex	r1, r3, [r2]
 8004f5e:	2900      	cmp	r1, #0
 8004f60:	d1f7      	bne.n	8004f52 <SCI_init+0x32>

	LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
}
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
 8004f64:	20000024 	.word	0x20000024
 8004f68:	20000a58 	.word	0x20000a58
 8004f6c:	40004800 	.word	0x40004800
 8004f70:	20000858 	.word	0x20000858
 8004f74:	20000840 	.word	0x20000840
 8004f78:	20000640 	.word	0x20000640
 8004f7c:	20000628 	.word	0x20000628

08004f80 <_write>:
	}
}

void SCI_send_bytes(uint8_t *data, uint32_t size)
{
	for( int i = 0 ; i < size ; i++ )
 8004f80:	4610      	mov	r0, r2
 8004f82:	b182      	cbz	r2, 8004fa6 <_write+0x26>
	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 8004f84:	4b08      	ldr	r3, [pc, #32]	@ (8004fa8 <_write+0x28>)
 8004f86:	f101 3cff 	add.w	ip, r1, #4294967295
 8004f8a:	6819      	ldr	r1, [r3, #0]
	}
}

// -------------- Private function implementations -------------
int _write(int file, char *ptr, int len)
{
 8004f8c:	b500      	push	{lr}
 8004f8e:	eb0c 0e02 	add.w	lr, ip, r2
		SCI_send_byte(data[i]);
 8004f92:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8004f96:	69cb      	ldr	r3, [r1, #28]
 8004f98:	061b      	lsls	r3, r3, #24
 8004f9a:	d5fc      	bpl.n	8004f96 <_write+0x16>
	for( int i = 0 ; i < size ; i++ )
 8004f9c:	45f4      	cmp	ip, lr
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8004f9e:	628a      	str	r2, [r1, #40]	@ 0x28
 8004fa0:	d1f7      	bne.n	8004f92 <_write+0x12>
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
	return len;
}
 8004fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	20000a58 	.word	0x20000a58

08004fac <SCI_receive_char_Callback>:
}

void SCI_receive_char_Callback(void)
{
	uint8_t received_data;
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8004fac:	4b03      	ldr	r3, [pc, #12]	@ (8004fbc <SCI_receive_char_Callback+0x10>)
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8004fae:	4804      	ldr	r0, [pc, #16]	@ (8004fc0 <SCI_receive_char_Callback+0x14>)
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8004fb0:	681b      	ldr	r3, [r3, #0]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8004fb2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8004fb4:	b2c9      	uxtb	r1, r1
 8004fb6:	f000 b837 	b.w	8005028 <BUF_store_byte>
 8004fba:	bf00      	nop
 8004fbc:	20000a58 	.word	0x20000a58
 8004fc0:	20000840 	.word	0x20000840

08004fc4 <SCI_transmit_char_Callback>:
}

void SCI_transmit_char_Callback(void)
{
 8004fc4:	b500      	push	{lr}
 8004fc6:	b083      	sub	sp, #12
	uint8_t 			data_to_transmit;	
	buf_rtrn_codes_t	return_code;			

	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 8004fc8:	480d      	ldr	r0, [pc, #52]	@ (8005000 <SCI_transmit_char_Callback+0x3c>)
 8004fca:	f10d 0107 	add.w	r1, sp, #7
 8004fce:	f000 f84d 	bl	800506c <BUF_get_byte>

	if ( return_code == BUFFER_OK )
 8004fd2:	b920      	cbnz	r0, 8004fde <SCI_transmit_char_Callback+0x1a>
	{
		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005004 <SCI_transmit_char_Callback+0x40>)
  USARTx->TDR = Value;
 8004fd6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8004fde:	4808      	ldr	r0, [pc, #32]	@ (8005000 <SCI_transmit_char_Callback+0x3c>)
 8004fe0:	f000 f85c 	bl	800509c <BUF_get_data_size>
 8004fe4:	b948      	cbnz	r0, 8004ffa <SCI_transmit_char_Callback+0x36>
	{
		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 8004fe6:	4b07      	ldr	r3, [pc, #28]	@ (8005004 <SCI_transmit_char_Callback+0x40>)
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004fe8:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	e852 3f00 	ldrex	r3, [r2]
 8004fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff2:	e842 3100 	strex	r1, r3, [r2]
 8004ff6:	2900      	cmp	r1, #0
 8004ff8:	d1f7      	bne.n	8004fea <SCI_transmit_char_Callback+0x26>
	}

}
 8004ffa:	b003      	add	sp, #12
 8004ffc:	f85d fb04 	ldr.w	pc, [sp], #4
 8005000:	20000628 	.word	0x20000628
 8005004:	20000a58 	.word	0x20000a58

08005008 <BUF_init>:
}


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
	buf_handle->front = 0;
 8005008:	2300      	movs	r3, #0
	buf_handle->length = buf_length;
 800500a:	e9c0 1200 	strd	r1, r2, [r0]
	buf_handle->rear = 0;
 800500e:	e9c0 3302 	strd	r3, r3, [r0, #8]
	buf_handle->data_size = 0;
	buf_handle->free_size = buf_handle->length;
 8005012:	e9c0 3204 	strd	r3, r2, [r0, #16]
}
 8005016:	4770      	bx	lr

08005018 <BUF_flush>:
{
 8005018:	4603      	mov	r3, r0
	buf_handle->rear = 0;
 800501a:	2000      	movs	r0, #0
	buf_handle->free_size = buf_handle->length;
 800501c:	685a      	ldr	r2, [r3, #4]
	buf_handle->rear = 0;
 800501e:	e9c3 0002 	strd	r0, r0, [r3, #8]
	buf_handle->free_size = buf_handle->length;
 8005022:	e9c3 0204 	strd	r0, r2, [r3, #16]

	return BUFFER_OK;
}
 8005026:	4770      	bx	lr

08005028 <BUF_store_byte>:

buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
	if (buf_handle->data_size >= buf_handle->length)
 8005028:	6902      	ldr	r2, [r0, #16]
{
 800502a:	4603      	mov	r3, r0
	if (buf_handle->data_size >= buf_handle->length)
 800502c:	6840      	ldr	r0, [r0, #4]
 800502e:	4282      	cmp	r2, r0
 8005030:	d210      	bcs.n	8005054 <BUF_store_byte+0x2c>
{
 8005032:	b410      	push	{r4}
	{
		return BUFFER_FULL;	
	}
	else
	{
		if (buf_handle->data_size == 0)
 8005034:	b982      	cbnz	r2, 8005058 <BUF_store_byte+0x30>
		{
			buf_handle->front = 0;
			buf_handle->rear = 0;
 8005036:	e9c3 2202 	strd	r2, r2, [r3, #8]
{
 800503a:	2200      	movs	r2, #0
			{
				buf_handle->rear = 0;
			}
		}

		buf_handle->buffer[buf_handle->rear] = data;
 800503c:	681c      	ldr	r4, [r3, #0]
 800503e:	54a1      	strb	r1, [r4, r2]

		buf_handle->data_size++;
		buf_handle->free_size--;
 8005040:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
		buf_handle->data_size++;
 8005044:	3101      	adds	r1, #1
		buf_handle->free_size--;
 8005046:	3a01      	subs	r2, #1
 8005048:	2000      	movs	r0, #0
 800504a:	e9c3 1204 	strd	r1, r2, [r3, #16]

		return BUFFER_OK;
	}

}
 800504e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005052:	4770      	bx	lr
		return BUFFER_FULL;	
 8005054:	2001      	movs	r0, #1
}
 8005056:	4770      	bx	lr
			buf_handle->rear++;
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	3201      	adds	r2, #1
			if (buf_handle->rear >= buf_handle->length)
 800505c:	4290      	cmp	r0, r2
 800505e:	d802      	bhi.n	8005066 <BUF_store_byte+0x3e>
				buf_handle->rear = 0;
 8005060:	2200      	movs	r2, #0
 8005062:	609a      	str	r2, [r3, #8]
 8005064:	e7e9      	b.n	800503a <BUF_store_byte+0x12>
			buf_handle->rear++;
 8005066:	609a      	str	r2, [r3, #8]
 8005068:	e7e8      	b.n	800503c <BUF_store_byte+0x14>
 800506a:	bf00      	nop

0800506c <BUF_get_byte>:
	}
}

buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
	if (buf_handle->data_size == 0)
 800506c:	6903      	ldr	r3, [r0, #16]
 800506e:	b19b      	cbz	r3, 8005098 <BUF_get_byte+0x2c>
	{
		return BUFFER_EMPTY;	
	}

	*data = buf_handle->buffer[buf_handle->front];	
 8005070:	68c3      	ldr	r3, [r0, #12]
 8005072:	6802      	ldr	r2, [r0, #0]
 8005074:	5cd3      	ldrb	r3, [r2, r3]
 8005076:	700b      	strb	r3, [r1, #0]
	buf_handle->data_size--;
	buf_handle->free_size++;
 8005078:	e9d0 1204 	ldrd	r1, r2, [r0, #16]

	buf_handle->front++;
 800507c:	68c3      	ldr	r3, [r0, #12]
	buf_handle->free_size++;
 800507e:	3201      	adds	r2, #1
	buf_handle->data_size--;
 8005080:	3901      	subs	r1, #1
	buf_handle->free_size++;
 8005082:	e9c0 1204 	strd	r1, r2, [r0, #16]

	if (buf_handle->front >= buf_handle->length)
 8005086:	6842      	ldr	r2, [r0, #4]
	buf_handle->front++;
 8005088:	3301      	adds	r3, #1
	if (buf_handle->front >= buf_handle->length)
 800508a:	4293      	cmp	r3, r2
	buf_handle->front++;
 800508c:	60c3      	str	r3, [r0, #12]
	if (buf_handle->front >= buf_handle->length)
 800508e:	d301      	bcc.n	8005094 <BUF_get_byte+0x28>
	{
		buf_handle->front = 0;
 8005090:	2300      	movs	r3, #0
 8005092:	60c3      	str	r3, [r0, #12]
	}

	return BUFFER_OK;	
 8005094:	2000      	movs	r0, #0
 8005096:	4770      	bx	lr
		return BUFFER_EMPTY;	
 8005098:	2002      	movs	r0, #2
}
 800509a:	4770      	bx	lr

0800509c <BUF_get_data_size>:
}

uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
	return buf_handle->data_size;
}
 800509c:	6900      	ldr	r0, [r0, #16]
 800509e:	4770      	bx	lr

080050a0 <JOY_init>:
uint8_t 		joy_btn_buffer[JOY_BTN_BUF_LEN];			
buf_handle_t 	joy_btn_buf_handle;					

// ------------- Public function implementations --------------
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 80050a0:	b570      	push	{r4, r5, r6, lr}

	joystick.button.pin = LL_GPIO_PIN_13;
 80050a2:	4c14      	ldr	r4, [pc, #80]	@ (80050f4 <JOY_init+0x54>)
	joystick.button.port = GPIOC;
 80050a4:	4e14      	ldr	r6, [pc, #80]	@ (80050f8 <JOY_init+0x58>)
 80050a6:	6026      	str	r6, [r4, #0]
{
 80050a8:	4605      	mov	r5, r0
 80050aa:	460b      	mov	r3, r1
	joystick.position_raw_min[X] = 820;
	joystick.position_raw_min[Y] = 739;
	joystick.position_raw_max[X] = 3101;
	joystick.position_raw_max[Y] = 3100;

	joystick.ADC = ADC_handle;
 80050ac:	6225      	str	r5, [r4, #32]
	joystick.button.pin = LL_GPIO_PIN_13;
 80050ae:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
 80050b2:	6065      	str	r5, [r4, #4]
	joystick.timer = timer_handle;
 80050b4:	61e3      	str	r3, [r4, #28]
	joystick.position_raw_min[X] = 820;
 80050b6:	4d11      	ldr	r5, [pc, #68]	@ (80050fc <JOY_init+0x5c>)
 80050b8:	4b11      	ldr	r3, [pc, #68]	@ (8005100 <JOY_init+0x60>)

	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80050ba:	4812      	ldr	r0, [pc, #72]	@ (8005104 <JOY_init+0x64>)
 80050bc:	4912      	ldr	r1, [pc, #72]	@ (8005108 <JOY_init+0x68>)
	joystick.position_raw_min[X] = 820;
 80050be:	e9c4 5304 	strd	r5, r3, [r4, #16]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80050c2:	2210      	movs	r2, #16
	joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 80050c4:	f240 1301 	movw	r3, #257	@ 0x101
 80050c8:	8123      	strh	r3, [r4, #8]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80050ca:	f7ff ff9d 	bl	8005008 <BUF_init>

	HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 80050ce:	6a20      	ldr	r0, [r4, #32]
 80050d0:	217f      	movs	r1, #127	@ 0x7f
 80050d2:	f7fd fd6d 	bl	8002bb0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2);
 80050d6:	f104 010c 	add.w	r1, r4, #12
 80050da:	6a20      	ldr	r0, [r4, #32]
 80050dc:	2202      	movs	r2, #2
 80050de:	f7fd fca3 	bl	8002a28 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start( joystick.timer);
 80050e2:	69e0      	ldr	r0, [r4, #28]
 80050e4:	f7fe ff3c 	bl	8003f60 <HAL_TIM_Base_Start>
	HAL_Delay(11);
}
 80050e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(11);
 80050ec:	200b      	movs	r0, #11
 80050ee:	f7fd b82d 	b.w	800214c <HAL_Delay>
 80050f2:	bf00      	nop
 80050f4:	20000a84 	.word	0x20000a84
 80050f8:	48000800 	.word	0x48000800
 80050fc:	02e30334 	.word	0x02e30334
 8005100:	0c1c0c1d 	.word	0x0c1c0c1d
 8005104:	20000a5c 	.word	0x20000a5c
 8005108:	20000a74 	.word	0x20000a74

0800510c <KBD_init>:
buf_handle_t 	kbd_buf_handle;				

// -------------- Public function implementations --------------
void KBD_init(void)
{
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 800510c:	4b16      	ldr	r3, [pc, #88]	@ (8005168 <KBD_init+0x5c>)

	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
	keyboard.buttons[ BTN_OK ].port = GPIOC;

	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 800510e:	4817      	ldr	r0, [pc, #92]	@ (800516c <KBD_init+0x60>)
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8005110:	4a17      	ldr	r2, [pc, #92]	@ (8005170 <KBD_init+0x64>)
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8005112:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
{
 8005116:	b410      	push	{r4}
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8005118:	6419      	str	r1, [r3, #64]	@ 0x40
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 800511a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
	keyboard.buttons[ BTN_UP ].port = GPIOG;

	for(int i=0; i < BTN_NUM; i++)
	{
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 800511e:	f240 1c01 	movw	ip, #257	@ 0x101
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8005122:	6359      	str	r1, [r3, #52]	@ 0x34
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8005124:	f44f 7180 	mov.w	r1, #256	@ 0x100
	keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 8005128:	2401      	movs	r4, #1
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 800512a:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard.buttons[ BTN_OK ].port = GPIOC;
 800512c:	631a      	str	r2, [r3, #48]	@ 0x30
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 800512e:	6299      	str	r1, [r3, #40]	@ 0x28
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8005130:	2202      	movs	r2, #2
	keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8005132:	2140      	movs	r1, #64	@ 0x40
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8005134:	f8a3 c008 	strh.w	ip, [r3, #8]
 8005138:	f8a3 c014 	strh.w	ip, [r3, #20]
 800513c:	f8a3 c020 	strh.w	ip, [r3, #32]
 8005140:	f8a3 c02c 	strh.w	ip, [r3, #44]	@ 0x2c
 8005144:	f8a3 c038 	strh.w	ip, [r3, #56]	@ 0x38
 8005148:	f8a3 c044 	strh.w	ip, [r3, #68]	@ 0x44
	keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 800514c:	e9c3 0106 	strd	r0, r1, [r3, #24]
	keyboard.buttons[ BTN_UP ].port = GPIOG;
 8005150:	e9c3 0400 	strd	r0, r4, [r3]
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 8005154:	6258      	str	r0, [r3, #36]	@ 0x24
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8005156:	611a      	str	r2, [r3, #16]
	keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 8005158:	60d8      	str	r0, [r3, #12]
	}

	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 800515a:	4906      	ldr	r1, [pc, #24]	@ (8005174 <KBD_init+0x68>)
 800515c:	4806      	ldr	r0, [pc, #24]	@ (8005178 <KBD_init+0x6c>)
}
 800515e:	f85d 4b04 	ldr.w	r4, [sp], #4
	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8005162:	2220      	movs	r2, #32
 8005164:	f7ff bf50 	b.w	8005008 <BUF_init>
 8005168:	20000ae0 	.word	0x20000ae0
 800516c:	48001800 	.word	0x48001800
 8005170:	48000800 	.word	0x48000800
 8005174:	20000ac0 	.word	0x20000ac0
 8005178:	20000aa8 	.word	0x20000aa8

0800517c <KBD_scan>:

void KBD_scan(void)
{
 800517c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i=0; i < BTN_NUM; i++)
 8005180:	2500      	movs	r5, #0
 8005182:	4c11      	ldr	r4, [pc, #68]	@ (80051c8 <KBD_scan+0x4c>)
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);

		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
		{
			BUF_store_byte( &kbd_buf_handle, i);
 8005184:	4e11      	ldr	r6, [pc, #68]	@ (80051cc <KBD_scan+0x50>)
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005186:	462f      	mov	r7, r5
 8005188:	f04f 0801 	mov.w	r8, #1
 800518c:	e008      	b.n	80051a0 <KBD_scan+0x24>
 800518e:	7267      	strb	r7, [r4, #9]
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 8005190:	b10a      	cbz	r2, 8005196 <KBD_scan+0x1a>
			BUF_store_byte( &kbd_buf_handle, i);
 8005192:	f7ff ff49 	bl	8005028 <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 8005196:	3501      	adds	r5, #1
 8005198:	2d06      	cmp	r5, #6
 800519a:	f104 040c 	add.w	r4, r4, #12
 800519e:	d010      	beq.n	80051c2 <KBD_scan+0x46>
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80051a0:	7a62      	ldrb	r2, [r4, #9]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80051a2:	6823      	ldr	r3, [r4, #0]
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80051a4:	7222      	strb	r2, [r4, #8]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80051a6:	6860      	ldr	r0, [r4, #4]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	ea30 0303 	bics.w	r3, r0, r3
			BUF_store_byte( &kbd_buf_handle, i);
 80051ae:	b2e9      	uxtb	r1, r5
 80051b0:	4630      	mov	r0, r6
 80051b2:	d1ec      	bne.n	800518e <KBD_scan+0x12>
	for(int i=0; i < BTN_NUM; i++)
 80051b4:	3501      	adds	r5, #1
 80051b6:	2d06      	cmp	r5, #6
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80051b8:	f884 8009 	strb.w	r8, [r4, #9]
	for(int i=0; i < BTN_NUM; i++)
 80051bc:	f104 040c 	add.w	r4, r4, #12
 80051c0:	d1ee      	bne.n	80051a0 <KBD_scan+0x24>
		}
	}
}
 80051c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051c6:	bf00      	nop
 80051c8:	20000ae0 	.word	0x20000ae0
 80051cc:	20000aa8 	.word	0x20000aa8

080051d0 <KBD_get_pressed_key>:

buttons_enum_t KBD_get_pressed_key(void)
{
 80051d0:	b500      	push	{lr}
 80051d2:	b083      	sub	sp, #12
	buttons_enum_t pressed_button;
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 80051d4:	4807      	ldr	r0, [pc, #28]	@ (80051f4 <KBD_get_pressed_key+0x24>)
 80051d6:	f10d 0107 	add.w	r1, sp, #7
 80051da:	f7ff ff47 	bl	800506c <BUF_get_byte>
 80051de:	b920      	cbnz	r0, 80051ea <KBD_get_pressed_key+0x1a>
	{
		return pressed_button;
 80051e0:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
	{
		return BTN_NONE;
	}

}
 80051e4:	b003      	add	sp, #12
 80051e6:	f85d fb04 	ldr.w	pc, [sp], #4
		return BTN_NONE;
 80051ea:	2007      	movs	r0, #7
}
 80051ec:	b003      	add	sp, #12
 80051ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80051f2:	bf00      	nop
 80051f4:	20000aa8 	.word	0x20000aa8

080051f8 <KBD_flush>:
}


void KBD_flush(void){ 

	BUF_flush(&kbd_buf_handle);
 80051f8:	4801      	ldr	r0, [pc, #4]	@ (8005200 <KBD_flush+0x8>)
 80051fa:	f7ff bf0d 	b.w	8005018 <BUF_flush>
 80051fe:	bf00      	nop
 8005200:	20000aa8 	.word	0x20000aa8

08005204 <UserPixelSetFunction>:

// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------

// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8005204:	b500      	push	{lr}
 8005206:	b083      	sub	sp, #12
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8005208:	2301      	movs	r3, #1
{
 800520a:	9201      	str	r2, [sp, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 800520c:	461a      	mov	r2, r3
 800520e:	f000 f89f 	bl	8005350 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8005212:	2101      	movs	r1, #1
 8005214:	a801      	add	r0, sp, #4
 8005216:	f000 f87b 	bl	8005310 <ILI9341_SendData>
}
 800521a:	b003      	add	sp, #12
 800521c:	f85d fb04 	ldr.w	pc, [sp], #4

08005220 <LCD_Init>:
{
 8005220:	b570      	push	{r4, r5, r6, lr}
	LCD_RST_LOW();
 8005222:	4c19      	ldr	r4, [pc, #100]	@ (8005288 <LCD_Init+0x68>)
 8005224:	2508      	movs	r5, #8
 8005226:	62a5      	str	r5, [r4, #40]	@ 0x28
	HAL_Delay(120);
 8005228:	2078      	movs	r0, #120	@ 0x78
 800522a:	f7fc ff8f 	bl	800214c <HAL_Delay>
	LCD_RST_HIGH();
 800522e:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 8005230:	2078      	movs	r0, #120	@ 0x78
 8005232:	f7fc ff8b 	bl	800214c <HAL_Delay>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8005236:	2103      	movs	r1, #3
 8005238:	2055      	movs	r0, #85	@ 0x55
 800523a:	f000 f8f5 	bl	8005428 <ILI9341_Init>
	ILI9341_DisplayOn();
 800523e:	f000 f96b 	bl	8005518 <ILI9341_DisplayOn>
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8005242:	2000      	movs	r0, #0
 8005244:	f000 f970 	bl	8005528 <ILI9341_GetParam>
 8005248:	4605      	mov	r5, r0
 800524a:	2001      	movs	r0, #1
 800524c:	f000 f96c 	bl	8005528 <ILI9341_GetParam>
 8005250:	4606      	mov	r6, r0
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8005252:	2002      	movs	r0, #2
 8005254:	f000 f968 	bl	8005528 <ILI9341_GetParam>
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 8005258:	f106 0c01 	add.w	ip, r6, #1
 800525c:	fb05 c40c 	mla	r4, r5, ip, ip
 8005260:	4284      	cmp	r4, r0
	ILI9341_SetDisplayWindow(x, y, w, h);
 8005262:	f04f 0100 	mov.w	r1, #0
 8005266:	bf28      	it	cs
 8005268:	4604      	movcs	r4, r0
 800526a:	4633      	mov	r3, r6
 800526c:	462a      	mov	r2, r5
 800526e:	4608      	mov	r0, r1
 8005270:	f000 f86e 	bl	8005350 <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(c, pixel_count);
 8005274:	4621      	mov	r1, r4
 8005276:	2000      	movs	r0, #0
 8005278:	f000 f85e 	bl	8005338 <ILI9341_SendRepeatedData>
	ILI9341_WaitTransfer();
 800527c:	f000 f948 	bl	8005510 <ILI9341_WaitTransfer>
}
 8005280:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_BKLT_init();
 8005284:	f000 b826 	b.w	80052d4 <LCD_BKLT_init>
 8005288:	48000c00 	.word	0x48000c00

0800528c <LCD_uGUI_init>:

// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------

// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
 800528c:	b510      	push	{r4, lr}
	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800528e:	2000      	movs	r0, #0
 8005290:	f000 f94a 	bl	8005528 <ILI9341_GetParam>
 8005294:	4604      	mov	r4, r0
 8005296:	2001      	movs	r0, #1
 8005298:	f000 f946 	bl	8005528 <ILI9341_GetParam>
 800529c:	4622      	mov	r2, r4
 800529e:	4603      	mov	r3, r0
 80052a0:	4907      	ldr	r1, [pc, #28]	@ (80052c0 <LCD_uGUI_init+0x34>)
 80052a2:	4808      	ldr	r0, [pc, #32]	@ (80052c4 <LCD_uGUI_init+0x38>)
 80052a4:	f000 f9a2 	bl	80055ec <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 80052a8:	4807      	ldr	r0, [pc, #28]	@ (80052c8 <LCD_uGUI_init+0x3c>)
 80052aa:	f000 f9d3 	bl	8005654 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 80052ae:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80052b2:	f000 f9e1 	bl	8005678 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);

	// Registracija funkcij za izris pravokotnika.
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 80052b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_SetBackcolor(C_BLACK);
 80052ba:	2000      	movs	r0, #0
 80052bc:	f000 b9e2 	b.w	8005684 <UG_SetBackcolor>
 80052c0:	08005205 	.word	0x08005205
 80052c4:	20000b28 	.word	0x20000b28
 80052c8:	08051f5c 	.word	0x08051f5c

080052cc <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 80052cc:	6341      	str	r1, [r0, #52]	@ 0x34
}
 80052ce:	4770      	bx	lr

080052d0 <LL_TIM_OC_GetCompareCH1>:
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80052d0:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 80052d2:	4770      	bx	lr

080052d4 <LCD_BKLT_init>:
LCD_BKLT_handle_t  LCD_backlight;

// -------------- Public function implementations --------------
void LCD_BKLT_init(void)
{
	LCD_backlight.timer = TIM4 ;
 80052d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005300 <LCD_BKLT_init+0x2c>)
 80052d6:	4a0b      	ldr	r2, [pc, #44]	@ (8005304 <LCD_BKLT_init+0x30>)
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80052d8:	6819      	ldr	r1, [r3, #0]
{
 80052da:	b430      	push	{r4, r5}
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		

	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;

	LCD_backlight.default_brightness = 50;		
 80052dc:	2032      	movs	r0, #50	@ 0x32
 80052de:	f041 0101 	orr.w	r1, r1, #1
	LCD_backlight.timer = TIM4 ;
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80052e6:	6358      	str	r0, [r3, #52]	@ 0x34
  SET_BIT(TIMx->CCER, Channels);
 80052e8:	6a19      	ldr	r1, [r3, #32]
	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 80052ea:	4c07      	ldr	r4, [pc, #28]	@ (8005308 <LCD_BKLT_init+0x34>)
 80052ec:	6094      	str	r4, [r2, #8]
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 80052ee:	2501      	movs	r5, #1
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 80052f0:	4c06      	ldr	r4, [pc, #24]	@ (800530c <LCD_BKLT_init+0x38>)
	LCD_backlight.default_brightness = 50;		
 80052f2:	7410      	strb	r0, [r2, #16]
 80052f4:	4329      	orrs	r1, r5
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 80052f6:	6055      	str	r5, [r2, #4]
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 80052f8:	60d4      	str	r4, [r2, #12]
	LL_TIM_EnableCounter (TIM4);

	LCD_BKLT_set_brightness( LCD_backlight.default_brightness);

    LL_TIM_CC_EnableChannel ( TIM4, LL_TIM_CHANNEL_CH1);
}
 80052fa:	bc30      	pop	{r4, r5}
 80052fc:	6219      	str	r1, [r3, #32]
 80052fe:	4770      	bx	lr
 8005300:	40000800 	.word	0x40000800
 8005304:	20000bb4 	.word	0x20000bb4
 8005308:	080052cd 	.word	0x080052cd
 800530c:	080052d1 	.word	0x080052d1

08005310 <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8005310:	b171      	cbz	r1, 8005330 <ILI9341_SendData+0x20>
{
 8005312:	b410      	push	{r4}
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005314:	4c07      	ldr	r4, [pc, #28]	@ (8005334 <ILI9341_SendData+0x24>)
 8005316:	3802      	subs	r0, #2
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8005318:	2300      	movs	r3, #0
		FMC_BANK1_WriteData(data[i]);
 800531a:	f830 2f02 	ldrh.w	r2, [r0, #2]!
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800531e:	8022      	strh	r2, [r4, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005320:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8005324:	3301      	adds	r3, #1
 8005326:	4299      	cmp	r1, r3
 8005328:	d1f7      	bne.n	800531a <ILI9341_SendData+0xa>
}
 800532a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	60010000 	.word	0x60010000

08005338 <ILI9341_SendRepeatedData>:
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8005338:	b139      	cbz	r1, 800534a <ILI9341_SendRepeatedData+0x12>
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800533a:	4a04      	ldr	r2, [pc, #16]	@ (800534c <ILI9341_SendRepeatedData+0x14>)
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 800533c:	2300      	movs	r3, #0
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800533e:	8010      	strh	r0, [r2, #0]
 8005340:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8005344:	3301      	adds	r3, #1
 8005346:	4299      	cmp	r1, r3
 8005348:	d1f9      	bne.n	800533e <ILI9341_SendRepeatedData+0x6>
		FMC_BANK1_WriteData(data);
}
 800534a:	4770      	bx	lr
 800534c:	60010000 	.word	0x60010000

08005350 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8005350:	b530      	push	{r4, r5, lr}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8005352:	3a01      	subs	r2, #1
 8005354:	eb02 0c00 	add.w	ip, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005358:	2400      	movs	r4, #0
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 800535a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 800535e:	fa12 f280 	uxtah	r2, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005362:	4625      	mov	r5, r4
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8005364:	b2d2      	uxtb	r2, r2
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005366:	f36c 050f 	bfi	r5, ip, #0, #16
 800536a:	f362 451f 	bfi	r5, r2, #16, #16
 800536e:	0a02      	lsrs	r2, r0, #8
{
 8005370:	b083      	sub	sp, #12
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005372:	f04f 4cc0 	mov.w	ip, #1610612736	@ 0x60000000
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005376:	f362 040f 	bfi	r4, r2, #0, #16
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800537a:	b2c0      	uxtb	r0, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800537c:	f360 441f 	bfi	r4, r0, #16, #16
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005380:	222a      	movs	r2, #42	@ 0x2a
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005382:	9501      	str	r5, [sp, #4]
 8005384:	9400      	str	r4, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005386:	f8ac 2000 	strh.w	r2, [ip]
 800538a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800538e:	4a25      	ldr	r2, [pc, #148]	@ (8005424 <ILI9341_SetDisplayWindow+0xd4>)
		FMC_BANK1_WriteData(data[i]);
 8005390:	f8bd 0000 	ldrh.w	r0, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005394:	8010      	strh	r0, [r2, #0]
 8005396:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800539a:	f8bd 0002 	ldrh.w	r0, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800539e:	8010      	strh	r0, [r2, #0]
 80053a0:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053a4:	f8bd 0004 	ldrh.w	r0, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053a8:	8010      	strh	r0, [r2, #0]
 80053aa:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053ae:	f8bd 0006 	ldrh.w	r0, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053b2:	8010      	strh	r0, [r2, #0]
 80053b4:	f3bf 8f4f 	dsb	sy

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 80053b8:	3b01      	subs	r3, #1
 80053ba:	eb03 0e01 	add.w	lr, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80053be:	2000      	movs	r0, #0
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 80053c0:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 80053c4:	fa13 f381 	uxtah	r3, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80053c8:	4604      	mov	r4, r0
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 80053ca:	b2db      	uxtb	r3, r3
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80053cc:	f36e 040f 	bfi	r4, lr, #0, #16
 80053d0:	f363 441f 	bfi	r4, r3, #16, #16
 80053d4:	9401      	str	r4, [sp, #4]
 80053d6:	0a0c      	lsrs	r4, r1, #8
 80053d8:	f364 000f 	bfi	r0, r4, #0, #16
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 80053dc:	b2c9      	uxtb	r1, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053de:	232b      	movs	r3, #43	@ 0x2b
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 80053e0:	f361 401f 	bfi	r0, r1, #16, #16
 80053e4:	9000      	str	r0, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053e6:	f8ac 3000 	strh.w	r3, [ip]
 80053ea:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053ee:	f8bd 3000 	ldrh.w	r3, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053f2:	8013      	strh	r3, [r2, #0]
 80053f4:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053f8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053fc:	8013      	strh	r3, [r2, #0]
 80053fe:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8005402:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005406:	8013      	strh	r3, [r2, #0]
 8005408:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800540c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005410:	8013      	strh	r3, [r2, #0]
 8005412:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005416:	232c      	movs	r3, #44	@ 0x2c
 8005418:	f8ac 3000 	strh.w	r3, [ip]
 800541c:	f3bf 8f4f 	dsb	sy
	ILI9341_SendData(parameter, 4);

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
	ILI9341_SetAddress(&command);
}
 8005420:	b003      	add	sp, #12
 8005422:	bd30      	pop	{r4, r5, pc}
 8005424:	60010000 	.word	0x60010000

08005428 <ILI9341_Init>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005428:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 800542c:	4a35      	ldr	r2, [pc, #212]	@ (8005504 <ILI9341_Init+0xdc>)
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 800542e:	b570      	push	{r4, r5, r6, lr}
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005430:	2436      	movs	r4, #54	@ 0x36
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8005432:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005436:	801c      	strh	r4, [r3, #0]
{
 8005438:	4606      	mov	r6, r0
 800543a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800543e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005442:	801a      	strh	r2, [r3, #0]
 8005444:	f3bf 8f4f 	dsb	sy
	switch (orientation) {
 8005448:	2900      	cmp	r1, #0
 800544a:	d054      	beq.n	80054f6 <ILI9341_Init+0xce>
 800544c:	2903      	cmp	r1, #3
 800544e:	d052      	beq.n	80054f6 <ILI9341_Init+0xce>
 8005450:	24f0      	movs	r4, #240	@ 0xf0
 8005452:	f44f 75a0 	mov.w	r5, #320	@ 0x140
 8005456:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800545a:	22f0      	movs	r2, #240	@ 0xf0
		LCD.width  = ILI9341_HEIGHT;
 800545c:	482a      	ldr	r0, [pc, #168]	@ (8005508 <ILI9341_Init+0xe0>)
	LCD.orientation = orientation;
 800545e:	6081      	str	r1, [r0, #8]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8005460:	2100      	movs	r1, #0
		LCD.width  = ILI9341_HEIGHT;
 8005462:	e9c0 4500 	strd	r4, r5, [r0]
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8005466:	4608      	mov	r0, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005468:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800546c:	f7ff ff70 	bl	8005350 <ILI9341_SetDisplayWindow>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005470:	2311      	movs	r3, #17
 8005472:	802b      	strh	r3, [r5, #0]
 8005474:	f3bf 8f4f 	dsb	sy

	// Sleep out
	command = ILI9341_SLEEP_OUT;
	ILI9341_SetAddress(&command);
	HAL_Delay(200);
 8005478:	20c8      	movs	r0, #200	@ 0xc8
 800547a:	f7fc fe67 	bl	800214c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800547e:	2313      	movs	r3, #19
 8005480:	802b      	strh	r3, [r5, #0]
 8005482:	f3bf 8f4f 	dsb	sy

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
	ILI9341_SetAddress(&command);
	HAL_Delay(100);
 8005486:	2064      	movs	r0, #100	@ 0x64
 8005488:	f7fc fe60 	bl	800214c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800548c:	233a      	movs	r3, #58	@ 0x3a
 800548e:	802b      	strh	r3, [r5, #0]
 8005490:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005494:	4c1d      	ldr	r4, [pc, #116]	@ (800550c <ILI9341_Init+0xe4>)

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
	parameter[0] = color_space;
 8005496:	8026      	strh	r6, [r4, #0]
 8005498:	f3bf 8f4f 	dsb	sy
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 800549c:	2064      	movs	r0, #100	@ 0x64
 800549e:	f7fc fe55 	bl	800214c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80054a2:	23f6      	movs	r3, #246	@ 0xf6
 80054a4:	802b      	strh	r3, [r5, #0]
 80054a6:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80054aa:	2349      	movs	r3, #73	@ 0x49
 80054ac:	8023      	strh	r3, [r4, #0]
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	2600      	movs	r6, #0
 80054b4:	8026      	strh	r6, [r4, #0]
 80054b6:	f3bf 8f4f 	dsb	sy
 80054ba:	2320      	movs	r3, #32
 80054bc:	8023      	strh	r3, [r4, #0]
 80054be:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80054c2:	2335      	movs	r3, #53	@ 0x35
 80054c4:	802b      	strh	r3, [r5, #0]
 80054c6:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80054ca:	2301      	movs	r3, #1
 80054cc:	8023      	strh	r3, [r4, #0]
 80054ce:	f3bf 8f4f 	dsb	sy
	// Enable TE
	command = ILI9341_TEON;
	parameter[0] = 1; /* VSYNC + HSYNC */
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 80054d2:	2064      	movs	r0, #100	@ 0x64
 80054d4:	f7fc fe3a 	bl	800214c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80054d8:	2344      	movs	r3, #68	@ 0x44
 80054da:	802b      	strh	r3, [r5, #0]
 80054dc:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80054e0:	8026      	strh	r6, [r4, #0]
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	8026      	strh	r6, [r4, #0]
 80054e8:	f3bf 8f4f 	dsb	sy
	command = ILI9341_SET_TEAR_SCANLINE;
	parameter[0] = 0;
	parameter[1] = 0;
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 2);
	HAL_Delay(100);
 80054ec:	2064      	movs	r0, #100	@ 0x64
}
 80054ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(100);
 80054f2:	f7fc be2b 	b.w	800214c <HAL_Delay>
	switch (orientation) {
 80054f6:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 80054fa:	25f0      	movs	r5, #240	@ 0xf0
 80054fc:	23f0      	movs	r3, #240	@ 0xf0
 80054fe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005502:	e7ab      	b.n	800545c <ILI9341_Init+0x34>
 8005504:	08051f4c 	.word	0x08051f4c
 8005508:	20000bc8 	.word	0x20000bc8
 800550c:	60010000 	.word	0x60010000

08005510 <ILI9341_WaitTransfer>:
//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8005510:	2032      	movs	r0, #50	@ 0x32
 8005512:	f7fc be1b 	b.w	800214c <HAL_Delay>
 8005516:	bf00      	nop

08005518 <ILI9341_DisplayOn>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005518:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800551c:	2229      	movs	r2, #41	@ 0x29
 800551e:	801a      	strh	r2, [r3, #0]
 8005520:	f3bf 8f4f 	dsb	sy
//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
	ILI9341_SetAddress(&command);
}
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop

08005528 <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 8005528:	2803      	cmp	r0, #3
 800552a:	d80f      	bhi.n	800554c <ILI9341_GetParam+0x24>
 800552c:	e8df f000 	tbb	[pc, r0]
 8005530:	0b020508 	.word	0x0b020508
 8005534:	f44f 3096 	mov.w	r0, #76800	@ 0x12c00
	default:
		break;
	}

	return value;
}
 8005538:	4770      	bx	lr
		value = LCD.height;
 800553a:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <ILI9341_GetParam+0x28>)
 800553c:	6858      	ldr	r0, [r3, #4]
		break;
 800553e:	4770      	bx	lr
		value = LCD.width;
 8005540:	4b03      	ldr	r3, [pc, #12]	@ (8005550 <ILI9341_GetParam+0x28>)
 8005542:	6818      	ldr	r0, [r3, #0]
		break;
 8005544:	4770      	bx	lr
		value = LCD.orientation;
 8005546:	4b02      	ldr	r3, [pc, #8]	@ (8005550 <ILI9341_GetParam+0x28>)
 8005548:	6898      	ldr	r0, [r3, #8]
		break;
 800554a:	4770      	bx	lr
	uint32_t value = 0;
 800554c:	2000      	movs	r0, #0
 800554e:	4770      	bx	lr
 8005550:	20000bc8 	.word	0x20000bc8

08005554 <PSERV_init>:
periodic_services_handle_t periodic_services;


void PSERV_init(void)
{
	periodic_services.TIM = TIM6;
 8005554:	4b03      	ldr	r3, [pc, #12]	@ (8005564 <PSERV_init+0x10>)
 8005556:	4a04      	ldr	r2, [pc, #16]	@ (8005568 <PSERV_init+0x14>)
 8005558:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
}
 8005562:	4770      	bx	lr
 8005564:	40001000 	.word	0x40001000
 8005568:	20000bd4 	.word	0x20000bd4

0800556c <PSERV_enable>:

void PSERV_enable(void)
{
	LL_TIM_EnableIT_UPDATE(periodic_services.TIM);
 800556c:	4b03      	ldr	r3, [pc, #12]	@ (800557c <PSERV_enable+0x10>)
 800556e:	681a      	ldr	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005570:	68d3      	ldr	r3, [r2, #12]
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	60d3      	str	r3, [r2, #12]
}
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	20000bd4 	.word	0x20000bd4

08005580 <PSERV_run_services_Callback>:
	LL_TIM_DisableIT_UPDATE(periodic_services.TIM);
}

void PSERV_run_services_Callback(void)
{
	KBD_scan();
 8005580:	f7ff bdfc 	b.w	800517c <KBD_scan>

08005584 <TIMUT_stopwatch_set_time_mark>:
#include "stm32g4xx_hal.h"		
#include "LED.h"				

// ------------- Public function implementations --------------
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 8005584:	b510      	push	{r4, lr}
 8005586:	4604      	mov	r4, r0
	stopwatch->time_mark = HAL_GetTick() ;
 8005588:	f7fc fdda 	bl	8002140 <HAL_GetTick>
 800558c:	6020      	str	r0, [r4, #0]
}
 800558e:	bd10      	pop	{r4, pc}

08005590 <TIMUT_stopwatch_has_X_ms_passed>:
{
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
}

uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	4604      	mov	r4, r0
 8005594:	460d      	mov	r5, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8005596:	f7fc fdd3 	bl	8002140 <HAL_GetTick>
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	1ac0      	subs	r0, r0, r3
	}
	else
	{
		return 0;	
	}
}
 800559e:	4285      	cmp	r5, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80055a0:	6060      	str	r0, [r4, #4]
}
 80055a2:	bf2c      	ite	cs
 80055a4:	2000      	movcs	r0, #0
 80055a6:	2001      	movcc	r0, #1
 80055a8:	bd38      	pop	{r3, r4, r5, pc}
 80055aa:	bf00      	nop

080055ac <TIMUT_stopwatch_has_another_X_ms_passed>:

uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4605      	mov	r5, r0
 80055b0:	460c      	mov	r4, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80055b2:	f7fc fdc5 	bl	8002140 <HAL_GetTick>
 80055b6:	682a      	ldr	r2, [r5, #0]
 80055b8:	1a80      	subs	r0, r0, r2
	if ( x < stopwatch->elapsed_time )
 80055ba:	4284      	cmp	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80055bc:	6068      	str	r0, [r5, #4]
	if ( x < stopwatch->elapsed_time )
 80055be:	d206      	bcs.n	80055ce <TIMUT_stopwatch_has_another_X_ms_passed+0x22>
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
	{
		if (stopwatch->elapsed_time > 2*x )
 80055c0:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 80055c4:	d805      	bhi.n	80055d2 <TIMUT_stopwatch_has_another_X_ms_passed+0x26>
			TIMUT_stopwatch_set_time_mark(stopwatch);
			return 1;
		}
		else
		{
			stopwatch->time_mark += x;
 80055c6:	4414      	add	r4, r2
 80055c8:	602c      	str	r4, [r5, #0]
			return 1;
 80055ca:	2001      	movs	r0, #1

	else
	{
		return 0;
	}
}
 80055cc:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 80055ce:	2000      	movs	r0, #0
}
 80055d0:	bd38      	pop	{r3, r4, r5, pc}
	stopwatch->time_mark = HAL_GetTick() ;
 80055d2:	f7fc fdb5 	bl	8002140 <HAL_GetTick>
 80055d6:	4604      	mov	r4, r0
			return 1;
 80055d8:	e7f6      	b.n	80055c8 <TIMUT_stopwatch_has_another_X_ms_passed+0x1c>
 80055da:	bf00      	nop

080055dc <TIMUT_get_stopwatch_elapsed_time>:
		}
	}
}

uint32_t TIMUT_get_stopwatch_elapsed_time(stopwatch_handle_t *stopwatch)
{   
 80055dc:	b510      	push	{r4, lr}
 80055de:	4604      	mov	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 80055e0:	f7fc fdae 	bl	8002140 <HAL_GetTick>
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	1ac0      	subs	r0, r0, r3
 80055e8:	6060      	str	r0, [r4, #4]
	TIMUT_stopwatch_update(stopwatch);
	return stopwatch->elapsed_time;
}
 80055ea:	bd10      	pop	{r4, pc}

080055ec <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 80055ec:	b430      	push	{r4, r5}
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
   g->x_dim = x;
 80055ee:	e9c0 1200 	strd	r1, r2, [r0]
   g->y_dim = y;
   g->console.x_start = 4;
 80055f2:	2404      	movs	r4, #4
   g->console.y_start = 4;
   g->console.x_end = g->x_dim - g->console.x_start-1;
 80055f4:	3a05      	subs	r2, #5
   g->y_dim = y;
 80055f6:	6083      	str	r3, [r0, #8]
   g->console.y_end = g->y_dim - g->console.x_start-1;
 80055f8:	3b05      	subs	r3, #5
   g->console.x_pos = g->console.x_end;
   g->console.y_pos = g->console.y_end;
   g->char_h_space = 1;
   g->char_v_space = 1;
   g->font.p = NULL;
 80055fa:	2100      	movs	r1, #0
   g->console.x_end = g->x_dim - g->console.x_start-1;
 80055fc:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
   g->console.y_start = 4;
 8005600:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
   g->console.x_pos = g->console.x_end;
 8005604:	6242      	str	r2, [r0, #36]	@ 0x24
   g->char_h_space = 1;
 8005606:	f240 1401 	movw	r4, #257	@ 0x101
   {
      g->driver[i].driver = NULL;
      g->driver[i].state = 0;
   }

   gui = g;
 800560a:	4a11      	ldr	r2, [pc, #68]	@ (8005650 <UG_Init+0x64>)
   g->console.y_pos = g->console.y_end;
 800560c:	6283      	str	r3, [r0, #40]	@ 0x28
   g->desktop_color = 0x5C5D;
 800560e:	f645 455d 	movw	r5, #23645	@ 0x5c5d
   g->char_h_space = 1;
 8005612:	f8a0 4060 	strh.w	r4, [r0, #96]	@ 0x60
      g->driver[i].state = 0;
 8005616:	f880 1078 	strb.w	r1, [r0, #120]	@ 0x78
 800561a:	f880 1080 	strb.w	r1, [r0, #128]	@ 0x80
 800561e:	f880 1088 	strb.w	r1, [r0, #136]	@ 0x88
   g->fore_color = C_WHITE;
 8005622:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   g->desktop_color = 0x5C5D;
 8005626:	66c5      	str	r5, [r0, #108]	@ 0x6c
   g->font.char_width = 0;
 8005628:	e9c0 1113 	strd	r1, r1, [r0, #76]	@ 0x4c
   g->font.end_char = 0;
 800562c:	e9c0 1115 	strd	r1, r1, [r0, #84]	@ 0x54
   g->back_color = C_BLACK;
 8005630:	e9c0 3119 	strd	r3, r1, [r0, #100]	@ 0x64
   g->active_window = NULL;
 8005634:	e9c0 1106 	strd	r1, r1, [r0, #24]
   gui = g;
 8005638:	6010      	str	r0, [r2, #0]
   g->font.p = NULL;
 800563a:	6441      	str	r1, [r0, #68]	@ 0x44
   g->font.widths = NULL;
 800563c:	65c1      	str	r1, [r0, #92]	@ 0x5c
   g->last_window = NULL;
 800563e:	6201      	str	r1, [r0, #32]
      g->driver[i].driver = NULL;
 8005640:	6741      	str	r1, [r0, #116]	@ 0x74
 8005642:	67c1      	str	r1, [r0, #124]	@ 0x7c
 8005644:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
   return 1;
}
 8005648:	bc30      	pop	{r4, r5}
 800564a:	2001      	movs	r0, #1
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	20000bd8 	.word	0x20000bd8

08005654 <UG_FontSelect>:
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
   gui->font = *font;
 8005654:	4b07      	ldr	r3, [pc, #28]	@ (8005674 <UG_FontSelect+0x20>)
 8005656:	681b      	ldr	r3, [r3, #0]
{
 8005658:	b500      	push	{lr}
   gui->font = *font;
 800565a:	4686      	mov	lr, r0
 800565c:	f103 0c44 	add.w	ip, r3, #68	@ 0x44
 8005660:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8005664:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005668:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800566c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8005670:	f85d fb04 	ldr.w	pc, [sp], #4
 8005674:	20000bd8 	.word	0x20000bd8

08005678 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 8005678:	4b01      	ldr	r3, [pc, #4]	@ (8005680 <UG_SetForecolor+0x8>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6658      	str	r0, [r3, #100]	@ 0x64
}
 800567e:	4770      	bx	lr
 8005680:	20000bd8 	.word	0x20000bd8

08005684 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 8005684:	4b01      	ldr	r3, [pc, #4]	@ (800568c <UG_SetBackcolor+0x8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6698      	str	r0, [r3, #104]	@ 0x68
}
 800568a:	4770      	bx	lr
 800568c:	20000bd8 	.word	0x20000bd8

08005690 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8005690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005694:	b08b      	sub	sp, #44	@ 0x2c
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;

   switch ( bt )
 8005696:	28fc      	cmp	r0, #252	@ 0xfc
{
 8005698:	468c      	mov	ip, r1
 800569a:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 800569e:	4611      	mov	r1, r2
 80056a0:	461f      	mov	r7, r3
   switch ( bt )
 80056a2:	f200 80b0 	bhi.w	8005806 <_UG_PutChar+0x176>
 80056a6:	28d5      	cmp	r0, #213	@ 0xd5
 80056a8:	d92d      	bls.n	8005706 <_UG_PutChar+0x76>
 80056aa:	f1a0 03d6 	sub.w	r3, r0, #214	@ 0xd6
 80056ae:	2b26      	cmp	r3, #38	@ 0x26
 80056b0:	f200 80a9 	bhi.w	8005806 <_UG_PutChar+0x176>
 80056b4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80056b8:	00a701d1 	.word	0x00a701d1
 80056bc:	00a700a7 	.word	0x00a700a7
 80056c0:	00a700a7 	.word	0x00a700a7
 80056c4:	00a700fe 	.word	0x00a700fe
 80056c8:	00a700a7 	.word	0x00a700a7
 80056cc:	00a700a7 	.word	0x00a700a7
 80056d0:	00a700a7 	.word	0x00a700a7
 80056d4:	00a70100 	.word	0x00a70100
 80056d8:	00a700a7 	.word	0x00a700a7
 80056dc:	00a700a7 	.word	0x00a700a7
 80056e0:	00a700a7 	.word	0x00a700a7
 80056e4:	00a700a7 	.word	0x00a700a7
 80056e8:	00a700a7 	.word	0x00a700a7
 80056ec:	00a700a7 	.word	0x00a700a7
 80056f0:	00a700a7 	.word	0x00a700a7
 80056f4:	00a700a7 	.word	0x00a700a7
 80056f8:	00a701d3 	.word	0x00a701d3
 80056fc:	00a700a7 	.word	0x00a700a7
 8005700:	00a700a7 	.word	0x00a700a7
 8005704:	00fc      	.short	0x00fc
 8005706:	28b5      	cmp	r0, #181	@ 0xb5
 8005708:	d07f      	beq.n	800580a <_UG_PutChar+0x17a>
 800570a:	28c4      	cmp	r0, #196	@ 0xc4
 800570c:	bf08      	it	eq
 800570e:	248e      	moveq	r4, #142	@ 0x8e
 8005710:	d175      	bne.n	80057fe <_UG_PutChar+0x16e>
      case 0xC4: bt = 0x8E; break; // 
      case 0xB5: bt = 0xE6; break; // 
      case 0xB0: bt = 0xF8; break; // 
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8005712:	f8da e010 	ldr.w	lr, [sl, #16]
 8005716:	45a6      	cmp	lr, r4
 8005718:	d86e      	bhi.n	80057f8 <_UG_PutChar+0x168>
 800571a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800571e:	42a3      	cmp	r3, r4
 8005720:	d36a      	bcc.n	80057f8 <_UG_PutChar+0x168>
   
   yo = y;
   bn = font->char_width;
 8005722:	f8da 3008 	ldr.w	r3, [sl, #8]
   if ( !bn ) return;
 8005726:	2b00      	cmp	r3, #0
 8005728:	d066      	beq.n	80057f8 <_UG_PutChar+0x168>
   bn >>= 3;
 800572a:	08da      	lsrs	r2, r3, #3
   if ( font->char_width % 8 ) bn++;
 800572c:	0758      	lsls	r0, r3, #29
   bn >>= 3;
 800572e:	9202      	str	r2, [sp, #8]
   if ( font->char_width % 8 ) bn++;
 8005730:	bf1c      	itt	ne
 8005732:	3201      	addne	r2, #1
 8005734:	9202      	strne	r2, [sp, #8]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8005736:	f8da 2018 	ldr.w	r2, [sl, #24]
 800573a:	2a00      	cmp	r2, #0
 800573c:	f000 80c0 	beq.w	80058c0 <_UG_PutChar+0x230>
 8005740:	eba4 000e 	sub.w	r0, r4, lr
 8005744:	5c12      	ldrb	r2, [r2, r0]
 8005746:	9203      	str	r2, [sp, #12]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8005748:	f8df b318 	ldr.w	fp, [pc, #792]	@ 8005a64 <_UG_PutChar+0x3d4>
 800574c:	f8db 0000 	ldr.w	r0, [fp]
 8005750:	f890 2088 	ldrb.w	r2, [r0, #136]	@ 0x88
 8005754:	f012 0202 	ands.w	r2, r2, #2
 8005758:	d159      	bne.n	800580e <_UG_PutChar+0x17e>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800575a:	f89a 6004 	ldrb.w	r6, [sl, #4]
   yo = y;
 800575e:	4689      	mov	r9, r1
	   if (font->font_type == FONT_TYPE_1BPP)
 8005760:	2e00      	cmp	r6, #0
 8005762:	f040 80af 	bne.w	80058c4 <_UG_PutChar+0x234>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8005766:	f8da 300c 	ldr.w	r3, [sl, #12]
 800576a:	eba4 0e0e 	sub.w	lr, r4, lr
 800576e:	fb03 fe0e 	mul.w	lr, r3, lr
         for( j=0;j<font->char_height;j++ )
 8005772:	2b00      	cmp	r3, #0
 8005774:	d040      	beq.n	80057f8 <_UG_PutChar+0x168>
 8005776:	9b02      	ldr	r3, [sp, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d03d      	beq.n	80057f8 <_UG_PutChar+0x168>
 800577c:	4650      	mov	r0, sl
 800577e:	46ca      	mov	sl, r9
 8005780:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8005784:	f8cd c014 	str.w	ip, [sp, #20]
 8005788:	fb0e 3103 	mla	r1, lr, r3, r3
 800578c:	4635      	mov	r5, r6
 800578e:	46b6      	mov	lr, r6
 8005790:	9b02      	ldr	r3, [sp, #8]
 8005792:	9e03      	ldr	r6, [sp, #12]
         {
           xo = x;
 8005794:	9c05      	ldr	r4, [sp, #20]
 8005796:	9504      	str	r5, [sp, #16]
 8005798:	1aca      	subs	r2, r1, r3
 800579a:	9101      	str	r1, [sp, #4]
           c=actual_char_width;
           for( i=0;i<bn;i++ )
           {
             b = font->p[index++];
 800579c:	6801      	ldr	r1, [r0, #0]
 800579e:	5c8d      	ldrb	r5, [r1, r2]
 80057a0:	3201      	adds	r2, #1
             for( k=0;(k<8) && c;k++ )
 80057a2:	b1e6      	cbz	r6, 80057de <_UG_PutChar+0x14e>
 80057a4:	f104 0808 	add.w	r8, r4, #8
 80057a8:	9200      	str	r2, [sp, #0]
 80057aa:	9015      	str	r0, [sp, #84]	@ 0x54
 80057ac:	e000      	b.n	80057b0 <_UG_PutChar+0x120>
 80057ae:	b1a6      	cbz	r6, 80057da <_UG_PutChar+0x14a>
             {
               if( b & 0x01 )
               {
                  gui->pset(xo,yo,fc);
 80057b0:	f8db 3000 	ldr.w	r3, [fp]
               if( b & 0x01 )
 80057b4:	f015 0f01 	tst.w	r5, #1
                  gui->pset(xo,yo,fc);
 80057b8:	4620      	mov	r0, r4
 80057ba:	463a      	mov	r2, r7
               }
               else
               {
                  gui->pset(xo,yo,bc);
 80057bc:	bf08      	it	eq
 80057be:	4620      	moveq	r0, r4
                  gui->pset(xo,yo,fc);
 80057c0:	4651      	mov	r1, sl
                  gui->pset(xo,yo,bc);
 80057c2:	bf04      	itt	eq
 80057c4:	464a      	moveq	r2, r9
 80057c6:	4651      	moveq	r1, sl
                  gui->pset(xo,yo,fc);
 80057c8:	681b      	ldr	r3, [r3, #0]
               }
               b >>= 1;
               xo++;
 80057ca:	3401      	adds	r4, #1
                  gui->pset(xo,yo,bc);
 80057cc:	4798      	blx	r3
             for( k=0;(k<8) && c;k++ )
 80057ce:	4544      	cmp	r4, r8
               c--;
 80057d0:	f106 36ff 	add.w	r6, r6, #4294967295
               b >>= 1;
 80057d4:	ea4f 0555 	mov.w	r5, r5, lsr #1
             for( k=0;(k<8) && c;k++ )
 80057d8:	d1e9      	bne.n	80057ae <_UG_PutChar+0x11e>
 80057da:	9a00      	ldr	r2, [sp, #0]
 80057dc:	9815      	ldr	r0, [sp, #84]	@ 0x54
           for( i=0;i<bn;i++ )
 80057de:	9b01      	ldr	r3, [sp, #4]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d1db      	bne.n	800579c <_UG_PutChar+0x10c>
         for( j=0;j<font->char_height;j++ )
 80057e4:	4619      	mov	r1, r3
 80057e6:	9b02      	ldr	r3, [sp, #8]
 80057e8:	9d04      	ldr	r5, [sp, #16]
 80057ea:	4419      	add	r1, r3
 80057ec:	68c3      	ldr	r3, [r0, #12]
 80057ee:	3501      	adds	r5, #1
 80057f0:	42ab      	cmp	r3, r5
             }
           }
           yo++;
 80057f2:	f10a 0a01 	add.w	sl, sl, #1
         for( j=0;j<font->char_height;j++ )
 80057f6:	d8cb      	bhi.n	8005790 <_UG_PutChar+0x100>
            index += font->char_width - actual_char_width;
            yo++;
         }
      }
   }
}
 80057f8:	b00b      	add	sp, #44	@ 0x2c
 80057fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   switch ( bt )
 80057fe:	28b0      	cmp	r0, #176	@ 0xb0
 8005800:	bf08      	it	eq
 8005802:	24f8      	moveq	r4, #248	@ 0xf8
 8005804:	d085      	beq.n	8005712 <_UG_PutChar+0x82>
   if (bt < font->start_char || bt > font->end_char) return;
 8005806:	4604      	mov	r4, r0
 8005808:	e783      	b.n	8005712 <_UG_PutChar+0x82>
   switch ( bt )
 800580a:	24e6      	movs	r4, #230	@ 0xe6
 800580c:	e781      	b.n	8005712 <_UG_PutChar+0x82>
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800580e:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005812:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 8005816:	9803      	ldr	r0, [sp, #12]
 8005818:	440b      	add	r3, r1
 800581a:	f10c 32ff 	add.w	r2, ip, #4294967295
 800581e:	3b01      	subs	r3, #1
 8005820:	4402      	add	r2, r0
 8005822:	4660      	mov	r0, ip
 8005824:	47b0      	blx	r6
      if (font->font_type == FONT_TYPE_1BPP)
 8005826:	f89a 3004 	ldrb.w	r3, [sl, #4]
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800582a:	4680      	mov	r8, r0
      if (font->font_type == FONT_TYPE_1BPP)
 800582c:	2b00      	cmp	r3, #0
 800582e:	f040 80b0 	bne.w	8005992 <_UG_PutChar+0x302>
	      index = (bt - font->start_char)* font->char_height * bn;
 8005832:	f8da 2010 	ldr.w	r2, [sl, #16]
 8005836:	f8da 100c 	ldr.w	r1, [sl, #12]
 800583a:	1aa2      	subs	r2, r4, r2
 800583c:	fb01 f202 	mul.w	r2, r1, r2
		  for( j=0;j<font->char_height;j++ )
 8005840:	2900      	cmp	r1, #0
 8005842:	d0d9      	beq.n	80057f8 <_UG_PutChar+0x168>
 8005844:	9902      	ldr	r1, [sp, #8]
 8005846:	2900      	cmp	r1, #0
 8005848:	d0d6      	beq.n	80057f8 <_UG_PutChar+0x168>
 800584a:	fb02 1901 	mla	r9, r2, r1, r1
 800584e:	4649      	mov	r1, r9
 8005850:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8005854:	461a      	mov	r2, r3
 8005856:	4655      	mov	r5, sl
 8005858:	9b02      	ldr	r3, [sp, #8]
 800585a:	9c03      	ldr	r4, [sp, #12]
 800585c:	e9cd 1200 	strd	r1, r2, [sp]
 8005860:	eba1 0b03 	sub.w	fp, r1, r3
			 for( i=0;i<bn;i++ )
 8005864:	46aa      	mov	sl, r5
 8005866:	465d      	mov	r5, fp
				b = font->p[index++];
 8005868:	f8da 1000 	ldr.w	r1, [sl]
 800586c:	f1a4 0608 	sub.w	r6, r4, #8
 8005870:	f811 b005 	ldrb.w	fp, [r1, r5]
 8005874:	3501      	adds	r5, #1
				for( k=0;(k<8) && c;k++ )
 8005876:	b90c      	cbnz	r4, 800587c <_UG_PutChar+0x1ec>
 8005878:	e020      	b.n	80058bc <_UG_PutChar+0x22c>
 800587a:	b1fc      	cbz	r4, 80058bc <_UG_PutChar+0x22c>
				   if( b & 0x01 )
 800587c:	f01b 0f01 	tst.w	fp, #1
					  push_pixel(fc);
 8005880:	4638      	mov	r0, r7
				   c--;
 8005882:	f104 34ff 	add.w	r4, r4, #4294967295
					  push_pixel(bc);
 8005886:	bf08      	it	eq
 8005888:	4648      	moveq	r0, r9
 800588a:	47c0      	blx	r8
				for( k=0;(k<8) && c;k++ )
 800588c:	42b4      	cmp	r4, r6
				   b >>= 1;
 800588e:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
				for( k=0;(k<8) && c;k++ )
 8005892:	d1f2      	bne.n	800587a <_UG_PutChar+0x1ea>
			 for( i=0;i<bn;i++ )
 8005894:	9b00      	ldr	r3, [sp, #0]
 8005896:	42ab      	cmp	r3, r5
 8005898:	d1e6      	bne.n	8005868 <_UG_PutChar+0x1d8>
		  for( j=0;j<font->char_height;j++ )
 800589a:	4619      	mov	r1, r3
 800589c:	9b02      	ldr	r3, [sp, #8]
 800589e:	9a01      	ldr	r2, [sp, #4]
 80058a0:	4419      	add	r1, r3
 80058a2:	f8da 300c 	ldr.w	r3, [sl, #12]
 80058a6:	3201      	adds	r2, #1
 80058a8:	4293      	cmp	r3, r2
 80058aa:	4655      	mov	r5, sl
 80058ac:	d8d4      	bhi.n	8005858 <_UG_PutChar+0x1c8>
 80058ae:	e7a3      	b.n	80057f8 <_UG_PutChar+0x168>
      case 0xFC: bt = 0x81; break; // 
 80058b0:	2481      	movs	r4, #129	@ 0x81
 80058b2:	e72e      	b.n	8005712 <_UG_PutChar+0x82>
      case 0xDC: bt = 0x9A; break; // 
 80058b4:	249a      	movs	r4, #154	@ 0x9a
 80058b6:	e72c      	b.n	8005712 <_UG_PutChar+0x82>
      case 0xE4: bt = 0x84; break; // 
 80058b8:	2484      	movs	r4, #132	@ 0x84
 80058ba:	e72a      	b.n	8005712 <_UG_PutChar+0x82>
				   c--;
 80058bc:	2400      	movs	r4, #0
 80058be:	e7e9      	b.n	8005894 <_UG_PutChar+0x204>
 80058c0:	9303      	str	r3, [sp, #12]
 80058c2:	e741      	b.n	8005748 <_UG_PutChar+0xb8>
      else if (font->font_type == FONT_TYPE_8BPP)
 80058c4:	2e01      	cmp	r6, #1
 80058c6:	d197      	bne.n	80057f8 <_UG_PutChar+0x168>
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80058c8:	f8da 000c 	ldr.w	r0, [sl, #12]
 80058cc:	eba4 040e 	sub.w	r4, r4, lr
 80058d0:	fb00 f303 	mul.w	r3, r0, r3
 80058d4:	fb04 fe03 	mul.w	lr, r4, r3
         for( j=0;j<font->char_height;j++ )
 80058d8:	2800      	cmp	r0, #0
 80058da:	d08d      	beq.n	80057f8 <_UG_PutChar+0x168>
 80058dc:	9b03      	ldr	r3, [sp, #12]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d08a      	beq.n	80057f8 <_UG_PutChar+0x168>
 80058e2:	f10c 33ff 	add.w	r3, ip, #4294967295
 80058e6:	9308      	str	r3, [sp, #32]
 80058e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80058ec:	b2dd      	uxtb	r5, r3
 80058ee:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80058f8:	9301      	str	r3, [sp, #4]
 80058fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058fc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005900:	9305      	str	r3, [sp, #20]
 8005902:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005904:	b2fe      	uxtb	r6, r7
 8005906:	f403 097f 	and.w	r9, r3, #16711680	@ 0xff0000
 800590a:	4694      	mov	ip, r2
               gui->pset(xo,yo,color);
 800590c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800590e:	4463      	add	r3, ip
 8005910:	9302      	str	r3, [sp, #8]
 8005912:	9b03      	ldr	r3, [sp, #12]
 8005914:	eb03 080e 	add.w	r8, r3, lr
 8005918:	9b08      	ldr	r3, [sp, #32]
 800591a:	e9cd ec06 	strd	lr, ip, [sp, #24]
 800591e:	eba3 070e 	sub.w	r7, r3, lr
 8005922:	4674      	mov	r4, lr
 8005924:	9704      	str	r7, [sp, #16]
               b = font->p[index++];
 8005926:	f8da 2000 	ldr.w	r2, [sl]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800592a:	9905      	ldr	r1, [sp, #20]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800592c:	9f01      	ldr	r7, [sp, #4]
 800592e:	4623      	mov	r3, r4
               b = font->p[index++];
 8005930:	3401      	adds	r4, #1
 8005932:	f812 c003 	ldrb.w	ip, [r2, r3]
               gui->pset(xo,yo,color);
 8005936:	f8db 3000 	ldr.w	r3, [fp]
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800593a:	f5cc 7280 	rsb	r2, ip, #256	@ 0x100
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800593e:	fb01 f002 	mul.w	r0, r1, r2
 8005942:	9900      	ldr	r1, [sp, #0]
               gui->pset(xo,yo,color);
 8005944:	681b      	ldr	r3, [r3, #0]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8005946:	fb01 000c 	mla	r0, r1, ip, r0
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800594a:	fb05 f102 	mul.w	r1, r5, r2
 800594e:	fb06 110c 	mla	r1, r6, ip, r1
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8005952:	0a00      	lsrs	r0, r0, #8
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005954:	fb09 f202 	mul.w	r2, r9, r2
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8005958:	f400 407f 	and.w	r0, r0, #65280	@ 0xff00
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800595c:	fb07 220c 	mla	r2, r7, ip, r2
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005960:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8005964:	4301      	orrs	r1, r0
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005966:	0a12      	lsrs	r2, r2, #8
               gui->pset(xo,yo,color);
 8005968:	9804      	ldr	r0, [sp, #16]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800596a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
               gui->pset(xo,yo,color);
 800596e:	430a      	orrs	r2, r1
 8005970:	4420      	add	r0, r4
 8005972:	9902      	ldr	r1, [sp, #8]
 8005974:	4798      	blx	r3
            for( i=0;i<actual_char_width;i++ )
 8005976:	4544      	cmp	r4, r8
 8005978:	d1d5      	bne.n	8005926 <_UG_PutChar+0x296>
         for( j=0;j<font->char_height;j++ )
 800597a:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
            index += font->char_width - actual_char_width;
 800597e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005982:	449e      	add	lr, r3
         for( j=0;j<font->char_height;j++ )
 8005984:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005988:	f10c 0c01 	add.w	ip, ip, #1
 800598c:	4563      	cmp	r3, ip
 800598e:	d8bd      	bhi.n	800590c <_UG_PutChar+0x27c>
 8005990:	e732      	b.n	80057f8 <_UG_PutChar+0x168>
	  else if (font->font_type == FONT_TYPE_8BPP)
 8005992:	2b01      	cmp	r3, #1
 8005994:	f47f af30 	bne.w	80057f8 <_UG_PutChar+0x168>
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8005998:	e9da 3102 	ldrd	r3, r1, [sl, #8]
 800599c:	f8da 2010 	ldr.w	r2, [sl, #16]
 80059a0:	fb01 f303 	mul.w	r3, r1, r3
 80059a4:	1aa2      	subs	r2, r4, r2
 80059a6:	fb02 fb03 	mul.w	fp, r2, r3
		   for( j=0;j<font->char_height;j++ )
 80059aa:	2900      	cmp	r1, #0
 80059ac:	f43f af24 	beq.w	80057f8 <_UG_PutChar+0x168>
 80059b0:	9b03      	ldr	r3, [sp, #12]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f43f af20 	beq.w	80057f8 <_UG_PutChar+0x168>
 80059b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059ba:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80059bc:	b2dd      	uxtb	r5, r3
 80059be:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80059d0:	2100      	movs	r1, #0
 80059d2:	46de      	mov	lr, fp
 80059d4:	469b      	mov	fp, r3
 80059d6:	462b      	mov	r3, r5
 80059d8:	b2fe      	uxtb	r6, r7
 80059da:	4655      	mov	r5, sl
 80059dc:	f402 097f 	and.w	r9, r2, #16711680	@ 0xff0000
 80059e0:	468c      	mov	ip, r1
 80059e2:	469a      	mov	sl, r3
			  for( i=0;i<actual_char_width;i++ )
 80059e4:	9515      	str	r5, [sp, #84]	@ 0x54
 80059e6:	9b03      	ldr	r3, [sp, #12]
 80059e8:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80059ea:	f8cd e008 	str.w	lr, [sp, #8]
 80059ee:	eb03 040e 	add.w	r4, r3, lr
 80059f2:	f8cd c010 	str.w	ip, [sp, #16]
 80059f6:	4675      	mov	r5, lr
				 b = font->p[index++];
 80059f8:	6838      	ldr	r0, [r7, #0]
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80059fa:	9a00      	ldr	r2, [sp, #0]
 80059fc:	462b      	mov	r3, r5
				 b = font->p[index++];
 80059fe:	3501      	adds	r5, #1
 8005a00:	f810 e003 	ldrb.w	lr, [r0, r3]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005a04:	f5ce 7380 	rsb	r3, lr, #256	@ 0x100
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8005a08:	fb0b fc03 	mul.w	ip, fp, r3
 8005a0c:	fb02 cc0e 	mla	ip, r2, lr, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005a10:	9a01      	ldr	r2, [sp, #4]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005a12:	fb0a f003 	mul.w	r0, sl, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005a16:	fb09 f303 	mul.w	r3, r9, r3
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005a1a:	fb06 000e 	mla	r0, r6, lr, r0
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005a1e:	fb02 330e 	mla	r3, r2, lr, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8005a22:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8005a26:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005a2a:	f3c0 2007 	ubfx	r0, r0, #8, #8
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005a2e:	0a1b      	lsrs	r3, r3, #8
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005a30:	ea40 000c 	orr.w	r0, r0, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005a34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 push_pixel(color);
 8005a38:	4318      	orrs	r0, r3
 8005a3a:	47c0      	blx	r8
			  for( i=0;i<actual_char_width;i++ )
 8005a3c:	42a5      	cmp	r5, r4
 8005a3e:	d1db      	bne.n	80059f8 <_UG_PutChar+0x368>
			  index += font->char_width - actual_char_width;
 8005a40:	68bb      	ldr	r3, [r7, #8]
		   for( j=0;j<font->char_height;j++ )
 8005a42:	f8dd e008 	ldr.w	lr, [sp, #8]
 8005a46:	f8dd c010 	ldr.w	ip, [sp, #16]
			  index += font->char_width - actual_char_width;
 8005a4a:	449e      	add	lr, r3
		   for( j=0;j<font->char_height;j++ )
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f10c 0c01 	add.w	ip, ip, #1
 8005a52:	4563      	cmp	r3, ip
 8005a54:	463d      	mov	r5, r7
 8005a56:	d8c5      	bhi.n	80059e4 <_UG_PutChar+0x354>
 8005a58:	e6ce      	b.n	80057f8 <_UG_PutChar+0x168>
   switch ( bt )
 8005a5a:	2499      	movs	r4, #153	@ 0x99
 8005a5c:	e659      	b.n	8005712 <_UG_PutChar+0x82>
 8005a5e:	2494      	movs	r4, #148	@ 0x94
 8005a60:	e657      	b.n	8005712 <_UG_PutChar+0x82>
 8005a62:	bf00      	nop
 8005a64:	20000bd8 	.word	0x20000bd8

08005a68 <UG_PutString>:
{
 8005a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a6c:	4680      	mov	r8, r0
   while ( *str != 0 )
 8005a6e:	7810      	ldrb	r0, [r2, #0]
{
 8005a70:	b082      	sub	sp, #8
   while ( *str != 0 )
 8005a72:	b380      	cbz	r0, 8005ad6 <UG_PutString+0x6e>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8005a74:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8005ae8 <UG_PutString+0x80>
 8005a78:	f8d9 4000 	ldr.w	r4, [r9]
 8005a7c:	4615      	mov	r5, r2
 8005a7e:	468a      	mov	sl, r1
   xp=x;
 8005a80:	4646      	mov	r6, r8
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8005a82:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a84:	4290      	cmp	r0, r2
 8005a86:	d322      	bcc.n	8005ace <UG_PutString+0x66>
 8005a88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a8a:	4298      	cmp	r0, r3
 8005a8c:	d81f      	bhi.n	8005ace <UG_PutString+0x66>
      if ( chr == '\n' )
 8005a8e:	280a      	cmp	r0, #10
         xp = gui->x_dim;
 8005a90:	6861      	ldr	r1, [r4, #4]
      if ( chr == '\n' )
 8005a92:	d026      	beq.n	8005ae2 <UG_PutString+0x7a>
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8005a94:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005a96:	b30b      	cbz	r3, 8005adc <UG_PutString+0x74>
 8005a98:	1a82      	subs	r2, r0, r2
 8005a9a:	5c9f      	ldrb	r7, [r3, r2]
      if ( xp + cw > gui->x_dim - 1 )
 8005a9c:	19bb      	adds	r3, r7, r6
 8005a9e:	428b      	cmp	r3, r1
 8005aa0:	db05      	blt.n	8005aae <UG_PutString+0x46>
         yp += gui->font.char_height+gui->char_v_space;
 8005aa2:	f994 3061 	ldrsb.w	r3, [r4, #97]	@ 0x61
 8005aa6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005aa8:	4413      	add	r3, r2
 8005aaa:	449a      	add	sl, r3
         xp = x;
 8005aac:	4646      	mov	r6, r8
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8005aae:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 8005ab2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ab4:	9201      	str	r2, [sp, #4]
 8005ab6:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 8005ab8:	9400      	str	r4, [sp, #0]
 8005aba:	4631      	mov	r1, r6
 8005abc:	4652      	mov	r2, sl
 8005abe:	f7ff fde7 	bl	8005690 <_UG_PutChar>
      xp += cw + gui->char_h_space;
 8005ac2:	f8d9 4000 	ldr.w	r4, [r9]
 8005ac6:	f994 3060 	ldrsb.w	r3, [r4, #96]	@ 0x60
 8005aca:	443b      	add	r3, r7
 8005acc:	441e      	add	r6, r3
   while ( *str != 0 )
 8005ace:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d1d5      	bne.n	8005a82 <UG_PutString+0x1a>
}
 8005ad6:	b002      	add	sp, #8
 8005ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8005adc:	f894 704c 	ldrb.w	r7, [r4, #76]	@ 0x4c
 8005ae0:	e7dc      	b.n	8005a9c <UG_PutString+0x34>
         xp = gui->x_dim;
 8005ae2:	460e      	mov	r6, r1
 8005ae4:	e7f3      	b.n	8005ace <UG_PutString+0x66>
 8005ae6:	bf00      	nop
 8005ae8:	20000bd8 	.word	0x20000bd8

08005aec <malloc>:
 8005aec:	4b02      	ldr	r3, [pc, #8]	@ (8005af8 <malloc+0xc>)
 8005aee:	4601      	mov	r1, r0
 8005af0:	6818      	ldr	r0, [r3, #0]
 8005af2:	f000 b82d 	b.w	8005b50 <_malloc_r>
 8005af6:	bf00      	nop
 8005af8:	20000024 	.word	0x20000024

08005afc <free>:
 8005afc:	4b02      	ldr	r3, [pc, #8]	@ (8005b08 <free+0xc>)
 8005afe:	4601      	mov	r1, r0
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	f000 bc37 	b.w	8006374 <_free_r>
 8005b06:	bf00      	nop
 8005b08:	20000024 	.word	0x20000024

08005b0c <sbrk_aligned>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	4e0f      	ldr	r6, [pc, #60]	@ (8005b4c <sbrk_aligned+0x40>)
 8005b10:	460c      	mov	r4, r1
 8005b12:	6831      	ldr	r1, [r6, #0]
 8005b14:	4605      	mov	r5, r0
 8005b16:	b911      	cbnz	r1, 8005b1e <sbrk_aligned+0x12>
 8005b18:	f000 fbbe 	bl	8006298 <_sbrk_r>
 8005b1c:	6030      	str	r0, [r6, #0]
 8005b1e:	4621      	mov	r1, r4
 8005b20:	4628      	mov	r0, r5
 8005b22:	f000 fbb9 	bl	8006298 <_sbrk_r>
 8005b26:	1c43      	adds	r3, r0, #1
 8005b28:	d103      	bne.n	8005b32 <sbrk_aligned+0x26>
 8005b2a:	f04f 34ff 	mov.w	r4, #4294967295
 8005b2e:	4620      	mov	r0, r4
 8005b30:	bd70      	pop	{r4, r5, r6, pc}
 8005b32:	1cc4      	adds	r4, r0, #3
 8005b34:	f024 0403 	bic.w	r4, r4, #3
 8005b38:	42a0      	cmp	r0, r4
 8005b3a:	d0f8      	beq.n	8005b2e <sbrk_aligned+0x22>
 8005b3c:	1a21      	subs	r1, r4, r0
 8005b3e:	4628      	mov	r0, r5
 8005b40:	f000 fbaa 	bl	8006298 <_sbrk_r>
 8005b44:	3001      	adds	r0, #1
 8005b46:	d1f2      	bne.n	8005b2e <sbrk_aligned+0x22>
 8005b48:	e7ef      	b.n	8005b2a <sbrk_aligned+0x1e>
 8005b4a:	bf00      	nop
 8005b4c:	20000bdc 	.word	0x20000bdc

08005b50 <_malloc_r>:
 8005b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b54:	1ccd      	adds	r5, r1, #3
 8005b56:	f025 0503 	bic.w	r5, r5, #3
 8005b5a:	3508      	adds	r5, #8
 8005b5c:	2d0c      	cmp	r5, #12
 8005b5e:	bf38      	it	cc
 8005b60:	250c      	movcc	r5, #12
 8005b62:	2d00      	cmp	r5, #0
 8005b64:	4606      	mov	r6, r0
 8005b66:	db01      	blt.n	8005b6c <_malloc_r+0x1c>
 8005b68:	42a9      	cmp	r1, r5
 8005b6a:	d904      	bls.n	8005b76 <_malloc_r+0x26>
 8005b6c:	230c      	movs	r3, #12
 8005b6e:	6033      	str	r3, [r6, #0]
 8005b70:	2000      	movs	r0, #0
 8005b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c4c <_malloc_r+0xfc>
 8005b7a:	f000 f869 	bl	8005c50 <__malloc_lock>
 8005b7e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b82:	461c      	mov	r4, r3
 8005b84:	bb44      	cbnz	r4, 8005bd8 <_malloc_r+0x88>
 8005b86:	4629      	mov	r1, r5
 8005b88:	4630      	mov	r0, r6
 8005b8a:	f7ff ffbf 	bl	8005b0c <sbrk_aligned>
 8005b8e:	1c43      	adds	r3, r0, #1
 8005b90:	4604      	mov	r4, r0
 8005b92:	d158      	bne.n	8005c46 <_malloc_r+0xf6>
 8005b94:	f8d8 4000 	ldr.w	r4, [r8]
 8005b98:	4627      	mov	r7, r4
 8005b9a:	2f00      	cmp	r7, #0
 8005b9c:	d143      	bne.n	8005c26 <_malloc_r+0xd6>
 8005b9e:	2c00      	cmp	r4, #0
 8005ba0:	d04b      	beq.n	8005c3a <_malloc_r+0xea>
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	4630      	mov	r0, r6
 8005ba8:	eb04 0903 	add.w	r9, r4, r3
 8005bac:	f000 fb74 	bl	8006298 <_sbrk_r>
 8005bb0:	4581      	cmp	r9, r0
 8005bb2:	d142      	bne.n	8005c3a <_malloc_r+0xea>
 8005bb4:	6821      	ldr	r1, [r4, #0]
 8005bb6:	1a6d      	subs	r5, r5, r1
 8005bb8:	4629      	mov	r1, r5
 8005bba:	4630      	mov	r0, r6
 8005bbc:	f7ff ffa6 	bl	8005b0c <sbrk_aligned>
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	d03a      	beq.n	8005c3a <_malloc_r+0xea>
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	442b      	add	r3, r5
 8005bc8:	6023      	str	r3, [r4, #0]
 8005bca:	f8d8 3000 	ldr.w	r3, [r8]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	bb62      	cbnz	r2, 8005c2c <_malloc_r+0xdc>
 8005bd2:	f8c8 7000 	str.w	r7, [r8]
 8005bd6:	e00f      	b.n	8005bf8 <_malloc_r+0xa8>
 8005bd8:	6822      	ldr	r2, [r4, #0]
 8005bda:	1b52      	subs	r2, r2, r5
 8005bdc:	d420      	bmi.n	8005c20 <_malloc_r+0xd0>
 8005bde:	2a0b      	cmp	r2, #11
 8005be0:	d917      	bls.n	8005c12 <_malloc_r+0xc2>
 8005be2:	1961      	adds	r1, r4, r5
 8005be4:	42a3      	cmp	r3, r4
 8005be6:	6025      	str	r5, [r4, #0]
 8005be8:	bf18      	it	ne
 8005bea:	6059      	strne	r1, [r3, #4]
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	bf08      	it	eq
 8005bf0:	f8c8 1000 	streq.w	r1, [r8]
 8005bf4:	5162      	str	r2, [r4, r5]
 8005bf6:	604b      	str	r3, [r1, #4]
 8005bf8:	4630      	mov	r0, r6
 8005bfa:	f000 f82f 	bl	8005c5c <__malloc_unlock>
 8005bfe:	f104 000b 	add.w	r0, r4, #11
 8005c02:	1d23      	adds	r3, r4, #4
 8005c04:	f020 0007 	bic.w	r0, r0, #7
 8005c08:	1ac2      	subs	r2, r0, r3
 8005c0a:	bf1c      	itt	ne
 8005c0c:	1a1b      	subne	r3, r3, r0
 8005c0e:	50a3      	strne	r3, [r4, r2]
 8005c10:	e7af      	b.n	8005b72 <_malloc_r+0x22>
 8005c12:	6862      	ldr	r2, [r4, #4]
 8005c14:	42a3      	cmp	r3, r4
 8005c16:	bf0c      	ite	eq
 8005c18:	f8c8 2000 	streq.w	r2, [r8]
 8005c1c:	605a      	strne	r2, [r3, #4]
 8005c1e:	e7eb      	b.n	8005bf8 <_malloc_r+0xa8>
 8005c20:	4623      	mov	r3, r4
 8005c22:	6864      	ldr	r4, [r4, #4]
 8005c24:	e7ae      	b.n	8005b84 <_malloc_r+0x34>
 8005c26:	463c      	mov	r4, r7
 8005c28:	687f      	ldr	r7, [r7, #4]
 8005c2a:	e7b6      	b.n	8005b9a <_malloc_r+0x4a>
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	42a3      	cmp	r3, r4
 8005c32:	d1fb      	bne.n	8005c2c <_malloc_r+0xdc>
 8005c34:	2300      	movs	r3, #0
 8005c36:	6053      	str	r3, [r2, #4]
 8005c38:	e7de      	b.n	8005bf8 <_malloc_r+0xa8>
 8005c3a:	230c      	movs	r3, #12
 8005c3c:	6033      	str	r3, [r6, #0]
 8005c3e:	4630      	mov	r0, r6
 8005c40:	f000 f80c 	bl	8005c5c <__malloc_unlock>
 8005c44:	e794      	b.n	8005b70 <_malloc_r+0x20>
 8005c46:	6005      	str	r5, [r0, #0]
 8005c48:	e7d6      	b.n	8005bf8 <_malloc_r+0xa8>
 8005c4a:	bf00      	nop
 8005c4c:	20000be0 	.word	0x20000be0

08005c50 <__malloc_lock>:
 8005c50:	4801      	ldr	r0, [pc, #4]	@ (8005c58 <__malloc_lock+0x8>)
 8005c52:	f000 bb6e 	b.w	8006332 <__retarget_lock_acquire_recursive>
 8005c56:	bf00      	nop
 8005c58:	20000d24 	.word	0x20000d24

08005c5c <__malloc_unlock>:
 8005c5c:	4801      	ldr	r0, [pc, #4]	@ (8005c64 <__malloc_unlock+0x8>)
 8005c5e:	f000 bb69 	b.w	8006334 <__retarget_lock_release_recursive>
 8005c62:	bf00      	nop
 8005c64:	20000d24 	.word	0x20000d24

08005c68 <srand>:
 8005c68:	b538      	push	{r3, r4, r5, lr}
 8005c6a:	4b10      	ldr	r3, [pc, #64]	@ (8005cac <srand+0x44>)
 8005c6c:	681d      	ldr	r5, [r3, #0]
 8005c6e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005c70:	4604      	mov	r4, r0
 8005c72:	b9b3      	cbnz	r3, 8005ca2 <srand+0x3a>
 8005c74:	2018      	movs	r0, #24
 8005c76:	f7ff ff39 	bl	8005aec <malloc>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	6328      	str	r0, [r5, #48]	@ 0x30
 8005c7e:	b920      	cbnz	r0, 8005c8a <srand+0x22>
 8005c80:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb0 <srand+0x48>)
 8005c82:	480c      	ldr	r0, [pc, #48]	@ (8005cb4 <srand+0x4c>)
 8005c84:	2146      	movs	r1, #70	@ 0x46
 8005c86:	f000 fb57 	bl	8006338 <__assert_func>
 8005c8a:	490b      	ldr	r1, [pc, #44]	@ (8005cb8 <srand+0x50>)
 8005c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005cbc <srand+0x54>)
 8005c8e:	e9c0 1300 	strd	r1, r3, [r0]
 8005c92:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc0 <srand+0x58>)
 8005c94:	6083      	str	r3, [r0, #8]
 8005c96:	230b      	movs	r3, #11
 8005c98:	8183      	strh	r3, [r0, #12]
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	2001      	movs	r0, #1
 8005c9e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005ca2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	611c      	str	r4, [r3, #16]
 8005ca8:	615a      	str	r2, [r3, #20]
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
 8005cac:	20000024 	.word	0x20000024
 8005cb0:	08052b78 	.word	0x08052b78
 8005cb4:	08052b8f 	.word	0x08052b8f
 8005cb8:	abcd330e 	.word	0xabcd330e
 8005cbc:	e66d1234 	.word	0xe66d1234
 8005cc0:	0005deec 	.word	0x0005deec

08005cc4 <std>:
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	b510      	push	{r4, lr}
 8005cc8:	4604      	mov	r4, r0
 8005cca:	e9c0 3300 	strd	r3, r3, [r0]
 8005cce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cd2:	6083      	str	r3, [r0, #8]
 8005cd4:	8181      	strh	r1, [r0, #12]
 8005cd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cd8:	81c2      	strh	r2, [r0, #14]
 8005cda:	6183      	str	r3, [r0, #24]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	2208      	movs	r2, #8
 8005ce0:	305c      	adds	r0, #92	@ 0x5c
 8005ce2:	f000 fa6f 	bl	80061c4 <memset>
 8005ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <std+0x58>)
 8005ce8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005cea:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <std+0x5c>)
 8005cec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <std+0x60>)
 8005cf0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d28 <std+0x64>)
 8005cf4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d2c <std+0x68>)
 8005cf8:	6224      	str	r4, [r4, #32]
 8005cfa:	429c      	cmp	r4, r3
 8005cfc:	d006      	beq.n	8005d0c <std+0x48>
 8005cfe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d02:	4294      	cmp	r4, r2
 8005d04:	d002      	beq.n	8005d0c <std+0x48>
 8005d06:	33d0      	adds	r3, #208	@ 0xd0
 8005d08:	429c      	cmp	r4, r3
 8005d0a:	d105      	bne.n	8005d18 <std+0x54>
 8005d0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d14:	f000 bb0c 	b.w	8006330 <__retarget_lock_init_recursive>
 8005d18:	bd10      	pop	{r4, pc}
 8005d1a:	bf00      	nop
 8005d1c:	08006015 	.word	0x08006015
 8005d20:	08006037 	.word	0x08006037
 8005d24:	0800606f 	.word	0x0800606f
 8005d28:	08006093 	.word	0x08006093
 8005d2c:	20000be4 	.word	0x20000be4

08005d30 <stdio_exit_handler>:
 8005d30:	4a02      	ldr	r2, [pc, #8]	@ (8005d3c <stdio_exit_handler+0xc>)
 8005d32:	4903      	ldr	r1, [pc, #12]	@ (8005d40 <stdio_exit_handler+0x10>)
 8005d34:	4803      	ldr	r0, [pc, #12]	@ (8005d44 <stdio_exit_handler+0x14>)
 8005d36:	f000 b869 	b.w	8005e0c <_fwalk_sglue>
 8005d3a:	bf00      	nop
 8005d3c:	20000018 	.word	0x20000018
 8005d40:	08006d61 	.word	0x08006d61
 8005d44:	20000028 	.word	0x20000028

08005d48 <cleanup_stdio>:
 8005d48:	6841      	ldr	r1, [r0, #4]
 8005d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d7c <cleanup_stdio+0x34>)
 8005d4c:	4299      	cmp	r1, r3
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	4604      	mov	r4, r0
 8005d52:	d001      	beq.n	8005d58 <cleanup_stdio+0x10>
 8005d54:	f001 f804 	bl	8006d60 <_fflush_r>
 8005d58:	68a1      	ldr	r1, [r4, #8]
 8005d5a:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <cleanup_stdio+0x38>)
 8005d5c:	4299      	cmp	r1, r3
 8005d5e:	d002      	beq.n	8005d66 <cleanup_stdio+0x1e>
 8005d60:	4620      	mov	r0, r4
 8005d62:	f000 fffd 	bl	8006d60 <_fflush_r>
 8005d66:	68e1      	ldr	r1, [r4, #12]
 8005d68:	4b06      	ldr	r3, [pc, #24]	@ (8005d84 <cleanup_stdio+0x3c>)
 8005d6a:	4299      	cmp	r1, r3
 8005d6c:	d004      	beq.n	8005d78 <cleanup_stdio+0x30>
 8005d6e:	4620      	mov	r0, r4
 8005d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d74:	f000 bff4 	b.w	8006d60 <_fflush_r>
 8005d78:	bd10      	pop	{r4, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000be4 	.word	0x20000be4
 8005d80:	20000c4c 	.word	0x20000c4c
 8005d84:	20000cb4 	.word	0x20000cb4

08005d88 <global_stdio_init.part.0>:
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005db8 <global_stdio_init.part.0+0x30>)
 8005d8c:	4c0b      	ldr	r4, [pc, #44]	@ (8005dbc <global_stdio_init.part.0+0x34>)
 8005d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc0 <global_stdio_init.part.0+0x38>)
 8005d90:	601a      	str	r2, [r3, #0]
 8005d92:	4620      	mov	r0, r4
 8005d94:	2200      	movs	r2, #0
 8005d96:	2104      	movs	r1, #4
 8005d98:	f7ff ff94 	bl	8005cc4 <std>
 8005d9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005da0:	2201      	movs	r2, #1
 8005da2:	2109      	movs	r1, #9
 8005da4:	f7ff ff8e 	bl	8005cc4 <std>
 8005da8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005dac:	2202      	movs	r2, #2
 8005dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db2:	2112      	movs	r1, #18
 8005db4:	f7ff bf86 	b.w	8005cc4 <std>
 8005db8:	20000d1c 	.word	0x20000d1c
 8005dbc:	20000be4 	.word	0x20000be4
 8005dc0:	08005d31 	.word	0x08005d31

08005dc4 <__sfp_lock_acquire>:
 8005dc4:	4801      	ldr	r0, [pc, #4]	@ (8005dcc <__sfp_lock_acquire+0x8>)
 8005dc6:	f000 bab4 	b.w	8006332 <__retarget_lock_acquire_recursive>
 8005dca:	bf00      	nop
 8005dcc:	20000d25 	.word	0x20000d25

08005dd0 <__sfp_lock_release>:
 8005dd0:	4801      	ldr	r0, [pc, #4]	@ (8005dd8 <__sfp_lock_release+0x8>)
 8005dd2:	f000 baaf 	b.w	8006334 <__retarget_lock_release_recursive>
 8005dd6:	bf00      	nop
 8005dd8:	20000d25 	.word	0x20000d25

08005ddc <__sinit>:
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	4604      	mov	r4, r0
 8005de0:	f7ff fff0 	bl	8005dc4 <__sfp_lock_acquire>
 8005de4:	6a23      	ldr	r3, [r4, #32]
 8005de6:	b11b      	cbz	r3, 8005df0 <__sinit+0x14>
 8005de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dec:	f7ff bff0 	b.w	8005dd0 <__sfp_lock_release>
 8005df0:	4b04      	ldr	r3, [pc, #16]	@ (8005e04 <__sinit+0x28>)
 8005df2:	6223      	str	r3, [r4, #32]
 8005df4:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <__sinit+0x2c>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f5      	bne.n	8005de8 <__sinit+0xc>
 8005dfc:	f7ff ffc4 	bl	8005d88 <global_stdio_init.part.0>
 8005e00:	e7f2      	b.n	8005de8 <__sinit+0xc>
 8005e02:	bf00      	nop
 8005e04:	08005d49 	.word	0x08005d49
 8005e08:	20000d1c 	.word	0x20000d1c

08005e0c <_fwalk_sglue>:
 8005e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e10:	4607      	mov	r7, r0
 8005e12:	4688      	mov	r8, r1
 8005e14:	4614      	mov	r4, r2
 8005e16:	2600      	movs	r6, #0
 8005e18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e1c:	f1b9 0901 	subs.w	r9, r9, #1
 8005e20:	d505      	bpl.n	8005e2e <_fwalk_sglue+0x22>
 8005e22:	6824      	ldr	r4, [r4, #0]
 8005e24:	2c00      	cmp	r4, #0
 8005e26:	d1f7      	bne.n	8005e18 <_fwalk_sglue+0xc>
 8005e28:	4630      	mov	r0, r6
 8005e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e2e:	89ab      	ldrh	r3, [r5, #12]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d907      	bls.n	8005e44 <_fwalk_sglue+0x38>
 8005e34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	d003      	beq.n	8005e44 <_fwalk_sglue+0x38>
 8005e3c:	4629      	mov	r1, r5
 8005e3e:	4638      	mov	r0, r7
 8005e40:	47c0      	blx	r8
 8005e42:	4306      	orrs	r6, r0
 8005e44:	3568      	adds	r5, #104	@ 0x68
 8005e46:	e7e9      	b.n	8005e1c <_fwalk_sglue+0x10>

08005e48 <iprintf>:
 8005e48:	b40f      	push	{r0, r1, r2, r3}
 8005e4a:	b507      	push	{r0, r1, r2, lr}
 8005e4c:	4906      	ldr	r1, [pc, #24]	@ (8005e68 <iprintf+0x20>)
 8005e4e:	ab04      	add	r3, sp, #16
 8005e50:	6808      	ldr	r0, [r1, #0]
 8005e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e56:	6881      	ldr	r1, [r0, #8]
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	f000 fc57 	bl	800670c <_vfiprintf_r>
 8005e5e:	b003      	add	sp, #12
 8005e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e64:	b004      	add	sp, #16
 8005e66:	4770      	bx	lr
 8005e68:	20000024 	.word	0x20000024

08005e6c <setvbuf>:
 8005e6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e70:	461d      	mov	r5, r3
 8005e72:	4b57      	ldr	r3, [pc, #348]	@ (8005fd0 <setvbuf+0x164>)
 8005e74:	681f      	ldr	r7, [r3, #0]
 8005e76:	4604      	mov	r4, r0
 8005e78:	460e      	mov	r6, r1
 8005e7a:	4690      	mov	r8, r2
 8005e7c:	b127      	cbz	r7, 8005e88 <setvbuf+0x1c>
 8005e7e:	6a3b      	ldr	r3, [r7, #32]
 8005e80:	b913      	cbnz	r3, 8005e88 <setvbuf+0x1c>
 8005e82:	4638      	mov	r0, r7
 8005e84:	f7ff ffaa 	bl	8005ddc <__sinit>
 8005e88:	f1b8 0f02 	cmp.w	r8, #2
 8005e8c:	d006      	beq.n	8005e9c <setvbuf+0x30>
 8005e8e:	f1b8 0f01 	cmp.w	r8, #1
 8005e92:	f200 809a 	bhi.w	8005fca <setvbuf+0x15e>
 8005e96:	2d00      	cmp	r5, #0
 8005e98:	f2c0 8097 	blt.w	8005fca <setvbuf+0x15e>
 8005e9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e9e:	07d9      	lsls	r1, r3, #31
 8005ea0:	d405      	bmi.n	8005eae <setvbuf+0x42>
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	059a      	lsls	r2, r3, #22
 8005ea6:	d402      	bmi.n	8005eae <setvbuf+0x42>
 8005ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eaa:	f000 fa42 	bl	8006332 <__retarget_lock_acquire_recursive>
 8005eae:	4621      	mov	r1, r4
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	f000 ff55 	bl	8006d60 <_fflush_r>
 8005eb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eb8:	b141      	cbz	r1, 8005ecc <setvbuf+0x60>
 8005eba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ebe:	4299      	cmp	r1, r3
 8005ec0:	d002      	beq.n	8005ec8 <setvbuf+0x5c>
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	f000 fa56 	bl	8006374 <_free_r>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61a3      	str	r3, [r4, #24]
 8005ed0:	6063      	str	r3, [r4, #4]
 8005ed2:	89a3      	ldrh	r3, [r4, #12]
 8005ed4:	061b      	lsls	r3, r3, #24
 8005ed6:	d503      	bpl.n	8005ee0 <setvbuf+0x74>
 8005ed8:	6921      	ldr	r1, [r4, #16]
 8005eda:	4638      	mov	r0, r7
 8005edc:	f000 fa4a 	bl	8006374 <_free_r>
 8005ee0:	89a3      	ldrh	r3, [r4, #12]
 8005ee2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005ee6:	f023 0303 	bic.w	r3, r3, #3
 8005eea:	f1b8 0f02 	cmp.w	r8, #2
 8005eee:	81a3      	strh	r3, [r4, #12]
 8005ef0:	d061      	beq.n	8005fb6 <setvbuf+0x14a>
 8005ef2:	ab01      	add	r3, sp, #4
 8005ef4:	466a      	mov	r2, sp
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	4638      	mov	r0, r7
 8005efa:	f000 ff6b 	bl	8006dd4 <__swhatbuf_r>
 8005efe:	89a3      	ldrh	r3, [r4, #12]
 8005f00:	4318      	orrs	r0, r3
 8005f02:	81a0      	strh	r0, [r4, #12]
 8005f04:	bb2d      	cbnz	r5, 8005f52 <setvbuf+0xe6>
 8005f06:	9d00      	ldr	r5, [sp, #0]
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f7ff fdef 	bl	8005aec <malloc>
 8005f0e:	4606      	mov	r6, r0
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d152      	bne.n	8005fba <setvbuf+0x14e>
 8005f14:	f8dd 9000 	ldr.w	r9, [sp]
 8005f18:	45a9      	cmp	r9, r5
 8005f1a:	d140      	bne.n	8005f9e <setvbuf+0x132>
 8005f1c:	f04f 35ff 	mov.w	r5, #4294967295
 8005f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f24:	f043 0202 	orr.w	r2, r3, #2
 8005f28:	81a2      	strh	r2, [r4, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	60a2      	str	r2, [r4, #8]
 8005f2e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005f32:	6022      	str	r2, [r4, #0]
 8005f34:	6122      	str	r2, [r4, #16]
 8005f36:	2201      	movs	r2, #1
 8005f38:	6162      	str	r2, [r4, #20]
 8005f3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f3c:	07d6      	lsls	r6, r2, #31
 8005f3e:	d404      	bmi.n	8005f4a <setvbuf+0xde>
 8005f40:	0598      	lsls	r0, r3, #22
 8005f42:	d402      	bmi.n	8005f4a <setvbuf+0xde>
 8005f44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f46:	f000 f9f5 	bl	8006334 <__retarget_lock_release_recursive>
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	b003      	add	sp, #12
 8005f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f52:	2e00      	cmp	r6, #0
 8005f54:	d0d8      	beq.n	8005f08 <setvbuf+0x9c>
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	b913      	cbnz	r3, 8005f60 <setvbuf+0xf4>
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	f7ff ff3e 	bl	8005ddc <__sinit>
 8005f60:	f1b8 0f01 	cmp.w	r8, #1
 8005f64:	bf08      	it	eq
 8005f66:	89a3      	ldrheq	r3, [r4, #12]
 8005f68:	6026      	str	r6, [r4, #0]
 8005f6a:	bf04      	itt	eq
 8005f6c:	f043 0301 	orreq.w	r3, r3, #1
 8005f70:	81a3      	strheq	r3, [r4, #12]
 8005f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f76:	f013 0208 	ands.w	r2, r3, #8
 8005f7a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005f7e:	d01e      	beq.n	8005fbe <setvbuf+0x152>
 8005f80:	07d9      	lsls	r1, r3, #31
 8005f82:	bf41      	itttt	mi
 8005f84:	2200      	movmi	r2, #0
 8005f86:	426d      	negmi	r5, r5
 8005f88:	60a2      	strmi	r2, [r4, #8]
 8005f8a:	61a5      	strmi	r5, [r4, #24]
 8005f8c:	bf58      	it	pl
 8005f8e:	60a5      	strpl	r5, [r4, #8]
 8005f90:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f92:	07d2      	lsls	r2, r2, #31
 8005f94:	d401      	bmi.n	8005f9a <setvbuf+0x12e>
 8005f96:	059b      	lsls	r3, r3, #22
 8005f98:	d513      	bpl.n	8005fc2 <setvbuf+0x156>
 8005f9a:	2500      	movs	r5, #0
 8005f9c:	e7d5      	b.n	8005f4a <setvbuf+0xde>
 8005f9e:	4648      	mov	r0, r9
 8005fa0:	f7ff fda4 	bl	8005aec <malloc>
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	d0b8      	beq.n	8005f1c <setvbuf+0xb0>
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fb0:	81a3      	strh	r3, [r4, #12]
 8005fb2:	464d      	mov	r5, r9
 8005fb4:	e7cf      	b.n	8005f56 <setvbuf+0xea>
 8005fb6:	2500      	movs	r5, #0
 8005fb8:	e7b2      	b.n	8005f20 <setvbuf+0xb4>
 8005fba:	46a9      	mov	r9, r5
 8005fbc:	e7f5      	b.n	8005faa <setvbuf+0x13e>
 8005fbe:	60a2      	str	r2, [r4, #8]
 8005fc0:	e7e6      	b.n	8005f90 <setvbuf+0x124>
 8005fc2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fc4:	f000 f9b6 	bl	8006334 <__retarget_lock_release_recursive>
 8005fc8:	e7e7      	b.n	8005f9a <setvbuf+0x12e>
 8005fca:	f04f 35ff 	mov.w	r5, #4294967295
 8005fce:	e7bc      	b.n	8005f4a <setvbuf+0xde>
 8005fd0:	20000024 	.word	0x20000024

08005fd4 <siprintf>:
 8005fd4:	b40e      	push	{r1, r2, r3}
 8005fd6:	b500      	push	{lr}
 8005fd8:	b09c      	sub	sp, #112	@ 0x70
 8005fda:	ab1d      	add	r3, sp, #116	@ 0x74
 8005fdc:	9002      	str	r0, [sp, #8]
 8005fde:	9006      	str	r0, [sp, #24]
 8005fe0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fe4:	4809      	ldr	r0, [pc, #36]	@ (800600c <siprintf+0x38>)
 8005fe6:	9107      	str	r1, [sp, #28]
 8005fe8:	9104      	str	r1, [sp, #16]
 8005fea:	4909      	ldr	r1, [pc, #36]	@ (8006010 <siprintf+0x3c>)
 8005fec:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff0:	9105      	str	r1, [sp, #20]
 8005ff2:	6800      	ldr	r0, [r0, #0]
 8005ff4:	9301      	str	r3, [sp, #4]
 8005ff6:	a902      	add	r1, sp, #8
 8005ff8:	f000 fa62 	bl	80064c0 <_svfiprintf_r>
 8005ffc:	9b02      	ldr	r3, [sp, #8]
 8005ffe:	2200      	movs	r2, #0
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	b01c      	add	sp, #112	@ 0x70
 8006004:	f85d eb04 	ldr.w	lr, [sp], #4
 8006008:	b003      	add	sp, #12
 800600a:	4770      	bx	lr
 800600c:	20000024 	.word	0x20000024
 8006010:	ffff0208 	.word	0xffff0208

08006014 <__sread>:
 8006014:	b510      	push	{r4, lr}
 8006016:	460c      	mov	r4, r1
 8006018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601c:	f000 f92a 	bl	8006274 <_read_r>
 8006020:	2800      	cmp	r0, #0
 8006022:	bfab      	itete	ge
 8006024:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006026:	89a3      	ldrhlt	r3, [r4, #12]
 8006028:	181b      	addge	r3, r3, r0
 800602a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800602e:	bfac      	ite	ge
 8006030:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006032:	81a3      	strhlt	r3, [r4, #12]
 8006034:	bd10      	pop	{r4, pc}

08006036 <__swrite>:
 8006036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800603a:	461f      	mov	r7, r3
 800603c:	898b      	ldrh	r3, [r1, #12]
 800603e:	05db      	lsls	r3, r3, #23
 8006040:	4605      	mov	r5, r0
 8006042:	460c      	mov	r4, r1
 8006044:	4616      	mov	r6, r2
 8006046:	d505      	bpl.n	8006054 <__swrite+0x1e>
 8006048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604c:	2302      	movs	r3, #2
 800604e:	2200      	movs	r2, #0
 8006050:	f000 f8fe 	bl	8006250 <_lseek_r>
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800605a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	4632      	mov	r2, r6
 8006062:	463b      	mov	r3, r7
 8006064:	4628      	mov	r0, r5
 8006066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800606a:	f000 b925 	b.w	80062b8 <_write_r>

0800606e <__sseek>:
 800606e:	b510      	push	{r4, lr}
 8006070:	460c      	mov	r4, r1
 8006072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006076:	f000 f8eb 	bl	8006250 <_lseek_r>
 800607a:	1c43      	adds	r3, r0, #1
 800607c:	89a3      	ldrh	r3, [r4, #12]
 800607e:	bf15      	itete	ne
 8006080:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006082:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006086:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800608a:	81a3      	strheq	r3, [r4, #12]
 800608c:	bf18      	it	ne
 800608e:	81a3      	strhne	r3, [r4, #12]
 8006090:	bd10      	pop	{r4, pc}

08006092 <__sclose>:
 8006092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006096:	f000 b8b9 	b.w	800620c <_close_r>

0800609a <__swbuf_r>:
 800609a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609c:	460e      	mov	r6, r1
 800609e:	4614      	mov	r4, r2
 80060a0:	4605      	mov	r5, r0
 80060a2:	b118      	cbz	r0, 80060ac <__swbuf_r+0x12>
 80060a4:	6a03      	ldr	r3, [r0, #32]
 80060a6:	b90b      	cbnz	r3, 80060ac <__swbuf_r+0x12>
 80060a8:	f7ff fe98 	bl	8005ddc <__sinit>
 80060ac:	69a3      	ldr	r3, [r4, #24]
 80060ae:	60a3      	str	r3, [r4, #8]
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	071a      	lsls	r2, r3, #28
 80060b4:	d501      	bpl.n	80060ba <__swbuf_r+0x20>
 80060b6:	6923      	ldr	r3, [r4, #16]
 80060b8:	b943      	cbnz	r3, 80060cc <__swbuf_r+0x32>
 80060ba:	4621      	mov	r1, r4
 80060bc:	4628      	mov	r0, r5
 80060be:	f000 f82b 	bl	8006118 <__swsetup_r>
 80060c2:	b118      	cbz	r0, 80060cc <__swbuf_r+0x32>
 80060c4:	f04f 37ff 	mov.w	r7, #4294967295
 80060c8:	4638      	mov	r0, r7
 80060ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	6922      	ldr	r2, [r4, #16]
 80060d0:	1a98      	subs	r0, r3, r2
 80060d2:	6963      	ldr	r3, [r4, #20]
 80060d4:	b2f6      	uxtb	r6, r6
 80060d6:	4283      	cmp	r3, r0
 80060d8:	4637      	mov	r7, r6
 80060da:	dc05      	bgt.n	80060e8 <__swbuf_r+0x4e>
 80060dc:	4621      	mov	r1, r4
 80060de:	4628      	mov	r0, r5
 80060e0:	f000 fe3e 	bl	8006d60 <_fflush_r>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d1ed      	bne.n	80060c4 <__swbuf_r+0x2a>
 80060e8:	68a3      	ldr	r3, [r4, #8]
 80060ea:	3b01      	subs	r3, #1
 80060ec:	60a3      	str	r3, [r4, #8]
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	6022      	str	r2, [r4, #0]
 80060f4:	701e      	strb	r6, [r3, #0]
 80060f6:	6962      	ldr	r2, [r4, #20]
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d004      	beq.n	8006108 <__swbuf_r+0x6e>
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	07db      	lsls	r3, r3, #31
 8006102:	d5e1      	bpl.n	80060c8 <__swbuf_r+0x2e>
 8006104:	2e0a      	cmp	r6, #10
 8006106:	d1df      	bne.n	80060c8 <__swbuf_r+0x2e>
 8006108:	4621      	mov	r1, r4
 800610a:	4628      	mov	r0, r5
 800610c:	f000 fe28 	bl	8006d60 <_fflush_r>
 8006110:	2800      	cmp	r0, #0
 8006112:	d0d9      	beq.n	80060c8 <__swbuf_r+0x2e>
 8006114:	e7d6      	b.n	80060c4 <__swbuf_r+0x2a>
	...

08006118 <__swsetup_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	4b29      	ldr	r3, [pc, #164]	@ (80061c0 <__swsetup_r+0xa8>)
 800611c:	4605      	mov	r5, r0
 800611e:	6818      	ldr	r0, [r3, #0]
 8006120:	460c      	mov	r4, r1
 8006122:	b118      	cbz	r0, 800612c <__swsetup_r+0x14>
 8006124:	6a03      	ldr	r3, [r0, #32]
 8006126:	b90b      	cbnz	r3, 800612c <__swsetup_r+0x14>
 8006128:	f7ff fe58 	bl	8005ddc <__sinit>
 800612c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006130:	0719      	lsls	r1, r3, #28
 8006132:	d422      	bmi.n	800617a <__swsetup_r+0x62>
 8006134:	06da      	lsls	r2, r3, #27
 8006136:	d407      	bmi.n	8006148 <__swsetup_r+0x30>
 8006138:	2209      	movs	r2, #9
 800613a:	602a      	str	r2, [r5, #0]
 800613c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006140:	81a3      	strh	r3, [r4, #12]
 8006142:	f04f 30ff 	mov.w	r0, #4294967295
 8006146:	e033      	b.n	80061b0 <__swsetup_r+0x98>
 8006148:	0758      	lsls	r0, r3, #29
 800614a:	d512      	bpl.n	8006172 <__swsetup_r+0x5a>
 800614c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800614e:	b141      	cbz	r1, 8006162 <__swsetup_r+0x4a>
 8006150:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006154:	4299      	cmp	r1, r3
 8006156:	d002      	beq.n	800615e <__swsetup_r+0x46>
 8006158:	4628      	mov	r0, r5
 800615a:	f000 f90b 	bl	8006374 <_free_r>
 800615e:	2300      	movs	r3, #0
 8006160:	6363      	str	r3, [r4, #52]	@ 0x34
 8006162:	89a3      	ldrh	r3, [r4, #12]
 8006164:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006168:	81a3      	strh	r3, [r4, #12]
 800616a:	2300      	movs	r3, #0
 800616c:	6063      	str	r3, [r4, #4]
 800616e:	6923      	ldr	r3, [r4, #16]
 8006170:	6023      	str	r3, [r4, #0]
 8006172:	89a3      	ldrh	r3, [r4, #12]
 8006174:	f043 0308 	orr.w	r3, r3, #8
 8006178:	81a3      	strh	r3, [r4, #12]
 800617a:	6923      	ldr	r3, [r4, #16]
 800617c:	b94b      	cbnz	r3, 8006192 <__swsetup_r+0x7a>
 800617e:	89a3      	ldrh	r3, [r4, #12]
 8006180:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006188:	d003      	beq.n	8006192 <__swsetup_r+0x7a>
 800618a:	4621      	mov	r1, r4
 800618c:	4628      	mov	r0, r5
 800618e:	f000 fe47 	bl	8006e20 <__smakebuf_r>
 8006192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006196:	f013 0201 	ands.w	r2, r3, #1
 800619a:	d00a      	beq.n	80061b2 <__swsetup_r+0x9a>
 800619c:	2200      	movs	r2, #0
 800619e:	60a2      	str	r2, [r4, #8]
 80061a0:	6962      	ldr	r2, [r4, #20]
 80061a2:	4252      	negs	r2, r2
 80061a4:	61a2      	str	r2, [r4, #24]
 80061a6:	6922      	ldr	r2, [r4, #16]
 80061a8:	b942      	cbnz	r2, 80061bc <__swsetup_r+0xa4>
 80061aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80061ae:	d1c5      	bne.n	800613c <__swsetup_r+0x24>
 80061b0:	bd38      	pop	{r3, r4, r5, pc}
 80061b2:	0799      	lsls	r1, r3, #30
 80061b4:	bf58      	it	pl
 80061b6:	6962      	ldrpl	r2, [r4, #20]
 80061b8:	60a2      	str	r2, [r4, #8]
 80061ba:	e7f4      	b.n	80061a6 <__swsetup_r+0x8e>
 80061bc:	2000      	movs	r0, #0
 80061be:	e7f7      	b.n	80061b0 <__swsetup_r+0x98>
 80061c0:	20000024 	.word	0x20000024

080061c4 <memset>:
 80061c4:	4402      	add	r2, r0
 80061c6:	4603      	mov	r3, r0
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d100      	bne.n	80061ce <memset+0xa>
 80061cc:	4770      	bx	lr
 80061ce:	f803 1b01 	strb.w	r1, [r3], #1
 80061d2:	e7f9      	b.n	80061c8 <memset+0x4>

080061d4 <time>:
 80061d4:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 80061d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <time+0x34>)
 80061d8:	f04f 36ff 	mov.w	r6, #4294967295
 80061dc:	f04f 37ff 	mov.w	r7, #4294967295
 80061e0:	4669      	mov	r1, sp
 80061e2:	4604      	mov	r4, r0
 80061e4:	2200      	movs	r2, #0
 80061e6:	6818      	ldr	r0, [r3, #0]
 80061e8:	e9cd 6700 	strd	r6, r7, [sp]
 80061ec:	f000 f81e 	bl	800622c <_gettimeofday_r>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	bfb8      	it	lt
 80061f4:	e9cd 6700 	strdlt	r6, r7, [sp]
 80061f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061fc:	b10c      	cbz	r4, 8006202 <time+0x2e>
 80061fe:	e9c4 0100 	strd	r0, r1, [r4]
 8006202:	b004      	add	sp, #16
 8006204:	bdd0      	pop	{r4, r6, r7, pc}
 8006206:	bf00      	nop
 8006208:	20000024 	.word	0x20000024

0800620c <_close_r>:
 800620c:	b538      	push	{r3, r4, r5, lr}
 800620e:	4d06      	ldr	r5, [pc, #24]	@ (8006228 <_close_r+0x1c>)
 8006210:	2300      	movs	r3, #0
 8006212:	4604      	mov	r4, r0
 8006214:	4608      	mov	r0, r1
 8006216:	602b      	str	r3, [r5, #0]
 8006218:	f7fb feec 	bl	8001ff4 <_close>
 800621c:	1c43      	adds	r3, r0, #1
 800621e:	d102      	bne.n	8006226 <_close_r+0x1a>
 8006220:	682b      	ldr	r3, [r5, #0]
 8006222:	b103      	cbz	r3, 8006226 <_close_r+0x1a>
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	bd38      	pop	{r3, r4, r5, pc}
 8006228:	20000d20 	.word	0x20000d20

0800622c <_gettimeofday_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4d07      	ldr	r5, [pc, #28]	@ (800624c <_gettimeofday_r+0x20>)
 8006230:	2300      	movs	r3, #0
 8006232:	4604      	mov	r4, r0
 8006234:	4608      	mov	r0, r1
 8006236:	4611      	mov	r1, r2
 8006238:	602b      	str	r3, [r5, #0]
 800623a:	f000 fef9 	bl	8007030 <_gettimeofday>
 800623e:	1c43      	adds	r3, r0, #1
 8006240:	d102      	bne.n	8006248 <_gettimeofday_r+0x1c>
 8006242:	682b      	ldr	r3, [r5, #0]
 8006244:	b103      	cbz	r3, 8006248 <_gettimeofday_r+0x1c>
 8006246:	6023      	str	r3, [r4, #0]
 8006248:	bd38      	pop	{r3, r4, r5, pc}
 800624a:	bf00      	nop
 800624c:	20000d20 	.word	0x20000d20

08006250 <_lseek_r>:
 8006250:	b538      	push	{r3, r4, r5, lr}
 8006252:	4d07      	ldr	r5, [pc, #28]	@ (8006270 <_lseek_r+0x20>)
 8006254:	4604      	mov	r4, r0
 8006256:	4608      	mov	r0, r1
 8006258:	4611      	mov	r1, r2
 800625a:	2200      	movs	r2, #0
 800625c:	602a      	str	r2, [r5, #0]
 800625e:	461a      	mov	r2, r3
 8006260:	f7fb fed4 	bl	800200c <_lseek>
 8006264:	1c43      	adds	r3, r0, #1
 8006266:	d102      	bne.n	800626e <_lseek_r+0x1e>
 8006268:	682b      	ldr	r3, [r5, #0]
 800626a:	b103      	cbz	r3, 800626e <_lseek_r+0x1e>
 800626c:	6023      	str	r3, [r4, #0]
 800626e:	bd38      	pop	{r3, r4, r5, pc}
 8006270:	20000d20 	.word	0x20000d20

08006274 <_read_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4d07      	ldr	r5, [pc, #28]	@ (8006294 <_read_r+0x20>)
 8006278:	4604      	mov	r4, r0
 800627a:	4608      	mov	r0, r1
 800627c:	4611      	mov	r1, r2
 800627e:	2200      	movs	r2, #0
 8006280:	602a      	str	r2, [r5, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	f7fb fea8 	bl	8001fd8 <_read>
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	d102      	bne.n	8006292 <_read_r+0x1e>
 800628c:	682b      	ldr	r3, [r5, #0]
 800628e:	b103      	cbz	r3, 8006292 <_read_r+0x1e>
 8006290:	6023      	str	r3, [r4, #0]
 8006292:	bd38      	pop	{r3, r4, r5, pc}
 8006294:	20000d20 	.word	0x20000d20

08006298 <_sbrk_r>:
 8006298:	b538      	push	{r3, r4, r5, lr}
 800629a:	4d06      	ldr	r5, [pc, #24]	@ (80062b4 <_sbrk_r+0x1c>)
 800629c:	2300      	movs	r3, #0
 800629e:	4604      	mov	r4, r0
 80062a0:	4608      	mov	r0, r1
 80062a2:	602b      	str	r3, [r5, #0]
 80062a4:	f7fb feb4 	bl	8002010 <_sbrk>
 80062a8:	1c43      	adds	r3, r0, #1
 80062aa:	d102      	bne.n	80062b2 <_sbrk_r+0x1a>
 80062ac:	682b      	ldr	r3, [r5, #0]
 80062ae:	b103      	cbz	r3, 80062b2 <_sbrk_r+0x1a>
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	20000d20 	.word	0x20000d20

080062b8 <_write_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	4d07      	ldr	r5, [pc, #28]	@ (80062d8 <_write_r+0x20>)
 80062bc:	4604      	mov	r4, r0
 80062be:	4608      	mov	r0, r1
 80062c0:	4611      	mov	r1, r2
 80062c2:	2200      	movs	r2, #0
 80062c4:	602a      	str	r2, [r5, #0]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f7fe fe5a 	bl	8004f80 <_write>
 80062cc:	1c43      	adds	r3, r0, #1
 80062ce:	d102      	bne.n	80062d6 <_write_r+0x1e>
 80062d0:	682b      	ldr	r3, [r5, #0]
 80062d2:	b103      	cbz	r3, 80062d6 <_write_r+0x1e>
 80062d4:	6023      	str	r3, [r4, #0]
 80062d6:	bd38      	pop	{r3, r4, r5, pc}
 80062d8:	20000d20 	.word	0x20000d20

080062dc <__errno>:
 80062dc:	4b01      	ldr	r3, [pc, #4]	@ (80062e4 <__errno+0x8>)
 80062de:	6818      	ldr	r0, [r3, #0]
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20000024 	.word	0x20000024

080062e8 <__libc_init_array>:
 80062e8:	b570      	push	{r4, r5, r6, lr}
 80062ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006320 <__libc_init_array+0x38>)
 80062ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006324 <__libc_init_array+0x3c>)
 80062ee:	1b64      	subs	r4, r4, r5
 80062f0:	10a4      	asrs	r4, r4, #2
 80062f2:	2600      	movs	r6, #0
 80062f4:	42a6      	cmp	r6, r4
 80062f6:	d109      	bne.n	800630c <__libc_init_array+0x24>
 80062f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006328 <__libc_init_array+0x40>)
 80062fa:	4c0c      	ldr	r4, [pc, #48]	@ (800632c <__libc_init_array+0x44>)
 80062fc:	f000 fea0 	bl	8007040 <_init>
 8006300:	1b64      	subs	r4, r4, r5
 8006302:	10a4      	asrs	r4, r4, #2
 8006304:	2600      	movs	r6, #0
 8006306:	42a6      	cmp	r6, r4
 8006308:	d105      	bne.n	8006316 <__libc_init_array+0x2e>
 800630a:	bd70      	pop	{r4, r5, r6, pc}
 800630c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006310:	4798      	blx	r3
 8006312:	3601      	adds	r6, #1
 8006314:	e7ee      	b.n	80062f4 <__libc_init_array+0xc>
 8006316:	f855 3b04 	ldr.w	r3, [r5], #4
 800631a:	4798      	blx	r3
 800631c:	3601      	adds	r6, #1
 800631e:	e7f2      	b.n	8006306 <__libc_init_array+0x1e>
 8006320:	08052c60 	.word	0x08052c60
 8006324:	08052c60 	.word	0x08052c60
 8006328:	08052c60 	.word	0x08052c60
 800632c:	08052c64 	.word	0x08052c64

08006330 <__retarget_lock_init_recursive>:
 8006330:	4770      	bx	lr

08006332 <__retarget_lock_acquire_recursive>:
 8006332:	4770      	bx	lr

08006334 <__retarget_lock_release_recursive>:
 8006334:	4770      	bx	lr
	...

08006338 <__assert_func>:
 8006338:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800633a:	4614      	mov	r4, r2
 800633c:	461a      	mov	r2, r3
 800633e:	4b09      	ldr	r3, [pc, #36]	@ (8006364 <__assert_func+0x2c>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4605      	mov	r5, r0
 8006344:	68d8      	ldr	r0, [r3, #12]
 8006346:	b954      	cbnz	r4, 800635e <__assert_func+0x26>
 8006348:	4b07      	ldr	r3, [pc, #28]	@ (8006368 <__assert_func+0x30>)
 800634a:	461c      	mov	r4, r3
 800634c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006350:	9100      	str	r1, [sp, #0]
 8006352:	462b      	mov	r3, r5
 8006354:	4905      	ldr	r1, [pc, #20]	@ (800636c <__assert_func+0x34>)
 8006356:	f000 fd2b 	bl	8006db0 <fiprintf>
 800635a:	f000 fde7 	bl	8006f2c <abort>
 800635e:	4b04      	ldr	r3, [pc, #16]	@ (8006370 <__assert_func+0x38>)
 8006360:	e7f4      	b.n	800634c <__assert_func+0x14>
 8006362:	bf00      	nop
 8006364:	20000024 	.word	0x20000024
 8006368:	08052c22 	.word	0x08052c22
 800636c:	08052bf4 	.word	0x08052bf4
 8006370:	08052be7 	.word	0x08052be7

08006374 <_free_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4605      	mov	r5, r0
 8006378:	2900      	cmp	r1, #0
 800637a:	d041      	beq.n	8006400 <_free_r+0x8c>
 800637c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006380:	1f0c      	subs	r4, r1, #4
 8006382:	2b00      	cmp	r3, #0
 8006384:	bfb8      	it	lt
 8006386:	18e4      	addlt	r4, r4, r3
 8006388:	f7ff fc62 	bl	8005c50 <__malloc_lock>
 800638c:	4a1d      	ldr	r2, [pc, #116]	@ (8006404 <_free_r+0x90>)
 800638e:	6813      	ldr	r3, [r2, #0]
 8006390:	b933      	cbnz	r3, 80063a0 <_free_r+0x2c>
 8006392:	6063      	str	r3, [r4, #4]
 8006394:	6014      	str	r4, [r2, #0]
 8006396:	4628      	mov	r0, r5
 8006398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800639c:	f7ff bc5e 	b.w	8005c5c <__malloc_unlock>
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	d908      	bls.n	80063b6 <_free_r+0x42>
 80063a4:	6820      	ldr	r0, [r4, #0]
 80063a6:	1821      	adds	r1, r4, r0
 80063a8:	428b      	cmp	r3, r1
 80063aa:	bf01      	itttt	eq
 80063ac:	6819      	ldreq	r1, [r3, #0]
 80063ae:	685b      	ldreq	r3, [r3, #4]
 80063b0:	1809      	addeq	r1, r1, r0
 80063b2:	6021      	streq	r1, [r4, #0]
 80063b4:	e7ed      	b.n	8006392 <_free_r+0x1e>
 80063b6:	461a      	mov	r2, r3
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	b10b      	cbz	r3, 80063c0 <_free_r+0x4c>
 80063bc:	42a3      	cmp	r3, r4
 80063be:	d9fa      	bls.n	80063b6 <_free_r+0x42>
 80063c0:	6811      	ldr	r1, [r2, #0]
 80063c2:	1850      	adds	r0, r2, r1
 80063c4:	42a0      	cmp	r0, r4
 80063c6:	d10b      	bne.n	80063e0 <_free_r+0x6c>
 80063c8:	6820      	ldr	r0, [r4, #0]
 80063ca:	4401      	add	r1, r0
 80063cc:	1850      	adds	r0, r2, r1
 80063ce:	4283      	cmp	r3, r0
 80063d0:	6011      	str	r1, [r2, #0]
 80063d2:	d1e0      	bne.n	8006396 <_free_r+0x22>
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	6053      	str	r3, [r2, #4]
 80063da:	4408      	add	r0, r1
 80063dc:	6010      	str	r0, [r2, #0]
 80063de:	e7da      	b.n	8006396 <_free_r+0x22>
 80063e0:	d902      	bls.n	80063e8 <_free_r+0x74>
 80063e2:	230c      	movs	r3, #12
 80063e4:	602b      	str	r3, [r5, #0]
 80063e6:	e7d6      	b.n	8006396 <_free_r+0x22>
 80063e8:	6820      	ldr	r0, [r4, #0]
 80063ea:	1821      	adds	r1, r4, r0
 80063ec:	428b      	cmp	r3, r1
 80063ee:	bf04      	itt	eq
 80063f0:	6819      	ldreq	r1, [r3, #0]
 80063f2:	685b      	ldreq	r3, [r3, #4]
 80063f4:	6063      	str	r3, [r4, #4]
 80063f6:	bf04      	itt	eq
 80063f8:	1809      	addeq	r1, r1, r0
 80063fa:	6021      	streq	r1, [r4, #0]
 80063fc:	6054      	str	r4, [r2, #4]
 80063fe:	e7ca      	b.n	8006396 <_free_r+0x22>
 8006400:	bd38      	pop	{r3, r4, r5, pc}
 8006402:	bf00      	nop
 8006404:	20000be0 	.word	0x20000be0

08006408 <__ssputs_r>:
 8006408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800640c:	688e      	ldr	r6, [r1, #8]
 800640e:	461f      	mov	r7, r3
 8006410:	42be      	cmp	r6, r7
 8006412:	680b      	ldr	r3, [r1, #0]
 8006414:	4682      	mov	sl, r0
 8006416:	460c      	mov	r4, r1
 8006418:	4690      	mov	r8, r2
 800641a:	d82d      	bhi.n	8006478 <__ssputs_r+0x70>
 800641c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006420:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006424:	d026      	beq.n	8006474 <__ssputs_r+0x6c>
 8006426:	6965      	ldr	r5, [r4, #20]
 8006428:	6909      	ldr	r1, [r1, #16]
 800642a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800642e:	eba3 0901 	sub.w	r9, r3, r1
 8006432:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006436:	1c7b      	adds	r3, r7, #1
 8006438:	444b      	add	r3, r9
 800643a:	106d      	asrs	r5, r5, #1
 800643c:	429d      	cmp	r5, r3
 800643e:	bf38      	it	cc
 8006440:	461d      	movcc	r5, r3
 8006442:	0553      	lsls	r3, r2, #21
 8006444:	d527      	bpl.n	8006496 <__ssputs_r+0x8e>
 8006446:	4629      	mov	r1, r5
 8006448:	f7ff fb82 	bl	8005b50 <_malloc_r>
 800644c:	4606      	mov	r6, r0
 800644e:	b360      	cbz	r0, 80064aa <__ssputs_r+0xa2>
 8006450:	6921      	ldr	r1, [r4, #16]
 8006452:	464a      	mov	r2, r9
 8006454:	f000 fd5c 	bl	8006f10 <memcpy>
 8006458:	89a3      	ldrh	r3, [r4, #12]
 800645a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800645e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006462:	81a3      	strh	r3, [r4, #12]
 8006464:	6126      	str	r6, [r4, #16]
 8006466:	6165      	str	r5, [r4, #20]
 8006468:	444e      	add	r6, r9
 800646a:	eba5 0509 	sub.w	r5, r5, r9
 800646e:	6026      	str	r6, [r4, #0]
 8006470:	60a5      	str	r5, [r4, #8]
 8006472:	463e      	mov	r6, r7
 8006474:	42be      	cmp	r6, r7
 8006476:	d900      	bls.n	800647a <__ssputs_r+0x72>
 8006478:	463e      	mov	r6, r7
 800647a:	6820      	ldr	r0, [r4, #0]
 800647c:	4632      	mov	r2, r6
 800647e:	4641      	mov	r1, r8
 8006480:	f000 fd0a 	bl	8006e98 <memmove>
 8006484:	68a3      	ldr	r3, [r4, #8]
 8006486:	1b9b      	subs	r3, r3, r6
 8006488:	60a3      	str	r3, [r4, #8]
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	4433      	add	r3, r6
 800648e:	6023      	str	r3, [r4, #0]
 8006490:	2000      	movs	r0, #0
 8006492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006496:	462a      	mov	r2, r5
 8006498:	f000 fd4f 	bl	8006f3a <_realloc_r>
 800649c:	4606      	mov	r6, r0
 800649e:	2800      	cmp	r0, #0
 80064a0:	d1e0      	bne.n	8006464 <__ssputs_r+0x5c>
 80064a2:	6921      	ldr	r1, [r4, #16]
 80064a4:	4650      	mov	r0, sl
 80064a6:	f7ff ff65 	bl	8006374 <_free_r>
 80064aa:	230c      	movs	r3, #12
 80064ac:	f8ca 3000 	str.w	r3, [sl]
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064b6:	81a3      	strh	r3, [r4, #12]
 80064b8:	f04f 30ff 	mov.w	r0, #4294967295
 80064bc:	e7e9      	b.n	8006492 <__ssputs_r+0x8a>
	...

080064c0 <_svfiprintf_r>:
 80064c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c4:	4698      	mov	r8, r3
 80064c6:	898b      	ldrh	r3, [r1, #12]
 80064c8:	061b      	lsls	r3, r3, #24
 80064ca:	b09d      	sub	sp, #116	@ 0x74
 80064cc:	4607      	mov	r7, r0
 80064ce:	460d      	mov	r5, r1
 80064d0:	4614      	mov	r4, r2
 80064d2:	d510      	bpl.n	80064f6 <_svfiprintf_r+0x36>
 80064d4:	690b      	ldr	r3, [r1, #16]
 80064d6:	b973      	cbnz	r3, 80064f6 <_svfiprintf_r+0x36>
 80064d8:	2140      	movs	r1, #64	@ 0x40
 80064da:	f7ff fb39 	bl	8005b50 <_malloc_r>
 80064de:	6028      	str	r0, [r5, #0]
 80064e0:	6128      	str	r0, [r5, #16]
 80064e2:	b930      	cbnz	r0, 80064f2 <_svfiprintf_r+0x32>
 80064e4:	230c      	movs	r3, #12
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ec:	b01d      	add	sp, #116	@ 0x74
 80064ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064f2:	2340      	movs	r3, #64	@ 0x40
 80064f4:	616b      	str	r3, [r5, #20]
 80064f6:	2300      	movs	r3, #0
 80064f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80064fa:	2320      	movs	r3, #32
 80064fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006500:	f8cd 800c 	str.w	r8, [sp, #12]
 8006504:	2330      	movs	r3, #48	@ 0x30
 8006506:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066a4 <_svfiprintf_r+0x1e4>
 800650a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800650e:	f04f 0901 	mov.w	r9, #1
 8006512:	4623      	mov	r3, r4
 8006514:	469a      	mov	sl, r3
 8006516:	f813 2b01 	ldrb.w	r2, [r3], #1
 800651a:	b10a      	cbz	r2, 8006520 <_svfiprintf_r+0x60>
 800651c:	2a25      	cmp	r2, #37	@ 0x25
 800651e:	d1f9      	bne.n	8006514 <_svfiprintf_r+0x54>
 8006520:	ebba 0b04 	subs.w	fp, sl, r4
 8006524:	d00b      	beq.n	800653e <_svfiprintf_r+0x7e>
 8006526:	465b      	mov	r3, fp
 8006528:	4622      	mov	r2, r4
 800652a:	4629      	mov	r1, r5
 800652c:	4638      	mov	r0, r7
 800652e:	f7ff ff6b 	bl	8006408 <__ssputs_r>
 8006532:	3001      	adds	r0, #1
 8006534:	f000 80a7 	beq.w	8006686 <_svfiprintf_r+0x1c6>
 8006538:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800653a:	445a      	add	r2, fp
 800653c:	9209      	str	r2, [sp, #36]	@ 0x24
 800653e:	f89a 3000 	ldrb.w	r3, [sl]
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 809f 	beq.w	8006686 <_svfiprintf_r+0x1c6>
 8006548:	2300      	movs	r3, #0
 800654a:	f04f 32ff 	mov.w	r2, #4294967295
 800654e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006552:	f10a 0a01 	add.w	sl, sl, #1
 8006556:	9304      	str	r3, [sp, #16]
 8006558:	9307      	str	r3, [sp, #28]
 800655a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800655e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006560:	4654      	mov	r4, sl
 8006562:	2205      	movs	r2, #5
 8006564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006568:	484e      	ldr	r0, [pc, #312]	@ (80066a4 <_svfiprintf_r+0x1e4>)
 800656a:	f7f9 fe59 	bl	8000220 <memchr>
 800656e:	9a04      	ldr	r2, [sp, #16]
 8006570:	b9d8      	cbnz	r0, 80065aa <_svfiprintf_r+0xea>
 8006572:	06d0      	lsls	r0, r2, #27
 8006574:	bf44      	itt	mi
 8006576:	2320      	movmi	r3, #32
 8006578:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800657c:	0711      	lsls	r1, r2, #28
 800657e:	bf44      	itt	mi
 8006580:	232b      	movmi	r3, #43	@ 0x2b
 8006582:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006586:	f89a 3000 	ldrb.w	r3, [sl]
 800658a:	2b2a      	cmp	r3, #42	@ 0x2a
 800658c:	d015      	beq.n	80065ba <_svfiprintf_r+0xfa>
 800658e:	9a07      	ldr	r2, [sp, #28]
 8006590:	4654      	mov	r4, sl
 8006592:	2000      	movs	r0, #0
 8006594:	f04f 0c0a 	mov.w	ip, #10
 8006598:	4621      	mov	r1, r4
 800659a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800659e:	3b30      	subs	r3, #48	@ 0x30
 80065a0:	2b09      	cmp	r3, #9
 80065a2:	d94b      	bls.n	800663c <_svfiprintf_r+0x17c>
 80065a4:	b1b0      	cbz	r0, 80065d4 <_svfiprintf_r+0x114>
 80065a6:	9207      	str	r2, [sp, #28]
 80065a8:	e014      	b.n	80065d4 <_svfiprintf_r+0x114>
 80065aa:	eba0 0308 	sub.w	r3, r0, r8
 80065ae:	fa09 f303 	lsl.w	r3, r9, r3
 80065b2:	4313      	orrs	r3, r2
 80065b4:	9304      	str	r3, [sp, #16]
 80065b6:	46a2      	mov	sl, r4
 80065b8:	e7d2      	b.n	8006560 <_svfiprintf_r+0xa0>
 80065ba:	9b03      	ldr	r3, [sp, #12]
 80065bc:	1d19      	adds	r1, r3, #4
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	9103      	str	r1, [sp, #12]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	bfbb      	ittet	lt
 80065c6:	425b      	neglt	r3, r3
 80065c8:	f042 0202 	orrlt.w	r2, r2, #2
 80065cc:	9307      	strge	r3, [sp, #28]
 80065ce:	9307      	strlt	r3, [sp, #28]
 80065d0:	bfb8      	it	lt
 80065d2:	9204      	strlt	r2, [sp, #16]
 80065d4:	7823      	ldrb	r3, [r4, #0]
 80065d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80065d8:	d10a      	bne.n	80065f0 <_svfiprintf_r+0x130>
 80065da:	7863      	ldrb	r3, [r4, #1]
 80065dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80065de:	d132      	bne.n	8006646 <_svfiprintf_r+0x186>
 80065e0:	9b03      	ldr	r3, [sp, #12]
 80065e2:	1d1a      	adds	r2, r3, #4
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	9203      	str	r2, [sp, #12]
 80065e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065ec:	3402      	adds	r4, #2
 80065ee:	9305      	str	r3, [sp, #20]
 80065f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066b4 <_svfiprintf_r+0x1f4>
 80065f4:	7821      	ldrb	r1, [r4, #0]
 80065f6:	2203      	movs	r2, #3
 80065f8:	4650      	mov	r0, sl
 80065fa:	f7f9 fe11 	bl	8000220 <memchr>
 80065fe:	b138      	cbz	r0, 8006610 <_svfiprintf_r+0x150>
 8006600:	9b04      	ldr	r3, [sp, #16]
 8006602:	eba0 000a 	sub.w	r0, r0, sl
 8006606:	2240      	movs	r2, #64	@ 0x40
 8006608:	4082      	lsls	r2, r0
 800660a:	4313      	orrs	r3, r2
 800660c:	3401      	adds	r4, #1
 800660e:	9304      	str	r3, [sp, #16]
 8006610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006614:	4824      	ldr	r0, [pc, #144]	@ (80066a8 <_svfiprintf_r+0x1e8>)
 8006616:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800661a:	2206      	movs	r2, #6
 800661c:	f7f9 fe00 	bl	8000220 <memchr>
 8006620:	2800      	cmp	r0, #0
 8006622:	d036      	beq.n	8006692 <_svfiprintf_r+0x1d2>
 8006624:	4b21      	ldr	r3, [pc, #132]	@ (80066ac <_svfiprintf_r+0x1ec>)
 8006626:	bb1b      	cbnz	r3, 8006670 <_svfiprintf_r+0x1b0>
 8006628:	9b03      	ldr	r3, [sp, #12]
 800662a:	3307      	adds	r3, #7
 800662c:	f023 0307 	bic.w	r3, r3, #7
 8006630:	3308      	adds	r3, #8
 8006632:	9303      	str	r3, [sp, #12]
 8006634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006636:	4433      	add	r3, r6
 8006638:	9309      	str	r3, [sp, #36]	@ 0x24
 800663a:	e76a      	b.n	8006512 <_svfiprintf_r+0x52>
 800663c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006640:	460c      	mov	r4, r1
 8006642:	2001      	movs	r0, #1
 8006644:	e7a8      	b.n	8006598 <_svfiprintf_r+0xd8>
 8006646:	2300      	movs	r3, #0
 8006648:	3401      	adds	r4, #1
 800664a:	9305      	str	r3, [sp, #20]
 800664c:	4619      	mov	r1, r3
 800664e:	f04f 0c0a 	mov.w	ip, #10
 8006652:	4620      	mov	r0, r4
 8006654:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006658:	3a30      	subs	r2, #48	@ 0x30
 800665a:	2a09      	cmp	r2, #9
 800665c:	d903      	bls.n	8006666 <_svfiprintf_r+0x1a6>
 800665e:	2b00      	cmp	r3, #0
 8006660:	d0c6      	beq.n	80065f0 <_svfiprintf_r+0x130>
 8006662:	9105      	str	r1, [sp, #20]
 8006664:	e7c4      	b.n	80065f0 <_svfiprintf_r+0x130>
 8006666:	fb0c 2101 	mla	r1, ip, r1, r2
 800666a:	4604      	mov	r4, r0
 800666c:	2301      	movs	r3, #1
 800666e:	e7f0      	b.n	8006652 <_svfiprintf_r+0x192>
 8006670:	ab03      	add	r3, sp, #12
 8006672:	9300      	str	r3, [sp, #0]
 8006674:	462a      	mov	r2, r5
 8006676:	4b0e      	ldr	r3, [pc, #56]	@ (80066b0 <_svfiprintf_r+0x1f0>)
 8006678:	a904      	add	r1, sp, #16
 800667a:	4638      	mov	r0, r7
 800667c:	f3af 8000 	nop.w
 8006680:	1c42      	adds	r2, r0, #1
 8006682:	4606      	mov	r6, r0
 8006684:	d1d6      	bne.n	8006634 <_svfiprintf_r+0x174>
 8006686:	89ab      	ldrh	r3, [r5, #12]
 8006688:	065b      	lsls	r3, r3, #25
 800668a:	f53f af2d 	bmi.w	80064e8 <_svfiprintf_r+0x28>
 800668e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006690:	e72c      	b.n	80064ec <_svfiprintf_r+0x2c>
 8006692:	ab03      	add	r3, sp, #12
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	462a      	mov	r2, r5
 8006698:	4b05      	ldr	r3, [pc, #20]	@ (80066b0 <_svfiprintf_r+0x1f0>)
 800669a:	a904      	add	r1, sp, #16
 800669c:	4638      	mov	r0, r7
 800669e:	f000 f9bb 	bl	8006a18 <_printf_i>
 80066a2:	e7ed      	b.n	8006680 <_svfiprintf_r+0x1c0>
 80066a4:	08052c23 	.word	0x08052c23
 80066a8:	08052c2d 	.word	0x08052c2d
 80066ac:	00000000 	.word	0x00000000
 80066b0:	08006409 	.word	0x08006409
 80066b4:	08052c29 	.word	0x08052c29

080066b8 <__sfputc_r>:
 80066b8:	6893      	ldr	r3, [r2, #8]
 80066ba:	3b01      	subs	r3, #1
 80066bc:	2b00      	cmp	r3, #0
 80066be:	b410      	push	{r4}
 80066c0:	6093      	str	r3, [r2, #8]
 80066c2:	da08      	bge.n	80066d6 <__sfputc_r+0x1e>
 80066c4:	6994      	ldr	r4, [r2, #24]
 80066c6:	42a3      	cmp	r3, r4
 80066c8:	db01      	blt.n	80066ce <__sfputc_r+0x16>
 80066ca:	290a      	cmp	r1, #10
 80066cc:	d103      	bne.n	80066d6 <__sfputc_r+0x1e>
 80066ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066d2:	f7ff bce2 	b.w	800609a <__swbuf_r>
 80066d6:	6813      	ldr	r3, [r2, #0]
 80066d8:	1c58      	adds	r0, r3, #1
 80066da:	6010      	str	r0, [r2, #0]
 80066dc:	7019      	strb	r1, [r3, #0]
 80066de:	4608      	mov	r0, r1
 80066e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066e4:	4770      	bx	lr

080066e6 <__sfputs_r>:
 80066e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e8:	4606      	mov	r6, r0
 80066ea:	460f      	mov	r7, r1
 80066ec:	4614      	mov	r4, r2
 80066ee:	18d5      	adds	r5, r2, r3
 80066f0:	42ac      	cmp	r4, r5
 80066f2:	d101      	bne.n	80066f8 <__sfputs_r+0x12>
 80066f4:	2000      	movs	r0, #0
 80066f6:	e007      	b.n	8006708 <__sfputs_r+0x22>
 80066f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066fc:	463a      	mov	r2, r7
 80066fe:	4630      	mov	r0, r6
 8006700:	f7ff ffda 	bl	80066b8 <__sfputc_r>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	d1f3      	bne.n	80066f0 <__sfputs_r+0xa>
 8006708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800670c <_vfiprintf_r>:
 800670c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006710:	460d      	mov	r5, r1
 8006712:	b09d      	sub	sp, #116	@ 0x74
 8006714:	4614      	mov	r4, r2
 8006716:	4698      	mov	r8, r3
 8006718:	4606      	mov	r6, r0
 800671a:	b118      	cbz	r0, 8006724 <_vfiprintf_r+0x18>
 800671c:	6a03      	ldr	r3, [r0, #32]
 800671e:	b90b      	cbnz	r3, 8006724 <_vfiprintf_r+0x18>
 8006720:	f7ff fb5c 	bl	8005ddc <__sinit>
 8006724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006726:	07d9      	lsls	r1, r3, #31
 8006728:	d405      	bmi.n	8006736 <_vfiprintf_r+0x2a>
 800672a:	89ab      	ldrh	r3, [r5, #12]
 800672c:	059a      	lsls	r2, r3, #22
 800672e:	d402      	bmi.n	8006736 <_vfiprintf_r+0x2a>
 8006730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006732:	f7ff fdfe 	bl	8006332 <__retarget_lock_acquire_recursive>
 8006736:	89ab      	ldrh	r3, [r5, #12]
 8006738:	071b      	lsls	r3, r3, #28
 800673a:	d501      	bpl.n	8006740 <_vfiprintf_r+0x34>
 800673c:	692b      	ldr	r3, [r5, #16]
 800673e:	b99b      	cbnz	r3, 8006768 <_vfiprintf_r+0x5c>
 8006740:	4629      	mov	r1, r5
 8006742:	4630      	mov	r0, r6
 8006744:	f7ff fce8 	bl	8006118 <__swsetup_r>
 8006748:	b170      	cbz	r0, 8006768 <_vfiprintf_r+0x5c>
 800674a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800674c:	07dc      	lsls	r4, r3, #31
 800674e:	d504      	bpl.n	800675a <_vfiprintf_r+0x4e>
 8006750:	f04f 30ff 	mov.w	r0, #4294967295
 8006754:	b01d      	add	sp, #116	@ 0x74
 8006756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675a:	89ab      	ldrh	r3, [r5, #12]
 800675c:	0598      	lsls	r0, r3, #22
 800675e:	d4f7      	bmi.n	8006750 <_vfiprintf_r+0x44>
 8006760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006762:	f7ff fde7 	bl	8006334 <__retarget_lock_release_recursive>
 8006766:	e7f3      	b.n	8006750 <_vfiprintf_r+0x44>
 8006768:	2300      	movs	r3, #0
 800676a:	9309      	str	r3, [sp, #36]	@ 0x24
 800676c:	2320      	movs	r3, #32
 800676e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006772:	f8cd 800c 	str.w	r8, [sp, #12]
 8006776:	2330      	movs	r3, #48	@ 0x30
 8006778:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006928 <_vfiprintf_r+0x21c>
 800677c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006780:	f04f 0901 	mov.w	r9, #1
 8006784:	4623      	mov	r3, r4
 8006786:	469a      	mov	sl, r3
 8006788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800678c:	b10a      	cbz	r2, 8006792 <_vfiprintf_r+0x86>
 800678e:	2a25      	cmp	r2, #37	@ 0x25
 8006790:	d1f9      	bne.n	8006786 <_vfiprintf_r+0x7a>
 8006792:	ebba 0b04 	subs.w	fp, sl, r4
 8006796:	d00b      	beq.n	80067b0 <_vfiprintf_r+0xa4>
 8006798:	465b      	mov	r3, fp
 800679a:	4622      	mov	r2, r4
 800679c:	4629      	mov	r1, r5
 800679e:	4630      	mov	r0, r6
 80067a0:	f7ff ffa1 	bl	80066e6 <__sfputs_r>
 80067a4:	3001      	adds	r0, #1
 80067a6:	f000 80a7 	beq.w	80068f8 <_vfiprintf_r+0x1ec>
 80067aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067ac:	445a      	add	r2, fp
 80067ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80067b0:	f89a 3000 	ldrb.w	r3, [sl]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 809f 	beq.w	80068f8 <_vfiprintf_r+0x1ec>
 80067ba:	2300      	movs	r3, #0
 80067bc:	f04f 32ff 	mov.w	r2, #4294967295
 80067c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067c4:	f10a 0a01 	add.w	sl, sl, #1
 80067c8:	9304      	str	r3, [sp, #16]
 80067ca:	9307      	str	r3, [sp, #28]
 80067cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80067d2:	4654      	mov	r4, sl
 80067d4:	2205      	movs	r2, #5
 80067d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067da:	4853      	ldr	r0, [pc, #332]	@ (8006928 <_vfiprintf_r+0x21c>)
 80067dc:	f7f9 fd20 	bl	8000220 <memchr>
 80067e0:	9a04      	ldr	r2, [sp, #16]
 80067e2:	b9d8      	cbnz	r0, 800681c <_vfiprintf_r+0x110>
 80067e4:	06d1      	lsls	r1, r2, #27
 80067e6:	bf44      	itt	mi
 80067e8:	2320      	movmi	r3, #32
 80067ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067ee:	0713      	lsls	r3, r2, #28
 80067f0:	bf44      	itt	mi
 80067f2:	232b      	movmi	r3, #43	@ 0x2b
 80067f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067f8:	f89a 3000 	ldrb.w	r3, [sl]
 80067fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80067fe:	d015      	beq.n	800682c <_vfiprintf_r+0x120>
 8006800:	9a07      	ldr	r2, [sp, #28]
 8006802:	4654      	mov	r4, sl
 8006804:	2000      	movs	r0, #0
 8006806:	f04f 0c0a 	mov.w	ip, #10
 800680a:	4621      	mov	r1, r4
 800680c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006810:	3b30      	subs	r3, #48	@ 0x30
 8006812:	2b09      	cmp	r3, #9
 8006814:	d94b      	bls.n	80068ae <_vfiprintf_r+0x1a2>
 8006816:	b1b0      	cbz	r0, 8006846 <_vfiprintf_r+0x13a>
 8006818:	9207      	str	r2, [sp, #28]
 800681a:	e014      	b.n	8006846 <_vfiprintf_r+0x13a>
 800681c:	eba0 0308 	sub.w	r3, r0, r8
 8006820:	fa09 f303 	lsl.w	r3, r9, r3
 8006824:	4313      	orrs	r3, r2
 8006826:	9304      	str	r3, [sp, #16]
 8006828:	46a2      	mov	sl, r4
 800682a:	e7d2      	b.n	80067d2 <_vfiprintf_r+0xc6>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	1d19      	adds	r1, r3, #4
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	9103      	str	r1, [sp, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	bfbb      	ittet	lt
 8006838:	425b      	neglt	r3, r3
 800683a:	f042 0202 	orrlt.w	r2, r2, #2
 800683e:	9307      	strge	r3, [sp, #28]
 8006840:	9307      	strlt	r3, [sp, #28]
 8006842:	bfb8      	it	lt
 8006844:	9204      	strlt	r2, [sp, #16]
 8006846:	7823      	ldrb	r3, [r4, #0]
 8006848:	2b2e      	cmp	r3, #46	@ 0x2e
 800684a:	d10a      	bne.n	8006862 <_vfiprintf_r+0x156>
 800684c:	7863      	ldrb	r3, [r4, #1]
 800684e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006850:	d132      	bne.n	80068b8 <_vfiprintf_r+0x1ac>
 8006852:	9b03      	ldr	r3, [sp, #12]
 8006854:	1d1a      	adds	r2, r3, #4
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	9203      	str	r2, [sp, #12]
 800685a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800685e:	3402      	adds	r4, #2
 8006860:	9305      	str	r3, [sp, #20]
 8006862:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006938 <_vfiprintf_r+0x22c>
 8006866:	7821      	ldrb	r1, [r4, #0]
 8006868:	2203      	movs	r2, #3
 800686a:	4650      	mov	r0, sl
 800686c:	f7f9 fcd8 	bl	8000220 <memchr>
 8006870:	b138      	cbz	r0, 8006882 <_vfiprintf_r+0x176>
 8006872:	9b04      	ldr	r3, [sp, #16]
 8006874:	eba0 000a 	sub.w	r0, r0, sl
 8006878:	2240      	movs	r2, #64	@ 0x40
 800687a:	4082      	lsls	r2, r0
 800687c:	4313      	orrs	r3, r2
 800687e:	3401      	adds	r4, #1
 8006880:	9304      	str	r3, [sp, #16]
 8006882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006886:	4829      	ldr	r0, [pc, #164]	@ (800692c <_vfiprintf_r+0x220>)
 8006888:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800688c:	2206      	movs	r2, #6
 800688e:	f7f9 fcc7 	bl	8000220 <memchr>
 8006892:	2800      	cmp	r0, #0
 8006894:	d03f      	beq.n	8006916 <_vfiprintf_r+0x20a>
 8006896:	4b26      	ldr	r3, [pc, #152]	@ (8006930 <_vfiprintf_r+0x224>)
 8006898:	bb1b      	cbnz	r3, 80068e2 <_vfiprintf_r+0x1d6>
 800689a:	9b03      	ldr	r3, [sp, #12]
 800689c:	3307      	adds	r3, #7
 800689e:	f023 0307 	bic.w	r3, r3, #7
 80068a2:	3308      	adds	r3, #8
 80068a4:	9303      	str	r3, [sp, #12]
 80068a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a8:	443b      	add	r3, r7
 80068aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80068ac:	e76a      	b.n	8006784 <_vfiprintf_r+0x78>
 80068ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80068b2:	460c      	mov	r4, r1
 80068b4:	2001      	movs	r0, #1
 80068b6:	e7a8      	b.n	800680a <_vfiprintf_r+0xfe>
 80068b8:	2300      	movs	r3, #0
 80068ba:	3401      	adds	r4, #1
 80068bc:	9305      	str	r3, [sp, #20]
 80068be:	4619      	mov	r1, r3
 80068c0:	f04f 0c0a 	mov.w	ip, #10
 80068c4:	4620      	mov	r0, r4
 80068c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068ca:	3a30      	subs	r2, #48	@ 0x30
 80068cc:	2a09      	cmp	r2, #9
 80068ce:	d903      	bls.n	80068d8 <_vfiprintf_r+0x1cc>
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0c6      	beq.n	8006862 <_vfiprintf_r+0x156>
 80068d4:	9105      	str	r1, [sp, #20]
 80068d6:	e7c4      	b.n	8006862 <_vfiprintf_r+0x156>
 80068d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80068dc:	4604      	mov	r4, r0
 80068de:	2301      	movs	r3, #1
 80068e0:	e7f0      	b.n	80068c4 <_vfiprintf_r+0x1b8>
 80068e2:	ab03      	add	r3, sp, #12
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	462a      	mov	r2, r5
 80068e8:	4b12      	ldr	r3, [pc, #72]	@ (8006934 <_vfiprintf_r+0x228>)
 80068ea:	a904      	add	r1, sp, #16
 80068ec:	4630      	mov	r0, r6
 80068ee:	f3af 8000 	nop.w
 80068f2:	4607      	mov	r7, r0
 80068f4:	1c78      	adds	r0, r7, #1
 80068f6:	d1d6      	bne.n	80068a6 <_vfiprintf_r+0x19a>
 80068f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068fa:	07d9      	lsls	r1, r3, #31
 80068fc:	d405      	bmi.n	800690a <_vfiprintf_r+0x1fe>
 80068fe:	89ab      	ldrh	r3, [r5, #12]
 8006900:	059a      	lsls	r2, r3, #22
 8006902:	d402      	bmi.n	800690a <_vfiprintf_r+0x1fe>
 8006904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006906:	f7ff fd15 	bl	8006334 <__retarget_lock_release_recursive>
 800690a:	89ab      	ldrh	r3, [r5, #12]
 800690c:	065b      	lsls	r3, r3, #25
 800690e:	f53f af1f 	bmi.w	8006750 <_vfiprintf_r+0x44>
 8006912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006914:	e71e      	b.n	8006754 <_vfiprintf_r+0x48>
 8006916:	ab03      	add	r3, sp, #12
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	462a      	mov	r2, r5
 800691c:	4b05      	ldr	r3, [pc, #20]	@ (8006934 <_vfiprintf_r+0x228>)
 800691e:	a904      	add	r1, sp, #16
 8006920:	4630      	mov	r0, r6
 8006922:	f000 f879 	bl	8006a18 <_printf_i>
 8006926:	e7e4      	b.n	80068f2 <_vfiprintf_r+0x1e6>
 8006928:	08052c23 	.word	0x08052c23
 800692c:	08052c2d 	.word	0x08052c2d
 8006930:	00000000 	.word	0x00000000
 8006934:	080066e7 	.word	0x080066e7
 8006938:	08052c29 	.word	0x08052c29

0800693c <_printf_common>:
 800693c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006940:	4616      	mov	r6, r2
 8006942:	4698      	mov	r8, r3
 8006944:	688a      	ldr	r2, [r1, #8]
 8006946:	690b      	ldr	r3, [r1, #16]
 8006948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800694c:	4293      	cmp	r3, r2
 800694e:	bfb8      	it	lt
 8006950:	4613      	movlt	r3, r2
 8006952:	6033      	str	r3, [r6, #0]
 8006954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006958:	4607      	mov	r7, r0
 800695a:	460c      	mov	r4, r1
 800695c:	b10a      	cbz	r2, 8006962 <_printf_common+0x26>
 800695e:	3301      	adds	r3, #1
 8006960:	6033      	str	r3, [r6, #0]
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	0699      	lsls	r1, r3, #26
 8006966:	bf42      	ittt	mi
 8006968:	6833      	ldrmi	r3, [r6, #0]
 800696a:	3302      	addmi	r3, #2
 800696c:	6033      	strmi	r3, [r6, #0]
 800696e:	6825      	ldr	r5, [r4, #0]
 8006970:	f015 0506 	ands.w	r5, r5, #6
 8006974:	d106      	bne.n	8006984 <_printf_common+0x48>
 8006976:	f104 0a19 	add.w	sl, r4, #25
 800697a:	68e3      	ldr	r3, [r4, #12]
 800697c:	6832      	ldr	r2, [r6, #0]
 800697e:	1a9b      	subs	r3, r3, r2
 8006980:	42ab      	cmp	r3, r5
 8006982:	dc26      	bgt.n	80069d2 <_printf_common+0x96>
 8006984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006988:	6822      	ldr	r2, [r4, #0]
 800698a:	3b00      	subs	r3, #0
 800698c:	bf18      	it	ne
 800698e:	2301      	movne	r3, #1
 8006990:	0692      	lsls	r2, r2, #26
 8006992:	d42b      	bmi.n	80069ec <_printf_common+0xb0>
 8006994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006998:	4641      	mov	r1, r8
 800699a:	4638      	mov	r0, r7
 800699c:	47c8      	blx	r9
 800699e:	3001      	adds	r0, #1
 80069a0:	d01e      	beq.n	80069e0 <_printf_common+0xa4>
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	6922      	ldr	r2, [r4, #16]
 80069a6:	f003 0306 	and.w	r3, r3, #6
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	bf02      	ittt	eq
 80069ae:	68e5      	ldreq	r5, [r4, #12]
 80069b0:	6833      	ldreq	r3, [r6, #0]
 80069b2:	1aed      	subeq	r5, r5, r3
 80069b4:	68a3      	ldr	r3, [r4, #8]
 80069b6:	bf0c      	ite	eq
 80069b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069bc:	2500      	movne	r5, #0
 80069be:	4293      	cmp	r3, r2
 80069c0:	bfc4      	itt	gt
 80069c2:	1a9b      	subgt	r3, r3, r2
 80069c4:	18ed      	addgt	r5, r5, r3
 80069c6:	2600      	movs	r6, #0
 80069c8:	341a      	adds	r4, #26
 80069ca:	42b5      	cmp	r5, r6
 80069cc:	d11a      	bne.n	8006a04 <_printf_common+0xc8>
 80069ce:	2000      	movs	r0, #0
 80069d0:	e008      	b.n	80069e4 <_printf_common+0xa8>
 80069d2:	2301      	movs	r3, #1
 80069d4:	4652      	mov	r2, sl
 80069d6:	4641      	mov	r1, r8
 80069d8:	4638      	mov	r0, r7
 80069da:	47c8      	blx	r9
 80069dc:	3001      	adds	r0, #1
 80069de:	d103      	bne.n	80069e8 <_printf_common+0xac>
 80069e0:	f04f 30ff 	mov.w	r0, #4294967295
 80069e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e8:	3501      	adds	r5, #1
 80069ea:	e7c6      	b.n	800697a <_printf_common+0x3e>
 80069ec:	18e1      	adds	r1, r4, r3
 80069ee:	1c5a      	adds	r2, r3, #1
 80069f0:	2030      	movs	r0, #48	@ 0x30
 80069f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069f6:	4422      	add	r2, r4
 80069f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a00:	3302      	adds	r3, #2
 8006a02:	e7c7      	b.n	8006994 <_printf_common+0x58>
 8006a04:	2301      	movs	r3, #1
 8006a06:	4622      	mov	r2, r4
 8006a08:	4641      	mov	r1, r8
 8006a0a:	4638      	mov	r0, r7
 8006a0c:	47c8      	blx	r9
 8006a0e:	3001      	adds	r0, #1
 8006a10:	d0e6      	beq.n	80069e0 <_printf_common+0xa4>
 8006a12:	3601      	adds	r6, #1
 8006a14:	e7d9      	b.n	80069ca <_printf_common+0x8e>
	...

08006a18 <_printf_i>:
 8006a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1c:	7e0f      	ldrb	r7, [r1, #24]
 8006a1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a20:	2f78      	cmp	r7, #120	@ 0x78
 8006a22:	4691      	mov	r9, r2
 8006a24:	4680      	mov	r8, r0
 8006a26:	460c      	mov	r4, r1
 8006a28:	469a      	mov	sl, r3
 8006a2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a2e:	d807      	bhi.n	8006a40 <_printf_i+0x28>
 8006a30:	2f62      	cmp	r7, #98	@ 0x62
 8006a32:	d80a      	bhi.n	8006a4a <_printf_i+0x32>
 8006a34:	2f00      	cmp	r7, #0
 8006a36:	f000 80d2 	beq.w	8006bde <_printf_i+0x1c6>
 8006a3a:	2f58      	cmp	r7, #88	@ 0x58
 8006a3c:	f000 80b9 	beq.w	8006bb2 <_printf_i+0x19a>
 8006a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a48:	e03a      	b.n	8006ac0 <_printf_i+0xa8>
 8006a4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a4e:	2b15      	cmp	r3, #21
 8006a50:	d8f6      	bhi.n	8006a40 <_printf_i+0x28>
 8006a52:	a101      	add	r1, pc, #4	@ (adr r1, 8006a58 <_printf_i+0x40>)
 8006a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a58:	08006ab1 	.word	0x08006ab1
 8006a5c:	08006ac5 	.word	0x08006ac5
 8006a60:	08006a41 	.word	0x08006a41
 8006a64:	08006a41 	.word	0x08006a41
 8006a68:	08006a41 	.word	0x08006a41
 8006a6c:	08006a41 	.word	0x08006a41
 8006a70:	08006ac5 	.word	0x08006ac5
 8006a74:	08006a41 	.word	0x08006a41
 8006a78:	08006a41 	.word	0x08006a41
 8006a7c:	08006a41 	.word	0x08006a41
 8006a80:	08006a41 	.word	0x08006a41
 8006a84:	08006bc5 	.word	0x08006bc5
 8006a88:	08006aef 	.word	0x08006aef
 8006a8c:	08006b7f 	.word	0x08006b7f
 8006a90:	08006a41 	.word	0x08006a41
 8006a94:	08006a41 	.word	0x08006a41
 8006a98:	08006be7 	.word	0x08006be7
 8006a9c:	08006a41 	.word	0x08006a41
 8006aa0:	08006aef 	.word	0x08006aef
 8006aa4:	08006a41 	.word	0x08006a41
 8006aa8:	08006a41 	.word	0x08006a41
 8006aac:	08006b87 	.word	0x08006b87
 8006ab0:	6833      	ldr	r3, [r6, #0]
 8006ab2:	1d1a      	adds	r2, r3, #4
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6032      	str	r2, [r6, #0]
 8006ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006abc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e09d      	b.n	8006c00 <_printf_i+0x1e8>
 8006ac4:	6833      	ldr	r3, [r6, #0]
 8006ac6:	6820      	ldr	r0, [r4, #0]
 8006ac8:	1d19      	adds	r1, r3, #4
 8006aca:	6031      	str	r1, [r6, #0]
 8006acc:	0606      	lsls	r6, r0, #24
 8006ace:	d501      	bpl.n	8006ad4 <_printf_i+0xbc>
 8006ad0:	681d      	ldr	r5, [r3, #0]
 8006ad2:	e003      	b.n	8006adc <_printf_i+0xc4>
 8006ad4:	0645      	lsls	r5, r0, #25
 8006ad6:	d5fb      	bpl.n	8006ad0 <_printf_i+0xb8>
 8006ad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006adc:	2d00      	cmp	r5, #0
 8006ade:	da03      	bge.n	8006ae8 <_printf_i+0xd0>
 8006ae0:	232d      	movs	r3, #45	@ 0x2d
 8006ae2:	426d      	negs	r5, r5
 8006ae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ae8:	4859      	ldr	r0, [pc, #356]	@ (8006c50 <_printf_i+0x238>)
 8006aea:	230a      	movs	r3, #10
 8006aec:	e011      	b.n	8006b12 <_printf_i+0xfa>
 8006aee:	6821      	ldr	r1, [r4, #0]
 8006af0:	6833      	ldr	r3, [r6, #0]
 8006af2:	0608      	lsls	r0, r1, #24
 8006af4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006af8:	d402      	bmi.n	8006b00 <_printf_i+0xe8>
 8006afa:	0649      	lsls	r1, r1, #25
 8006afc:	bf48      	it	mi
 8006afe:	b2ad      	uxthmi	r5, r5
 8006b00:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b02:	4853      	ldr	r0, [pc, #332]	@ (8006c50 <_printf_i+0x238>)
 8006b04:	6033      	str	r3, [r6, #0]
 8006b06:	bf14      	ite	ne
 8006b08:	230a      	movne	r3, #10
 8006b0a:	2308      	moveq	r3, #8
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b12:	6866      	ldr	r6, [r4, #4]
 8006b14:	60a6      	str	r6, [r4, #8]
 8006b16:	2e00      	cmp	r6, #0
 8006b18:	bfa2      	ittt	ge
 8006b1a:	6821      	ldrge	r1, [r4, #0]
 8006b1c:	f021 0104 	bicge.w	r1, r1, #4
 8006b20:	6021      	strge	r1, [r4, #0]
 8006b22:	b90d      	cbnz	r5, 8006b28 <_printf_i+0x110>
 8006b24:	2e00      	cmp	r6, #0
 8006b26:	d04b      	beq.n	8006bc0 <_printf_i+0x1a8>
 8006b28:	4616      	mov	r6, r2
 8006b2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b2e:	fb03 5711 	mls	r7, r3, r1, r5
 8006b32:	5dc7      	ldrb	r7, [r0, r7]
 8006b34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b38:	462f      	mov	r7, r5
 8006b3a:	42bb      	cmp	r3, r7
 8006b3c:	460d      	mov	r5, r1
 8006b3e:	d9f4      	bls.n	8006b2a <_printf_i+0x112>
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d10b      	bne.n	8006b5c <_printf_i+0x144>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	07df      	lsls	r7, r3, #31
 8006b48:	d508      	bpl.n	8006b5c <_printf_i+0x144>
 8006b4a:	6923      	ldr	r3, [r4, #16]
 8006b4c:	6861      	ldr	r1, [r4, #4]
 8006b4e:	4299      	cmp	r1, r3
 8006b50:	bfde      	ittt	le
 8006b52:	2330      	movle	r3, #48	@ 0x30
 8006b54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b5c:	1b92      	subs	r2, r2, r6
 8006b5e:	6122      	str	r2, [r4, #16]
 8006b60:	f8cd a000 	str.w	sl, [sp]
 8006b64:	464b      	mov	r3, r9
 8006b66:	aa03      	add	r2, sp, #12
 8006b68:	4621      	mov	r1, r4
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	f7ff fee6 	bl	800693c <_printf_common>
 8006b70:	3001      	adds	r0, #1
 8006b72:	d14a      	bne.n	8006c0a <_printf_i+0x1f2>
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	b004      	add	sp, #16
 8006b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	f043 0320 	orr.w	r3, r3, #32
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	4833      	ldr	r0, [pc, #204]	@ (8006c54 <_printf_i+0x23c>)
 8006b88:	2778      	movs	r7, #120	@ 0x78
 8006b8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	6831      	ldr	r1, [r6, #0]
 8006b92:	061f      	lsls	r7, r3, #24
 8006b94:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b98:	d402      	bmi.n	8006ba0 <_printf_i+0x188>
 8006b9a:	065f      	lsls	r7, r3, #25
 8006b9c:	bf48      	it	mi
 8006b9e:	b2ad      	uxthmi	r5, r5
 8006ba0:	6031      	str	r1, [r6, #0]
 8006ba2:	07d9      	lsls	r1, r3, #31
 8006ba4:	bf44      	itt	mi
 8006ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8006baa:	6023      	strmi	r3, [r4, #0]
 8006bac:	b11d      	cbz	r5, 8006bb6 <_printf_i+0x19e>
 8006bae:	2310      	movs	r3, #16
 8006bb0:	e7ac      	b.n	8006b0c <_printf_i+0xf4>
 8006bb2:	4827      	ldr	r0, [pc, #156]	@ (8006c50 <_printf_i+0x238>)
 8006bb4:	e7e9      	b.n	8006b8a <_printf_i+0x172>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	f023 0320 	bic.w	r3, r3, #32
 8006bbc:	6023      	str	r3, [r4, #0]
 8006bbe:	e7f6      	b.n	8006bae <_printf_i+0x196>
 8006bc0:	4616      	mov	r6, r2
 8006bc2:	e7bd      	b.n	8006b40 <_printf_i+0x128>
 8006bc4:	6833      	ldr	r3, [r6, #0]
 8006bc6:	6825      	ldr	r5, [r4, #0]
 8006bc8:	6961      	ldr	r1, [r4, #20]
 8006bca:	1d18      	adds	r0, r3, #4
 8006bcc:	6030      	str	r0, [r6, #0]
 8006bce:	062e      	lsls	r6, r5, #24
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	d501      	bpl.n	8006bd8 <_printf_i+0x1c0>
 8006bd4:	6019      	str	r1, [r3, #0]
 8006bd6:	e002      	b.n	8006bde <_printf_i+0x1c6>
 8006bd8:	0668      	lsls	r0, r5, #25
 8006bda:	d5fb      	bpl.n	8006bd4 <_printf_i+0x1bc>
 8006bdc:	8019      	strh	r1, [r3, #0]
 8006bde:	2300      	movs	r3, #0
 8006be0:	6123      	str	r3, [r4, #16]
 8006be2:	4616      	mov	r6, r2
 8006be4:	e7bc      	b.n	8006b60 <_printf_i+0x148>
 8006be6:	6833      	ldr	r3, [r6, #0]
 8006be8:	1d1a      	adds	r2, r3, #4
 8006bea:	6032      	str	r2, [r6, #0]
 8006bec:	681e      	ldr	r6, [r3, #0]
 8006bee:	6862      	ldr	r2, [r4, #4]
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f7f9 fb14 	bl	8000220 <memchr>
 8006bf8:	b108      	cbz	r0, 8006bfe <_printf_i+0x1e6>
 8006bfa:	1b80      	subs	r0, r0, r6
 8006bfc:	6060      	str	r0, [r4, #4]
 8006bfe:	6863      	ldr	r3, [r4, #4]
 8006c00:	6123      	str	r3, [r4, #16]
 8006c02:	2300      	movs	r3, #0
 8006c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c08:	e7aa      	b.n	8006b60 <_printf_i+0x148>
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	4632      	mov	r2, r6
 8006c0e:	4649      	mov	r1, r9
 8006c10:	4640      	mov	r0, r8
 8006c12:	47d0      	blx	sl
 8006c14:	3001      	adds	r0, #1
 8006c16:	d0ad      	beq.n	8006b74 <_printf_i+0x15c>
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	079b      	lsls	r3, r3, #30
 8006c1c:	d413      	bmi.n	8006c46 <_printf_i+0x22e>
 8006c1e:	68e0      	ldr	r0, [r4, #12]
 8006c20:	9b03      	ldr	r3, [sp, #12]
 8006c22:	4298      	cmp	r0, r3
 8006c24:	bfb8      	it	lt
 8006c26:	4618      	movlt	r0, r3
 8006c28:	e7a6      	b.n	8006b78 <_printf_i+0x160>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4632      	mov	r2, r6
 8006c2e:	4649      	mov	r1, r9
 8006c30:	4640      	mov	r0, r8
 8006c32:	47d0      	blx	sl
 8006c34:	3001      	adds	r0, #1
 8006c36:	d09d      	beq.n	8006b74 <_printf_i+0x15c>
 8006c38:	3501      	adds	r5, #1
 8006c3a:	68e3      	ldr	r3, [r4, #12]
 8006c3c:	9903      	ldr	r1, [sp, #12]
 8006c3e:	1a5b      	subs	r3, r3, r1
 8006c40:	42ab      	cmp	r3, r5
 8006c42:	dcf2      	bgt.n	8006c2a <_printf_i+0x212>
 8006c44:	e7eb      	b.n	8006c1e <_printf_i+0x206>
 8006c46:	2500      	movs	r5, #0
 8006c48:	f104 0619 	add.w	r6, r4, #25
 8006c4c:	e7f5      	b.n	8006c3a <_printf_i+0x222>
 8006c4e:	bf00      	nop
 8006c50:	08052c34 	.word	0x08052c34
 8006c54:	08052c45 	.word	0x08052c45

08006c58 <__sflush_r>:
 8006c58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c60:	0716      	lsls	r6, r2, #28
 8006c62:	4605      	mov	r5, r0
 8006c64:	460c      	mov	r4, r1
 8006c66:	d454      	bmi.n	8006d12 <__sflush_r+0xba>
 8006c68:	684b      	ldr	r3, [r1, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	dc02      	bgt.n	8006c74 <__sflush_r+0x1c>
 8006c6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	dd48      	ble.n	8006d06 <__sflush_r+0xae>
 8006c74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c76:	2e00      	cmp	r6, #0
 8006c78:	d045      	beq.n	8006d06 <__sflush_r+0xae>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c80:	682f      	ldr	r7, [r5, #0]
 8006c82:	6a21      	ldr	r1, [r4, #32]
 8006c84:	602b      	str	r3, [r5, #0]
 8006c86:	d030      	beq.n	8006cea <__sflush_r+0x92>
 8006c88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	0759      	lsls	r1, r3, #29
 8006c8e:	d505      	bpl.n	8006c9c <__sflush_r+0x44>
 8006c90:	6863      	ldr	r3, [r4, #4]
 8006c92:	1ad2      	subs	r2, r2, r3
 8006c94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c96:	b10b      	cbz	r3, 8006c9c <__sflush_r+0x44>
 8006c98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c9a:	1ad2      	subs	r2, r2, r3
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ca0:	6a21      	ldr	r1, [r4, #32]
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b0      	blx	r6
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	d106      	bne.n	8006cba <__sflush_r+0x62>
 8006cac:	6829      	ldr	r1, [r5, #0]
 8006cae:	291d      	cmp	r1, #29
 8006cb0:	d82b      	bhi.n	8006d0a <__sflush_r+0xb2>
 8006cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8006d5c <__sflush_r+0x104>)
 8006cb4:	410a      	asrs	r2, r1
 8006cb6:	07d6      	lsls	r6, r2, #31
 8006cb8:	d427      	bmi.n	8006d0a <__sflush_r+0xb2>
 8006cba:	2200      	movs	r2, #0
 8006cbc:	6062      	str	r2, [r4, #4]
 8006cbe:	04d9      	lsls	r1, r3, #19
 8006cc0:	6922      	ldr	r2, [r4, #16]
 8006cc2:	6022      	str	r2, [r4, #0]
 8006cc4:	d504      	bpl.n	8006cd0 <__sflush_r+0x78>
 8006cc6:	1c42      	adds	r2, r0, #1
 8006cc8:	d101      	bne.n	8006cce <__sflush_r+0x76>
 8006cca:	682b      	ldr	r3, [r5, #0]
 8006ccc:	b903      	cbnz	r3, 8006cd0 <__sflush_r+0x78>
 8006cce:	6560      	str	r0, [r4, #84]	@ 0x54
 8006cd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cd2:	602f      	str	r7, [r5, #0]
 8006cd4:	b1b9      	cbz	r1, 8006d06 <__sflush_r+0xae>
 8006cd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cda:	4299      	cmp	r1, r3
 8006cdc:	d002      	beq.n	8006ce4 <__sflush_r+0x8c>
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f7ff fb48 	bl	8006374 <_free_r>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ce8:	e00d      	b.n	8006d06 <__sflush_r+0xae>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b0      	blx	r6
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	1c50      	adds	r0, r2, #1
 8006cf4:	d1c9      	bne.n	8006c8a <__sflush_r+0x32>
 8006cf6:	682b      	ldr	r3, [r5, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d0c6      	beq.n	8006c8a <__sflush_r+0x32>
 8006cfc:	2b1d      	cmp	r3, #29
 8006cfe:	d001      	beq.n	8006d04 <__sflush_r+0xac>
 8006d00:	2b16      	cmp	r3, #22
 8006d02:	d11e      	bne.n	8006d42 <__sflush_r+0xea>
 8006d04:	602f      	str	r7, [r5, #0]
 8006d06:	2000      	movs	r0, #0
 8006d08:	e022      	b.n	8006d50 <__sflush_r+0xf8>
 8006d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d0e:	b21b      	sxth	r3, r3
 8006d10:	e01b      	b.n	8006d4a <__sflush_r+0xf2>
 8006d12:	690f      	ldr	r7, [r1, #16]
 8006d14:	2f00      	cmp	r7, #0
 8006d16:	d0f6      	beq.n	8006d06 <__sflush_r+0xae>
 8006d18:	0793      	lsls	r3, r2, #30
 8006d1a:	680e      	ldr	r6, [r1, #0]
 8006d1c:	bf08      	it	eq
 8006d1e:	694b      	ldreq	r3, [r1, #20]
 8006d20:	600f      	str	r7, [r1, #0]
 8006d22:	bf18      	it	ne
 8006d24:	2300      	movne	r3, #0
 8006d26:	eba6 0807 	sub.w	r8, r6, r7
 8006d2a:	608b      	str	r3, [r1, #8]
 8006d2c:	f1b8 0f00 	cmp.w	r8, #0
 8006d30:	dde9      	ble.n	8006d06 <__sflush_r+0xae>
 8006d32:	6a21      	ldr	r1, [r4, #32]
 8006d34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006d36:	4643      	mov	r3, r8
 8006d38:	463a      	mov	r2, r7
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	47b0      	blx	r6
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	dc08      	bgt.n	8006d54 <__sflush_r+0xfc>
 8006d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d54:	4407      	add	r7, r0
 8006d56:	eba8 0800 	sub.w	r8, r8, r0
 8006d5a:	e7e7      	b.n	8006d2c <__sflush_r+0xd4>
 8006d5c:	dfbffffe 	.word	0xdfbffffe

08006d60 <_fflush_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	690b      	ldr	r3, [r1, #16]
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b913      	cbnz	r3, 8006d70 <_fflush_r+0x10>
 8006d6a:	2500      	movs	r5, #0
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	b118      	cbz	r0, 8006d7a <_fflush_r+0x1a>
 8006d72:	6a03      	ldr	r3, [r0, #32]
 8006d74:	b90b      	cbnz	r3, 8006d7a <_fflush_r+0x1a>
 8006d76:	f7ff f831 	bl	8005ddc <__sinit>
 8006d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f3      	beq.n	8006d6a <_fflush_r+0xa>
 8006d82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d84:	07d0      	lsls	r0, r2, #31
 8006d86:	d404      	bmi.n	8006d92 <_fflush_r+0x32>
 8006d88:	0599      	lsls	r1, r3, #22
 8006d8a:	d402      	bmi.n	8006d92 <_fflush_r+0x32>
 8006d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d8e:	f7ff fad0 	bl	8006332 <__retarget_lock_acquire_recursive>
 8006d92:	4628      	mov	r0, r5
 8006d94:	4621      	mov	r1, r4
 8006d96:	f7ff ff5f 	bl	8006c58 <__sflush_r>
 8006d9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d9c:	07da      	lsls	r2, r3, #31
 8006d9e:	4605      	mov	r5, r0
 8006da0:	d4e4      	bmi.n	8006d6c <_fflush_r+0xc>
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	059b      	lsls	r3, r3, #22
 8006da6:	d4e1      	bmi.n	8006d6c <_fflush_r+0xc>
 8006da8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006daa:	f7ff fac3 	bl	8006334 <__retarget_lock_release_recursive>
 8006dae:	e7dd      	b.n	8006d6c <_fflush_r+0xc>

08006db0 <fiprintf>:
 8006db0:	b40e      	push	{r1, r2, r3}
 8006db2:	b503      	push	{r0, r1, lr}
 8006db4:	4601      	mov	r1, r0
 8006db6:	ab03      	add	r3, sp, #12
 8006db8:	4805      	ldr	r0, [pc, #20]	@ (8006dd0 <fiprintf+0x20>)
 8006dba:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dbe:	6800      	ldr	r0, [r0, #0]
 8006dc0:	9301      	str	r3, [sp, #4]
 8006dc2:	f7ff fca3 	bl	800670c <_vfiprintf_r>
 8006dc6:	b002      	add	sp, #8
 8006dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dcc:	b003      	add	sp, #12
 8006dce:	4770      	bx	lr
 8006dd0:	20000024 	.word	0x20000024

08006dd4 <__swhatbuf_r>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	460c      	mov	r4, r1
 8006dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ddc:	2900      	cmp	r1, #0
 8006dde:	b096      	sub	sp, #88	@ 0x58
 8006de0:	4615      	mov	r5, r2
 8006de2:	461e      	mov	r6, r3
 8006de4:	da0d      	bge.n	8006e02 <__swhatbuf_r+0x2e>
 8006de6:	89a3      	ldrh	r3, [r4, #12]
 8006de8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006dec:	f04f 0100 	mov.w	r1, #0
 8006df0:	bf14      	ite	ne
 8006df2:	2340      	movne	r3, #64	@ 0x40
 8006df4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006df8:	2000      	movs	r0, #0
 8006dfa:	6031      	str	r1, [r6, #0]
 8006dfc:	602b      	str	r3, [r5, #0]
 8006dfe:	b016      	add	sp, #88	@ 0x58
 8006e00:	bd70      	pop	{r4, r5, r6, pc}
 8006e02:	466a      	mov	r2, sp
 8006e04:	f000 f862 	bl	8006ecc <_fstat_r>
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	dbec      	blt.n	8006de6 <__swhatbuf_r+0x12>
 8006e0c:	9901      	ldr	r1, [sp, #4]
 8006e0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e16:	4259      	negs	r1, r3
 8006e18:	4159      	adcs	r1, r3
 8006e1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e1e:	e7eb      	b.n	8006df8 <__swhatbuf_r+0x24>

08006e20 <__smakebuf_r>:
 8006e20:	898b      	ldrh	r3, [r1, #12]
 8006e22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e24:	079d      	lsls	r5, r3, #30
 8006e26:	4606      	mov	r6, r0
 8006e28:	460c      	mov	r4, r1
 8006e2a:	d507      	bpl.n	8006e3c <__smakebuf_r+0x1c>
 8006e2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	6123      	str	r3, [r4, #16]
 8006e34:	2301      	movs	r3, #1
 8006e36:	6163      	str	r3, [r4, #20]
 8006e38:	b003      	add	sp, #12
 8006e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e3c:	ab01      	add	r3, sp, #4
 8006e3e:	466a      	mov	r2, sp
 8006e40:	f7ff ffc8 	bl	8006dd4 <__swhatbuf_r>
 8006e44:	9f00      	ldr	r7, [sp, #0]
 8006e46:	4605      	mov	r5, r0
 8006e48:	4639      	mov	r1, r7
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f7fe fe80 	bl	8005b50 <_malloc_r>
 8006e50:	b948      	cbnz	r0, 8006e66 <__smakebuf_r+0x46>
 8006e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e56:	059a      	lsls	r2, r3, #22
 8006e58:	d4ee      	bmi.n	8006e38 <__smakebuf_r+0x18>
 8006e5a:	f023 0303 	bic.w	r3, r3, #3
 8006e5e:	f043 0302 	orr.w	r3, r3, #2
 8006e62:	81a3      	strh	r3, [r4, #12]
 8006e64:	e7e2      	b.n	8006e2c <__smakebuf_r+0xc>
 8006e66:	89a3      	ldrh	r3, [r4, #12]
 8006e68:	6020      	str	r0, [r4, #0]
 8006e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e6e:	81a3      	strh	r3, [r4, #12]
 8006e70:	9b01      	ldr	r3, [sp, #4]
 8006e72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e76:	b15b      	cbz	r3, 8006e90 <__smakebuf_r+0x70>
 8006e78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	f000 f837 	bl	8006ef0 <_isatty_r>
 8006e82:	b128      	cbz	r0, 8006e90 <__smakebuf_r+0x70>
 8006e84:	89a3      	ldrh	r3, [r4, #12]
 8006e86:	f023 0303 	bic.w	r3, r3, #3
 8006e8a:	f043 0301 	orr.w	r3, r3, #1
 8006e8e:	81a3      	strh	r3, [r4, #12]
 8006e90:	89a3      	ldrh	r3, [r4, #12]
 8006e92:	431d      	orrs	r5, r3
 8006e94:	81a5      	strh	r5, [r4, #12]
 8006e96:	e7cf      	b.n	8006e38 <__smakebuf_r+0x18>

08006e98 <memmove>:
 8006e98:	4288      	cmp	r0, r1
 8006e9a:	b510      	push	{r4, lr}
 8006e9c:	eb01 0402 	add.w	r4, r1, r2
 8006ea0:	d902      	bls.n	8006ea8 <memmove+0x10>
 8006ea2:	4284      	cmp	r4, r0
 8006ea4:	4623      	mov	r3, r4
 8006ea6:	d807      	bhi.n	8006eb8 <memmove+0x20>
 8006ea8:	1e43      	subs	r3, r0, #1
 8006eaa:	42a1      	cmp	r1, r4
 8006eac:	d008      	beq.n	8006ec0 <memmove+0x28>
 8006eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006eb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006eb6:	e7f8      	b.n	8006eaa <memmove+0x12>
 8006eb8:	4402      	add	r2, r0
 8006eba:	4601      	mov	r1, r0
 8006ebc:	428a      	cmp	r2, r1
 8006ebe:	d100      	bne.n	8006ec2 <memmove+0x2a>
 8006ec0:	bd10      	pop	{r4, pc}
 8006ec2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ec6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eca:	e7f7      	b.n	8006ebc <memmove+0x24>

08006ecc <_fstat_r>:
 8006ecc:	b538      	push	{r3, r4, r5, lr}
 8006ece:	4d07      	ldr	r5, [pc, #28]	@ (8006eec <_fstat_r+0x20>)
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	4604      	mov	r4, r0
 8006ed4:	4608      	mov	r0, r1
 8006ed6:	4611      	mov	r1, r2
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	f7fb f88f 	bl	8001ffc <_fstat>
 8006ede:	1c43      	adds	r3, r0, #1
 8006ee0:	d102      	bne.n	8006ee8 <_fstat_r+0x1c>
 8006ee2:	682b      	ldr	r3, [r5, #0]
 8006ee4:	b103      	cbz	r3, 8006ee8 <_fstat_r+0x1c>
 8006ee6:	6023      	str	r3, [r4, #0]
 8006ee8:	bd38      	pop	{r3, r4, r5, pc}
 8006eea:	bf00      	nop
 8006eec:	20000d20 	.word	0x20000d20

08006ef0 <_isatty_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d06      	ldr	r5, [pc, #24]	@ (8006f0c <_isatty_r+0x1c>)
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	4608      	mov	r0, r1
 8006efa:	602b      	str	r3, [r5, #0]
 8006efc:	f7fb f884 	bl	8002008 <_isatty>
 8006f00:	1c43      	adds	r3, r0, #1
 8006f02:	d102      	bne.n	8006f0a <_isatty_r+0x1a>
 8006f04:	682b      	ldr	r3, [r5, #0]
 8006f06:	b103      	cbz	r3, 8006f0a <_isatty_r+0x1a>
 8006f08:	6023      	str	r3, [r4, #0]
 8006f0a:	bd38      	pop	{r3, r4, r5, pc}
 8006f0c:	20000d20 	.word	0x20000d20

08006f10 <memcpy>:
 8006f10:	440a      	add	r2, r1
 8006f12:	4291      	cmp	r1, r2
 8006f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f18:	d100      	bne.n	8006f1c <memcpy+0xc>
 8006f1a:	4770      	bx	lr
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f26:	4291      	cmp	r1, r2
 8006f28:	d1f9      	bne.n	8006f1e <memcpy+0xe>
 8006f2a:	bd10      	pop	{r4, pc}

08006f2c <abort>:
 8006f2c:	b508      	push	{r3, lr}
 8006f2e:	2006      	movs	r0, #6
 8006f30:	f000 f85a 	bl	8006fe8 <raise>
 8006f34:	2001      	movs	r0, #1
 8006f36:	f7fb f849 	bl	8001fcc <_exit>

08006f3a <_realloc_r>:
 8006f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3e:	4680      	mov	r8, r0
 8006f40:	4615      	mov	r5, r2
 8006f42:	460c      	mov	r4, r1
 8006f44:	b921      	cbnz	r1, 8006f50 <_realloc_r+0x16>
 8006f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4a:	4611      	mov	r1, r2
 8006f4c:	f7fe be00 	b.w	8005b50 <_malloc_r>
 8006f50:	b92a      	cbnz	r2, 8006f5e <_realloc_r+0x24>
 8006f52:	f7ff fa0f 	bl	8006374 <_free_r>
 8006f56:	2400      	movs	r4, #0
 8006f58:	4620      	mov	r0, r4
 8006f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f5e:	f000 f85f 	bl	8007020 <_malloc_usable_size_r>
 8006f62:	4285      	cmp	r5, r0
 8006f64:	4606      	mov	r6, r0
 8006f66:	d802      	bhi.n	8006f6e <_realloc_r+0x34>
 8006f68:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006f6c:	d8f4      	bhi.n	8006f58 <_realloc_r+0x1e>
 8006f6e:	4629      	mov	r1, r5
 8006f70:	4640      	mov	r0, r8
 8006f72:	f7fe fded 	bl	8005b50 <_malloc_r>
 8006f76:	4607      	mov	r7, r0
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	d0ec      	beq.n	8006f56 <_realloc_r+0x1c>
 8006f7c:	42b5      	cmp	r5, r6
 8006f7e:	462a      	mov	r2, r5
 8006f80:	4621      	mov	r1, r4
 8006f82:	bf28      	it	cs
 8006f84:	4632      	movcs	r2, r6
 8006f86:	f7ff ffc3 	bl	8006f10 <memcpy>
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	4640      	mov	r0, r8
 8006f8e:	f7ff f9f1 	bl	8006374 <_free_r>
 8006f92:	463c      	mov	r4, r7
 8006f94:	e7e0      	b.n	8006f58 <_realloc_r+0x1e>

08006f96 <_raise_r>:
 8006f96:	291f      	cmp	r1, #31
 8006f98:	b538      	push	{r3, r4, r5, lr}
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	d904      	bls.n	8006faa <_raise_r+0x14>
 8006fa0:	2316      	movs	r3, #22
 8006fa2:	6003      	str	r3, [r0, #0]
 8006fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa8:	bd38      	pop	{r3, r4, r5, pc}
 8006faa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006fac:	b112      	cbz	r2, 8006fb4 <_raise_r+0x1e>
 8006fae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006fb2:	b94b      	cbnz	r3, 8006fc8 <_raise_r+0x32>
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f000 f831 	bl	800701c <_getpid_r>
 8006fba:	4622      	mov	r2, r4
 8006fbc:	4601      	mov	r1, r0
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fc4:	f000 b818 	b.w	8006ff8 <_kill_r>
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d00a      	beq.n	8006fe2 <_raise_r+0x4c>
 8006fcc:	1c59      	adds	r1, r3, #1
 8006fce:	d103      	bne.n	8006fd8 <_raise_r+0x42>
 8006fd0:	2316      	movs	r3, #22
 8006fd2:	6003      	str	r3, [r0, #0]
 8006fd4:	2001      	movs	r0, #1
 8006fd6:	e7e7      	b.n	8006fa8 <_raise_r+0x12>
 8006fd8:	2100      	movs	r1, #0
 8006fda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006fde:	4620      	mov	r0, r4
 8006fe0:	4798      	blx	r3
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	e7e0      	b.n	8006fa8 <_raise_r+0x12>
	...

08006fe8 <raise>:
 8006fe8:	4b02      	ldr	r3, [pc, #8]	@ (8006ff4 <raise+0xc>)
 8006fea:	4601      	mov	r1, r0
 8006fec:	6818      	ldr	r0, [r3, #0]
 8006fee:	f7ff bfd2 	b.w	8006f96 <_raise_r>
 8006ff2:	bf00      	nop
 8006ff4:	20000024 	.word	0x20000024

08006ff8 <_kill_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4d07      	ldr	r5, [pc, #28]	@ (8007018 <_kill_r+0x20>)
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	4604      	mov	r4, r0
 8007000:	4608      	mov	r0, r1
 8007002:	4611      	mov	r1, r2
 8007004:	602b      	str	r3, [r5, #0]
 8007006:	f7fa ffd9 	bl	8001fbc <_kill>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	d102      	bne.n	8007014 <_kill_r+0x1c>
 800700e:	682b      	ldr	r3, [r5, #0]
 8007010:	b103      	cbz	r3, 8007014 <_kill_r+0x1c>
 8007012:	6023      	str	r3, [r4, #0]
 8007014:	bd38      	pop	{r3, r4, r5, pc}
 8007016:	bf00      	nop
 8007018:	20000d20 	.word	0x20000d20

0800701c <_getpid_r>:
 800701c:	f7fa bfcc 	b.w	8001fb8 <_getpid>

08007020 <_malloc_usable_size_r>:
 8007020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007024:	1f18      	subs	r0, r3, #4
 8007026:	2b00      	cmp	r3, #0
 8007028:	bfbc      	itt	lt
 800702a:	580b      	ldrlt	r3, [r1, r0]
 800702c:	18c0      	addlt	r0, r0, r3
 800702e:	4770      	bx	lr

08007030 <_gettimeofday>:
 8007030:	4b02      	ldr	r3, [pc, #8]	@ (800703c <_gettimeofday+0xc>)
 8007032:	2258      	movs	r2, #88	@ 0x58
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	f04f 30ff 	mov.w	r0, #4294967295
 800703a:	4770      	bx	lr
 800703c:	20000d20 	.word	0x20000d20

08007040 <_init>:
 8007040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007042:	bf00      	nop
 8007044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007046:	bc08      	pop	{r3}
 8007048:	469e      	mov	lr, r3
 800704a:	4770      	bx	lr

0800704c <_fini>:
 800704c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704e:	bf00      	nop
 8007050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007052:	bc08      	pop	{r3}
 8007054:	469e      	mov	lr, r3
 8007056:	4770      	bx	lr
