set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/LCD_Panel_TPO_TD043MTEA1/tpo_lcd_controller_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ip/altera_avalon_opencores_i2c/i2c_master_byte_ctrl.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ip/altera_avalon_opencores_i2c/opencores_i2c_master.vhd]
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/altera_avalon_opencores_i2c/opencores_i2c_master_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/Audio_Codec_WM8731/audio_codec_wm8731.v]
 set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ip/altera_avalon_opencores_i2c/i2c_master_top.vhd]
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/Audio_Codec_WM8731/audio_codec_wm8731_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/SD_Card_Controller_SPI/sd_controller.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/fixed_point_multiply/fmul.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/SD_Card_Controller_SPI/sd_controller_hw.tcl]
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/fixed_point_multiply/fmul_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ip/altera_avalon_opencores_i2c/i2c_master_bit_ctrl.vhd]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/Audio_Codec_WM8731/avalon_regs_library.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) C:/altera/81/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/SD_Card_Controller_SPI/sd_data_ram.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/LCD_Panel_TPO_TD043MTEA1/tpo_lcd_controller.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/fixed_point_multiply/mult.v]
 set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) pll.sdc]
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 0014223E50330000011F90A71C1E 
 