

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Thu Dec 12 15:10:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.924 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  104289331|  104289331|  0.417 sec|  0.417 sec|  104289332|  104289332|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_2mm_Pipeline_L2_fu_1335        |kernel_2mm_Pipeline_L2        |    17103|    17103|  68.412 us|  68.412 us|  17103|  17103|       no|
        |grp_kernel_2mm_Pipeline_L21_fu_1358       |kernel_2mm_Pipeline_L21       |    18903|    18903|  75.612 us|  75.612 us|  18903|  18903|       no|
        |grp_kernel_2mm_Pipeline_L22_fu_1395       |kernel_2mm_Pipeline_L22       |    19954|    19954|  79.816 us|  79.816 us|  19954|  19954|       no|
        |grp_kernel_2mm_Pipeline_merlinL5_fu_1462  |kernel_2mm_Pipeline_merlinL5  |     1481|     1481|   5.924 us|   5.924 us|   1481|   1481|       no|
        |grp_kernel_2mm_Pipeline_L23_fu_1561       |kernel_2mm_Pipeline_L23       |     9904|     9904|  39.616 us|  39.616 us|   9904|   9904|       no|
        |grp_kernel_2mm_Pipeline_L24_fu_1572       |kernel_2mm_Pipeline_L24       |    10454|    10454|  41.816 us|  41.816 us|  10454|  10454|       no|
        |grp_kernel_2mm_Pipeline_merlinL1_fu_1655  |kernel_2mm_Pipeline_merlinL1  |     1337|     1337|   5.348 us|   5.348 us|   1337|   1337|       no|
        |grp_kernel_2mm_Pipeline_L3_fu_1756        |kernel_2mm_Pipeline_L3        |     9906|     9906|  39.624 us|  39.624 us|   9906|   9906|       no|
        |grp_kernel_2mm_Pipeline_L35_fu_1767       |kernel_2mm_Pipeline_L35       |    17104|    17104|  68.416 us|  68.416 us|  17104|  17104|       no|
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- merlinL7_merlinL6  |  50821200|  50821200|      1486|          -|          -|  34200|        no|
        |- merlinL3_merlinL2  |  53420400|  53420400|      1349|          -|          -|  39600|        no|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      301|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       86|     9|    21725|    21301|    0|
|Memory               |      468|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     9597|    -|
|Register             |        -|     -|     1094|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      554|    10|    22819|    31199|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       38|    ~0|        2|        7|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       12|    ~0|       ~0|        2|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   462|   808|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U476       |fadd_32ns_32ns_32_7_full_dsp_1       |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U473        |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |grp_kernel_2mm_Pipeline_L2_fu_1335        |kernel_2mm_Pipeline_L2               |        0|   0|   564|   417|    0|
    |grp_kernel_2mm_Pipeline_L21_fu_1358       |kernel_2mm_Pipeline_L21              |        0|   0|   564|   493|    0|
    |grp_kernel_2mm_Pipeline_L22_fu_1395       |kernel_2mm_Pipeline_L22              |        0|   1|   602|   755|    0|
    |grp_kernel_2mm_Pipeline_L23_fu_1561       |kernel_2mm_Pipeline_L23              |        0|   1|  1154|   449|    0|
    |grp_kernel_2mm_Pipeline_L24_fu_1572       |kernel_2mm_Pipeline_L24              |        0|   1|   782|   753|    0|
    |grp_kernel_2mm_Pipeline_L3_fu_1756        |kernel_2mm_Pipeline_L3               |        0|   1|   759|   831|    0|
    |grp_kernel_2mm_Pipeline_L35_fu_1767       |kernel_2mm_Pipeline_L35              |        0|   0|   490|   804|    0|
    |grp_kernel_2mm_Pipeline_merlinL1_fu_1655  |kernel_2mm_Pipeline_merlinL1         |        0|   0|  2339|  4209|    0|
    |grp_kernel_2mm_Pipeline_merlinL5_fu_1462  |kernel_2mm_Pipeline_merlinL5         |        0|   0|  2957|  2742|    0|
    |merlin_gmem_kernel_2mm_128_0_m_axi_U      |merlin_gmem_kernel_2mm_128_0_m_axi   |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_128_D_m_axi_U      |merlin_gmem_kernel_2mm_128_D_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_2mm_64_0_m_axi_U       |merlin_gmem_kernel_2mm_64_0_m_axi    |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_2mm_64_1_m_axi_U       |merlin_gmem_kernel_2mm_64_1_m_axi    |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_2mm_64_tmp_m_axi_U     |merlin_gmem_kernel_2mm_64_tmp_m_axi  |       16|   0|  1963|  1644|    0|
    |sparsemux_9_2_32_1_1_U474                 |sparsemux_9_2_32_1_1                 |        0|   0|     0|    20|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |       86|   9| 21725| 21301|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_6ns_6ns_14_4_1_U475  |mac_muladd_8ns_6ns_6ns_14_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_8_0_buf_U      |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_30_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_31_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_32_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_33_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_34_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_35_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_36_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_37_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_38_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_39_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_40_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_41_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_42_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_43_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_44_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_45_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_46_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_47_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_48_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_49_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_50_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_51_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_52_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_53_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_54_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_55_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_56_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_57_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |A_8_0_buf_58_U   |A_8_0_buf_RAM_AUTO_1R1W     |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |B_8_0_buf_U      |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_60_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_61_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_62_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_63_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_64_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_65_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_66_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_67_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_68_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_69_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_70_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_71_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_72_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_73_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_74_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_75_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_76_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_77_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_78_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_79_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_80_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_81_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_82_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_83_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_84_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_85_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_86_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_87_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_88_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_89_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_90_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_91_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_92_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_93_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_94_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_95_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_96_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_97_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_98_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_99_U   |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_100_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_101_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_102_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_103_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_104_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_105_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_106_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_107_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_108_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_109_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_110_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_111_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_112_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_113_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_114_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_115_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_116_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_117_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |B_8_0_buf_118_U  |B_8_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   665|   32|     1|        21280|
    |C_9_0_buf_U      |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_76_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_77_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_78_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_79_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_80_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_81_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_82_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_83_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_84_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_85_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_86_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_87_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_88_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_89_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_90_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_91_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_92_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_93_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_94_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_95_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_96_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_97_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_98_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_99_U   |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_100_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_101_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_102_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_103_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_104_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_105_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_106_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_107_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_108_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_109_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_110_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_111_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_112_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_113_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_114_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_115_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_116_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_117_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_118_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_119_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_120_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_121_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_122_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_123_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_124_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_125_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_126_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_127_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_128_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_129_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_130_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_131_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_132_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_133_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_134_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_135_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_136_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_137_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_138_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_139_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_140_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_141_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_142_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_143_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_144_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_145_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_146_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_147_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_148_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_149_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |C_9_0_buf_150_U  |C_9_0_buf_RAM_AUTO_1R1W     |        2|  0|   0|    0|   550|   32|     1|        17600|
    |D_buf_U          |D_buf_RAM_AUTO_1R1W         |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_4_U        |D_buf_RAM_AUTO_1R1W         |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_5_U        |D_buf_RAM_AUTO_1R1W         |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |D_buf_6_U        |D_buf_RAM_AUTO_1R1W         |       19|  0|   0|    0|  9900|   32|     1|       316800|
    |tmp_buf_29_U     |tmp_buf_29_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_30_U     |tmp_buf_29_RAM_AUTO_1R1W    |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_U        |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_16_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_17_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_18_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_19_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_20_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_21_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_22_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_23_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_24_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_25_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_26_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_27_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    |tmp_buf_28_U     |tmp_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  2160|   32|     1|        69120|
    +-----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                            |      468|  0|   0|   16|193660| 5952|   186|      6197120|
    +-----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln122_1_fu_1878_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln122_fu_1890_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln124_fu_2068_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln125_fu_2023_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln157_1_fu_2115_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln157_fu_2127_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln159_fu_2236_p2               |         +|   0|  0|  15|           8|           1|
    |sub_ln125_fu_2014_p2               |         -|   0|  0|  17|          12|          12|
    |sub_ln146_fu_1959_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln181_fu_2223_p2               |         -|   0|  0|  19|          12|          12|
    |icmp_ln122_fu_1872_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln124_fu_1896_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln157_fu_2109_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln159_fu_2133_p2              |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state165_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state167_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state235                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state80_io                |        or|   0|  0|   2|           1|           1|
    |select_ln122_1_fu_1902_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln122_fu_1943_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln157_1_fu_2139_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln157_fu_2151_p3            |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 301|         171|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_8_0_buf_30_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_30_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_30_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_31_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_31_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_31_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_32_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_32_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_32_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_33_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_33_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_33_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_34_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_34_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_34_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_35_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_35_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_35_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_36_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_36_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_36_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_37_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_37_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_37_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_38_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_38_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_38_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_39_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_39_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_39_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_40_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_40_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_40_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_41_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_41_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_41_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_42_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_42_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_42_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_43_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_43_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_43_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_44_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_44_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_44_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_45_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_45_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_45_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_46_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_46_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_46_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_47_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_47_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_47_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_48_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_48_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_48_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_49_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_49_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_49_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_50_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_50_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_50_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_51_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_51_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_51_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_52_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_52_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_52_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_53_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_53_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_53_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_54_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_54_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_54_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_55_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_55_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_55_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_56_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_56_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_56_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_57_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_57_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_57_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_58_address0                   |    14|          3|   11|         33|
    |A_8_0_buf_58_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_58_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_address0                      |    14|          3|   11|         33|
    |A_8_0_buf_ce0                           |    14|          3|    1|          3|
    |A_8_0_buf_we0                           |     9|          2|    1|          2|
    |B_8_0_buf_100_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_100_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_100_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_101_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_101_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_101_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_102_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_102_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_102_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_103_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_103_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_103_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_104_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_104_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_104_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_105_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_105_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_105_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_106_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_106_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_106_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_107_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_107_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_107_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_108_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_108_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_108_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_109_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_109_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_109_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_110_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_110_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_110_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_111_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_111_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_111_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_112_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_112_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_112_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_113_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_113_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_113_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_114_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_114_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_114_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_115_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_115_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_115_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_116_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_116_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_116_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_117_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_117_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_117_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_118_address0                  |    14|          3|   10|         30|
    |B_8_0_buf_118_ce0                       |    14|          3|    1|          3|
    |B_8_0_buf_118_we0                       |     9|          2|    1|          2|
    |B_8_0_buf_60_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_60_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_60_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_61_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_61_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_61_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_62_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_62_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_62_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_63_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_63_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_63_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_64_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_64_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_64_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_65_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_65_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_65_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_66_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_66_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_66_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_67_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_67_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_67_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_68_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_68_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_68_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_69_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_69_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_69_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_70_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_70_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_70_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_71_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_71_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_71_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_72_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_72_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_72_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_73_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_73_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_73_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_74_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_74_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_74_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_75_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_75_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_75_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_76_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_76_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_76_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_77_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_77_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_77_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_78_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_78_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_78_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_79_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_79_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_79_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_80_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_80_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_80_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_81_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_81_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_81_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_82_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_82_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_82_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_83_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_83_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_83_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_84_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_84_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_84_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_85_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_85_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_85_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_86_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_86_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_86_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_87_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_87_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_87_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_88_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_88_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_88_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_89_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_89_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_89_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_90_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_90_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_90_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_91_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_91_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_91_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_92_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_92_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_92_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_93_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_93_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_93_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_94_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_94_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_94_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_95_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_95_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_95_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_96_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_96_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_96_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_97_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_97_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_97_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_98_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_98_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_98_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_99_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_99_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_99_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_address0                      |    14|          3|   10|         30|
    |B_8_0_buf_ce0                           |    14|          3|    1|          3|
    |B_8_0_buf_we0                           |     9|          2|    1|          2|
    |C_9_0_buf_100_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_100_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_100_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_101_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_101_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_101_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_102_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_102_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_102_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_103_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_103_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_103_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_104_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_104_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_104_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_105_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_105_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_105_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_106_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_106_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_106_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_107_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_107_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_107_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_108_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_108_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_108_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_109_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_109_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_109_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_110_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_110_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_110_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_111_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_111_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_111_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_112_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_112_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_112_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_113_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_113_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_113_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_114_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_114_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_114_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_115_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_115_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_115_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_116_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_116_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_116_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_117_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_117_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_117_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_118_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_118_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_118_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_119_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_119_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_119_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_120_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_120_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_120_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_121_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_121_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_121_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_122_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_122_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_122_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_123_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_123_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_123_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_124_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_124_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_124_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_125_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_125_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_125_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_126_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_126_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_126_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_127_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_127_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_127_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_128_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_128_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_128_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_129_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_129_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_129_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_130_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_130_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_130_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_131_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_131_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_131_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_132_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_132_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_132_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_133_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_133_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_133_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_134_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_134_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_134_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_135_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_135_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_135_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_136_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_136_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_136_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_137_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_137_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_137_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_138_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_138_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_138_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_139_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_139_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_139_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_140_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_140_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_140_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_141_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_141_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_141_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_142_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_142_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_142_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_143_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_143_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_143_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_144_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_144_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_144_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_145_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_145_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_145_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_146_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_146_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_146_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_147_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_147_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_147_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_148_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_148_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_148_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_149_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_149_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_149_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_150_address0                  |    14|          3|   10|         30|
    |C_9_0_buf_150_ce0                       |    14|          3|    1|          3|
    |C_9_0_buf_150_we0                       |     9|          2|    1|          2|
    |C_9_0_buf_76_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_76_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_76_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_77_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_77_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_77_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_78_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_78_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_78_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_79_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_79_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_79_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_80_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_80_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_80_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_81_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_81_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_81_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_82_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_82_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_82_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_83_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_83_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_83_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_84_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_84_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_84_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_85_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_85_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_85_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_86_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_86_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_86_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_87_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_87_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_87_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_88_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_88_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_88_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_89_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_89_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_89_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_90_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_90_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_90_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_91_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_91_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_91_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_92_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_92_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_92_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_93_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_93_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_93_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_94_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_94_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_94_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_95_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_95_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_95_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_96_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_96_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_96_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_97_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_97_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_97_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_98_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_98_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_98_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_99_address0                   |    14|          3|   10|         30|
    |C_9_0_buf_99_ce0                        |    14|          3|    1|          3|
    |C_9_0_buf_99_we0                        |     9|          2|    1|          2|
    |C_9_0_buf_address0                      |    14|          3|   10|         30|
    |C_9_0_buf_ce0                           |    14|          3|    1|          3|
    |C_9_0_buf_we0                           |     9|          2|    1|          2|
    |D_buf_4_address0                        |    26|          5|   14|         70|
    |D_buf_4_ce0                             |    20|          4|    1|          4|
    |D_buf_4_d0                              |    14|          3|   32|         96|
    |D_buf_4_we0                             |    14|          3|    1|          3|
    |D_buf_5_address0                        |    26|          5|   14|         70|
    |D_buf_5_ce0                             |    20|          4|    1|          4|
    |D_buf_5_d0                              |    14|          3|   32|         96|
    |D_buf_5_we0                             |    14|          3|    1|          3|
    |D_buf_6_address0                        |    26|          5|   14|         70|
    |D_buf_6_ce0                             |    20|          4|    1|          4|
    |D_buf_6_d0                              |    14|          3|   32|         96|
    |D_buf_6_we0                             |    14|          3|    1|          3|
    |D_buf_address0                          |    26|          5|   14|         70|
    |D_buf_ce0                               |    20|          4|    1|          4|
    |D_buf_d0                                |    14|          3|   32|         96|
    |D_buf_we0                               |    14|          3|    1|          3|
    |ap_NS_fsm                               |  1254|        236|    1|        236|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_1790_ce                          |    14|          3|    1|          3|
    |grp_fu_1790_p0                          |    20|          4|   32|        128|
    |grp_fu_1790_p1                          |    20|          4|   32|        128|
    |grp_fu_2532_ce                          |    14|          3|    1|          3|
    |grp_fu_2532_p0                          |    14|          3|   32|         96|
    |grp_fu_2532_p1                          |    14|          3|   32|         96|
    |i_10_fu_1006                            |     9|          2|    8|         16|
    |i_4_fu_242                              |     9|          2|    8|         16|
    |indvar_flatten6_fu_1010                 |     9|          2|   16|         32|
    |indvar_flatten_fu_246                   |     9|          2|   16|         32|
    |j_1_fu_1002                             |     9|          2|    8|         16|
    |j_fu_238                                |     9|          2|    8|         16|
    |merlin_gmem_kernel_2mm_128_0_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_0_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_0_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_D_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_D_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_128_D_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_128_D_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_128_D_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_AW   |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_128_D_blk_n_B    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_0_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_0_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_0_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_0_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_0_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_1_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_1_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_1_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_1_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_1_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_tmp_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_tmp_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_2mm_64_tmp_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_2mm_64_tmp_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_2mm_64_tmp_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_64_tmp_blk_n_B   |     9|          2|    1|          2|
    |tmp_buf_16_address0                     |    26|          5|   12|         60|
    |tmp_buf_16_ce0                          |    26|          5|    1|          5|
    |tmp_buf_16_d0                           |    14|          3|   32|         96|
    |tmp_buf_16_we0                          |    14|          3|    1|          3|
    |tmp_buf_17_address0                     |    26|          5|   12|         60|
    |tmp_buf_17_ce0                          |    26|          5|    1|          5|
    |tmp_buf_17_d0                           |    14|          3|   32|         96|
    |tmp_buf_17_we0                          |    14|          3|    1|          3|
    |tmp_buf_18_address0                     |    26|          5|   12|         60|
    |tmp_buf_18_ce0                          |    26|          5|    1|          5|
    |tmp_buf_18_d0                           |    14|          3|   32|         96|
    |tmp_buf_18_we0                          |    14|          3|    1|          3|
    |tmp_buf_19_address0                     |    26|          5|   12|         60|
    |tmp_buf_19_ce0                          |    26|          5|    1|          5|
    |tmp_buf_19_d0                           |    14|          3|   32|         96|
    |tmp_buf_19_we0                          |    14|          3|    1|          3|
    |tmp_buf_20_address0                     |    26|          5|   12|         60|
    |tmp_buf_20_ce0                          |    26|          5|    1|          5|
    |tmp_buf_20_d0                           |    14|          3|   32|         96|
    |tmp_buf_20_we0                          |    14|          3|    1|          3|
    |tmp_buf_21_address0                     |    26|          5|   12|         60|
    |tmp_buf_21_ce0                          |    26|          5|    1|          5|
    |tmp_buf_21_d0                           |    14|          3|   32|         96|
    |tmp_buf_21_we0                          |    14|          3|    1|          3|
    |tmp_buf_22_address0                     |    26|          5|   12|         60|
    |tmp_buf_22_ce0                          |    26|          5|    1|          5|
    |tmp_buf_22_d0                           |    14|          3|   32|         96|
    |tmp_buf_22_we0                          |    14|          3|    1|          3|
    |tmp_buf_23_address0                     |    26|          5|   12|         60|
    |tmp_buf_23_ce0                          |    26|          5|    1|          5|
    |tmp_buf_23_d0                           |    14|          3|   32|         96|
    |tmp_buf_23_we0                          |    14|          3|    1|          3|
    |tmp_buf_24_address0                     |    26|          5|   12|         60|
    |tmp_buf_24_ce0                          |    26|          5|    1|          5|
    |tmp_buf_24_d0                           |    14|          3|   32|         96|
    |tmp_buf_24_we0                          |    14|          3|    1|          3|
    |tmp_buf_25_address0                     |    26|          5|   12|         60|
    |tmp_buf_25_ce0                          |    26|          5|    1|          5|
    |tmp_buf_25_d0                           |    14|          3|   32|         96|
    |tmp_buf_25_we0                          |    14|          3|    1|          3|
    |tmp_buf_26_address0                     |    26|          5|   12|         60|
    |tmp_buf_26_ce0                          |    26|          5|    1|          5|
    |tmp_buf_26_d0                           |    14|          3|   32|         96|
    |tmp_buf_26_we0                          |    14|          3|    1|          3|
    |tmp_buf_27_address0                     |    26|          5|   12|         60|
    |tmp_buf_27_ce0                          |    26|          5|    1|          5|
    |tmp_buf_27_d0                           |    14|          3|   32|         96|
    |tmp_buf_27_we0                          |    14|          3|    1|          3|
    |tmp_buf_28_address0                     |    26|          5|   12|         60|
    |tmp_buf_28_ce0                          |    26|          5|    1|          5|
    |tmp_buf_28_d0                           |    14|          3|   32|         96|
    |tmp_buf_28_we0                          |    14|          3|    1|          3|
    |tmp_buf_29_address0                     |    26|          5|   12|         60|
    |tmp_buf_29_ce0                          |    26|          5|    1|          5|
    |tmp_buf_29_d0                           |    14|          3|   32|         96|
    |tmp_buf_29_we0                          |    14|          3|    1|          3|
    |tmp_buf_30_address0                     |    26|          5|   12|         60|
    |tmp_buf_30_ce0                          |    26|          5|    1|          5|
    |tmp_buf_30_d0                           |    14|          3|   32|         96|
    |tmp_buf_30_we0                          |    14|          3|    1|          3|
    |tmp_buf_address0                        |    26|          5|   12|         60|
    |tmp_buf_ce0                             |    26|          5|    1|          5|
    |tmp_buf_d0                              |    14|          3|   32|         96|
    |tmp_buf_we0                             |    14|          3|    1|          3|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  9597|       2015| 3843|      12111|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_2289                                        |   64|   0|   64|          0|
    |D_read_reg_2284                                        |   64|   0|   64|          0|
    |add_ln122_1_reg_2353                                   |   16|   0|   16|          0|
    |add_ln157_1_reg_2451                                   |   16|   0|   16|          0|
    |ap_CS_fsm                                              |  235|   0|  235|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |c_buf_1_addr_reg_2502                                  |   14|   0|   14|          0|
    |c_buf_2_addr_reg_2507                                  |   14|   0|   14|          0|
    |c_buf_3_addr_reg_2512                                  |   14|   0|   14|          0|
    |c_buf_addr_reg_2497                                    |   14|   0|   14|          0|
    |grp_kernel_2mm_Pipeline_L21_fu_1358_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L22_fu_1395_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L23_fu_1561_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L24_fu_1572_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L2_fu_1335_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L35_fu_1767_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_L3_fu_1756_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL1_fu_1655_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_merlinL5_fu_1462_ap_start_reg  |    1|   0|    1|          0|
    |i_10_fu_1006                                           |    8|   0|    8|          0|
    |i_4_fu_242                                             |    8|   0|    8|          0|
    |icmp_ln124_reg_2361                                    |    1|   0|    1|          0|
    |icmp_ln159_reg_2459                                    |    1|   0|    1|          0|
    |indvar_flatten6_fu_1010                                |   16|   0|   16|          0|
    |indvar_flatten_fu_246                                  |   16|   0|   16|          0|
    |j_1_fu_1002                                            |    8|   0|    8|          0|
    |j_fu_238                                               |    8|   0|    8|          0|
    |lshr_ln91_1_reg_2433                                   |    4|   0|    4|          0|
    |lshr_ln91_2_reg_2487                                   |    6|   0|    6|          0|
    |lshr_ln_reg_2428                                       |    7|   0|    7|          0|
    |merlin_gmem_kernel_2mm_128_D_addr_reg_2438             |   64|   0|   64|          0|
    |merlin_gmem_kernel_2mm_64_tmp_addr_reg_2325            |   64|   0|   64|          0|
    |mul2_reg_2527                                          |   32|   0|   32|          0|
    |select_ln122_1_reg_2366                                |    8|   0|    8|          0|
    |select_ln122_reg_2409                                  |    8|   0|    8|          0|
    |select_ln157_1_reg_2464                                |    8|   0|    8|          0|
    |select_ln157_reg_2476                                  |    8|   0|    8|          0|
    |sub_ln146_reg_2414                                     |   11|   0|   11|          0|
    |sub_ln181_reg_2522                                     |   10|   0|   12|          2|
    |tmp_s_reg_2517                                         |   32|   0|   32|          0|
    |trunc_ln124_1_reg_2423                                 |    1|   0|    1|          0|
    |trunc_ln124_reg_2419                                   |    4|   0|    4|          0|
    |trunc_ln1376_1_reg_2396                                |   58|   0|   58|          0|
    |trunc_ln159_reg_2481                                   |    2|   0|    2|          0|
    |trunc_ln1705_1_reg_2319                                |   60|   0|   60|          0|
    |trunc_ln1705_2_reg_2403                                |   59|   0|   59|          0|
    |trunc_ln1_reg_2313                                     |   59|   0|   59|          0|
    |trunc_ln_reg_2306                                      |   59|   0|   59|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1094|   0| 1096|          2|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                     kernel_2mm|  return value|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_2mm_64_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WDATA       |  out|  256|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WSTRB       |  out|   32|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RDATA       |   in|  256|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WDATA       |  out|  128|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WSTRB       |  out|   16|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RDATA       |   in|  128|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_64_1_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_2mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WDATA      |  out|  256|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WSTRB      |  out|   32|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RDATA      |   in|  256|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_2mm_128_D|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

