-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb_isim_beh.exe" -prj "/media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb_beh.prj" "work.alu_6502_tb" "work.glbl" 
