// Seed: 133364506
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  tri1  id_4
);
  always @* begin
    id_3 = $display(1, 1);
  end
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri1  id_3,
    output wor   id_4,
    output tri0  id_5,
    output uwire id_6,
    output wand  id_7,
    output wire  id_8
    , id_13,
    output uwire id_9,
    input  uwire id_10,
    output wand  id_11
);
  assign id_13 = id_0;
  assign id_5  = {id_10, 1} ^ id_0;
  assign id_13 = id_10;
  supply1 id_14;
  assign id_9 = id_13 - ~1;
  module_0(
      id_2, id_10, id_13, id_9, id_0
  );
  assign id_14 = 1;
endmodule
