
---------- Begin Simulation Statistics ----------
final_tick                               560741930003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878504                       # Number of bytes of host memory used
host_op_rate                                    69287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.41                       # Real time elapsed on the host
host_tick_rate                               24359714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007903                       # Number of seconds simulated
sim_ticks                                  7902553500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        93816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35130                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40217                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28187                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35130                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6943                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45714                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5118                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196559                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329288                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1552959                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469046                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15712639                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.430526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.654673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11034916     70.23%     70.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       681087      4.33%     74.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       828327      5.27%     79.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       261839      1.67%     81.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563020      3.58%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259835      1.65%     86.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335446      2.13%     88.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195210      1.24%     90.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1552959      9.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15712639                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.580509                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.580509                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11913331                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108375                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           748235                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2497314                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6077                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        608965                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786255                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367890                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45714                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084048                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14663120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           134                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473109                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12154                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002892                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1105067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33305                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.662642                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15774264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.477368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.958552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12298721     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           102713      0.65%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214860      1.36%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170514      1.08%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           175228      1.11%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142610      0.90%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218902      1.39%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72679      0.46%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378037     15.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15774264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989487                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173311                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37020                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.462905                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10303780                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367890                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          421210                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789860                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418851                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042403                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7935890                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4631                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121338                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3942981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6077                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3952193                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       572905                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138707                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167244                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          255                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28916634                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921031                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605896                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17520465                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.450231                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964066                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21280668                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345164                       # number of integer regfile writes
system.switch_cpus.ipc                       0.632708                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.632708                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237446     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2689      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476909     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002392     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760126      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94656      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177358     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273389      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23125975                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22507616                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44074136                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444891                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671072                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1043182                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045109                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             467      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121885     11.68%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       263099     25.22%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89614      8.59%     45.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11657      1.12%     46.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       500588     47.99%     94.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55872      5.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1620391                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18995708                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936606                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23125975                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          454                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15774264                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.466057                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.400925                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10397809     65.92%     65.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       686687      4.35%     70.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       703463      4.46%     74.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       631306      4.00%     78.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       889414      5.64%     84.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       704669      4.47%     88.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776915      4.93%     93.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476055      3.02%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507946      3.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15774264                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.463198                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084048                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        26474                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98351                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611564                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15805086                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4442511                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         169856                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025441                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2573638                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10842                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937680                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064600                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906233                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2820727                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4682855                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6077                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7479166                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515255                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040442                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167880                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3760290                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37039497                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954448                       # The number of ROB writes
system.switch_cpus.timesIdled                     349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        91863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          91863                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26897                       # Transaction distribution
system.membus.trans_dist::CleanEvict            66919                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27375                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       287130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       287130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 287130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7907456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7907456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7907456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96657                       # Request fanout histogram
system.membus.reqLayer2.occupancy           317302000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          533920000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7902553500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          164269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           398                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80734                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9722688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9755584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          120871                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1721408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.394453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488734                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 141024     60.55%     60.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91863     39.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232887                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151775500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167422500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            594499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15273                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15359                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           86                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15273                       # number of overall hits
system.l2.overall_hits::total                   15359                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          310                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        96342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          310                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        96342                       # number of overall misses
system.l2.overall_misses::total                 96657                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     23912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9724518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9748431000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     23912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9724518500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9748431000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112016                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112016                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.782828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.863164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.782828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.863164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77137.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100937.477943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100855.923523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77137.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100937.477943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100855.923523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26897                       # number of writebacks
system.l2.writebacks::total                     26897                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        96342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        96342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96652                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     20812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8761098500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8781911000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     20812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8761098500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8781911000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.782828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.863164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.782828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.863164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.862841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67137.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90937.477943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90861.141001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67137.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90937.477943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90861.141001                       # average overall mshr miss latency
system.l2.replacements                         120871                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        64808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3509                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2673991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2673991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.886374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97687.173492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97680.036530                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2400261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2400261000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.886374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87687.173492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87687.173492                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     23912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.782828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.783920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77137.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76642.628205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     20812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.782828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.778894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67137.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67137.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7050527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7050527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.854285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102227.486262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102226.004060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6360837500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6360837500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.854285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92227.486262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92227.486262                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.148923                       # Cycle average of tags in use
system.l2.tags.total_refs                      130078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076172                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     237.467086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.020189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.745303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.436609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1764.479736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.115951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.861562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1904727                       # Number of tag accesses
system.l2.tags.data_accesses                  1904727                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6165888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6186048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1721408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1721408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        96342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2510581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    780239957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             782791031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2510581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2526778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217829338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217829338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217829338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2510581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    780239957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1000620369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     96299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000199128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1617                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1617                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              193432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26897                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2966187000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  483045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4777605750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30703.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49453.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        87982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.814007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.766333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.617940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73721     83.79%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9191     10.45%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3240      3.68%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1086      1.23%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          451      0.51%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      0.22%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           69      0.08%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        87982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.724181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.521063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.776872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1031     63.76%     63.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          552     34.14%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           28      1.73%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1617                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.621521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1180     72.97%     72.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.30%     74.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              284     17.56%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              113      6.99%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      1.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1617                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6182976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1720128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6185728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1721408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    782.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7902292500                       # Total gap between requests
system.mem_ctrls.avgGap                      63960.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6163136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1720128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2510580.915396523662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 779891714.747644543648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217667365.364878594875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        96342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26897                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8065000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4769540750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189966064500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26016.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49506.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7062723.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            312960480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166315875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           352087680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           71560980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     623244960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3547173270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47460000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5120803245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.993493                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     94948500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    263640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7543954500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            315338100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            167575815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           337700580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68736960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     623244960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3544712580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5106839715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.226529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    100111000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7538792000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7902543000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083644                       # number of overall hits
system.cpu.icache.overall_hits::total         1083655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26168500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26168500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26168500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26168500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 64773.514851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64454.433498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 64773.514851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64454.433498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     25424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     25424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25424000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 64202.020202                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64202.020202                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 64202.020202                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64202.020202                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26168500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26168500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 64773.514851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64454.433498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     25424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 64202.020202                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64202.020202                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003957                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.939655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168520                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9283709                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9283712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9298196                       # number of overall hits
system.cpu.dcache.overall_hits::total         9298199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166703                       # number of overall misses
system.cpu.dcache.overall_misses::total        166706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14297649706                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14297649706                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14297649706                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14297649706                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9447523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9447529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9464899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9464905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017340                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87279.778932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87278.180567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85767.200986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85765.657541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1912728                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.865095                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40299                       # number of writebacks
system.cpu.dcache.writebacks::total             40299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53478                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9947135706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9947135706                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10058252706                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10058252706                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90153.129586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90153.129586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90115.600108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90115.600108                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110594                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7063033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7063034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11507798500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11507798500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7195943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7195945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86583.391016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86582.739578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7188432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7188432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90472.877388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90472.877388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2789851206                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2789851206                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90274.760743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90268.918851                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2758703706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2758703706                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89330.474257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89330.474257                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2889                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2889                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.166264                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166264                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86878.029711                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86878.029711                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741930003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7748388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.061558                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19041428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19041428                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560765490139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898080                       # Number of bytes of host memory used
host_op_rate                                    97559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   920.53                       # Real time elapsed on the host
host_tick_rate                               25593989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023560                       # Number of seconds simulated
sim_ticks                                 23560136000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        558568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       199126                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7137                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       223199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126170                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       199126                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        72956                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          265006                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27962                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3727                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1109172                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1268697                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7322                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4640380                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1700603                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46787753                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.439037                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.657286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32709509     69.91%     69.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2087831      4.46%     74.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2502270      5.35%     79.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       804887      1.72%     81.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1684061      3.60%     85.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       773395      1.65%     86.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1001935      2.14%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       583485      1.25%     90.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4640380      9.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46787753                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.570676                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.570676                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35336122                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69610091                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2291361                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7522308                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24478                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1839006                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23263056                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4742                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113150                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1850                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              265006                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288008                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43612551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31667707                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          242                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1254                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           48956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005624                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3374689                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154132                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.672061                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47013275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.494936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.970866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         36525312     77.69%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313948      0.67%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           641967      1.37%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515362      1.10%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           536044      1.14%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           434024      0.92%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658956      1.40%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           231467      0.49%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7156195     15.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47013275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106676605                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56836741                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9319                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211345                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.474500                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30809236                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113150                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1091853                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23282836                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281573                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69336864                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23696086                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        24646                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69478843                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12062577                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24478                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12089475                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82879                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1706338                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          798                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       473803                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550463                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          798                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86761413                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68879055                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606026                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52579696                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.461771                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69019966                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64494896                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4721842                       # number of integer regfile writes
system.switch_cpus.ipc                       0.636669                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.636669                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137019      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10264550     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8725      0.01%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          782      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152170      0.22%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4969      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5107      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           76      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216518     23.33%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860237     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2415301      3.48%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320168      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21287644     30.63%     90.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794268      9.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69503486                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66771319                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130748504                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63629835                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64363077                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3109376                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044737                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13596      0.44%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            698      0.02%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       364183     11.71%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       775663     24.95%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262651      8.45%     45.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37858      1.22%     46.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1486861     47.82%     94.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       167503      5.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5704524                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58385366                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5249220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6982157                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69324355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69503486                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2007583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4244                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1087576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47013275                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.478380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.404444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30811959     65.54%     65.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2083573      4.43%     69.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2142020      4.56%     74.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1899795      4.04%     78.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2673780      5.69%     84.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2123644      4.52%     88.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2340263      4.98%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1424358      3.03%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1513883      3.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47013275                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.475023                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3288219                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   279                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71822                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       311204                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23282836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31929847                       # number of misc regfile reads
system.switch_cpus.numCycles                 47120272                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13378583                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         541080                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3126094                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7074093                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         42196                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204213203                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69447070                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63127795                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8500695                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14247147                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24478                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21983363                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1902769                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106840314                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64402818                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           62                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           10                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11288764                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           10                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110960952                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138285590                       # The number of ROB writes
system.switch_cpus.timesIdled                    1359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       271996                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         271996                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             196914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        83742                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195420                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82492                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        196914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       837974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       837974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 837974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23241472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23241472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23241472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              279406                       # Request fanout histogram
system.membus.reqLayer2.occupancy           949939500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1546486750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23560136000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       221754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          476955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96821                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1017909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       267392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30412032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30679424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          361533                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5359488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           700912                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.388062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 428915     61.19%     61.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 271997     38.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             700912                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          479252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505764000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3305498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          962                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        59011                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59973                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          962                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        59011                       # number of overall hits
system.l2.overall_hits::total                   59973                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1241                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       278165                       # number of demand (read+write) misses
system.l2.demand_misses::total                 279406                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1241                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       278165                       # number of overall misses
system.l2.overall_misses::total                279406                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    103268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28324690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28427958000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    103268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28324690000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28427958000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.563323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.824985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.563323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.824985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83213.537470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101826.937249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101744.264619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83213.537470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101826.937249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101744.264619                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               83742                       # number of writebacks
system.l2.writebacks::total                     83742                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       278165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            279406                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       278165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           279406                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     90858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25543040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25633898000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     90858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25543040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25633898000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.563323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.824985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.823286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.563323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.824985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.823286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73213.537470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91826.937249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91744.264619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73213.537470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91826.937249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91744.264619                       # average overall mshr miss latency
system.l2.replacements                         361533                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       138012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           138012                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       138012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       138012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1974                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1974                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       189625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        189625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14329                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        82492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8141692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8141692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98696.752412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98696.752412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        82492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          82492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7316772500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7316772500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88696.752412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88696.752412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    103268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.563323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.563323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83213.537470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83213.537470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     90858000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90858000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.563323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.563323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73213.537470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73213.537470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        44682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             44682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       195673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          195673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20182997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20182997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.814100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103146.563399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103146.563399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       195673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       195673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18226267500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18226267500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.814100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93146.563399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93146.563399                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      516744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    363581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.421262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     315.451025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.715522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1727.833453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.154029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.843669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          983                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5789765                       # Number of tag accesses
system.l2.tags.data_accesses                  5789765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23560136000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        79424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17802560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17881984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        79424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5359488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5359488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       278165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              279406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        83742                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83742                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3371118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    755622124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             758993242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3371118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3371118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227481200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227481200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227481200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3371118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    755622124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            986474441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    278029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000271621250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5065                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5065                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              566715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      279406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83742                       # Number of write requests accepted
system.mem_ctrls.readBursts                    279406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83742                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5010                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8819271500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1396350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14055584000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31579.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50329.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   64744                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                279406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83742                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       259597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.491080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.467287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.776040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       219124     84.41%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25292      9.74%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9723      3.75%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3277      1.26%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1321      0.51%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          547      0.21%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          189      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.140178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.418396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.043801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             24      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           633     12.50%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1712     33.80%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1103     21.78%     68.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           735     14.51%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           549     10.84%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          224      4.42%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           64      1.26%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5065                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.531293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.502786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3861     76.23%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      1.26%     77.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              858     16.94%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      4.44%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.97%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5065                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17873280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5358784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17881984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5359488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       758.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    758.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23560004000                       # Total gap between requests
system.mem_ctrls.avgGap                      64877.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        79424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17793856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5358784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3371118.061457709875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 755252686.147482395172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227451318.617176085711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       278165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83742                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     39804750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14015779250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 574878661250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32074.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50386.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6864878.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            935968320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            497475165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1017250080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          221260140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1859900640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10560493740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        154044960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15246393045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.126699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    314823750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    786760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22458552250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            917554260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            487695450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           976737720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          215815680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1859900640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10567277880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        148332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15173313630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.024874                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    300760250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    786760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22472615750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31462679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369183                       # number of overall hits
system.cpu.icache.overall_hits::total         4369194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2872                       # number of overall misses
system.cpu.icache.overall_misses::total          2874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    157236499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157236499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    157236499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157236499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372068                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000657                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54748.084610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54709.985734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54748.084610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54709.985734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          914                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2091                       # number of writebacks
system.cpu.icache.writebacks::total              2091                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          273                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          273                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    142192499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142192499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    142192499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142192499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54710.465179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54710.465179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54710.465179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54710.465179                       # average overall mshr miss latency
system.cpu.icache.replacements                   2091                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    157236499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157236499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54748.084610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54709.985734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    142192499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142192499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54710.465179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54710.465179                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1680.813149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746737                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746737                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37023305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37023308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37083599                       # number of overall hits
system.cpu.dcache.overall_hits::total        37083602                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       668830                       # number of overall misses
system.cpu.dcache.overall_misses::total        668833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56054695506                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56054695506                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56054695506                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56054695506                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37678903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37678909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37752429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37752435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017716                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85501.626768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85501.235517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83810.079551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83809.703627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7638811                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            112521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.887870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       178311                       # number of writebacks
system.cpu.dcache.writebacks::total            178311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       212247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       212247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       212247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       212247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443351                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443351                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39036770506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39036770506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39526104506                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39526104506                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011888                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88049.357069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88049.357069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88072.408997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88072.408997                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28168383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28168384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       527803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44726173500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44726173500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28696186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28696188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84740.279044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84740.118491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       212154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       212154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27837086500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27837086500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88190.003770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88190.003770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127795                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127797                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11328522006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11328522006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88646.050362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88644.663067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11199684006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11199684006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87701.711845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87701.711845                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.179964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.179964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    489334000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    489334000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89951.102941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89951.102941                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560765490139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37532396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.629451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75953664                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75953664                       # Number of data accesses

---------- End Simulation Statistics   ----------
