{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479772585522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772585527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:56:25 2016 " "Processing started: Mon Nov 21 15:56:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772585527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1479772585527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue " "Command: quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1479772585527 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile lgdst_rxglue lgdst_rxglue " "Quartus(args): compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1479772585527 ""}
{ "Info" "0" "" "running build version script" {  } {  } 0 0 "running build version script" 0 0 "Shell" 0 0 1479772585662 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_options.tcl " "Evaluation of Tcl script build_options.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1479772585662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772585662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:56:25 2016 " "Processing ended: Mon Nov 21 15:56:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772585662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772585662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772585662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1479772585662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1479772590091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772590095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:56:29 2016 " "Processing started: Mon Nov 21 15:56:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772590095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772590095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772590095 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772590361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479772590399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dummy " "Found entity 1: i2c_dummy" {  } { { "../rtl/i2c_dummy.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_flash " "Found entity 1: onchip_flash" {  } { { "onchip_flash/synthesis/onchip_flash.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v 5 5 " "Found 5 design units, including 5 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599309 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599309 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_convert_address " "Found entity 3: altera_onchip_flash_convert_address" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599309 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_convert_sector " "Found entity 4: altera_onchip_flash_convert_sector" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599309 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_counter " "Found entity 5: altera_onchip_flash_counter" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_prog " "Found entity 1: spi_prog" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599357 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/io_buf.v D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v " "Clear box output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/io_buf.v is not compatible with the current compile. Used regenerated output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1479772599396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_buf_iobuf_bidir_loo " "Found entity 1: io_buf_iobuf_bidir_loo" {  } { { "db/io_buf.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599397 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_buf " "Found entity 2: io_buf" {  } { { "db/io_buf.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(325) " "Verilog HDL information at lgdst_rxglue.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479772599399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(400) " "Verilog HDL information at lgdst_rxglue.v(400): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479772599399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v 4 4 " "Found 4 design units, including 4 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599400 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi5_bypass " "Found entity 2: spi5_bypass" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599400 ""} { "Info" "ISGN_ENTITY_NAME" "3 ts_pattern " "Found entity 3: ts_pattern" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599400 ""} { "Info" "ISGN_ENTITY_NAME" "4 null_filter " "Found entity 4: null_filter" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll " "Found entity 1: flash_pll" {  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_rise spi_prog.v(45) " "Verilog HDL Implicit Net warning at spi_prog.v(45): created implicit net for \"spi_clk_rise\"" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_fall spi_prog.v(46) " "Verilog HDL Implicit Net warning at spi_prog.v(46): created implicit net for \"spi_clk_fall\"" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479772599444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_start_end lgdst_rxglue.v(97) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(97): object \"byte_start_end\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479772599444 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_out lgdst_rxglue.v(431) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(431): object \"cnt_out\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479772599445 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 lgdst_rxglue.v(314) " "Verilog HDL assignment warning at lgdst_rxglue.v(314): truncated value with size 8 to match size of target (2)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599446 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(315) " "Verilog HDL assignment warning at lgdst_rxglue.v(315): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599446 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(316) " "Verilog HDL assignment warning at lgdst_rxglue.v(316): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599446 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lgdst_rxglue.v(424) " "Verilog HDL assignment warning at lgdst_rxglue.v(424): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599447 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_check lgdst_rxglue.v(400) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable \"addr_check\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479772599447 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi0_miso_ver lgdst_rxglue.v(400) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable \"spi0_miso_ver\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479772599447 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_check lgdst_rxglue.v(400) " "Inferred latch for \"addr_check\" at lgdst_rxglue.v(400)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599448 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi0_miso_ver lgdst_rxglue.v(405) " "Inferred latch for \"spi0_miso_ver\" at lgdst_rxglue.v(405)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599448 "|lgdst_rxglue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi5_bypass spi5_bypass:spi5_gen.i_bypass " "Elaborating entity \"spi5_bypass\" for hierarchy \"spi5_bypass:spi5_gen.i_bypass\"" {  } { { "../rtl/lgdst_rxglue.v" "spi5_gen.i_bypass" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dummy i2c_dummy:i_i2c " "Elaborating entity \"i2c_dummy\" for hierarchy \"i2c_dummy:i_i2c\"" {  } { { "../rtl/lgdst_rxglue.v" "i_i2c" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll flash_pll:i_pll " "Elaborating entity \"flash_pll\" for hierarchy \"flash_pll:i_pll\"" {  } { { "../rtl/lgdst_rxglue.v" "i_pll" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll flash_pll:i_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"flash_pll:i_pll\|altpll:altpll_component\"" {  } { { "flash_pll.v" "altpll_component" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flash_pll:i_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"flash_pll:i_pll\|altpll:altpll_component\"" {  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flash_pll:i_pll\|altpll:altpll_component " "Instantiated megafunction \"flash_pll:i_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=flash_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=flash_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599540 ""}  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479772599540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/flash_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/flash_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll_altpll " "Found entity 1: flash_pll_altpll" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479772599586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772599586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll_altpll flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated " "Elaborating entity \"flash_pll_altpll\" for hierarchy \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_prog spi_prog:i_ufm_spi " "Elaborating entity \"spi_prog\" for hierarchy \"spi_prog:i_ufm_spi\"" {  } { { "../rtl/lgdst_rxglue.v" "i_ufm_spi" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(84) " "Verilog HDL assignment warning at spi_prog.v(84): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599592 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(105) " "Verilog HDL Case Statement information at spi_prog.v(105): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_prog.v(201) " "Verilog HDL assignment warning at spi_prog.v(201): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(243) " "Verilog HDL assignment warning at spi_prog.v(243): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(258) " "Verilog HDL assignment warning at spi_prog.v(258): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 spi_prog.v(259) " "Verilog HDL assignment warning at spi_prog.v(259): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 spi_prog.v(286) " "Verilog HDL assignment warning at spi_prog.v(286): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(245) " "Verilog HDL Case Statement information at spi_prog.v(245): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 245 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(303) " "Verilog HDL Case Statement information at spi_prog.v(303): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 303 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(355) " "Verilog HDL Case Statement information at spi_prog.v(355): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 355 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(381) " "Verilog HDL Case Statement information at spi_prog.v(381): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 381 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_flash spi_prog:i_ufm_spi\|onchip_flash:i_flash " "Elaborating entity \"onchip_flash\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\"" {  } { { "../rtl/spi_prog.v" "i_flash" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\"" {  } { { "onchip_flash/synthesis/onchip_flash.v" "onchip_flash_0" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_busy altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"is_busy\" assigned a value but never read" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479772599600 "|lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_onchip_flash_avmm_data_controller.v(489) " "Verilog HDL Case Statement information at altera_onchip_flash_avmm_data_controller.v(489): all case item expressions in this case statement are onehot" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 489 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479772599600 "|lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_1" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Elaborated megafunction instantiation \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Instantiated megafunction \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599611 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479772599611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_write_protection_check spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_write_protection_check:address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_address_write_protection_check\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_write_protection_check:address_write_protection_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_write_protection_checker" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_counter spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_counter:share_counter " "Elaborating entity \"altera_onchip_flash_counter\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_counter:share_counter\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "share_counter" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_addr_shiftreg" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Elaborated megafunction instantiation \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Instantiated megafunction \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479772599638 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479772599638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772599656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479772600735 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 372 -1 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 334 -1 0 } } { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 58 -1 0 } } { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 179 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1479772600758 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1479772600758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479772601121 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cntbyte\[0\] High " "Register cntbyte\[0\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 372 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479772601248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ad_spi_oe_b Low " "Register ad_spi_oe_b will power up to Low" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479772601248 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi0_ck_cnt\[3\] High " "Register spi0_ck_cnt\[3\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 266 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479772601248 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1479772601248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479772601860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg " "Generated suppressed messages file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772601938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479772602192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479772602192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ts_sync " "No output dependent on input pin \"ts_sync\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|ts_sync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[0\] " "No output dependent on input pin \"cnt_in\[0\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[1\] " "No output dependent on input pin \"cnt_in\[1\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[2\] " "No output dependent on input pin \"cnt_in\[2\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[3\] " "No output dependent on input pin \"cnt_in\[3\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[4\] " "No output dependent on input pin \"cnt_in\[4\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[5\] " "No output dependent on input pin \"cnt_in\[5\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[6\] " "No output dependent on input pin \"cnt_in\[6\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[7\] " "No output dependent on input pin \"cnt_in\[7\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772602324 "|lgdst_rxglue|cnt_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479772602324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479772602324 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479772602324 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1479772602324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479772602324 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1479772602324 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1479772602324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479772602324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772602387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:56:42 2016 " "Processing ended: Mon Nov 21 15:56:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772602387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772602387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772602387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479772602387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479772606755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772606758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:56:46 2016 " "Processing started: Mon Nov 21 15:56:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772606758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479772606758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479772606759 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479772606855 ""}
{ "Info" "0" "" "Project  = lgdst_rxglue" {  } {  } 0 0 "Project  = lgdst_rxglue" 0 0 "Fitter" 0 0 1479772606855 ""}
{ "Info" "0" "" "Revision = lgdst_rxglue" {  } {  } 0 0 "Revision = lgdst_rxglue" 0 0 "Fitter" 0 0 1479772606855 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1479772606949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1479772606951 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 10M02SCM153C8G " "Selected device 10M02SCM153C8G for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479772606973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479772607016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479772607016 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1479772607075 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1479772607075 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479772607116 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1479772607202 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCM153C8G " "Device 10M08SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479772607211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153C8G " "Device 10M04SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479772607211 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479772607211 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1629 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1631 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1633 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1635 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1637 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1639 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1641 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1643 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479772607214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479772607214 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479772607214 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479772607214 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479772607214 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479772607214 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479772607216 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 38 " "No exact pin location assignment(s) for 12 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479772607373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1479772607930 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479772607931 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479772607931 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479772607931 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479772607936 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479772607937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772607941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479772607941 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772607941 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479772607941 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772607947 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772607947 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1479772607947 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772607948 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1479772607948 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479772607948 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479772607949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479772607949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479772607949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   spi0_spclk " "  20.000   spi0_spclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479772607949 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       ts_clk " "  20.000       ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479772607949 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479772607949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN H12 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN H12 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479772608095 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1620 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479772608095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479772608095 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479772608095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_base_clk~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L16n, DIFFOUT_L16n, High_Speed)) " "Automatically promoted node i2c_base_clk~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L16n, DIFFOUT_L16n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479772608095 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1623 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479772608095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479772608095 ""}  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479772608095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always2~0  " "Automatically promoted node spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479772608095 ""}  } { { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1351 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479772608095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479772608777 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479772608779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479772608779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479772608781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479772608784 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479772608787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479772608787 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479772608788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479772608841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1479772608843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479772608843 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 9 1 1 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 9 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1479772608888 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1479772608888 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479772608888 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 0 8 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 10 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 15 13 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479772608889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1479772608889 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479772608889 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 0 " "PLL \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1479772609084 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1479772609084 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772609100 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479772609104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479772609832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772609984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479772609997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479772611426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772611426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479772612068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 3.7% " "3e+02 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1479772612574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479772612732 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479772612732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "7 " "Failed to route the following 7 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|csr_status_r_pass " "Signal \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|csr_status_r_pass\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf\[26\]~4 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf\[26\]~4\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~40 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~40\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~44 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~44\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~48 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~48\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~60 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~60\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|onchip_rdata\[6\] " "Signal \"spi_prog:i_ufm_spi\|onchip_rdata\[6\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479772613852 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "7 " "Cannot fit design in device -- following 7 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I0) " "Routing resource LAB Block interconnect (X12_Y6, I0)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I7) " "Routing resource LAB Block interconnect (X12_Y6, I7)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I10) " "Routing resource LAB Block interconnect (X12_Y6, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I12) " "Routing resource LAB Block interconnect (X12_Y6, I12)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I26) " "Routing resource LAB Block interconnect (X12_Y6, I26)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X12_Y6, I8) " "Routing resource LAB Input (X12_Y6, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X12_Y6, I51) " "Routing resource LAB Input (X12_Y6, I51)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479772613852 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1479772613852 ""}  } { { "c:/altera/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1479772613852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479772613853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479772613853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772613857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479772613931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479772614049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772614049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479772614693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 3.7% " "3e+02 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1479772615206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479772615354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479772615354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479772616260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479772616260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772616263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479772616283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479772616394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479772616863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479772616946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479772617538 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479772618530 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_sync } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_sync" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[0\] 3.3-V LVTTL E10 " "Pin cnt_in\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[0] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[1\] 3.3-V LVTTL M7 " "Pin cnt_in\[1\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[1] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 24 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[2\] 3.3-V LVTTL K4 " "Pin cnt_in\[2\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[2] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 25 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[3\] 3.3-V LVTTL A13 " "Pin cnt_in\[3\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[3] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 26 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[4\] 3.3-V LVTTL L5 " "Pin cnt_in\[4\] uses I/O standard 3.3-V LVTTL at L5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[4] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[5\] 3.3-V LVTTL R3 " "Pin cnt_in\[5\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[5] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[6\] 3.3-V LVTTL L10 " "Pin cnt_in\[6\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[6] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[7\] 3.3-V LVTTL J5 " "Pin cnt_in\[7\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[7] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_spi_sdio 3.3-V LVTTL P8 " "Pin ad_spi_sdio uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ad_spi_sdio } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_spi_sdio" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL L11 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_sda } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prog_en 3.3-V LVTTL L7 " "Pin prog_en uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { prog_en } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prog_en" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_npcs0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_npcs0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_spck } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_spck" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resync_n 3.3-V LVTTL P2 " "Pin resync_n uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { resync_n } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resync_n" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_valid } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_valid" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { tp_50 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tp_50" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_mosi } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_mosi" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio3 3.3-V LVTTL C14 " "Pin gpio3 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio3" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio2 3.3-V LVTTL F12 " "Pin gpio2 uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio2" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xout_sms4470_m 3.3-V LVTTL J12 " "Pin xout_sms4470_m uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { xout_sms4470_m } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xout_sms4470_m" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL H12 " "Pin clk uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_d0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_base_clk 3.3-V LVTTL K5 " "Pin i2c_base_clk uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_base_clk } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_trig 3.3-V LVTTL R13 " "Pin i2c_trig uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_trig } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479772618823 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1479772618823 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_miso 3.3-V LVTTL B6 " "Pin spi0_miso uses I/O standard 3.3-V LVTTL located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "led_wifi 3.3-V LVTTL B12 " "Pin led_wifi uses I/O standard 3.3-V LVTTL located at B12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_42 3.3-V LVTTL A7 " "Pin tp_42 uses I/O standard 3.3-V LVTTL located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "xin_sms4470 3.3-V LVTTL G2 " "Pin xin_sms4470 uses I/O standard 3.3-V LVTTL located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cnt_in\[0\] 3.3-V LVTTL E10 " "Pin cnt_in\[0\] uses I/O standard 3.3-V LVTTL located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cnt_in\[3\] 3.3-V LVTTL A13 " "Pin cnt_in\[3\] uses I/O standard 3.3-V LVTTL located at A13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL located at B11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL located at B13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL located at A14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479772618825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.fit.smsg " "Generated suppressed messages file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479772618916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1699 " "Peak virtual memory: 1699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772619541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:56:59 2016 " "Processing ended: Mon Nov 21 15:56:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772619541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772619541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772619541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479772619541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479772623604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772623608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:57:03 2016 " "Processing started: Mon Nov 21 15:57:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772623608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479772623608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479772623608 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1479772624043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479772624059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772624257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:57:04 2016 " "Processing ended: Mon Nov 21 15:57:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772624257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772624257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772624257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479772624257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479772628332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772628337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:57:08 2016 " "Processing started: Mon Nov 21 15:57:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772628337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628888 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479772628895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479772628895 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628895 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628898 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772628903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628903 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772628903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628903 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772628908 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772628908 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628908 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772628909 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628909 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628919 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628922 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772628937 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772629096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772629146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772629776 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.577 millions of transitions / sec " "Average toggle rate for this design is 5.577 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772630186 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "163.33 mW " "Total thermal power estimate for the design is 163.33 mW" {  } { { "c:/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772630245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 20 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772630471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:57:10 2016 " "Processing ended: Mon Nov 21 15:57:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772630471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772630471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772630471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772630471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1479772634738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772634743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:57:14 2016 " "Processing started: Mon Nov 21 15:57:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772634743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772634743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lgdst_rxglue -c lgdst_rxglue " "Command: quartus_sta lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772634743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479772634838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772634975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635012 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479772635137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479772635137 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635137 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635141 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635145 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772635154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635154 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772635154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635154 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772635176 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772635176 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635176 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772635177 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635177 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479772635178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479772635188 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1479772635203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.782 " "Worst-case setup slack is -1.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782              -1.782 spi0_spclk  " "   -1.782              -1.782 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 n/a  " "   -0.211              -0.211 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.347               0.000 clk  " "    4.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clk  " "    0.221               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 spi0_spclk  " "    0.394               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.999               0.000 n/a  " "    9.999               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.065 " "Worst-case recovery slack is 4.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.065               0.000 spi0_spclk  " "    4.065               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.260               0.000 clk  " "   15.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 clk  " "    1.017               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.401               0.000 spi0_spclk  " "    5.401               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.768 " "Worst-case minimum pulse width slack is 4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.768               0.000 clk  " "    4.768               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.706               0.000 spi0_spclk  " "    9.706               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 ts_clk  " "   16.000               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772635263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.077 ns " "Worst Case Available Settling Time: 34.077 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772635275 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635275 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479772635281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772635959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772636069 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636069 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772636069 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636069 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772636070 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636070 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636070 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.071 " "Worst-case setup slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071              -1.071 spi0_spclk  " "   -1.071              -1.071 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.542               0.000 n/a  " "    1.542               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.597               0.000 clk  " "    4.597               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 clk  " "   -0.036              -0.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 spi0_spclk  " "    0.352               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.677               0.000 n/a  " "    8.677               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.239 " "Worst-case recovery slack is 4.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.239               0.000 spi0_spclk  " "    4.239               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556               0.000 clk  " "   15.556               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 clk  " "    0.885               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.077               0.000 spi0_spclk  " "    5.077               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.787 " "Worst-case minimum pulse width slack is 4.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.787               0.000 clk  " "    4.787               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 spi0_spclk  " "    9.766               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 ts_clk  " "   16.000               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.455 ns " "Worst Case Available Settling Time: 34.455 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636137 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479772636144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772636336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636336 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479772636336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636336 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479772636337 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636337 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479772636337 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.098 " "Worst-case setup slack is 3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 spi0_spclk  " "    3.098               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.672               0.000 clk  " "    6.672               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.761               0.000 n/a  " "   10.761               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.162 " "Worst-case hold slack is -1.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162              -1.162 clk  " "   -1.162              -1.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 spi0_spclk  " "    0.165               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491               0.000 n/a  " "    1.491               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.631 " "Worst-case recovery slack is 5.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.631               0.000 spi0_spclk  " "    5.631               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.639               0.000 clk  " "   17.639               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clk  " "    0.426               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.012               0.000 spi0_spclk  " "    4.012               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.388 " "Worst-case minimum pulse width slack is 4.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.388               0.000 clk  " "    4.388               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.253               0.000 spi0_spclk  " "    9.253               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 ts_clk  " "   16.000               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479772636391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636391 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.849 ns " "Worst Case Available Settling Time: 37.849 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479772636404 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772636404 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772637184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772637185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 58 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772637268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:57:17 2016 " "Processing ended: Mon Nov 21 15:57:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772637268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772637268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772637268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772637268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479772641333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479772641337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 15:57:21 2016 " "Processing started: Mon Nov 21 15:57:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479772641337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479772641337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479772641337 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1479772641721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lgdst_rxglue.vo D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/simulation/modelsim/ simulation " "Generated file lgdst_rxglue.vo in folder \"D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479772642004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479772642080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 15:57:22 2016 " "Processing ended: Mon Nov 21 15:57:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479772642080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479772642080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479772642080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479772642080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479772642694 ""}
