# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 23
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-27.10"
module \mem2reg_test2
  attribute \src "dut.sv:10.15-10.18"
  wire width 4 $0$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$21
  attribute \src "dut.sv:14.1-25.4"
  wire width 3 $0$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$6
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$7
  attribute \src "dut.sv:14.1-25.4"
  wire width 32 $0\i[31:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[0][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[1][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[2][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[3][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[4][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[5][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[6][3:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $0\mem[7][3:0]
  attribute \src "dut.sv:10.15-10.18"
  wire width 4 $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22
  attribute \src "dut.sv:14.1-25.4"
  wire width 3 $1$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$8
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $1$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$9
  attribute \src "dut.sv:14.1-25.4"
  wire width 32 $1\i[31:0]
  attribute \src "dut.sv:14.1-25.4"
  wire width 3 $2$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$10
  attribute \src "dut.sv:14.1-25.4"
  wire width 4 $2$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$11
  attribute \src "dut.sv:14.1-25.4"
  wire width 32 $2\i[31:0]
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$12_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$13_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$14_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$15_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$16_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$17_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$18_Y
  attribute \src "dut.sv:21.14-21.22"
  wire width 32 $add$dut.sv:21$19_Y
  attribute \src "dut.sv:10.15-10.18"
  wire width 3 $mem2reg_rd$\mem$dut.sv:10$3_ADDR
  attribute \src "dut.sv:10.15-10.18"
  wire width 4 $mem2reg_rd$\mem$dut.sv:10$3_DATA
  attribute \nosync 1
  attribute \src "dut.sv:23.3-23.17"
  wire width 3 $mem2reg_wr$\mem$dut.sv:23$4_ADDR
  attribute \nosync 1
  attribute \src "dut.sv:23.3-23.17"
  wire width 4 $mem2reg_wr$\mem$dut.sv:23$4_DATA
  attribute \src "dut.sv:4.13-4.17"
  wire width 3 input 4 \addr
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:5.14-5.18"
  wire width 4 output 5 \data
  attribute \src "dut.sv:12.9-12.10"
  wire width 32 signed \i
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[0]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[1]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[2]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[3]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[4]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[5]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[6]
  attribute \src "dut.sv:8.11-8.14"
  wire width 4 \mem[7]
  attribute \src "dut.sv:3.19-3.23"
  wire input 3 \mode
  attribute \src "dut.sv:3.12-3.17"
  wire input 2 \reset
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[0]
    connect \B 1
    connect \Y $add$dut.sv:21$12_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[1]
    connect \B 1
    connect \Y $add$dut.sv:21$13_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[2]
    connect \B 1
    connect \Y $add$dut.sv:21$14_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[3]
    connect \B 1
    connect \Y $add$dut.sv:21$15_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[4]
    connect \B 1
    connect \Y $add$dut.sv:21$16_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[5]
    connect \B 1
    connect \Y $add$dut.sv:21$17_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[6]
    connect \B 1
    connect \Y $add$dut.sv:21$18_Y
  end
  attribute \src "dut.sv:21.14-21.22"
  cell $add $add$dut.sv:21$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem[7]
    connect \B 1
    connect \Y $add$dut.sv:21$19_Y
  end
  attribute \src "dut.sv:10.15-10.18"
  process $proc$dut.sv:10$20
    assign { } { }
    assign $0$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$21 $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22
    attribute \src "dut.sv:10.15-10.18"
    switch $mem2reg_rd$\mem$dut.sv:10$3_ADDR
      attribute \src "dut.sv:10.15-10.18"
      case 3'000
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[0]
      attribute \src "dut.sv:10.15-10.18"
      case 3'001
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[1]
      attribute \src "dut.sv:10.15-10.18"
      case 3'010
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[2]
      attribute \src "dut.sv:10.15-10.18"
      case 3'011
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[3]
      attribute \src "dut.sv:10.15-10.18"
      case 3'100
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[4]
      attribute \src "dut.sv:10.15-10.18"
      case 3'101
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[5]
      attribute \src "dut.sv:10.15-10.18"
      case 3'110
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[6]
      attribute \src "dut.sv:10.15-10.18"
      case 3'111
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 \mem[7]
      attribute \src "dut.sv:10.15-10.18"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$22 4'x
    end
    sync always
      update $mem2reg_rd$\mem$dut.sv:10$3_DATA $0$mem2reg_rd$\mem$dut.sv:10$3_DATA[3:0]$21
  end
  attribute \src "dut.sv:14.1-25.4"
  process $proc$dut.sv:14$5
    assign { } { }
    assign $0\mem[0][3:0] \mem[0]
    assign $0\mem[1][3:0] \mem[1]
    assign $0\mem[2][3:0] \mem[2]
    assign $0\mem[3][3:0] \mem[3]
    assign $0\mem[4][3:0] \mem[4]
    assign $0\mem[5][3:0] \mem[5]
    assign $0\mem[6][3:0] \mem[6]
    assign $0\mem[7][3:0] \mem[7]
    assign { } { }
    assign { } { }
    assign $0\i[31:0] $1\i[31:0]
    assign $0$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$6 $1$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$8
    assign $0$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$7 $1$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$9
    attribute \src "dut.sv:15.2-24.5"
    switch \reset
      attribute \src "dut.sv:15.6-15.11"
      case 1'1
        assign { } { }
        assign $1$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$8 $mem2reg_wr$\mem$dut.sv:23$4_ADDR
        assign $1$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$9 $mem2reg_wr$\mem$dut.sv:23$4_DATA
        assign $0\mem[0][3:0] 4'0000
        assign $0\mem[1][3:0] 4'0001
        assign $0\mem[2][3:0] 4'0010
        assign $0\mem[3][3:0] 4'0011
        assign $0\mem[4][3:0] 4'0100
        assign $0\mem[5][3:0] 4'0101
        assign $0\mem[6][3:0] 4'0110
        assign $0\mem[7][3:0] 4'0111
        assign $1\i[31:0] 8
      attribute \src "dut.sv:18.6-18.10"
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\i[31:0] $2\i[31:0]
        assign $1$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$8 $2$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$10
        assign $1$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$9 $2$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$11
        attribute \src "dut.sv:19.2-24.5"
        switch \mode
          attribute \src "dut.sv:19.6-19.10"
          case 1'1
            assign { } { }
            assign $2$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$10 $mem2reg_wr$\mem$dut.sv:23$4_ADDR
            assign $2$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$11 $mem2reg_wr$\mem$dut.sv:23$4_DATA
            assign $0\mem[0][3:0] $add$dut.sv:21$12_Y [3:0]
            assign $0\mem[1][3:0] $add$dut.sv:21$13_Y [3:0]
            assign $0\mem[2][3:0] $add$dut.sv:21$14_Y [3:0]
            assign $0\mem[3][3:0] $add$dut.sv:21$15_Y [3:0]
            assign $0\mem[4][3:0] $add$dut.sv:21$16_Y [3:0]
            assign $0\mem[5][3:0] $add$dut.sv:21$17_Y [3:0]
            assign $0\mem[6][3:0] $add$dut.sv:21$18_Y [3:0]
            assign $0\mem[7][3:0] $add$dut.sv:21$19_Y [3:0]
            assign $2\i[31:0] 8
          attribute \src "dut.sv:22.6-22.10"
          case 
            assign $2\i[31:0] \i
            assign { } { }
            assign { } { }
            assign $2$mem2reg_wr$\mem$dut.sv:23$4_DATA[3:0]$11 4'0000
            assign $2$mem2reg_wr$\mem$dut.sv:23$4_ADDR[2:0]$10 \addr
            attribute \src "dut.sv:23.3-23.17"
            switch \addr
              attribute \src "dut.sv:23.3-23.17"
              case 3'000
                assign $0\mem[0][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'001
                assign $0\mem[1][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'010
                assign $0\mem[2][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'011
                assign $0\mem[3][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'100
                assign $0\mem[4][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'101
                assign $0\mem[5][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'110
                assign $0\mem[6][3:0] 4'0000
              attribute \src "dut.sv:23.3-23.17"
              case 3'111
                assign $0\mem[7][3:0] 4'0000
              case 
            end
        end
    end
    sync posedge \clk
      update \i $0\i[31:0]
      update \mem[0] $0\mem[0][3:0]
      update \mem[1] $0\mem[1][3:0]
      update \mem[2] $0\mem[2][3:0]
      update \mem[3] $0\mem[3][3:0]
      update \mem[4] $0\mem[4][3:0]
      update \mem[5] $0\mem[5][3:0]
      update \mem[6] $0\mem[6][3:0]
      update \mem[7] $0\mem[7][3:0]
      update $mem2reg_wr$\mem$dut.sv:23$4_ADDR 3'x
      update $mem2reg_wr$\mem$dut.sv:23$4_DATA 4'x
  end
  connect \data $mem2reg_rd$\mem$dut.sv:10$3_DATA
  connect $mem2reg_rd$\mem$dut.sv:10$3_ADDR \addr
end
