
MIKRO_PROJECT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009118  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000973c  080092a8  080092a8  0000a2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080129e4  080129e4  00014270  2**0
                  CONTENTS
  4 .ARM          00000008  080129e4  080129e4  000139e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080129ec  080129ec  00014270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080129ec  080129ec  000139ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080129f0  080129f0  000139f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  080129f4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014d68  20000270  08012c64  00014270  2**2
                  ALLOC
 10 ._user_heap_stack 00001300  20014fd8  08012c64  00014fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b18  00000000  00000000  000142a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f8  00000000  00000000  00027db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0002b5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c38  00000000  00000000  0002c5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029353  00000000  00000000  0002d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016cb3  00000000  00000000  00056553  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee078  00000000  00000000  0006d206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b27e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c30  00000000  00000000  0015b2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015fef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009290 	.word	0x08009290

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	08009290 	.word	0x08009290

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ringBufferSetup>:
/************************************************************************
* Funkcja: ringBufferSetup()
* (Utworzenie instancji bufora)
************************************************************************/
void ringBufferSetup(ring_buffer* rb, uint8_t* buffer, uint32_t size)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
	rb->buffer = buffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	601a      	str	r2, [r3, #0]
	rb->readIndex = 0;
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
	rb->writeIndex = 0;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
	rb->mask = size - 1;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	1e5a      	subs	r2, r3, #1
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	60da      	str	r2, [r3, #12]
}
 8000596:	bf00      	nop
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <USART_kbhit>:
/************************************************************************
* Funkcja: USART_kbhit()
* (Sprawdza czy w buforze odbiorczym znajdują się dane
* Zwraca 1 jeśli bufor zawiera dane do odczytu)
************************************************************************/
uint8_t USART_kbhit(){
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	if(rxRingBuffer.writeIndex == rxRingBuffer.readIndex){
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <USART_kbhit+0x20>)
 80005aa:	689a      	ldr	r2, [r3, #8]
 80005ac:	4b05      	ldr	r3, [pc, #20]	@ (80005c4 <USART_kbhit+0x20>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	429a      	cmp	r2, r3
 80005b2:	d101      	bne.n	80005b8 <USART_kbhit+0x14>
		return 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	e000      	b.n	80005ba <USART_kbhit+0x16>
	}else{
		return 1;
 80005b8:	2301      	movs	r3, #1
	}
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	2000028c 	.word	0x2000028c

080005c8 <USART_getchar>:
* Jeśli bufor pusty = -1
* Jeśli jest dostępny bajt to funkcja zwraca jesgo wartość
* oraz aktualizuje index RX_Busy tak aby wskazywał na kolejny
* bajt do odczytu)
************************************************************************/
int16_t USART_getchar() {
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
    if (rxRingBuffer.writeIndex != rxRingBuffer.readIndex) {
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <USART_getchar+0x4c>)
 80005d0:	689a      	ldr	r2, [r3, #8]
 80005d2:	4b10      	ldr	r3, [pc, #64]	@ (8000614 <USART_getchar+0x4c>)
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d013      	beq.n	8000602 <USART_getchar+0x3a>
        int16_t tmp = USART_RxBuf[rxRingBuffer.readIndex];
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <USART_getchar+0x4c>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <USART_getchar+0x50>)
 80005e0:	5cd3      	ldrb	r3, [r2, r3]
 80005e2:	80fb      	strh	r3, [r7, #6]
        rxRingBuffer.readIndex = (rxRingBuffer.readIndex + 1) % rxRingBuffer.mask;
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <USART_getchar+0x4c>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	3301      	adds	r3, #1
 80005ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <USART_getchar+0x4c>)
 80005ec:	68d2      	ldr	r2, [r2, #12]
 80005ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80005f2:	fb01 f202 	mul.w	r2, r1, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <USART_getchar+0x4c>)
 80005fa:	6053      	str	r3, [r2, #4]
        return tmp;
 80005fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000600:	e001      	b.n	8000606 <USART_getchar+0x3e>
    }
    return -1;
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	2000028c 	.word	0x2000028c
 8000618:	20000aac 	.word	0x20000aac

0800061c <USART_sendFrame>:
*    - bufor był pusty (writeIndex == readIndex)
*    - rejestr nadawczy jest gotowy (TXE = 1)
* 6. Aktualizuje wskaźnik zapisu w buforze kołowym
* 7. Włącza przerwania
************************************************************************/
void USART_sendFrame(const uint8_t* data, size_t length) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
    int idx = txRingBuffer.writeIndex;
 8000626:	4b38      	ldr	r3, [pc, #224]	@ (8000708 <USART_sendFrame+0xec>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	617b      	str	r3, [r7, #20]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
}
 800062e:	bf00      	nop

    __disable_irq();

    // Dodaj początek ramki
    USART_TxBuf[idx] = FRAME_START;
 8000630:	4a36      	ldr	r2, [pc, #216]	@ (800070c <USART_sendFrame+0xf0>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	4413      	add	r3, r2
 8000636:	227e      	movs	r2, #126	@ 0x7e
 8000638:	701a      	strb	r2, [r3, #0]
    idx++;
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	3301      	adds	r3, #1
 800063e:	617b      	str	r3, [r7, #20]
    if(idx >= TX_BUFFER_SIZE) idx = 0;
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000646:	db01      	blt.n	800064c <USART_sendFrame+0x30>
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]

    // Kopiuj dane do bufora nadawczego
    for(size_t i = 0; i < length; i++) {
 800064c:	2300      	movs	r3, #0
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	e014      	b.n	800067c <USART_sendFrame+0x60>
        USART_TxBuf[idx] = data[i];
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	693b      	ldr	r3, [r7, #16]
 8000656:	4413      	add	r3, r2
 8000658:	7819      	ldrb	r1, [r3, #0]
 800065a:	4a2c      	ldr	r2, [pc, #176]	@ (800070c <USART_sendFrame+0xf0>)
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	4413      	add	r3, r2
 8000660:	460a      	mov	r2, r1
 8000662:	701a      	strb	r2, [r3, #0]
        idx++;
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	3301      	adds	r3, #1
 8000668:	617b      	str	r3, [r7, #20]
        if(idx >= TX_BUFFER_SIZE) idx = 0;
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000670:	db01      	blt.n	8000676 <USART_sendFrame+0x5a>
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
    for(size_t i = 0; i < length; i++) {
 8000676:	693b      	ldr	r3, [r7, #16]
 8000678:	3301      	adds	r3, #1
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693a      	ldr	r2, [r7, #16]
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	429a      	cmp	r2, r3
 8000682:	d3e6      	bcc.n	8000652 <USART_sendFrame+0x36>
    }

    // Dodaj koniec ramki
    USART_TxBuf[idx] = FRAME_END;
 8000684:	4a21      	ldr	r2, [pc, #132]	@ (800070c <USART_sendFrame+0xf0>)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	4413      	add	r3, r2
 800068a:	2260      	movs	r2, #96	@ 0x60
 800068c:	701a      	strb	r2, [r3, #0]
    idx++;
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	3301      	adds	r3, #1
 8000692:	617b      	str	r3, [r7, #20]
    if(idx >= TX_BUFFER_SIZE) idx = 0;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800069a:	db01      	blt.n	80006a0 <USART_sendFrame+0x84>
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]

    // Rozpocznij transmisję jeśli bufor był pusty
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 80006a0:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <USART_sendFrame+0xec>)
 80006a2:	689a      	ldr	r2, [r3, #8]
 80006a4:	4b18      	ldr	r3, [pc, #96]	@ (8000708 <USART_sendFrame+0xec>)
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d123      	bne.n	80006f4 <USART_sendFrame+0xd8>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006ac:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <USART_sendFrame+0xf4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	69db      	ldr	r3, [r3, #28]
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 80006b6:	2b80      	cmp	r3, #128	@ 0x80
 80006b8:	d11c      	bne.n	80006f4 <USART_sendFrame+0xd8>
        txRingBuffer.writeIndex = idx;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	4a12      	ldr	r2, [pc, #72]	@ (8000708 <USART_sendFrame+0xec>)
 80006be:	6093      	str	r3, [r2, #8]
        uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 80006c0:	4b11      	ldr	r3, [pc, #68]	@ (8000708 <USART_sendFrame+0xec>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	4a11      	ldr	r2, [pc, #68]	@ (800070c <USART_sendFrame+0xf0>)
 80006c6:	5cd3      	ldrb	r3, [r2, r3]
 80006c8:	73fb      	strb	r3, [r7, #15]
        txRingBuffer.readIndex++;
 80006ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <USART_sendFrame+0xec>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	3301      	adds	r3, #1
 80006d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000708 <USART_sendFrame+0xec>)
 80006d2:	6053      	str	r3, [r2, #4]
        if(txRingBuffer.readIndex >= TX_BUFFER_SIZE) txRingBuffer.readIndex = 0;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <USART_sendFrame+0xec>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80006dc:	d302      	bcc.n	80006e4 <USART_sendFrame+0xc8>
 80006de:	4b0a      	ldr	r3, [pc, #40]	@ (8000708 <USART_sendFrame+0xec>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	605a      	str	r2, [r3, #4]
        HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80006e4:	f107 030f 	add.w	r3, r7, #15
 80006e8:	2201      	movs	r2, #1
 80006ea:	4619      	mov	r1, r3
 80006ec:	4808      	ldr	r0, [pc, #32]	@ (8000710 <USART_sendFrame+0xf4>)
 80006ee:	f004 fc3d 	bl	8004f6c <HAL_UART_Transmit_IT>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	e002      	b.n	80006fa <USART_sendFrame+0xde>
    } else {
        txRingBuffer.writeIndex = idx;
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	4a04      	ldr	r2, [pc, #16]	@ (8000708 <USART_sendFrame+0xec>)
 80006f8:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80006fa:	b662      	cpsie	i
}
 80006fc:	bf00      	nop
    }

    __enable_irq();
}
 80006fe:	bf00      	nop
 8000700:	3718      	adds	r7, #24
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	2000029c 	.word	0x2000029c
 800070c:	200002ac 	.word	0x200002ac
 8000710:	20014e00 	.word	0x20014e00

08000714 <calculateCrc16>:
*      - crc_out[1] = crc & 0xFF (młodszy bajt)
*
* Korzysta z:
*   - crc16_table: Tablica lookup z wstępnie obliczonymi wartościami
************************************************************************/
void calculateCrc16(uint8_t *data, size_t length, char crc_out[2]) {
 8000714:	b480      	push	{r7}
 8000716:	b089      	sub	sp, #36	@ 0x24
 8000718:	af00      	add	r7, sp, #0
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	607a      	str	r2, [r7, #4]
    uint16_t crc = 0xFFFF; // wartość inicjująca
 8000720:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000724:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < length; i++) {
 8000726:	2300      	movs	r3, #0
 8000728:	61bb      	str	r3, [r7, #24]
 800072a:	e019      	b.n	8000760 <calculateCrc16+0x4c>
        uint8_t byte = data[i];
 800072c:	68fa      	ldr	r2, [r7, #12]
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	75fb      	strb	r3, [r7, #23]
        uint8_t table_index = (crc >> 8) ^ byte; // oblicz indeks tablicy
 8000736:	8bfb      	ldrh	r3, [r7, #30]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	b29b      	uxth	r3, r3
 800073c:	b2da      	uxtb	r2, r3
 800073e:	7dfb      	ldrb	r3, [r7, #23]
 8000740:	4053      	eors	r3, r2
 8000742:	75bb      	strb	r3, [r7, #22]
        crc = (crc << 8) ^ crc16_table[table_index]; // zaktualizuj crc uzywajac wartosci stablicowanej
 8000744:	8bfb      	ldrh	r3, [r7, #30]
 8000746:	021b      	lsls	r3, r3, #8
 8000748:	b21a      	sxth	r2, r3
 800074a:	7dbb      	ldrb	r3, [r7, #22]
 800074c:	490f      	ldr	r1, [pc, #60]	@ (800078c <calculateCrc16+0x78>)
 800074e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000752:	b21b      	sxth	r3, r3
 8000754:	4053      	eors	r3, r2
 8000756:	b21b      	sxth	r3, r3
 8000758:	83fb      	strh	r3, [r7, #30]
    for (size_t i = 0; i < length; i++) {
 800075a:	69bb      	ldr	r3, [r7, #24]
 800075c:	3301      	adds	r3, #1
 800075e:	61bb      	str	r3, [r7, #24]
 8000760:	69ba      	ldr	r2, [r7, #24]
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	429a      	cmp	r2, r3
 8000766:	d3e1      	bcc.n	800072c <calculateCrc16+0x18>
    }
    crc_out[0] = ((crc >> 8) & 0xFF); // bajt po lewej
 8000768:	8bfb      	ldrh	r3, [r7, #30]
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	b29b      	uxth	r3, r3
 800076e:	b2da      	uxtb	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	701a      	strb	r2, [r3, #0]
    crc_out[1] = (crc & 0xFF);        // bajt po prawej
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3301      	adds	r3, #1
 8000778:	8bfa      	ldrh	r2, [r7, #30]
 800077a:	b2d2      	uxtb	r2, r2
 800077c:	701a      	strb	r2, [r3, #0]
}
 800077e:	bf00      	nop
 8000780:	3724      	adds	r7, #36	@ 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000000 	.word	0x20000000

08000790 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000796:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_DMA_Init+0x38>)
 8000798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800079a:	4a0b      	ldr	r2, [pc, #44]	@ (80007c8 <MX_DMA_Init+0x38>)
 800079c:	f043 0301 	orr.w	r3, r3, #1
 80007a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80007a2:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_DMA_Init+0x38>)
 80007a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	200f      	movs	r0, #15
 80007b4:	f001 fee3 	bl	800257e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80007b8:	200f      	movs	r0, #15
 80007ba:	f001 fefc 	bl	80025b6 <HAL_NVIC_EnableIRQ>

}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <safeCompare>:
uint8_t received_char;
Frame frame;


static bool safeCompare(const char* str1, const char* str2, size_t len)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	60f8      	str	r0, [r7, #12]
 80007d4:	60b9      	str	r1, [r7, #8]
 80007d6:	607a      	str	r2, [r7, #4]
	if(str1 == NULL || str2 == NULL)
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d002      	beq.n	80007e4 <safeCompare+0x18>
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d101      	bne.n	80007e8 <safeCompare+0x1c>
	{
		return false;
 80007e4:	2300      	movs	r3, #0
 80007e6:	e00a      	b.n	80007fe <safeCompare+0x32>
	}
	return memcmp(str1, str2, len) == 0;
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	68b9      	ldr	r1, [r7, #8]
 80007ec:	68f8      	ldr	r0, [r7, #12]
 80007ee:	f007 fd35 	bl	800825c <memcmp>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	bf0c      	ite	eq
 80007f8:	2301      	moveq	r3, #1
 80007fa:	2300      	movne	r3, #0
 80007fc:	b2db      	uxtb	r3, r3
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <parseColor>:
* Korzysta z:
*   - color_map: Globalna tablica struktur ColorMap zawierająca:
*   - name: string z nazwą koloru
*   - value: wartość Color_t w formacie RGB565
************************************************************************/
bool parseColor(const char* color_name, Color_t* color) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
    if (color_name == NULL || color == NULL) {
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d002      	beq.n	800081e <parseColor+0x16>
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d101      	bne.n	8000822 <parseColor+0x1a>
        return false;
 800081e:	2300      	movs	r3, #0
 8000820:	e026      	b.n	8000870 <parseColor+0x68>
    }

    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	e01f      	b.n	8000868 <parseColor+0x60>
        size_t color_len = strlen(color_map[i].name); // Get the expected color name length
 8000828:	4a13      	ldr	r2, [pc, #76]	@ (8000878 <parseColor+0x70>)
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fccd 	bl	80001d0 <strlen>
 8000836:	60b8      	str	r0, [r7, #8]
        if (safeCompare(color_name, color_map[i].name, color_len)) {
 8000838:	4a0f      	ldr	r2, [pc, #60]	@ (8000878 <parseColor+0x70>)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000840:	68ba      	ldr	r2, [r7, #8]
 8000842:	4619      	mov	r1, r3
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f7ff ffc1 	bl	80007cc <safeCompare>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d008      	beq.n	8000862 <parseColor+0x5a>
            *color = color_map[i].value;
 8000850:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <parseColor+0x70>)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	4413      	add	r3, r2
 8000858:	889a      	ldrh	r2, [r3, #4]
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	801a      	strh	r2, [r3, #0]
            return true;
 800085e:	2301      	movs	r3, #1
 8000860:	e006      	b.n	8000870 <parseColor+0x68>
    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	3301      	adds	r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	2b07      	cmp	r3, #7
 800086c:	d9dc      	bls.n	8000828 <parseColor+0x20>
        }
    }
    return false;
 800086e:	2300      	movs	r3, #0
}
 8000870:	4618      	mov	r0, r3
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	0800937c 	.word	0x0800937c

0800087c <resetFrameState>:
* Zmienne globalne:
*   - in_frame: Flaga oznaczająca czy jesteśmy w trakcie odbierania ramki
*   - escape_detected: Flaga oznaczająca wykrycie znaku escape
*   - bx_index: Indeks w buforze odbiorczym
************************************************************************/
static void resetFrameState() {
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
    in_frame = false;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <resetFrameState+0x20>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]
    escape_detected = false;
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <resetFrameState+0x24>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
    bx_index = 0;
 800088c:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <resetFrameState+0x28>)
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	20000cb4 	.word	0x20000cb4
 80008a0:	20000cac 	.word	0x20000cac
 80008a4:	20000cb0 	.word	0x20000cb0

080008a8 <parseParameters>:
*      - Pomija białe znaki
*      - Wyodrębnia token do następnego przecinka
*      - Przetwarza token według odpowiedniego typu
*   4. Zwalnia va_list
************************************************************************/
bool parseParameters(const char* data, const char* format, ...) {
 80008a8:	b40e      	push	{r1, r2, r3}
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b099      	sub	sp, #100	@ 0x64
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
    if (!data || !format) {
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d002      	beq.n	80008be <parseParameters+0x16>
 80008b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d101      	bne.n	80008c2 <parseParameters+0x1a>
        return false;
 80008be:	2300      	movs	r3, #0
 80008c0:	e0b0      	b.n	8000a24 <parseParameters+0x17c>
    }
    va_list args;
    va_start(args, format);
 80008c2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80008c6:	647b      	str	r3, [r7, #68]	@ 0x44

    const char* data_ptr = data;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const char* fmt_ptr = format;
 80008cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008ce:	65bb      	str	r3, [r7, #88]	@ 0x58
    unsigned char token[51];  // Zmieniono na unsigned char
    size_t token_idx;

    while (*fmt_ptr) {
 80008d0:	e09c      	b.n	8000a0c <parseParameters+0x164>

        while (isspace((unsigned char)*data_ptr)) data_ptr++;
 80008d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008d4:	3301      	adds	r3, #1
 80008d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80008d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	3301      	adds	r3, #1
 80008de:	4a55      	ldr	r2, [pc, #340]	@ (8000a34 <parseParameters+0x18c>)
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	f003 0308 	and.w	r3, r3, #8
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1f2      	bne.n	80008d2 <parseParameters+0x2a>

        token_idx = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	657b      	str	r3, [r7, #84]	@ 0x54

        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 80008f0:	e00a      	b.n	8000908 <parseParameters+0x60>
            token[token_idx++] = (unsigned char)*data_ptr++;  // Zmieniono na unsigned char
 80008f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80008f4:	1c53      	adds	r3, r2, #1
 80008f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80008f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008fa:	1c59      	adds	r1, r3, #1
 80008fc:	6579      	str	r1, [r7, #84]	@ 0x54
 80008fe:	7812      	ldrb	r2, [r2, #0]
 8000900:	3360      	adds	r3, #96	@ 0x60
 8000902:	443b      	add	r3, r7
 8000904:	f803 2c50 	strb.w	r2, [r3, #-80]
        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 8000908:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d006      	beq.n	800091e <parseParameters+0x76>
 8000910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b2c      	cmp	r3, #44	@ 0x2c
 8000916:	d002      	beq.n	800091e <parseParameters+0x76>
 8000918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800091a:	2b30      	cmp	r3, #48	@ 0x30
 800091c:	d9e9      	bls.n	80008f2 <parseParameters+0x4a>
        }
        token[token_idx] = '\0';
 800091e:	f107 0210 	add.w	r2, r7, #16
 8000922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000924:	4413      	add	r3, r2
 8000926:	2200      	movs	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]

        if (*data_ptr == ',') data_ptr++;
 800092a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b2c      	cmp	r3, #44	@ 0x2c
 8000930:	d10c      	bne.n	800094c <parseParameters+0xa4>
 8000932:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000934:	3301      	adds	r3, #1
 8000936:	65fb      	str	r3, [r7, #92]	@ 0x5c

        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 8000938:	e008      	b.n	800094c <parseParameters+0xa4>
            token[--token_idx] = '\0';
 800093a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800093c:	3b01      	subs	r3, #1
 800093e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000940:	f107 0210 	add.w	r2, r7, #16
 8000944:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000946:	4413      	add	r3, r2
 8000948:	2200      	movs	r2, #0
 800094a:	701a      	strb	r2, [r3, #0]
        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 800094c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800094e:	2b00      	cmp	r3, #0
 8000950:	d00d      	beq.n	800096e <parseParameters+0xc6>
 8000952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000954:	3b01      	subs	r3, #1
 8000956:	3360      	adds	r3, #96	@ 0x60
 8000958:	443b      	add	r3, r7
 800095a:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 800095e:	3301      	adds	r3, #1
 8000960:	4a34      	ldr	r2, [pc, #208]	@ (8000a34 <parseParameters+0x18c>)
 8000962:	4413      	add	r3, r2
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	f003 0308 	and.w	r3, r3, #8
 800096a:	2b00      	cmp	r3, #0
 800096c:	d1e5      	bne.n	800093a <parseParameters+0x92>
        }
        switch (*fmt_ptr) {
 800096e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b75      	cmp	r3, #117	@ 0x75
 8000974:	d006      	beq.n	8000984 <parseParameters+0xdc>
 8000976:	2b75      	cmp	r3, #117	@ 0x75
 8000978:	dc42      	bgt.n	8000a00 <parseParameters+0x158>
 800097a:	2b73      	cmp	r3, #115	@ 0x73
 800097c:	d01c      	beq.n	80009b8 <parseParameters+0x110>
 800097e:	2b74      	cmp	r3, #116	@ 0x74
 8000980:	d02d      	beq.n	80009de <parseParameters+0x136>
 8000982:	e03d      	b.n	8000a00 <parseParameters+0x158>
            case 'u': {
                char* endptr;
                unsigned long val = strtoul((char*)token, &endptr, 10);  // Zmieniono na (char*)
 8000984:	f107 010c 	add.w	r1, r7, #12
 8000988:	f107 0310 	add.w	r3, r7, #16
 800098c:	220a      	movs	r2, #10
 800098e:	4618      	mov	r0, r3
 8000990:	f007 fae8 	bl	8007f64 <strtoul>
 8000994:	6538      	str	r0, [r7, #80]	@ 0x50
                if (*endptr || val > 255) {
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d102      	bne.n	80009a4 <parseParameters+0xfc>
 800099e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80009a0:	2bff      	cmp	r3, #255	@ 0xff
 80009a2:	d901      	bls.n	80009a8 <parseParameters+0x100>
                    va_end(args);
                    return false;
 80009a4:	2300      	movs	r3, #0
 80009a6:	e03d      	b.n	8000a24 <parseParameters+0x17c>
                }
                *va_arg(args, uint8_t*) = (uint8_t)val;
 80009a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009aa:	1d1a      	adds	r2, r3, #4
 80009ac:	647a      	str	r2, [r7, #68]	@ 0x44
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80009b2:	b2d2      	uxtb	r2, r2
 80009b4:	701a      	strb	r2, [r3, #0]
 80009b6:	e026      	b.n	8000a06 <parseParameters+0x15e>
                break;
            }
            case 's': {
                Color_t* color_ptr = va_arg(args, Color_t*);
 80009b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009ba:	1d1a      	adds	r2, r3, #4
 80009bc:	647a      	str	r2, [r7, #68]	@ 0x44
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	64bb      	str	r3, [r7, #72]	@ 0x48
                if (!parseColor((char*)token, color_ptr)) {  // Zmieniono na (char*)
 80009c2:	f107 0310 	add.w	r3, r7, #16
 80009c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff ff1d 	bl	8000808 <parseColor>
 80009ce:	4603      	mov	r3, r0
 80009d0:	f083 0301 	eor.w	r3, r3, #1
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d014      	beq.n	8000a04 <parseParameters+0x15c>
                    va_end(args);
                    return false;
 80009da:	2300      	movs	r3, #0
 80009dc:	e022      	b.n	8000a24 <parseParameters+0x17c>
                }
                break;
            }
            case 't': {
                char* ptr = va_arg(args, char*);
 80009de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009e0:	1d1a      	adds	r2, r3, #4
 80009e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                strncpy(ptr, (char*)token, 50);  // Zmieniono na (char*)
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	2232      	movs	r2, #50	@ 0x32
 80009ee:	4619      	mov	r1, r3
 80009f0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80009f2:	f007 fc4b 	bl	800828c <strncpy>
                ptr[50] = '\0';
 80009f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80009f8:	3332      	adds	r3, #50	@ 0x32
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
                break;
 80009fe:	e002      	b.n	8000a06 <parseParameters+0x15e>
            }
            default:
                va_end(args);
                return false;
 8000a00:	2300      	movs	r3, #0
 8000a02:	e00f      	b.n	8000a24 <parseParameters+0x17c>
                break;
 8000a04:	bf00      	nop
        }
        fmt_ptr++;
 8000a06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a08:	3301      	adds	r3, #1
 8000a0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (*fmt_ptr) {
 8000a0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	f47f af61 	bne.w	80008d8 <parseParameters+0x30>
    }
    va_end(args);
    return !*data_ptr;
 8000a16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	bf0c      	ite	eq
 8000a1e:	2301      	moveq	r3, #1
 8000a20:	2300      	movne	r3, #0
 8000a22:	b2db      	uxtb	r3, r3
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3764      	adds	r7, #100	@ 0x64
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a2e:	b003      	add	sp, #12
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	08012800 	.word	0x08012800

08000a38 <clearFrame>:
*   - Parametry: (void* ptr, int value, size_t num)
*   - ptr: Wskaźnik na początek bloku pamięci
*   - value: Wartość do wypełnienia (0 dla wyzerowania)
*   - num: Liczba bajtów do wypełnienia
************************************************************************/
void clearFrame(Frame* frame) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
    if (frame) {
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d00d      	beq.n	8000a62 <clearFrame+0x2a>
        memset(frame->data, 0, sizeof(frame->data));
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	3305      	adds	r3, #5
 8000a4a:	2280      	movs	r2, #128	@ 0x80
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f007 fc14 	bl	800827c <memset>
        memset(frame->command, 0, sizeof(frame->command));
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3302      	adds	r3, #2
 8000a58:	2203      	movs	r2, #3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f007 fc0d 	bl	800827c <memset>
    }
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <executeONK>:
*      - Parametry: (x, y, r, color)
*
*   3. prepareFrame(): Wysyła odpowiedź w przypadku błędu
************************************************************************/
static void executeONK(Frame *frame)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b088      	sub	sp, #32
 8000a70:	af04      	add	r7, sp, #16
 8000a72:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, r = 0, filling = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	73bb      	strb	r3, [r7, #14]
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	737b      	strb	r3, [r7, #13]
 8000a80:	2300      	movs	r3, #0
 8000a82:	733b      	strb	r3, [r7, #12]
	Color_t color = 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	817b      	strh	r3, [r7, #10]
    if (!parseParameters(frame->data, "uuuus", &x, &y, &r, &filling, &color))
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	1d58      	adds	r0, r3, #5
 8000a8c:	f107 010e 	add.w	r1, r7, #14
 8000a90:	f107 020f 	add.w	r2, r7, #15
 8000a94:	f107 030a 	add.w	r3, r7, #10
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	f107 030c 	add.w	r3, r7, #12
 8000a9e:	9301      	str	r3, [sp, #4]
 8000aa0:	f107 030d 	add.w	r3, r7, #13
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	4917      	ldr	r1, [pc, #92]	@ (8000b08 <executeONK+0x9c>)
 8000aaa:	f7ff fefd 	bl	80008a8 <parseParameters>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	f083 0301 	eor.w	r3, r3, #1
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d009      	beq.n	8000ace <executeONK+0x62>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	3305      	adds	r3, #5
 8000abe:	9300      	str	r3, [sp, #0]
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <executeONK+0xa0>)
 8000ac2:	4a13      	ldr	r2, [pc, #76]	@ (8000b10 <executeONK+0xa4>)
 8000ac4:	2167      	movs	r1, #103	@ 0x67
 8000ac6:	2068      	movs	r0, #104	@ 0x68
 8000ac8:	f000 fad8 	bl	800107c <prepareFrame>
 8000acc:	e019      	b.n	8000b02 <executeONK+0x96>
        return;
    }
	switch(filling)
 8000ace:	7b3b      	ldrb	r3, [r7, #12]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d002      	beq.n	8000ada <executeONK+0x6e>
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d00a      	beq.n	8000aee <executeONK+0x82>
 8000ad8:	e013      	b.n	8000b02 <executeONK+0x96>
	{
	case 0:
		hagl_draw_circle(x, y, r, color);
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	b218      	sxth	r0, r3
 8000ade:	7bbb      	ldrb	r3, [r7, #14]
 8000ae0:	b219      	sxth	r1, r3
 8000ae2:	7b7b      	ldrb	r3, [r7, #13]
 8000ae4:	b21a      	sxth	r2, r3
 8000ae6:	897b      	ldrh	r3, [r7, #10]
 8000ae8:	f006 fc82 	bl	80073f0 <hagl_draw_circle>
		break;
 8000aec:	e009      	b.n	8000b02 <executeONK+0x96>
	case 1:
		hagl_fill_circle(x, y, r, color);
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	b218      	sxth	r0, r3
 8000af2:	7bbb      	ldrb	r3, [r7, #14]
 8000af4:	b219      	sxth	r1, r3
 8000af6:	7b7b      	ldrb	r3, [r7, #13]
 8000af8:	b21a      	sxth	r2, r3
 8000afa:	897b      	ldrh	r3, [r7, #10]
 8000afc:	f006 fda7 	bl	800764e <hagl_fill_circle>
		break;
 8000b00:	bf00      	nop
	}
}
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	080092e4 	.word	0x080092e4
 8000b0c:	080092ec 	.word	0x080092ec
 8000b10:	08009300 	.word	0x08009300

08000b14 <executeONP>:
*   2. hagl_draw_rectangle() / hagl_fill_rectangle():
*      Funkcje HAGL do rysowania prostokątów
*      - Parametry: (x, y, width, height, color)
************************************************************************/
static void executeONP(Frame *frame)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b089      	sub	sp, #36	@ 0x24
 8000b18:	af04      	add	r7, sp, #16
 8000b1a:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, width = 0, height = 0, filling = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
 8000b20:	2300      	movs	r3, #0
 8000b22:	73bb      	strb	r3, [r7, #14]
 8000b24:	2300      	movs	r3, #0
 8000b26:	737b      	strb	r3, [r7, #13]
 8000b28:	2300      	movs	r3, #0
 8000b2a:	733b      	strb	r3, [r7, #12]
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	72fb      	strb	r3, [r7, #11]
	Color_t color = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	813b      	strh	r3, [r7, #8]
	if (!parseParameters(frame->data, "uuuuus", &x, &y, &width, &height, &filling, &color)) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	1d58      	adds	r0, r3, #5
 8000b38:	f107 010e 	add.w	r1, r7, #14
 8000b3c:	f107 020f 	add.w	r2, r7, #15
 8000b40:	f107 0308 	add.w	r3, r7, #8
 8000b44:	9303      	str	r3, [sp, #12]
 8000b46:	f107 030b 	add.w	r3, r7, #11
 8000b4a:	9302      	str	r3, [sp, #8]
 8000b4c:	f107 030c 	add.w	r3, r7, #12
 8000b50:	9301      	str	r3, [sp, #4]
 8000b52:	f107 030d 	add.w	r3, r7, #13
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	491c      	ldr	r1, [pc, #112]	@ (8000bcc <executeONP+0xb8>)
 8000b5c:	f7ff fea4 	bl	80008a8 <parseParameters>
 8000b60:	4603      	mov	r3, r0
 8000b62:	f083 0301 	eor.w	r3, r3, #1
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d009      	beq.n	8000b80 <executeONP+0x6c>
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3305      	adds	r3, #5
 8000b70:	9300      	str	r3, [sp, #0]
 8000b72:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <executeONP+0xbc>)
 8000b74:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <executeONP+0xc0>)
 8000b76:	2167      	movs	r1, #103	@ 0x67
 8000b78:	2068      	movs	r0, #104	@ 0x68
 8000b7a:	f000 fa7f 	bl	800107c <prepareFrame>
 8000b7e:	e021      	b.n	8000bc4 <executeONP+0xb0>
		return;
	}

	switch(filling)
 8000b80:	7afb      	ldrb	r3, [r7, #11]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d002      	beq.n	8000b8c <executeONP+0x78>
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d00e      	beq.n	8000ba8 <executeONP+0x94>
 8000b8a:	e01b      	b.n	8000bc4 <executeONP+0xb0>
	{
	case 0:
		hagl_draw_rectangle(x, y, width, height, color);
 8000b8c:	7bfb      	ldrb	r3, [r7, #15]
 8000b8e:	b218      	sxth	r0, r3
 8000b90:	7bbb      	ldrb	r3, [r7, #14]
 8000b92:	b219      	sxth	r1, r3
 8000b94:	7b7b      	ldrb	r3, [r7, #13]
 8000b96:	b21a      	sxth	r2, r3
 8000b98:	7b3b      	ldrb	r3, [r7, #12]
 8000b9a:	b21c      	sxth	r4, r3
 8000b9c:	893b      	ldrh	r3, [r7, #8]
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	4623      	mov	r3, r4
 8000ba2:	f006 f975 	bl	8006e90 <hagl_draw_rectangle>
		break;
 8000ba6:	e00d      	b.n	8000bc4 <executeONP+0xb0>
	case 1:
		hagl_fill_rectangle(x, y, width, height, color);
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
 8000baa:	b218      	sxth	r0, r3
 8000bac:	7bbb      	ldrb	r3, [r7, #14]
 8000bae:	b219      	sxth	r1, r3
 8000bb0:	7b7b      	ldrb	r3, [r7, #13]
 8000bb2:	b21a      	sxth	r2, r3
 8000bb4:	7b3b      	ldrb	r3, [r7, #12]
 8000bb6:	b21c      	sxth	r4, r3
 8000bb8:	893b      	ldrh	r3, [r7, #8]
 8000bba:	9300      	str	r3, [sp, #0]
 8000bbc:	4623      	mov	r3, r4
 8000bbe:	f006 f9ed 	bl	8006f9c <hagl_fill_rectangle>
		break;
 8000bc2:	bf00      	nop
	}
}
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd90      	pop	{r4, r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	08009304 	.word	0x08009304
 8000bd0:	080092ec 	.word	0x080092ec
 8000bd4:	08009300 	.word	0x08009300

08000bd8 <executeONT>:
*   2. hagl_draw_triangle() / hagl_fill_triangle():
*      Funkcje HAGL do rysowania trójkątów
*      - Parametry: (x1,y1, x2,y2, x3,y3, color)
************************************************************************/
static void executeONT(Frame *frame)
{
 8000bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bda:	b08d      	sub	sp, #52	@ 0x34
 8000bdc:	af06      	add	r7, sp, #24
 8000bde:	6078      	str	r0, [r7, #4]
    uint8_t x1 = 0, y1 = 0, x2 = 0, y2 = 0, x3 = 0, y3 = 0, filling = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	75fb      	strb	r3, [r7, #23]
 8000be4:	2300      	movs	r3, #0
 8000be6:	75bb      	strb	r3, [r7, #22]
 8000be8:	2300      	movs	r3, #0
 8000bea:	757b      	strb	r3, [r7, #21]
 8000bec:	2300      	movs	r3, #0
 8000bee:	753b      	strb	r3, [r7, #20]
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	74fb      	strb	r3, [r7, #19]
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	74bb      	strb	r3, [r7, #18]
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	747b      	strb	r3, [r7, #17]
    Color_t color = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	81fb      	strh	r3, [r7, #14]
    if (!parseParameters(frame->data, "uuuuuuus", &x1, &y1, &x2, &y2, &x3, &y3, &filling, &color))
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	1d58      	adds	r0, r3, #5
 8000c04:	f107 0116 	add.w	r1, r7, #22
 8000c08:	f107 0217 	add.w	r2, r7, #23
 8000c0c:	f107 030e 	add.w	r3, r7, #14
 8000c10:	9305      	str	r3, [sp, #20]
 8000c12:	f107 0311 	add.w	r3, r7, #17
 8000c16:	9304      	str	r3, [sp, #16]
 8000c18:	f107 0312 	add.w	r3, r7, #18
 8000c1c:	9303      	str	r3, [sp, #12]
 8000c1e:	f107 0313 	add.w	r3, r7, #19
 8000c22:	9302      	str	r3, [sp, #8]
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	f107 0315 	add.w	r3, r7, #21
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	460b      	mov	r3, r1
 8000c32:	4924      	ldr	r1, [pc, #144]	@ (8000cc4 <executeONT+0xec>)
 8000c34:	f7ff fe38 	bl	80008a8 <parseParameters>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	f083 0301 	eor.w	r3, r3, #1
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d009      	beq.n	8000c58 <executeONT+0x80>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3305      	adds	r3, #5
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc8 <executeONT+0xf0>)
 8000c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8000ccc <executeONT+0xf4>)
 8000c4e:	2167      	movs	r1, #103	@ 0x67
 8000c50:	2068      	movs	r0, #104	@ 0x68
 8000c52:	f000 fa13 	bl	800107c <prepareFrame>
 8000c56:	e031      	b.n	8000cbc <executeONT+0xe4>
        return;
    }
    switch(filling)
 8000c58:	7c7b      	ldrb	r3, [r7, #17]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d002      	beq.n	8000c64 <executeONT+0x8c>
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d016      	beq.n	8000c90 <executeONT+0xb8>
 8000c62:	e02b      	b.n	8000cbc <executeONT+0xe4>
    {
        case 0:
            hagl_draw_triangle(x1, y1, x2, y2, x3, y3, color);
 8000c64:	7dfb      	ldrb	r3, [r7, #23]
 8000c66:	b218      	sxth	r0, r3
 8000c68:	7dbb      	ldrb	r3, [r7, #22]
 8000c6a:	b21c      	sxth	r4, r3
 8000c6c:	7d7b      	ldrb	r3, [r7, #21]
 8000c6e:	b21d      	sxth	r5, r3
 8000c70:	7d3b      	ldrb	r3, [r7, #20]
 8000c72:	b21e      	sxth	r6, r3
 8000c74:	7cfb      	ldrb	r3, [r7, #19]
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	7cba      	ldrb	r2, [r7, #18]
 8000c7a:	b212      	sxth	r2, r2
 8000c7c:	89f9      	ldrh	r1, [r7, #14]
 8000c7e:	9102      	str	r1, [sp, #8]
 8000c80:	9201      	str	r2, [sp, #4]
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	4633      	mov	r3, r6
 8000c86:	462a      	mov	r2, r5
 8000c88:	4621      	mov	r1, r4
 8000c8a:	f006 ff6b 	bl	8007b64 <hagl_draw_triangle>
            break;
 8000c8e:	e015      	b.n	8000cbc <executeONT+0xe4>
        case 1:
            hagl_fill_triangle(x1, y1, x2, y2, x3, y3, color);
 8000c90:	7dfb      	ldrb	r3, [r7, #23]
 8000c92:	b218      	sxth	r0, r3
 8000c94:	7dbb      	ldrb	r3, [r7, #22]
 8000c96:	b21c      	sxth	r4, r3
 8000c98:	7d7b      	ldrb	r3, [r7, #21]
 8000c9a:	b21d      	sxth	r5, r3
 8000c9c:	7d3b      	ldrb	r3, [r7, #20]
 8000c9e:	b21e      	sxth	r6, r3
 8000ca0:	7cfb      	ldrb	r3, [r7, #19]
 8000ca2:	b21b      	sxth	r3, r3
 8000ca4:	7cba      	ldrb	r2, [r7, #18]
 8000ca6:	b212      	sxth	r2, r2
 8000ca8:	89f9      	ldrh	r1, [r7, #14]
 8000caa:	9102      	str	r1, [sp, #8]
 8000cac:	9201      	str	r2, [sp, #4]
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	4633      	mov	r3, r6
 8000cb2:	462a      	mov	r2, r5
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	f006 ff7b 	bl	8007bb0 <hagl_fill_triangle>
            break;
 8000cba:	bf00      	nop
    }
}
 8000cbc:	371c      	adds	r7, #28
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	0800930c 	.word	0x0800930c
 8000cc8:	080092ec 	.word	0x080092ec
 8000ccc:	08009300 	.word	0x08009300

08000cd0 <executeONN>:
*      - Parametry: (wtext, x, y, color, font)
*      - Dostępne fonty: font5x7, font5x8, font6x9

************************************************************************/
static void executeONN(Frame *frame)
{
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b0cb      	sub	sp, #300	@ 0x12c
 8000cd4:	af04      	add	r7, sp, #16
 8000cd6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cda:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000cde:	6018      	str	r0, [r3, #0]
    char text[50] = {0};
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000ce6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cea:	222e      	movs	r2, #46	@ 0x2e
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f007 fac4 	bl	800827c <memset>
    wchar_t wtext[50] = {0};
 8000cf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	23c8      	movs	r3, #200	@ 0xc8
 8000d00:	461a      	mov	r2, r3
 8000d02:	2100      	movs	r1, #0
 8000d04:	f007 faba 	bl	800827c <memset>
    uint8_t x = 0, y = 0, fontSize = 0, speed = 0;
 8000d08:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d0c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d18:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
 8000d20:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d24:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
    Color_t color = BLACK;
 8000d32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d36:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	801a      	strh	r2, [r3, #0]

    if (!parseParameters(frame->data, "uuust", &x, &y, &fontSize, &color, text)) {
 8000d3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d42:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	1d58      	adds	r0, r3, #5
 8000d4a:	f107 010e 	add.w	r1, r7, #14
 8000d4e:	f107 020f 	add.w	r2, r7, #15
 8000d52:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000d56:	9302      	str	r3, [sp, #8]
 8000d58:	f107 030a 	add.w	r3, r7, #10
 8000d5c:	9301      	str	r3, [sp, #4]
 8000d5e:	f107 030d 	add.w	r3, r7, #13
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	460b      	mov	r3, r1
 8000d66:	4951      	ldr	r1, [pc, #324]	@ (8000eac <executeONN+0x1dc>)
 8000d68:	f7ff fd9e 	bl	80008a8 <parseParameters>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	f083 0301 	eor.w	r3, r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d00d      	beq.n	8000d94 <executeONN+0xc4>
        prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000d78:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000d7c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	3305      	adds	r3, #5
 8000d84:	9300      	str	r3, [sp, #0]
 8000d86:	4b4a      	ldr	r3, [pc, #296]	@ (8000eb0 <executeONN+0x1e0>)
 8000d88:	4a4a      	ldr	r2, [pc, #296]	@ (8000eb4 <executeONN+0x1e4>)
 8000d8a:	2167      	movs	r1, #103	@ 0x67
 8000d8c:	2068      	movs	r0, #104	@ 0x68
 8000d8e:	f000 f975 	bl	800107c <prepareFrame>
 8000d92:	e087      	b.n	8000ea4 <executeONN+0x1d4>
        return;
    }
    size_t textLen = strlen(text);
 8000d94:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fa19 	bl	80001d0 <strlen>
 8000d9e:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    for(size_t i = 0; i < textLen && i < 50; i++) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000da8:	e013      	b.n	8000dd2 <executeONN+0x102>
        wtext[i] = (wchar_t)text[i];
 8000daa:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8000dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000db2:	4413      	add	r3, r2
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4619      	mov	r1, r3
 8000db8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000dc0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(size_t i = 0; i < textLen && i < 50; i++) {
 8000dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000dcc:	3301      	adds	r3, #1
 8000dce:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000dd2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d203      	bcs.n	8000de6 <executeONN+0x116>
 8000dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000de2:	2b31      	cmp	r3, #49	@ 0x31
 8000de4:	d9e1      	bls.n	8000daa <executeONN+0xda>
    }
    wtext[textLen] = L'\0';
 8000de6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000dee:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000df2:	2100      	movs	r1, #0
 8000df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    switch(fontSize)
 8000df8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dfc:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b03      	cmp	r3, #3
 8000e04:	d036      	beq.n	8000e74 <executeONN+0x1a4>
 8000e06:	2b03      	cmp	r3, #3
 8000e08:	dc4c      	bgt.n	8000ea4 <executeONN+0x1d4>
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d002      	beq.n	8000e14 <executeONN+0x144>
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d018      	beq.n	8000e44 <executeONN+0x174>
 8000e12:	e047      	b.n	8000ea4 <executeONN+0x1d4>
    {
        case 1:
            hagl_put_text(wtext, x, y, color, font5x7);
 8000e14:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e18:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	b219      	sxth	r1, r3
 8000e20:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e24:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	b21a      	sxth	r2, r3
 8000e2c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e30:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	f107 0010 	add.w	r0, r7, #16
 8000e3a:	4c1f      	ldr	r4, [pc, #124]	@ (8000eb8 <executeONN+0x1e8>)
 8000e3c:	9400      	str	r4, [sp, #0]
 8000e3e:	f006 fa4f 	bl	80072e0 <hagl_put_text>
            break;
 8000e42:	e02f      	b.n	8000ea4 <executeONN+0x1d4>
        case 2:
            hagl_put_text(wtext, x, y, color, font5x8);
 8000e44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e48:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b219      	sxth	r1, r3
 8000e50:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e54:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	b21a      	sxth	r2, r3
 8000e5c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e60:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	f107 0010 	add.w	r0, r7, #16
 8000e6a:	4c14      	ldr	r4, [pc, #80]	@ (8000ebc <executeONN+0x1ec>)
 8000e6c:	9400      	str	r4, [sp, #0]
 8000e6e:	f006 fa37 	bl	80072e0 <hagl_put_text>
            break;
 8000e72:	e017      	b.n	8000ea4 <executeONN+0x1d4>
        case 3:
            hagl_put_text(wtext, x, y, color, font6x9);
 8000e74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e78:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	b219      	sxth	r1, r3
 8000e80:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e84:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b21a      	sxth	r2, r3
 8000e8c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e90:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	f107 0010 	add.w	r0, r7, #16
 8000e9a:	4c09      	ldr	r4, [pc, #36]	@ (8000ec0 <executeONN+0x1f0>)
 8000e9c:	9400      	str	r4, [sp, #0]
 8000e9e:	f006 fa1f 	bl	80072e0 <hagl_put_text>
            break;
 8000ea2:	bf00      	nop
    }
}
 8000ea4:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd90      	pop	{r4, r7, pc}
 8000eac:	08009318 	.word	0x08009318
 8000eb0:	080092ec 	.word	0x080092ec
 8000eb4:	08009300 	.word	0x08009300
 8000eb8:	080093bc 	.word	0x080093bc
 8000ebc:	0800c8c4 	.word	0x0800c8c4
 8000ec0:	0800f768 	.word	0x0800f768

08000ec4 <executeOFF>:
*     - Używa hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK)
*
* TODO naprawic wylaczenie oraz reset
************************************************************************/
static void executeOFF(Frame *frame)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af02      	add	r7, sp, #8
 8000eca:	6078      	str	r0, [r7, #4]

	switch(frame->data[0])
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	795b      	ldrb	r3, [r3, #5]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d002      	beq.n	8000eda <executeOFF+0x16>
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d006      	beq.n	8000ee6 <executeOFF+0x22>
		break;
	case 1:
		hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK);
		break;
	}
}
 8000ed8:	e00e      	b.n	8000ef8 <executeOFF+0x34>
		HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2102      	movs	r1, #2
 8000ede:	4808      	ldr	r0, [pc, #32]	@ (8000f00 <executeOFF+0x3c>)
 8000ee0:	f001 ffa4 	bl	8002e2c <HAL_GPIO_WritePin>
		break;
 8000ee4:	e008      	b.n	8000ef8 <executeOFF+0x34>
		hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK);
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2380      	movs	r3, #128	@ 0x80
 8000eec:	22a0      	movs	r2, #160	@ 0xa0
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f006 f853 	bl	8006f9c <hagl_fill_rectangle>
		break;
 8000ef6:	bf00      	nop
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	48000400 	.word	0x48000400

08000f04 <isWithinBounds>:
* Korzysta z:
*   - LCD_WIDTH: Stała określająca szerokość ekranu
*   - LCD_HEIGHT: Stała określająca wysokość ekranu
************************************************************************/
bool isWithinBounds(int x, int y)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
	return (x >= 0 && x < LCD_WIDTH)&&(y >= 0 && y < LCD_HEIGHT);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	db0a      	blt.n	8000f2a <isWithinBounds+0x26>
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2b9f      	cmp	r3, #159	@ 0x9f
 8000f18:	dc07      	bgt.n	8000f2a <isWithinBounds+0x26>
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db04      	blt.n	8000f2a <isWithinBounds+0x26>
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f24:	dc01      	bgt.n	8000f2a <isWithinBounds+0x26>
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <isWithinBounds+0x28>
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f003 0301 	and.w	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <parseCoordinates>:
*      - Kolejne z NULL
*
*   3. atoi(): Konwertuje string na int
************************************************************************/
bool parseCoordinates(const char *data, int *x, int *y)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b0a6      	sub	sp, #152	@ 0x98
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
	char *token;
	    char data_copy[MAX_DATA_SIZE];
	    strncpy(data_copy, data, MAX_DATA_SIZE);
 8000f4c:	f107 0314 	add.w	r3, r7, #20
 8000f50:	2280      	movs	r2, #128	@ 0x80
 8000f52:	68f9      	ldr	r1, [r7, #12]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f007 f999 	bl	800828c <strncpy>

	    token = strtok(data_copy, ",");
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4915      	ldr	r1, [pc, #84]	@ (8000fb4 <parseCoordinates+0x74>)
 8000f60:	4618      	mov	r0, r3
 8000f62:	f007 f9a7 	bl	80082b4 <strtok>
 8000f66:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 8000f6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d101      	bne.n	8000f76 <parseCoordinates+0x36>
	        return false;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e01a      	b.n	8000fac <parseCoordinates+0x6c>
	    }
	    *x = atoi(token);
 8000f76:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8000f7a:	f006 fe3f 	bl	8007bfc <atoi>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	601a      	str	r2, [r3, #0]

	    token = strtok(NULL, ",");
 8000f84:	490b      	ldr	r1, [pc, #44]	@ (8000fb4 <parseCoordinates+0x74>)
 8000f86:	2000      	movs	r0, #0
 8000f88:	f007 f994 	bl	80082b4 <strtok>
 8000f8c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 8000f90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <parseCoordinates+0x5c>
	        return false;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e007      	b.n	8000fac <parseCoordinates+0x6c>
	    }
	    *y = atoi(token);
 8000f9c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8000fa0:	f006 fe2c 	bl	8007bfc <atoi>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	601a      	str	r2, [r3, #0]

	    return true;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3798      	adds	r7, #152	@ 0x98
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	08009320 	.word	0x08009320

08000fb8 <byteStuffing>:
*   '}' 			 	-> "}]"
*   '~'              	-> "}^"
*   '`'              	-> "}&"

************************************************************************/
size_t byteStuffing(uint8_t *input, size_t input_len, uint8_t *output) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
    size_t j = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < input_len; i++) {
 8000fc8:	2300      	movs	r3, #0
 8000fca:	613b      	str	r3, [r7, #16]
 8000fcc:	e04b      	b.n	8001066 <byteStuffing+0xae>
        if (input[i] == ESCAPE_CHAR) {
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b7d      	cmp	r3, #125	@ 0x7d
 8000fd8:	d10e      	bne.n	8000ff8 <byteStuffing+0x40>
            output[j++] = ESCAPE_CHAR;
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	1c5a      	adds	r2, r3, #1
 8000fde:	617a      	str	r2, [r7, #20]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	227d      	movs	r2, #125	@ 0x7d
 8000fe6:	701a      	strb	r2, [r3, #0]
            output[j++] = ESCAPE_CHAR_STUFF;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	617a      	str	r2, [r7, #20]
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	225d      	movs	r2, #93	@ 0x5d
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e033      	b.n	8001060 <byteStuffing+0xa8>
        } else if (input[i] == FRAME_START) {
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b7e      	cmp	r3, #126	@ 0x7e
 8001002:	d10e      	bne.n	8001022 <byteStuffing+0x6a>
            output[j++] = ESCAPE_CHAR;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	1c5a      	adds	r2, r3, #1
 8001008:	617a      	str	r2, [r7, #20]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	227d      	movs	r2, #125	@ 0x7d
 8001010:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_START_STUFF;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	1c5a      	adds	r2, r3, #1
 8001016:	617a      	str	r2, [r7, #20]
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	4413      	add	r3, r2
 800101c:	225e      	movs	r2, #94	@ 0x5e
 800101e:	701a      	strb	r2, [r3, #0]
 8001020:	e01e      	b.n	8001060 <byteStuffing+0xa8>
        } else if (input[i] == FRAME_END) {
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	4413      	add	r3, r2
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b60      	cmp	r3, #96	@ 0x60
 800102c:	d10e      	bne.n	800104c <byteStuffing+0x94>
            output[j++] = ESCAPE_CHAR;
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	1c5a      	adds	r2, r3, #1
 8001032:	617a      	str	r2, [r7, #20]
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	227d      	movs	r2, #125	@ 0x7d
 800103a:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_END_STUFF;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	617a      	str	r2, [r7, #20]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	2226      	movs	r2, #38	@ 0x26
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e009      	b.n	8001060 <byteStuffing+0xa8>
        } else {
            output[j++] = input[i];
 800104c:	68fa      	ldr	r2, [r7, #12]
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	441a      	add	r2, r3
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	1c59      	adds	r1, r3, #1
 8001056:	6179      	str	r1, [r7, #20]
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	440b      	add	r3, r1
 800105c:	7812      	ldrb	r2, [r2, #0]
 800105e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_len; i++) {
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	3301      	adds	r3, #1
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	429a      	cmp	r2, r3
 800106c:	d3af      	bcc.n	8000fce <byteStuffing+0x16>
        }
    }
    return j;
 800106e:	697b      	ldr	r3, [r7, #20]
}
 8001070:	4618      	mov	r0, r3
 8001072:	371c      	adds	r7, #28
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <prepareFrame>:
*   4. Konwertuje CRC na hex
*   5. Przygotowuje payload
*   6. Wykonuje byte stuffing
*   7. Wysyła ramkę
************************************************************************/
void prepareFrame(uint8_t sender, uint8_t receiver, const char *command, const char *format, ...) {
 800107c:	b408      	push	{r3}
 800107e:	b580      	push	{r7, lr}
 8001080:	b0b3      	sub	sp, #204	@ 0xcc
 8001082:	af02      	add	r7, sp, #8
 8001084:	4603      	mov	r3, r0
 8001086:	603a      	str	r2, [r7, #0]
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	460b      	mov	r3, r1
 800108c:	71bb      	strb	r3, [r7, #6]
	Frame frame = {0};
 800108e:	f107 0318 	add.w	r3, r7, #24
 8001092:	2285      	movs	r2, #133	@ 0x85
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f007 f8f0 	bl	800827c <memset>
    frame.sender = sender;
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	767b      	strb	r3, [r7, #25]
    frame.receiver = receiver;
 80010a0:	79bb      	ldrb	r3, [r7, #6]
 80010a2:	763b      	strb	r3, [r7, #24]
    strncpy((char *)frame.command, command, COMMAND_LENGTH);
 80010a4:	f107 0318 	add.w	r3, r7, #24
 80010a8:	3302      	adds	r3, #2
 80010aa:	2203      	movs	r2, #3
 80010ac:	6839      	ldr	r1, [r7, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f007 f8ec 	bl	800828c <strncpy>

    // Użycie dynamicznej alokacji do przechowywania danych sformatowanych
    char *formatted_data = (char *)malloc(MAX_DATA_SIZE);
 80010b4:	2080      	movs	r0, #128	@ 0x80
 80010b6:	f006 fda5 	bl	8007c04 <malloc>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (formatted_data == NULL) {
 80010c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f000 80c2 	beq.w	800124e <prepareFrame+0x1d2>
        // Obsługa błędu alokacji pamięci
        return;
    }

    va_list args;
    va_start(args, format);
 80010ca:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80010ce:	617b      	str	r3, [r7, #20]
    vsnprintf(formatted_data, MAX_DATA_SIZE, format, args);
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80010d6:	2180      	movs	r1, #128	@ 0x80
 80010d8:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80010dc:	f007 f8b0 	bl	8008240 <vsniprintf>
    va_end(args);

    size_t data_len = strlen(formatted_data);
 80010e0:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80010e4:	f7ff f874 	bl	80001d0 <strlen>
 80010e8:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8

    // Użycie dynamicznej alokacji do obliczeń CRC
    size_t crc_input_len = 2 + COMMAND_LENGTH + data_len;
 80010ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010f0:	3305      	adds	r3, #5
 80010f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint8_t *crc_input = (uint8_t *)malloc(crc_input_len);
 80010f6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80010fa:	f006 fd83 	bl	8007c04 <malloc>
 80010fe:	4603      	mov	r3, r0
 8001100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (crc_input == NULL) {
 8001104:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d104      	bne.n	8001116 <prepareFrame+0x9a>
        // Obsługa błędu alokacji pamięci
        free(formatted_data);
 800110c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8001110:	f006 fd80 	bl	8007c14 <free>
        return;
 8001114:	e09c      	b.n	8001250 <prepareFrame+0x1d4>
    }

    crc_input[0] = frame.sender;
 8001116:	7e7a      	ldrb	r2, [r7, #25]
 8001118:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800111c:	701a      	strb	r2, [r3, #0]
    crc_input[1] = frame.receiver;
 800111e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001122:	3301      	adds	r3, #1
 8001124:	7e3a      	ldrb	r2, [r7, #24]
 8001126:	701a      	strb	r2, [r3, #0]
    memcpy(crc_input + 2, frame.command, COMMAND_LENGTH);
 8001128:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800112c:	3302      	adds	r3, #2
 800112e:	461a      	mov	r2, r3
 8001130:	f107 031a 	add.w	r3, r7, #26
 8001134:	8819      	ldrh	r1, [r3, #0]
 8001136:	789b      	ldrb	r3, [r3, #2]
 8001138:	8011      	strh	r1, [r2, #0]
 800113a:	7093      	strb	r3, [r2, #2]
    memcpy(crc_input + 2 + COMMAND_LENGTH, formatted_data, data_len);
 800113c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001140:	3305      	adds	r3, #5
 8001142:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001146:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 800114a:	4618      	mov	r0, r3
 800114c:	f007 f991 	bl	8008472 <memcpy>

    char crc_output[2];
    calculateCrc16(crc_input, crc_input_len, crc_output);
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	461a      	mov	r2, r3
 8001156:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800115a:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 800115e:	f7ff fad9 	bl	8000714 <calculateCrc16>
    free(crc_input);  // Zwolnienie pamięci po zakończeniu używania
 8001162:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8001166:	f006 fd55 	bl	8007c14 <free>

    // Użycie dynamicznej alokacji do przechowywania ramki
    size_t raw_payload_len = 2 + COMMAND_LENGTH + data_len + 4;
 800116a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800116e:	3309      	adds	r3, #9
 8001170:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    uint8_t *raw_payload = (uint8_t *)malloc(raw_payload_len);
 8001174:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001178:	f006 fd44 	bl	8007c04 <malloc>
 800117c:	4603      	mov	r3, r0
 800117e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (raw_payload == NULL) {
 8001182:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001186:	2b00      	cmp	r3, #0
 8001188:	d104      	bne.n	8001194 <prepareFrame+0x118>
        free(formatted_data);
 800118a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 800118e:	f006 fd41 	bl	8007c14 <free>
        return;
 8001192:	e05d      	b.n	8001250 <prepareFrame+0x1d4>
    }

    raw_payload[0] = frame.sender;
 8001194:	7e7a      	ldrb	r2, [r7, #25]
 8001196:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800119a:	701a      	strb	r2, [r3, #0]
    raw_payload[1] = frame.receiver;
 800119c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011a0:	3301      	adds	r3, #1
 80011a2:	7e3a      	ldrb	r2, [r7, #24]
 80011a4:	701a      	strb	r2, [r3, #0]
    memcpy(raw_payload + 2, frame.command, COMMAND_LENGTH);
 80011a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011aa:	3302      	adds	r3, #2
 80011ac:	461a      	mov	r2, r3
 80011ae:	f107 031a 	add.w	r3, r7, #26
 80011b2:	8819      	ldrh	r1, [r3, #0]
 80011b4:	789b      	ldrb	r3, [r3, #2]
 80011b6:	8011      	strh	r1, [r2, #0]
 80011b8:	7093      	strb	r3, [r2, #2]
    memcpy(raw_payload + 2 + COMMAND_LENGTH, formatted_data, data_len);
 80011ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011be:	3305      	adds	r3, #5
 80011c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80011c4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80011c8:	4618      	mov	r0, r3
 80011ca:	f007 f952 	bl	8008472 <memcpy>

    char crc_hex[5];
    snprintf(crc_hex, sizeof(crc_hex), "%02X%02X", (uint8_t)crc_output[0], (uint8_t)crc_output[1]);
 80011ce:	7c3b      	ldrb	r3, [r7, #16]
 80011d0:	461a      	mov	r2, r3
 80011d2:	7c7b      	ldrb	r3, [r7, #17]
 80011d4:	f107 0008 	add.w	r0, r7, #8
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	4613      	mov	r3, r2
 80011dc:	4a1f      	ldr	r2, [pc, #124]	@ (800125c <prepareFrame+0x1e0>)
 80011de:	2105      	movs	r1, #5
 80011e0:	f006 ff8c 	bl	80080fc <sniprintf>
    memcpy(raw_payload + 2 + COMMAND_LENGTH + data_len, crc_hex, 4);
 80011e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011e8:	3305      	adds	r3, #5
 80011ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80011ee:	4413      	add	r3, r2
 80011f0:	68ba      	ldr	r2, [r7, #8]
 80011f2:	601a      	str	r2, [r3, #0]
    free(formatted_data);  // Zwolnienie pamięci po zakończeniu używania
 80011f4:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80011f8:	f006 fd0c 	bl	8007c14 <free>

    // Użycie dynamicznej alokacji do przechowywania danych po byte stuffing
    uint8_t *stuffed_payload = (uint8_t *)malloc(512);  // Maksymalny rozmiar bufora
 80011fc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001200:	f006 fd00 	bl	8007c04 <malloc>
 8001204:	4603      	mov	r3, r0
 8001206:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (stuffed_payload == NULL) {
 800120a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d104      	bne.n	800121c <prepareFrame+0x1a0>
        free(raw_payload);
 8001212:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001216:	f006 fcfd 	bl	8007c14 <free>
        return;
 800121a:	e019      	b.n	8001250 <prepareFrame+0x1d4>
    }

    size_t stuffed_len = byteStuffing(raw_payload, raw_payload_len, stuffed_payload);
 800121c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001220:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001224:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001228:	f7ff fec6 	bl	8000fb8 <byteStuffing>
 800122c:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    free(raw_payload);  // Zwolnienie pamięci po zakończeniu używania
 8001230:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001234:	f006 fcee 	bl	8007c14 <free>

    // Wysyłanie ramki przez UART
    USART_sendFrame(stuffed_payload, stuffed_len);
 8001238:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800123c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8001240:	f7ff f9ec 	bl	800061c <USART_sendFrame>
    free(stuffed_payload);  // Zwolnienie pamięci po zakończeniu używania
 8001244:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8001248:	f006 fce4 	bl	8007c14 <free>
 800124c:	e000      	b.n	8001250 <prepareFrame+0x1d4>
        return;
 800124e:	bf00      	nop
}
 8001250:	37c4      	adds	r7, #196	@ 0xc4
 8001252:	46bd      	mov	sp, r7
 8001254:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001258:	b001      	add	sp, #4
 800125a:	4770      	bx	lr
 800125c:	08009324 	.word	0x08009324

08001260 <decodeFrame>:
*
* Używa:
*   - memcpy: Kopiowanie danych
*   - calculateCrc16: Obliczanie sumy kontrolnej
************************************************************************/
bool decodeFrame(uint8_t *bx, Frame *frame, uint8_t len) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	4613      	mov	r3, r2
 800126c:	71fb      	strb	r3, [r7, #7]
    char ownCrc[2];
    char incCrc[2];
        if(len >= MIN_DECODED_FRAME_LEN && len <= MAX_FRAME_LEN) {
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b06      	cmp	r3, #6
 8001272:	d948      	bls.n	8001306 <decodeFrame+0xa6>
            uint8_t k = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	75fb      	strb	r3, [r7, #23]
            frame->receiver = bx[k++];
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	75fa      	strb	r2, [r7, #23]
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	701a      	strb	r2, [r3, #0]
            frame->sender = bx[k++];
 800128a:	7dfb      	ldrb	r3, [r7, #23]
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	75fa      	strb	r2, [r7, #23]
 8001290:	461a      	mov	r2, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	4413      	add	r3, r2
 8001296:	781a      	ldrb	r2, [r3, #0]
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	705a      	strb	r2, [r3, #1]
            memcpy(frame->command, &bx[k],COMMAND_LENGTH);
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	1c98      	adds	r0, r3, #2
 80012a0:	7dfb      	ldrb	r3, [r7, #23]
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	4413      	add	r3, r2
 80012a6:	2203      	movs	r2, #3
 80012a8:	4619      	mov	r1, r3
 80012aa:	f007 f8e2 	bl	8008472 <memcpy>
            k += COMMAND_LENGTH;
 80012ae:	7dfb      	ldrb	r3, [r7, #23]
 80012b0:	3303      	adds	r3, #3
 80012b2:	75fb      	strb	r3, [r7, #23]
            uint8_t data_len = len - MIN_DECODED_FRAME_LEN;
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	3b07      	subs	r3, #7
 80012b8:	75bb      	strb	r3, [r7, #22]
            memcpy(frame->data, &bx[k],data_len);
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	1d58      	adds	r0, r3, #5
 80012be:	7dfb      	ldrb	r3, [r7, #23]
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	4413      	add	r3, r2
 80012c4:	7dba      	ldrb	r2, [r7, #22]
 80012c6:	4619      	mov	r1, r3
 80012c8:	f007 f8d3 	bl	8008472 <memcpy>
            k += data_len;
 80012cc:	7dfa      	ldrb	r2, [r7, #23]
 80012ce:	7dbb      	ldrb	r3, [r7, #22]
 80012d0:	4413      	add	r3, r2
 80012d2:	75fb      	strb	r3, [r7, #23]
            memcpy(incCrc, &bx[k], 2);
 80012d4:	7dfb      	ldrb	r3, [r7, #23]
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4413      	add	r3, r2
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	823b      	strh	r3, [r7, #16]
            calculateCrc16((uint8_t *)frame, k, ownCrc);
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
 80012e2:	f107 0214 	add.w	r2, r7, #20
 80012e6:	4619      	mov	r1, r3
 80012e8:	68b8      	ldr	r0, [r7, #8]
 80012ea:	f7ff fa13 	bl	8000714 <calculateCrc16>
            if(ownCrc[0] != incCrc[0] || ownCrc[1] != incCrc[1]) {
 80012ee:	7d3a      	ldrb	r2, [r7, #20]
 80012f0:	7c3b      	ldrb	r3, [r7, #16]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d103      	bne.n	80012fe <decodeFrame+0x9e>
 80012f6:	7d7a      	ldrb	r2, [r7, #21]
 80012f8:	7c7b      	ldrb	r3, [r7, #17]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d001      	beq.n	8001302 <decodeFrame+0xa2>
            	return false;
 80012fe:	2300      	movs	r3, #0
 8001300:	e002      	b.n	8001308 <decodeFrame+0xa8>
            }
            return true;
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <decodeFrame+0xa8>
        }
        return false;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <processReceivedChar>:
* Błędy:
*   - Nieprawidłowe sekwencje escape
*   - Przepełnienie bufora
*   - Nieoczekiwane znaki początku/końca
************************************************************************/
void processReceivedChar(uint8_t received_char) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
    if (received_char == FRAME_START) {
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b7e      	cmp	r3, #126	@ 0x7e
 800131e:	d11b      	bne.n	8001358 <processReceivedChar+0x48>
        if (!in_frame) {
 8001320:	4b4f      	ldr	r3, [pc, #316]	@ (8001460 <processReceivedChar+0x150>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	f083 0301 	eor.w	r3, r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d009      	beq.n	8001342 <processReceivedChar+0x32>
            in_frame = true;
 800132e:	4b4c      	ldr	r3, [pc, #304]	@ (8001460 <processReceivedChar+0x150>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
            bx_index = 0;
 8001334:	4b4b      	ldr	r3, [pc, #300]	@ (8001464 <processReceivedChar+0x154>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
            escape_detected = false;
 800133a:	4b4b      	ldr	r3, [pc, #300]	@ (8001468 <processReceivedChar+0x158>)
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
            }
        }
    } else {
    	resetFrameState();
    }
}
 8001340:	e089      	b.n	8001456 <processReceivedChar+0x146>
        } else if(in_frame) {
 8001342:	4b47      	ldr	r3, [pc, #284]	@ (8001460 <processReceivedChar+0x150>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	f000 8085 	beq.w	8001456 <processReceivedChar+0x146>
            resetFrameState();
 800134c:	f7ff fa96 	bl	800087c <resetFrameState>
            in_frame = true;
 8001350:	4b43      	ldr	r3, [pc, #268]	@ (8001460 <processReceivedChar+0x150>)
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
}
 8001356:	e07e      	b.n	8001456 <processReceivedChar+0x146>
    } else if (received_char == FRAME_END) {
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2b60      	cmp	r3, #96	@ 0x60
 800135c:	d12a      	bne.n	80013b4 <processReceivedChar+0xa4>
        if (in_frame) {
 800135e:	4b40      	ldr	r3, [pc, #256]	@ (8001460 <processReceivedChar+0x150>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d01d      	beq.n	80013a2 <processReceivedChar+0x92>
            if (decodeFrame(bx, &frame, bx_index)) {
 8001366:	4b3f      	ldr	r3, [pc, #252]	@ (8001464 <processReceivedChar+0x154>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	461a      	mov	r2, r3
 800136e:	493f      	ldr	r1, [pc, #252]	@ (800146c <processReceivedChar+0x15c>)
 8001370:	483f      	ldr	r0, [pc, #252]	@ (8001470 <processReceivedChar+0x160>)
 8001372:	f7ff ff75 	bl	8001260 <decodeFrame>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <processReceivedChar+0x80>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "GOOD");
 800137c:	4b3d      	ldr	r3, [pc, #244]	@ (8001474 <processReceivedChar+0x164>)
 800137e:	4a3e      	ldr	r2, [pc, #248]	@ (8001478 <processReceivedChar+0x168>)
 8001380:	2167      	movs	r1, #103	@ 0x67
 8001382:	2068      	movs	r0, #104	@ 0x68
 8001384:	f7ff fe7a 	bl	800107c <prepareFrame>
                handleCommand(&frame);
 8001388:	4838      	ldr	r0, [pc, #224]	@ (800146c <processReceivedChar+0x15c>)
 800138a:	f000 f879 	bl	8001480 <handleCommand>
 800138e:	e005      	b.n	800139c <processReceivedChar+0x8c>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 8001390:	4b3a      	ldr	r3, [pc, #232]	@ (800147c <processReceivedChar+0x16c>)
 8001392:	4a39      	ldr	r2, [pc, #228]	@ (8001478 <processReceivedChar+0x168>)
 8001394:	2167      	movs	r1, #103	@ 0x67
 8001396:	2068      	movs	r0, #104	@ 0x68
 8001398:	f7ff fe70 	bl	800107c <prepareFrame>
            resetFrameState();
 800139c:	f7ff fa6e 	bl	800087c <resetFrameState>
}
 80013a0:	e059      	b.n	8001456 <processReceivedChar+0x146>
            prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 80013a2:	4b36      	ldr	r3, [pc, #216]	@ (800147c <processReceivedChar+0x16c>)
 80013a4:	4a34      	ldr	r2, [pc, #208]	@ (8001478 <processReceivedChar+0x168>)
 80013a6:	2167      	movs	r1, #103	@ 0x67
 80013a8:	2068      	movs	r0, #104	@ 0x68
 80013aa:	f7ff fe67 	bl	800107c <prepareFrame>
            resetFrameState();
 80013ae:	f7ff fa65 	bl	800087c <resetFrameState>
}
 80013b2:	e050      	b.n	8001456 <processReceivedChar+0x146>
    } else if (in_frame) {
 80013b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <processReceivedChar+0x150>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d04a      	beq.n	8001452 <processReceivedChar+0x142>
        if (escape_detected) {
 80013bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001468 <processReceivedChar+0x158>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d02f      	beq.n	8001424 <processReceivedChar+0x114>
            if (received_char == FRAME_START_STUFF) {
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b5e      	cmp	r3, #94	@ 0x5e
 80013c8:	d108      	bne.n	80013dc <processReceivedChar+0xcc>
                bx[bx_index++] = FRAME_START;
 80013ca:	4b26      	ldr	r3, [pc, #152]	@ (8001464 <processReceivedChar+0x154>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	4924      	ldr	r1, [pc, #144]	@ (8001464 <processReceivedChar+0x154>)
 80013d2:	600a      	str	r2, [r1, #0]
 80013d4:	4a26      	ldr	r2, [pc, #152]	@ (8001470 <processReceivedChar+0x160>)
 80013d6:	217e      	movs	r1, #126	@ 0x7e
 80013d8:	54d1      	strb	r1, [r2, r3]
 80013da:	e01f      	b.n	800141c <processReceivedChar+0x10c>
            } else if (received_char == ESCAPE_CHAR_STUFF) {
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	2b5d      	cmp	r3, #93	@ 0x5d
 80013e0:	d108      	bne.n	80013f4 <processReceivedChar+0xe4>
                bx[bx_index++] = ESCAPE_CHAR;
 80013e2:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <processReceivedChar+0x154>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	491e      	ldr	r1, [pc, #120]	@ (8001464 <processReceivedChar+0x154>)
 80013ea:	600a      	str	r2, [r1, #0]
 80013ec:	4a20      	ldr	r2, [pc, #128]	@ (8001470 <processReceivedChar+0x160>)
 80013ee:	217d      	movs	r1, #125	@ 0x7d
 80013f0:	54d1      	strb	r1, [r2, r3]
 80013f2:	e013      	b.n	800141c <processReceivedChar+0x10c>
            } else if (received_char == FRAME_END_STUFF) {
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	2b26      	cmp	r3, #38	@ 0x26
 80013f8:	d108      	bne.n	800140c <processReceivedChar+0xfc>
                bx[bx_index++] = FRAME_END;
 80013fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <processReceivedChar+0x154>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	4918      	ldr	r1, [pc, #96]	@ (8001464 <processReceivedChar+0x154>)
 8001402:	600a      	str	r2, [r1, #0]
 8001404:	4a1a      	ldr	r2, [pc, #104]	@ (8001470 <processReceivedChar+0x160>)
 8001406:	2160      	movs	r1, #96	@ 0x60
 8001408:	54d1      	strb	r1, [r2, r3]
 800140a:	e007      	b.n	800141c <processReceivedChar+0x10c>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <processReceivedChar+0x16c>)
 800140e:	4a1a      	ldr	r2, [pc, #104]	@ (8001478 <processReceivedChar+0x168>)
 8001410:	2167      	movs	r1, #103	@ 0x67
 8001412:	2068      	movs	r0, #104	@ 0x68
 8001414:	f7ff fe32 	bl	800107c <prepareFrame>
                resetFrameState();
 8001418:	f7ff fa30 	bl	800087c <resetFrameState>
            escape_detected = false;
 800141c:	4b12      	ldr	r3, [pc, #72]	@ (8001468 <processReceivedChar+0x158>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
}
 8001422:	e018      	b.n	8001456 <processReceivedChar+0x146>
        } else if (received_char == ESCAPE_CHAR) {
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	2b7d      	cmp	r3, #125	@ 0x7d
 8001428:	d103      	bne.n	8001432 <processReceivedChar+0x122>
            escape_detected = true;
 800142a:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <processReceivedChar+0x158>)
 800142c:	2201      	movs	r2, #1
 800142e:	701a      	strb	r2, [r3, #0]
}
 8001430:	e011      	b.n	8001456 <processReceivedChar+0x146>
            if (bx_index < sizeof(bx)) {
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <processReceivedChar+0x154>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2bff      	cmp	r3, #255	@ 0xff
 8001438:	d808      	bhi.n	800144c <processReceivedChar+0x13c>
                bx[bx_index++] = received_char;
 800143a:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <processReceivedChar+0x154>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	1c5a      	adds	r2, r3, #1
 8001440:	4908      	ldr	r1, [pc, #32]	@ (8001464 <processReceivedChar+0x154>)
 8001442:	600a      	str	r2, [r1, #0]
 8001444:	490a      	ldr	r1, [pc, #40]	@ (8001470 <processReceivedChar+0x160>)
 8001446:	79fa      	ldrb	r2, [r7, #7]
 8001448:	54ca      	strb	r2, [r1, r3]
}
 800144a:	e004      	b.n	8001456 <processReceivedChar+0x146>
            	resetFrameState();
 800144c:	f7ff fa16 	bl	800087c <resetFrameState>
}
 8001450:	e001      	b.n	8001456 <processReceivedChar+0x146>
    	resetFrameState();
 8001452:	f7ff fa13 	bl	800087c <resetFrameState>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000cb4 	.word	0x20000cb4
 8001464:	20000cb0 	.word	0x20000cb0
 8001468:	20000cac 	.word	0x20000cac
 800146c:	20000cb8 	.word	0x20000cb8
 8001470:	20000bac 	.word	0x20000bac
 8001474:	08009330 	.word	0x08009330
 8001478:	08009300 	.word	0x08009300
 800147c:	08009338 	.word	0x08009338

08001480 <handleCommand>:
* Błędy:
*   - Nieznana komenda
*   - Nieprawidłowe współrzędne
*   - Przekroczenie obszaru wyświetlacza
************************************************************************/
void handleCommand(Frame *frame) {
 8001480:	b5b0      	push	{r4, r5, r7, lr}
 8001482:	b092      	sub	sp, #72	@ 0x48
 8001484:	af02      	add	r7, sp, #8
 8001486:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 8090 	beq.w	80015b0 <handleCommand+0x130>
        return;
    }

    CommandEntry commandTable[COMMAND_COUNT] = {
 8001490:	4b49      	ldr	r3, [pc, #292]	@ (80015b8 <handleCommand+0x138>)
 8001492:	f107 0414 	add.w	r4, r7, #20
 8001496:	461d      	mov	r5, r3
 8001498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800149c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014a4:	e884 0003 	stmia.w	r4, {r0, r1}
        {"ONT", executeONT},
        {"ONN", executeONN},
        {"OFF", executeOFF}
    };

    for (int i = 0; i < COMMAND_COUNT; i++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014ac:	e073      	b.n	8001596 <handleCommand+0x116>
            if (safeCompare(frame->command, commandTable[i].command, COMMAND_LENGTH)) {
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	1c98      	adds	r0, r3, #2
 80014b2:	f107 0214 	add.w	r2, r7, #20
 80014b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4413      	add	r3, r2
 80014bc:	2203      	movs	r2, #3
 80014be:	4619      	mov	r1, r3
 80014c0:	f7ff f984 	bl	80007cc <safeCompare>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d062      	beq.n	8001590 <handleCommand+0x110>
                if (safeCompare(commandTable[i].command, "OFF", COMMAND_LENGTH)) {
 80014ca:	f107 0214 	add.w	r2, r7, #20
 80014ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	4413      	add	r3, r2
 80014d4:	2203      	movs	r2, #3
 80014d6:	4939      	ldr	r1, [pc, #228]	@ (80015bc <handleCommand+0x13c>)
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f977 	bl	80007cc <safeCompare>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d017      	beq.n	8001514 <handleCommand+0x94>
                    lcdClear();
 80014e4:	f000 fa18 	bl	8001918 <lcdClear>
                    commandTable[i].function(frame);
 80014e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	3340      	adds	r3, #64	@ 0x40
 80014ee:	443b      	add	r3, r7
 80014f0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	4798      	blx	r3
                    if (!lcdIsBusy()) {
 80014f8:	f000 fab2 	bl	8001a60 <lcdIsBusy>
 80014fc:	4603      	mov	r3, r0
 80014fe:	f083 0301 	eor.w	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <handleCommand+0x8c>
                        lcdCopy();
 8001508:	f000 f9b8 	bl	800187c <lcdCopy>
                    }
                    clearFrame(frame);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff fa93 	bl	8000a38 <clearFrame>
                    return;
 8001512:	e04e      	b.n	80015b2 <handleCommand+0x132>
                }

                int x, y;
                if (parseCoordinates(frame->data, &x, &y)) {
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3305      	adds	r3, #5
 8001518:	f107 020c 	add.w	r2, r7, #12
 800151c:	f107 0110 	add.w	r1, r7, #16
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fd0d 	bl	8000f40 <parseCoordinates>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d027      	beq.n	800157c <handleCommand+0xfc>
                    if (isWithinBounds(x, y)) {
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	4611      	mov	r1, r2
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fce6 	bl	8000f04 <isWithinBounds>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d017      	beq.n	800156e <handleCommand+0xee>
                        lcdClear();
 800153e:	f000 f9eb 	bl	8001918 <lcdClear>
                        commandTable[i].function(frame);
 8001542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	3340      	adds	r3, #64	@ 0x40
 8001548:	443b      	add	r3, r7
 800154a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	4798      	blx	r3
                        if (!lcdIsBusy()) {
 8001552:	f000 fa85 	bl	8001a60 <lcdIsBusy>
 8001556:	4603      	mov	r3, r0
 8001558:	f083 0301 	eor.w	r3, r3, #1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <handleCommand+0xe6>
                            lcdCopy();
 8001562:	f000 f98b 	bl	800187c <lcdCopy>
                        }
                        clearFrame(frame);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff fa66 	bl	8000a38 <clearFrame>
                        return;
 800156c:	e021      	b.n	80015b2 <handleCommand+0x132>
                    } else {
                    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "DISPLAY_AREA");
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <handleCommand+0x140>)
 8001570:	4a14      	ldr	r2, [pc, #80]	@ (80015c4 <handleCommand+0x144>)
 8001572:	2167      	movs	r1, #103	@ 0x67
 8001574:	2068      	movs	r0, #104	@ 0x68
 8001576:	f7ff fd81 	bl	800107c <prepareFrame>
                    return;
 800157a:	e01a      	b.n	80015b2 <handleCommand+0x132>
                }
            } else {
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3305      	adds	r3, #5
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <handleCommand+0x148>)
 8001584:	4a0f      	ldr	r2, [pc, #60]	@ (80015c4 <handleCommand+0x144>)
 8001586:	2167      	movs	r1, #103	@ 0x67
 8001588:	2068      	movs	r0, #104	@ 0x68
 800158a:	f7ff fd77 	bl	800107c <prepareFrame>
                return;
 800158e:	e010      	b.n	80015b2 <handleCommand+0x132>
    for (int i = 0; i < COMMAND_COUNT; i++) {
 8001590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001592:	3301      	adds	r3, #1
 8001594:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001598:	2b04      	cmp	r3, #4
 800159a:	dd88      	ble.n	80014ae <handleCommand+0x2e>
            }
        }
    }
    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->command);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3302      	adds	r3, #2
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <handleCommand+0x148>)
 80015a4:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <handleCommand+0x144>)
 80015a6:	2167      	movs	r1, #103	@ 0x67
 80015a8:	2068      	movs	r0, #104	@ 0x68
 80015aa:	f7ff fd67 	bl	800107c <prepareFrame>
 80015ae:	e000      	b.n	80015b2 <handleCommand+0x132>
        return;
 80015b0:	bf00      	nop
}
 80015b2:	3740      	adds	r7, #64	@ 0x40
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bdb0      	pop	{r4, r5, r7, pc}
 80015b8:	08009354 	.word	0x08009354
 80015bc:	08009340 	.word	0x08009340
 80015c0:	08009344 	.word	0x08009344
 80015c4:	08009300 	.word	0x08009300
 80015c8:	080092ec 	.word	0x080092ec

080015cc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	@ 0x28
 80015d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	60da      	str	r2, [r3, #12]
 80015e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e2:	4b4a      	ldr	r3, [pc, #296]	@ (800170c <MX_GPIO_Init+0x140>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	4a49      	ldr	r2, [pc, #292]	@ (800170c <MX_GPIO_Init+0x140>)
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ee:	4b47      	ldr	r3, [pc, #284]	@ (800170c <MX_GPIO_Init+0x140>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	f003 0304 	and.w	r3, r3, #4
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015fa:	4b44      	ldr	r3, [pc, #272]	@ (800170c <MX_GPIO_Init+0x140>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	4a43      	ldr	r2, [pc, #268]	@ (800170c <MX_GPIO_Init+0x140>)
 8001600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001606:	4b41      	ldr	r3, [pc, #260]	@ (800170c <MX_GPIO_Init+0x140>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b3e      	ldr	r3, [pc, #248]	@ (800170c <MX_GPIO_Init+0x140>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	4a3d      	ldr	r2, [pc, #244]	@ (800170c <MX_GPIO_Init+0x140>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161e:	4b3b      	ldr	r3, [pc, #236]	@ (800170c <MX_GPIO_Init+0x140>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	4b38      	ldr	r3, [pc, #224]	@ (800170c <MX_GPIO_Init+0x140>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162e:	4a37      	ldr	r2, [pc, #220]	@ (800170c <MX_GPIO_Init+0x140>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_GPIO_Init+0x140>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001642:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_GPIO_Init+0x140>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001646:	4a31      	ldr	r2, [pc, #196]	@ (800170c <MX_GPIO_Init+0x140>)
 8001648:	f043 0308 	orr.w	r3, r3, #8
 800164c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164e:	4b2f      	ldr	r3, [pc, #188]	@ (800170c <MX_GPIO_Init+0x140>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BL_Pin|RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	f641 0106 	movw	r1, #6150	@ 0x1806
 8001660:	482b      	ldr	r0, [pc, #172]	@ (8001710 <MX_GPIO_Init+0x144>)
 8001662:	f001 fbe3 	bl	8002e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001666:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 800166a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166c:	2303      	movs	r3, #3
 800166e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	4826      	ldr	r0, [pc, #152]	@ (8001714 <MX_GPIO_Init+0x148>)
 800167c:	f001 fa2c 	bl	8002ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001680:	2303      	movs	r3, #3
 8001682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001684:	2303      	movs	r3, #3
 8001686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4619      	mov	r1, r3
 8001692:	4821      	ldr	r0, [pc, #132]	@ (8001718 <MX_GPIO_Init+0x14c>)
 8001694:	f001 fa20 	bl	8002ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001698:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 800169c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800169e:	2303      	movs	r3, #3
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b0:	f001 fa12 	bl	8002ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80016b4:	f24e 33f9 	movw	r3, #58361	@ 0xe3f9
 80016b8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ba:	2303      	movs	r3, #3
 80016bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	4811      	ldr	r0, [pc, #68]	@ (8001710 <MX_GPIO_Init+0x144>)
 80016ca:	f001 fa05 	bl	8002ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BL_Pin|RST_Pin|DC_Pin|CS_Pin;
 80016ce:	f641 0306 	movw	r3, #6150	@ 0x1806
 80016d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d4:	2301      	movs	r3, #1
 80016d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016dc:	2300      	movs	r3, #0
 80016de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4619      	mov	r1, r3
 80016e6:	480a      	ldr	r0, [pc, #40]	@ (8001710 <MX_GPIO_Init+0x144>)
 80016e8:	f001 f9f6 	bl	8002ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016ec:	2304      	movs	r3, #4
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f0:	2303      	movs	r3, #3
 80016f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4807      	ldr	r0, [pc, #28]	@ (800171c <MX_GPIO_Init+0x150>)
 8001700:	f001 f9ea 	bl	8002ad8 <HAL_GPIO_Init>

}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	48000400 	.word	0x48000400
 8001714:	48000800 	.word	0x48000800
 8001718:	48001c00 	.word	0x48001c00
 800171c:	48000c00 	.word	0x48000c00

08001720 <lcdCmd>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdCmd(uint8_t cmd)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <lcdCmd+0x44>)
 8001732:	f001 fb7b 	bl	8002e2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800173c:	4809      	ldr	r0, [pc, #36]	@ (8001764 <lcdCmd+0x44>)
 800173e:	f001 fb75 	bl	8002e2c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8001742:	1df9      	adds	r1, r7, #7
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	2201      	movs	r2, #1
 800174a:	4807      	ldr	r0, [pc, #28]	@ (8001768 <lcdCmd+0x48>)
 800174c:	f002 ff49 	bl	80045e2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001756:	4803      	ldr	r0, [pc, #12]	@ (8001764 <lcdCmd+0x44>)
 8001758:	f001 fb68 	bl	8002e2c <HAL_GPIO_WritePin>
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	48000400 	.word	0x48000400
 8001768:	20014d50 	.word	0x20014d50

0800176c <lcdData>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdData(uint8_t data)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001776:	2201      	movs	r2, #1
 8001778:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800177c:	480c      	ldr	r0, [pc, #48]	@ (80017b0 <lcdData+0x44>)
 800177e:	f001 fb55 	bl	8002e2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001788:	4809      	ldr	r0, [pc, #36]	@ (80017b0 <lcdData+0x44>)
 800178a:	f001 fb4f 	bl	8002e2c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 800178e:	1df9      	adds	r1, r7, #7
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	2201      	movs	r2, #1
 8001796:	4807      	ldr	r0, [pc, #28]	@ (80017b4 <lcdData+0x48>)
 8001798:	f002 ff23 	bl	80045e2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800179c:	2201      	movs	r2, #1
 800179e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017a2:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <lcdData+0x44>)
 80017a4:	f001 fb42 	bl	8002e2c <HAL_GPIO_WritePin>
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	48000400 	.word	0x48000400
 80017b4:	20014d50 	.word	0x20014d50

080017b8 <lcdSend>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komendy
*   - lcd_data: wysyłanie danych
************************************************************************/
static void lcdSend(uint16_t value)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d005      	beq.n	80017d8 <lcdSend+0x20>
		lcdCmd(value);
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ffa5 	bl	8001720 <lcdCmd>
	} else {
		lcdData(value);
	}
}
 80017d6:	e004      	b.n	80017e2 <lcdSend+0x2a>
		lcdData(value);
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ffc5 	bl	800176c <lcdData>
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <lcdData16>:
*   - value: 16-bitowa wartość do wysłania
* Korzysta z:
*   - lcd_data: wysyłanie pojedynczych bajtów
************************************************************************/
static void lcdData16(uint16_t value)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	80fb      	strh	r3, [r7, #6]
	lcdData(value >> 8);
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	0a1b      	lsrs	r3, r3, #8
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ffb5 	bl	800176c <lcdData>
	lcdData(value);
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff ffb0 	bl	800176c <lcdData>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <lcdSetWindow>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komend CASET i RASET
*   - lcd_data16: wysyłanie współrzędnych
************************************************************************/
static void lcdSetWindow(int x, int y, int width, int height)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	603b      	str	r3, [r7, #0]
  lcdCmd(ST7735S_CASET);
 8001822:	202a      	movs	r0, #42	@ 0x2a
 8001824:	f7ff ff7c 	bl	8001720 <lcdCmd>
  lcdData16(LCD_OFFSET_X + x);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	b29b      	uxth	r3, r3
 800182c:	3301      	adds	r3, #1
 800182e:	b29b      	uxth	r3, r3
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ffda 	bl	80017ea <lcdData16>
  lcdData16(LCD_OFFSET_X + x + width - 1);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	b29a      	uxth	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	b29b      	uxth	r3, r3
 800183e:	4413      	add	r3, r2
 8001840:	b29b      	uxth	r3, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ffd1 	bl	80017ea <lcdData16>

  lcdCmd(ST7735S_RASET);
 8001848:	202b      	movs	r0, #43	@ 0x2b
 800184a:	f7ff ff69 	bl	8001720 <lcdCmd>
  lcdData16(LCD_OFFSET_Y + y);
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	b29b      	uxth	r3, r3
 8001852:	3302      	adds	r3, #2
 8001854:	b29b      	uxth	r3, r3
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ffc7 	bl	80017ea <lcdData16>
  lcdData16(LCD_OFFSET_Y + y + height- 1);
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	b29a      	uxth	r2, r3
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	b29b      	uxth	r3, r3
 8001864:	4413      	add	r3, r2
 8001866:	b29b      	uxth	r3, r3
 8001868:	3301      	adds	r3, #1
 800186a:	b29b      	uxth	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ffbc 	bl	80017ea <lcdData16>
}
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <lcdCopy>:
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdCopy(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
    if (lcdIsBusy()) {
 8001882:	f000 f8ed 	bl	8001a60 <lcdIsBusy>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d138      	bne.n	80018fe <lcdCopy+0x82>
        return; // Jeśli transfer DMA wciąż trwa, wyjdź
    }

    // Zamień bufory
    uint16_t *temp = lcd_buffers.front_buffer;
 800188c:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <lcdCopy+0x8c>)
 800188e:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	607b      	str	r3, [r7, #4]
    lcd_buffers.front_buffer = lcd_buffers.back_buffer;
 8001896:	4b1c      	ldr	r3, [pc, #112]	@ (8001908 <lcdCopy+0x8c>)
 8001898:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4a1a      	ldr	r2, [pc, #104]	@ (8001908 <lcdCopy+0x8c>)
 80018a0:	f502 32a0 	add.w	r2, r2, #81920	@ 0x14000
 80018a4:	6013      	str	r3, [r2, #0]
    lcd_buffers.back_buffer = temp;
 80018a6:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <lcdCopy+0x8c>)
 80018a8:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80018ac:	461a      	mov	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6053      	str	r3, [r2, #4]
    current_buffer = lcd_buffers.back_buffer;
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <lcdCopy+0x8c>)
 80018b4:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4a14      	ldr	r2, [pc, #80]	@ (800190c <lcdCopy+0x90>)
 80018bc:	6013      	str	r3, [r2, #0]

    // Rozpocznij transfer nowego front buffera
    lcdSetWindow(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	22a0      	movs	r2, #160	@ 0xa0
 80018c2:	2100      	movs	r1, #0
 80018c4:	2000      	movs	r0, #0
 80018c6:	f7ff ffa5 	bl	8001814 <lcdSetWindow>
    lcdCmd(ST7735S_RAMWR);
 80018ca:	202c      	movs	r0, #44	@ 0x2c
 80018cc:	f7ff ff28 	bl	8001720 <lcdCmd>
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018d6:	480e      	ldr	r0, [pc, #56]	@ (8001910 <lcdCopy+0x94>)
 80018d8:	f001 faa8 	bl	8002e2c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80018dc:	2200      	movs	r2, #0
 80018de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018e2:	480b      	ldr	r0, [pc, #44]	@ (8001910 <lcdCopy+0x94>)
 80018e4:	f001 faa2 	bl	8002e2c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)lcd_buffers.front_buffer, sizeof(lcd_buffers.buffer1));
 80018e8:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <lcdCopy+0x8c>)
 80018ea:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 80018f4:	4619      	mov	r1, r3
 80018f6:	4807      	ldr	r0, [pc, #28]	@ (8001914 <lcdCopy+0x98>)
 80018f8:	f002 ffea 	bl	80048d0 <HAL_SPI_Transmit_DMA>
 80018fc:	e000      	b.n	8001900 <lcdCopy+0x84>
        return; // Jeśli transfer DMA wciąż trwa, wyjdź
 80018fe:	bf00      	nop
}
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000d40 	.word	0x20000d40
 800190c:	20014d48 	.word	0x20014d48
 8001910:	48000400 	.word	0x48000400
 8001914:	20014d50 	.word	0x20014d50

08001918 <lcdClear>:
*   2. Przesyła wyzerowany bufor do wyświetlacza
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdClear(void) {
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
    memset(current_buffer, 0, LCD_WIDTH * LCD_HEIGHT * sizeof(uint16_t));
 800191c:	4b04      	ldr	r3, [pc, #16]	@ (8001930 <lcdClear+0x18>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f006 fca8 	bl	800827c <memset>
}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20014d48 	.word	0x20014d48

08001934 <lcdInit>:
*   4. Włącza wyświetlacz i podświetlenie
* Korzysta z:
*   - lcd_send: wysyłanie komend inicjalizacyjnych
*   - HAL_GPIO_WritePin: sterowanie pinami RST i BL
************************************************************************/
void lcdInit(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
    int i;
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	2104      	movs	r1, #4
 800193e:	4828      	ldr	r0, [pc, #160]	@ (80019e0 <lcdInit+0xac>)
 8001940:	f001 fa74 	bl	8002e2c <HAL_GPIO_WritePin>
    delay(100);
 8001944:	2064      	movs	r0, #100	@ 0x64
 8001946:	f000 f8e7 	bl	8001b18 <delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 800194a:	2201      	movs	r2, #1
 800194c:	2104      	movs	r1, #4
 800194e:	4824      	ldr	r0, [pc, #144]	@ (80019e0 <lcdInit+0xac>)
 8001950:	f001 fa6c 	bl	8002e2c <HAL_GPIO_WritePin>
    delay(100);
 8001954:	2064      	movs	r0, #100	@ 0x64
 8001956:	f000 f8df 	bl	8001b18 <delay>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	e009      	b.n	8001974 <lcdInit+0x40>
        lcdSend(init_table[i]);
 8001960:	4a20      	ldr	r2, [pc, #128]	@ (80019e4 <lcdInit+0xb0>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff25 	bl	80017b8 <lcdSend>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3301      	adds	r3, #1
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b4b      	cmp	r3, #75	@ 0x4b
 8001978:	d9f2      	bls.n	8001960 <lcdInit+0x2c>
    }
    delay(200);
 800197a:	20c8      	movs	r0, #200	@ 0xc8
 800197c:	f000 f8cc 	bl	8001b18 <delay>
    lcdCmd(ST7735S_SLPOUT);
 8001980:	2011      	movs	r0, #17
 8001982:	f7ff fecd 	bl	8001720 <lcdCmd>
    delay(120);
 8001986:	2078      	movs	r0, #120	@ 0x78
 8001988:	f000 f8c6 	bl	8001b18 <delay>
    lcdCmd(ST7735S_DISPON);
 800198c:	2029      	movs	r0, #41	@ 0x29
 800198e:	f7ff fec7 	bl	8001720 <lcdCmd>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001992:	2201      	movs	r2, #1
 8001994:	2102      	movs	r1, #2
 8001996:	4812      	ldr	r0, [pc, #72]	@ (80019e0 <lcdInit+0xac>)
 8001998:	f001 fa48 	bl	8002e2c <HAL_GPIO_WritePin>
    lcd_buffers.front_buffer = lcd_buffers.buffer1;
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <lcdInit+0xb4>)
 800199e:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80019a2:	461a      	mov	r2, r3
 80019a4:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <lcdInit+0xb4>)
 80019a6:	6013      	str	r3, [r2, #0]
    lcd_buffers.back_buffer = lcd_buffers.buffer2;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <lcdInit+0xb4>)
 80019aa:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <lcdInit+0xb8>)
 80019b2:	6053      	str	r3, [r2, #4]
    current_buffer = lcd_buffers.back_buffer;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <lcdInit+0xb4>)
 80019b6:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <lcdInit+0xbc>)
 80019be:	6013      	str	r3, [r2, #0]
    memset(lcd_buffers.buffer1, 0, sizeof(lcd_buffers.buffer1));
 80019c0:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 80019c4:	2100      	movs	r1, #0
 80019c6:	4808      	ldr	r0, [pc, #32]	@ (80019e8 <lcdInit+0xb4>)
 80019c8:	f006 fc58 	bl	800827c <memset>
    memset(lcd_buffers.buffer2, 0, sizeof(lcd_buffers.buffer2));
 80019cc:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 80019d0:	2100      	movs	r1, #0
 80019d2:	4806      	ldr	r0, [pc, #24]	@ (80019ec <lcdInit+0xb8>)
 80019d4:	f006 fc52 	bl	800827c <memset>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	48000400 	.word	0x48000400
 80019e4:	08012720 	.word	0x08012720
 80019e8:	20000d40 	.word	0x20000d40
 80019ec:	2000ad40 	.word	0x2000ad40
 80019f0:	20014d48 	.word	0x20014d48

080019f4 <lcdPutPixel>:
* Parametry:
*   - x, y: Współrzędne piksela
*   - color: Kolor w formacie RGB565
************************************************************************/
void lcdPutPixel(int x, int y, uint16_t color)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	4613      	mov	r3, r2
 8001a00:	80fb      	strh	r3, [r7, #6]
    if (x >= 0 && x < LCD_WIDTH && y >= 0 && y < LCD_HEIGHT) {
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	db16      	blt.n	8001a36 <lcdPutPixel+0x42>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b9f      	cmp	r3, #159	@ 0x9f
 8001a0c:	dc13      	bgt.n	8001a36 <lcdPutPixel+0x42>
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db10      	blt.n	8001a36 <lcdPutPixel+0x42>
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a18:	dc0d      	bgt.n	8001a36 <lcdPutPixel+0x42>
        current_buffer[x + y * LCD_WIDTH] = color;
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <lcdPutPixel+0x50>)
 8001a1c:	6819      	ldr	r1, [r3, #0]
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	4613      	mov	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	015b      	lsls	r3, r3, #5
 8001a28:	461a      	mov	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	440b      	add	r3, r1
 8001a32:	88fa      	ldrh	r2, [r7, #6]
 8001a34:	801a      	strh	r2, [r3, #0]
    }
}
 8001a36:	bf00      	nop
 8001a38:	3714      	adds	r7, #20
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	20014d48 	.word	0x20014d48

08001a48 <lcdTransferDone>:


void lcdTransferDone(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a52:	4802      	ldr	r0, [pc, #8]	@ (8001a5c <lcdTransferDone+0x14>)
 8001a54:	f001 f9ea 	bl	8002e2c <HAL_GPIO_WritePin>
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	48000400 	.word	0x48000400

08001a60 <lcdIsBusy>:
bool lcdIsBusy(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	if(HAL_SPI_GetState(&hspi2) == HAL_SPI_STATE_BUSY)
 8001a64:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <lcdIsBusy+0x1c>)
 8001a66:	f003 f83f 	bl	8004ae8 <HAL_SPI_GetState>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d101      	bne.n	8001a74 <lcdIsBusy+0x14>
	{
		return true;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e000      	b.n	8001a76 <lcdIsBusy+0x16>
	} else {
		return false;
 8001a74:	2300      	movs	r3, #0
	}
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20014d50 	.word	0x20014d50

08001a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db0a      	blt.n	8001aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	490c      	ldr	r1, [pc, #48]	@ (8001acc <__NVIC_SetPriority+0x4c>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa8:	e00a      	b.n	8001ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4908      	ldr	r1, [pc, #32]	@ (8001ad0 <__NVIC_SetPriority+0x50>)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	3b04      	subs	r3, #4
 8001ab8:	0112      	lsls	r2, r2, #4
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	440b      	add	r3, r1
 8001abe:	761a      	strb	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000e100 	.word	0xe000e100
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ae4:	d301      	bcc.n	8001aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e00f      	b.n	8001b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <SysTick_Config+0x40>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af2:	210f      	movs	r1, #15
 8001af4:	f04f 30ff 	mov.w	r0, #4294967295
 8001af8:	f7ff ffc2 	bl	8001a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <SysTick_Config+0x40>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b02:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <SysTick_Config+0x40>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	e000e010 	.word	0xe000e010

08001b18 <delay>:
*   - delayMs: Liczba milisekund do odczekania

* Korzysta z:
*   - tick: Globalna zmienna zwiększana w przerwaniu systemowym
************************************************************************/
void delay(uint32_t delayMs){
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	uint32_t startTime = tick;
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <delay+0x2c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	60fb      	str	r3, [r7, #12]
	while(tick < (startTime+delayMs));
 8001b26:	bf00      	nop
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <delay+0x2c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d8f8      	bhi.n	8001b28 <delay+0x10>
}
 8001b36:	bf00      	nop
 8001b38:	bf00      	nop
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	20014d4c 	.word	0x20014d4c

08001b48 <waitForFrame>:
*   - USART_kbhit: Sprawdzenie dostępności danych
*   - USART_getchar: Pobranie znaku z UART
*   - processReceivedChar: Przetworzenie odebranego znaku
************************************************************************/
void waitForFrame(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
	if (USART_kbhit()) {
 8001b4e:	f7fe fd29 	bl	80005a4 <USART_kbhit>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d007      	beq.n	8001b68 <waitForFrame+0x20>
	        uint8_t received_char = USART_getchar();
 8001b58:	f7fe fd36 	bl	80005c8 <USART_getchar>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	71fb      	strb	r3, [r7, #7]
	        processReceivedChar(received_char);
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fbd4 	bl	8001310 <processReceivedChar>
	 }
}
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b74:	f000 fbb3 	bl	80022de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b78:	f000 f812 	bl	8001ba0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  SysTick_Config( 80000000 / 1000 ); //ustawienie systicka na 1 ms
 8001b7c:	4807      	ldr	r0, [pc, #28]	@ (8001b9c <main+0x2c>)
 8001b7e:	f7ff ffa9 	bl	8001ad4 <SysTick_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b82:	f7ff fd23 	bl	80015cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b86:	f7fe fe03 	bl	8000790 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b8a:	f000 fad3 	bl	8002134 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001b8e:	f000 f85f 	bl	8001c50 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  lcdInit(); // inicjalizacja wyświetlacza
 8001b92:	f7ff fecf 	bl	8001934 <lcdInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //TODO umieścić resetowanie wyświetlacza po wyktyciu np. dwóch ramek albo kolejnej ramki.
  while (1)
  {
	  waitForFrame();
 8001b96:	f7ff ffd7 	bl	8001b48 <waitForFrame>
 8001b9a:	e7fc      	b.n	8001b96 <main+0x26>
 8001b9c:	00013880 	.word	0x00013880

08001ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b096      	sub	sp, #88	@ 0x58
 8001ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2244      	movs	r2, #68	@ 0x44
 8001bac:	2100      	movs	r1, #0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f006 fb64 	bl	800827c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
 8001bc0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bc6:	f001 f957 	bl	8002e78 <HAL_PWREx_ControlVoltageScaling>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bd0:	f000 f838 	bl	8001c44 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001bd4:	2310      	movs	r3, #16
 8001bd6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001be0:	2360      	movs	r3, #96	@ 0x60
 8001be2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001be4:	2302      	movs	r3, #2
 8001be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001be8:	2301      	movs	r3, #1
 8001bea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001bec:	2301      	movs	r3, #1
 8001bee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001bf0:	2328      	movs	r3, #40	@ 0x28
 8001bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bf4:	2307      	movs	r3, #7
 8001bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	4618      	mov	r0, r3
 8001c06:	f001 f98d 	bl	8002f24 <HAL_RCC_OscConfig>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001c10:	f000 f818 	bl	8001c44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c14:	230f      	movs	r3, #15
 8001c16:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c24:	2300      	movs	r3, #0
 8001c26:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c28:	463b      	mov	r3, r7
 8001c2a:	2104      	movs	r1, #4
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 fd55 	bl	80036dc <HAL_RCC_ClockConfig>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001c38:	f000 f804 	bl	8001c44 <Error_Handler>
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	3758      	adds	r7, #88	@ 0x58
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c48:	b672      	cpsid	i
}
 8001c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <Error_Handler+0x8>

08001c50 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c54:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c56:	4a1c      	ldr	r2, [pc, #112]	@ (8001cc8 <MX_SPI2_Init+0x78>)
 8001c58:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c60:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c68:	4b16      	ldr	r3, [pc, #88]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c6a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001c6e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c70:	4b14      	ldr	r3, [pc, #80]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c76:	4b13      	ldr	r3, [pc, #76]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c82:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c86:	2210      	movs	r2, #16
 8001c88:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c90:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c96:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ca2:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001ca8:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001cae:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <MX_SPI2_Init+0x74>)
 8001cb0:	f002 fbf4 	bl	800449c <HAL_SPI_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001cba:	f7ff ffc3 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20014d50 	.word	0x20014d50
 8001cc8:	40003800 	.word	0x40003800

08001ccc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd4 <HAL_SPI_MspInit+0x108>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d16d      	bne.n	8001dca <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cee:	4b3a      	ldr	r3, [pc, #232]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf2:	4a39      	ldr	r2, [pc, #228]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cfa:	4b37      	ldr	r3, [pc, #220]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d06:	4b34      	ldr	r3, [pc, #208]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	4a33      	ldr	r2, [pc, #204]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d0c:	f043 0304 	orr.w	r3, r3, #4
 8001d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d12:	4b31      	ldr	r3, [pc, #196]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d22:	4a2d      	ldr	r2, [pc, #180]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd8 <HAL_SPI_MspInit+0x10c>)
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = DIN_Pin;
 8001d36:	2308      	movs	r3, #8
 8001d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d42:	2303      	movs	r3, #3
 8001d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d46:	2305      	movs	r3, #5
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DIN_GPIO_Port, &GPIO_InitStruct);
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4822      	ldr	r0, [pc, #136]	@ (8001ddc <HAL_SPI_MspInit+0x110>)
 8001d52:	f000 fec1 	bl	8002ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_Pin;
 8001d56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d64:	2303      	movs	r3, #3
 8001d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d68:	2305      	movs	r3, #5
 8001d6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CLK_GPIO_Port, &GPIO_InitStruct);
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4619      	mov	r1, r3
 8001d72:	481b      	ldr	r0, [pc, #108]	@ (8001de0 <HAL_SPI_MspInit+0x114>)
 8001d74:	f000 feb0 	bl	8002ad8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001d78:	4b1a      	ldr	r3, [pc, #104]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001de8 <HAL_SPI_MspInit+0x11c>)
 8001d7c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001d7e:	4b19      	ldr	r3, [pc, #100]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d84:	4b17      	ldr	r3, [pc, #92]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d86:	2210      	movs	r2, #16
 8001d88:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d90:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d92:	2280      	movs	r2, #128	@ 0x80
 8001d94:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d96:	4b13      	ldr	r3, [pc, #76]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d9c:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001da2:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001da8:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001dae:	480d      	ldr	r0, [pc, #52]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001db0:	f000 fc1c 	bl	80025ec <HAL_DMA_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8001dba:	f7ff ff43 	bl	8001c44 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001dc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001dc4:	4a07      	ldr	r2, [pc, #28]	@ (8001de4 <HAL_SPI_MspInit+0x118>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001dca:	bf00      	nop
 8001dcc:	3728      	adds	r7, #40	@ 0x28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40003800 	.word	0x40003800
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48000800 	.word	0x48000800
 8001de0:	48000400 	.word	0x48000400
 8001de4:	20014db4 	.word	0x20014db4
 8001de8:	40020058 	.word	0x40020058

08001dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <HAL_MspInit+0x44>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	4a0e      	ldr	r2, [pc, #56]	@ (8001e30 <HAL_MspInit+0x44>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <HAL_MspInit+0x44>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <HAL_MspInit+0x44>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	4a08      	ldr	r2, [pc, #32]	@ (8001e30 <HAL_MspInit+0x44>)
 8001e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_MspInit+0x44>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000

08001e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <NMI_Handler+0x4>

08001e3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <HardFault_Handler+0x4>

08001e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <MemManage_Handler+0x4>

08001e4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <BusFault_Handler+0x4>

08001e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <UsageFault_Handler+0x4>

08001e5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e8c:	f000 fa7c 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  tick++; // zwiększanie zmiennej dla funkcji delay()
 8001e90:	4b03      	ldr	r3, [pc, #12]	@ (8001ea0 <SysTick_Handler+0x18>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	3301      	adds	r3, #1
 8001e96:	4a02      	ldr	r2, [pc, #8]	@ (8001ea0 <SysTick_Handler+0x18>)
 8001e98:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20014d4c 	.word	0x20014d4c

08001ea4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001ea8:	4802      	ldr	r0, [pc, #8]	@ (8001eb4 <DMA1_Channel5_IRQHandler+0x10>)
 8001eaa:	f000 fd36 	bl	800291a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20014db4 	.word	0x20014db4

08001eb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ebc:	4802      	ldr	r0, [pc, #8]	@ (8001ec8 <USART2_IRQHandler+0x10>)
 8001ebe:	f003 f8ff 	bl	80050c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20014e00 	.word	0x20014e00

08001ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <_kill>:

int _kill(int pid, int sig)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ee6:	f006 fa97 	bl	8008418 <__errno>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2216      	movs	r2, #22
 8001eee:	601a      	str	r2, [r3, #0]
  return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_exit>:

void _exit (int status)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f04:	f04f 31ff 	mov.w	r1, #4294967295
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f7ff ffe7 	bl	8001edc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f0e:	bf00      	nop
 8001f10:	e7fd      	b.n	8001f0e <_exit+0x12>

08001f12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b086      	sub	sp, #24
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	60f8      	str	r0, [r7, #12]
 8001f1a:	60b9      	str	r1, [r7, #8]
 8001f1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	e00a      	b.n	8001f3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f24:	f3af 8000 	nop.w
 8001f28:	4601      	mov	r1, r0
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	1c5a      	adds	r2, r3, #1
 8001f2e:	60ba      	str	r2, [r7, #8]
 8001f30:	b2ca      	uxtb	r2, r1
 8001f32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	3301      	adds	r3, #1
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	697a      	ldr	r2, [r7, #20]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	dbf0      	blt.n	8001f24 <_read+0x12>
  }

  return len;
 8001f42:	687b      	ldr	r3, [r7, #4]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	e009      	b.n	8001f72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1c5a      	adds	r2, r3, #1
 8001f62:	60ba      	str	r2, [r7, #8]
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	dbf1      	blt.n	8001f5e <_write+0x12>
  }
  return len;
 8001f7a:	687b      	ldr	r3, [r7, #4]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_close>:

int _close(int file)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fac:	605a      	str	r2, [r3, #4]
  return 0;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <_isatty>:

int _isatty(int file)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fc4:	2301      	movs	r3, #1
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b085      	sub	sp, #20
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	60f8      	str	r0, [r7, #12]
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff4:	4a14      	ldr	r2, [pc, #80]	@ (8002048 <_sbrk+0x5c>)
 8001ff6:	4b15      	ldr	r3, [pc, #84]	@ (800204c <_sbrk+0x60>)
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002000:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <_sbrk+0x64>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d102      	bne.n	800200e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002008:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <_sbrk+0x64>)
 800200a:	4a12      	ldr	r2, [pc, #72]	@ (8002054 <_sbrk+0x68>)
 800200c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800200e:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <_sbrk+0x64>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	429a      	cmp	r2, r3
 800201a:	d207      	bcs.n	800202c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800201c:	f006 f9fc 	bl	8008418 <__errno>
 8002020:	4603      	mov	r3, r0
 8002022:	220c      	movs	r2, #12
 8002024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
 800202a:	e009      	b.n	8002040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <_sbrk+0x64>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002032:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <_sbrk+0x64>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	4a05      	ldr	r2, [pc, #20]	@ (8002050 <_sbrk+0x64>)
 800203c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800203e:	68fb      	ldr	r3, [r7, #12]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20018000 	.word	0x20018000
 800204c:	00001000 	.word	0x00001000
 8002050:	20014dfc 	.word	0x20014dfc
 8002054:	20014fd8 	.word	0x20014fd8

08002058 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <SystemInit+0x20>)
 800205e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002062:	4a05      	ldr	r2, [pc, #20]	@ (8002078 <SystemInit+0x20>)
 8002064:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <HAL_UART_TxCpltCallback>:
* Korzysta z:
*   txRingBuffer - struktura bufora kołowego transmisji
*   USART_TxBuf - bufor danych do transmisji
*   HAL_UART_Transmit_IT - funkcja HAL rozpoczynająca transmisję
************************************************************************/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a14      	ldr	r2, [pc, #80]	@ (80020d8 <HAL_UART_TxCpltCallback+0x5c>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d120      	bne.n	80020ce <HAL_UART_TxCpltCallback+0x52>
	   lcdTransferDone();
 800208c:	f7ff fcdc 	bl	8001a48 <lcdTransferDone>
	   if(txRingBuffer.writeIndex!=txRingBuffer.readIndex){
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	d018      	beq.n	80020ce <HAL_UART_TxCpltCallback+0x52>
		   uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	4a0f      	ldr	r2, [pc, #60]	@ (80020e0 <HAL_UART_TxCpltCallback+0x64>)
 80020a2:	5cd3      	ldrb	r3, [r2, r3]
 80020a4:	73fb      	strb	r3, [r7, #15]
		   txRingBuffer.readIndex++;
 80020a6:	4b0d      	ldr	r3, [pc, #52]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	3301      	adds	r3, #1
 80020ac:	4a0b      	ldr	r2, [pc, #44]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 80020ae:	6053      	str	r3, [r2, #4]
		   if(txRingBuffer.readIndex >= TX_BUFFER_SIZE) txRingBuffer.readIndex=0;
 80020b0:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020b8:	d302      	bcc.n	80020c0 <HAL_UART_TxCpltCallback+0x44>
 80020ba:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_UART_TxCpltCallback+0x60>)
 80020bc:	2200      	movs	r2, #0
 80020be:	605a      	str	r2, [r3, #4]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80020c0:	f107 030f 	add.w	r3, r7, #15
 80020c4:	2201      	movs	r2, #1
 80020c6:	4619      	mov	r1, r3
 80020c8:	4803      	ldr	r0, [pc, #12]	@ (80020d8 <HAL_UART_TxCpltCallback+0x5c>)
 80020ca:	f002 ff4f 	bl	8004f6c <HAL_UART_Transmit_IT>
	   }
   }
}
 80020ce:	bf00      	nop
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20014e00 	.word	0x20014e00
 80020dc:	2000029c 	.word	0x2000029c
 80020e0:	200002ac 	.word	0x200002ac

080020e4 <HAL_UART_RxCpltCallback>:
* Korzysta z:
*   rxRingBuffer - struktura bufora kołowego odbioru
*   USART_RxBuf - bufor danych odebranych
*   HAL_UART_Receive_IT - funkcja HAL rozpoczynająca odbiór
************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002128 <HAL_UART_RxCpltCallback+0x44>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d114      	bne.n	800211e <HAL_UART_RxCpltCallback+0x3a>
		 rxRingBuffer.writeIndex++;
 80020f4:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_UART_RxCpltCallback+0x48>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	3301      	adds	r3, #1
 80020fa:	4a0c      	ldr	r2, [pc, #48]	@ (800212c <HAL_UART_RxCpltCallback+0x48>)
 80020fc:	6093      	str	r3, [r2, #8]
		 if(rxRingBuffer.writeIndex >= RX_BUFFER_SIZE) rxRingBuffer.writeIndex=0;
 80020fe:	4b0b      	ldr	r3, [pc, #44]	@ (800212c <HAL_UART_RxCpltCallback+0x48>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2bff      	cmp	r3, #255	@ 0xff
 8002104:	d902      	bls.n	800210c <HAL_UART_RxCpltCallback+0x28>
 8002106:	4b09      	ldr	r3, [pc, #36]	@ (800212c <HAL_UART_RxCpltCallback+0x48>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[rxRingBuffer.writeIndex],1);
 800210c:	4b07      	ldr	r3, [pc, #28]	@ (800212c <HAL_UART_RxCpltCallback+0x48>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4a07      	ldr	r2, [pc, #28]	@ (8002130 <HAL_UART_RxCpltCallback+0x4c>)
 8002112:	4413      	add	r3, r2
 8002114:	2201      	movs	r2, #1
 8002116:	4619      	mov	r1, r3
 8002118:	4803      	ldr	r0, [pc, #12]	@ (8002128 <HAL_UART_RxCpltCallback+0x44>)
 800211a:	f002 ff85 	bl	8005028 <HAL_UART_Receive_IT>

	 }
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20014e00 	.word	0x20014e00
 800212c:	2000028c 	.word	0x2000028c
 8002130:	20000aac 	.word	0x20000aac

08002134 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002138:	4b1c      	ldr	r3, [pc, #112]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 800213a:	4a1d      	ldr	r2, [pc, #116]	@ (80021b0 <MX_USART2_UART_Init+0x7c>)
 800213c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800213e:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002140:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002146:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800214c:	4b17      	ldr	r3, [pc, #92]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 800214e:	2200      	movs	r2, #0
 8002150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002152:	4b16      	ldr	r3, [pc, #88]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002154:	2200      	movs	r2, #0
 8002156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002158:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 800215a:	220c      	movs	r2, #12
 800215c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800215e:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002164:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002166:	2200      	movs	r2, #0
 8002168:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800216a:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 800216c:	2200      	movs	r2, #0
 800216e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002170:	4b0e      	ldr	r3, [pc, #56]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002172:	2200      	movs	r2, #0
 8002174:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002176:	480d      	ldr	r0, [pc, #52]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 8002178:	f002 feaa 	bl	8004ed0 <HAL_UART_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002182:	f7ff fd5f 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  ringBufferSetup(&rxRingBuffer, USART_RxBuf, RX_BUFFER_SIZE); // inicjalizacja buforu odbiorczego
 8002186:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800218a:	490a      	ldr	r1, [pc, #40]	@ (80021b4 <MX_USART2_UART_Init+0x80>)
 800218c:	480a      	ldr	r0, [pc, #40]	@ (80021b8 <MX_USART2_UART_Init+0x84>)
 800218e:	f7fe f9ef 	bl	8000570 <ringBufferSetup>
  ringBufferSetup(&txRingBuffer, USART_TxBuf, TX_BUFFER_SIZE); // inicjalizacja buforu nadawczego
 8002192:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002196:	4909      	ldr	r1, [pc, #36]	@ (80021bc <MX_USART2_UART_Init+0x88>)
 8002198:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <MX_USART2_UART_Init+0x8c>)
 800219a:	f7fe f9e9 	bl	8000570 <ringBufferSetup>
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[0],1); // włączenie przerwań
 800219e:	2201      	movs	r2, #1
 80021a0:	4904      	ldr	r1, [pc, #16]	@ (80021b4 <MX_USART2_UART_Init+0x80>)
 80021a2:	4802      	ldr	r0, [pc, #8]	@ (80021ac <MX_USART2_UART_Init+0x78>)
 80021a4:	f002 ff40 	bl	8005028 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20014e00 	.word	0x20014e00
 80021b0:	40004400 	.word	0x40004400
 80021b4:	20000aac 	.word	0x20000aac
 80021b8:	2000028c 	.word	0x2000028c
 80021bc:	200002ac 	.word	0x200002ac
 80021c0:	2000029c 	.word	0x2000029c

080021c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0ac      	sub	sp, #176	@ 0xb0
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2288      	movs	r2, #136	@ 0x88
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f006 f849 	bl	800827c <memset>
  if(uartHandle->Instance==USART2)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a25      	ldr	r2, [pc, #148]	@ (8002284 <HAL_UART_MspInit+0xc0>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d143      	bne.n	800227c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021f4:	2302      	movs	r3, #2
 80021f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4618      	mov	r0, r3
 8002202:	f001 fc8f 	bl	8003b24 <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800220c:	f7ff fd1a 	bl	8001c44 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002210:	4b1d      	ldr	r3, [pc, #116]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	4a1c      	ldr	r2, [pc, #112]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 8002216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800221a:	6593      	str	r3, [r2, #88]	@ 0x58
 800221c:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	4a16      	ldr	r2, [pc, #88]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002234:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <HAL_UART_MspInit+0xc4>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002240:	230c      	movs	r3, #12
 8002242:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002252:	2303      	movs	r3, #3
 8002254:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002258:	2307      	movs	r3, #7
 800225a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002262:	4619      	mov	r1, r3
 8002264:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002268:	f000 fc36 	bl	8002ad8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800226c:	2200      	movs	r2, #0
 800226e:	2100      	movs	r1, #0
 8002270:	2026      	movs	r0, #38	@ 0x26
 8002272:	f000 f984 	bl	800257e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002276:	2026      	movs	r0, #38	@ 0x26
 8002278:	f000 f99d 	bl	80025b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800227c:	bf00      	nop
 800227e:	37b0      	adds	r7, #176	@ 0xb0
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40004400 	.word	0x40004400
 8002288:	40021000 	.word	0x40021000

0800228c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800228c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002290:	f7ff fee2 	bl	8002058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002294:	480c      	ldr	r0, [pc, #48]	@ (80022c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002296:	490d      	ldr	r1, [pc, #52]	@ (80022cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002298:	4a0d      	ldr	r2, [pc, #52]	@ (80022d0 <LoopForever+0xe>)
  movs r3, #0
 800229a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800229c:	e002      	b.n	80022a4 <LoopCopyDataInit>

0800229e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800229e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022a2:	3304      	adds	r3, #4

080022a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022a8:	d3f9      	bcc.n	800229e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022aa:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022ac:	4c0a      	ldr	r4, [pc, #40]	@ (80022d8 <LoopForever+0x16>)
  movs r3, #0
 80022ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022b0:	e001      	b.n	80022b6 <LoopFillZerobss>

080022b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022b4:	3204      	adds	r2, #4

080022b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022b8:	d3fb      	bcc.n	80022b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022ba:	f006 f8b3 	bl	8008424 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022be:	f7ff fc57 	bl	8001b70 <main>

080022c2 <LoopForever>:

LoopForever:
    b LoopForever
 80022c2:	e7fe      	b.n	80022c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022cc:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 80022d0:	080129f4 	.word	0x080129f4
  ldr r2, =_sbss
 80022d4:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 80022d8:	20014fd8 	.word	0x20014fd8

080022dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022dc:	e7fe      	b.n	80022dc <ADC1_2_IRQHandler>

080022de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e8:	2003      	movs	r0, #3
 80022ea:	f000 f93d 	bl	8002568 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ee:	200f      	movs	r0, #15
 80022f0:	f000 f80e 	bl	8002310 <HAL_InitTick>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	71fb      	strb	r3, [r7, #7]
 80022fe:	e001      	b.n	8002304 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002300:	f7ff fd74 	bl	8001dec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002304:	79fb      	ldrb	r3, [r7, #7]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800231c:	4b17      	ldr	r3, [pc, #92]	@ (800237c <HAL_InitTick+0x6c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d023      	beq.n	800236c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002324:	4b16      	ldr	r3, [pc, #88]	@ (8002380 <HAL_InitTick+0x70>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b14      	ldr	r3, [pc, #80]	@ (800237c <HAL_InitTick+0x6c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002332:	fbb3 f3f1 	udiv	r3, r3, r1
 8002336:	fbb2 f3f3 	udiv	r3, r2, r3
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f949 	bl	80025d2 <HAL_SYSTICK_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b0f      	cmp	r3, #15
 800234a:	d809      	bhi.n	8002360 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800234c:	2200      	movs	r2, #0
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	f000 f913 	bl	800257e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002358:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <HAL_InitTick+0x74>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e007      	b.n	8002370 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
 8002364:	e004      	b.n	8002370 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	73fb      	strb	r3, [r7, #15]
 800236a:	e001      	b.n	8002370 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000208 	.word	0x20000208
 8002380:	20000200 	.word	0x20000200
 8002384:	20000204 	.word	0x20000204

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000208 	.word	0x20000208
 80023ac:	20014e88 	.word	0x20014e88

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	@ (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20014e88 	.word	0x20014e88

080023c8 <__NVIC_SetPriorityGrouping>:
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d8:	4b0c      	ldr	r3, [pc, #48]	@ (800240c <__NVIC_SetPriorityGrouping+0x44>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023e4:	4013      	ands	r3, r2
 80023e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023fa:	4a04      	ldr	r2, [pc, #16]	@ (800240c <__NVIC_SetPriorityGrouping+0x44>)
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	60d3      	str	r3, [r2, #12]
}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <__NVIC_GetPriorityGrouping>:
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002414:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <__NVIC_GetPriorityGrouping+0x18>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	0a1b      	lsrs	r3, r3, #8
 800241a:	f003 0307 	and.w	r3, r3, #7
}
 800241e:	4618      	mov	r0, r3
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <__NVIC_EnableIRQ>:
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243a:	2b00      	cmp	r3, #0
 800243c:	db0b      	blt.n	8002456 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	f003 021f 	and.w	r2, r3, #31
 8002444:	4907      	ldr	r1, [pc, #28]	@ (8002464 <__NVIC_EnableIRQ+0x38>)
 8002446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244a:	095b      	lsrs	r3, r3, #5
 800244c:	2001      	movs	r0, #1
 800244e:	fa00 f202 	lsl.w	r2, r0, r2
 8002452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000e100 	.word	0xe000e100

08002468 <__NVIC_SetPriority>:
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	6039      	str	r1, [r7, #0]
 8002472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	db0a      	blt.n	8002492 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	b2da      	uxtb	r2, r3
 8002480:	490c      	ldr	r1, [pc, #48]	@ (80024b4 <__NVIC_SetPriority+0x4c>)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	0112      	lsls	r2, r2, #4
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	440b      	add	r3, r1
 800248c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002490:	e00a      	b.n	80024a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	b2da      	uxtb	r2, r3
 8002496:	4908      	ldr	r1, [pc, #32]	@ (80024b8 <__NVIC_SetPriority+0x50>)
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	f003 030f 	and.w	r3, r3, #15
 800249e:	3b04      	subs	r3, #4
 80024a0:	0112      	lsls	r2, r2, #4
 80024a2:	b2d2      	uxtb	r2, r2
 80024a4:	440b      	add	r3, r1
 80024a6:	761a      	strb	r2, [r3, #24]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000e100 	.word	0xe000e100
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <NVIC_EncodePriority>:
{
 80024bc:	b480      	push	{r7}
 80024be:	b089      	sub	sp, #36	@ 0x24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f1c3 0307 	rsb	r3, r3, #7
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	bf28      	it	cs
 80024da:	2304      	movcs	r3, #4
 80024dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3304      	adds	r3, #4
 80024e2:	2b06      	cmp	r3, #6
 80024e4:	d902      	bls.n	80024ec <NVIC_EncodePriority+0x30>
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3b03      	subs	r3, #3
 80024ea:	e000      	b.n	80024ee <NVIC_EncodePriority+0x32>
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f0:	f04f 32ff 	mov.w	r2, #4294967295
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43da      	mvns	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	401a      	ands	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002504:	f04f 31ff 	mov.w	r1, #4294967295
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	fa01 f303 	lsl.w	r3, r1, r3
 800250e:	43d9      	mvns	r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	4313      	orrs	r3, r2
}
 8002516:	4618      	mov	r0, r3
 8002518:	3724      	adds	r7, #36	@ 0x24
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
	...

08002524 <SysTick_Config>:
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3b01      	subs	r3, #1
 8002530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002534:	d301      	bcc.n	800253a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002536:	2301      	movs	r3, #1
 8002538:	e00f      	b.n	800255a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800253a:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <SysTick_Config+0x40>)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3b01      	subs	r3, #1
 8002540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002542:	210f      	movs	r1, #15
 8002544:	f04f 30ff 	mov.w	r0, #4294967295
 8002548:	f7ff ff8e 	bl	8002468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800254c:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <SysTick_Config+0x40>)
 800254e:	2200      	movs	r2, #0
 8002550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002552:	4b04      	ldr	r3, [pc, #16]	@ (8002564 <SysTick_Config+0x40>)
 8002554:	2207      	movs	r2, #7
 8002556:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	e000e010 	.word	0xe000e010

08002568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff ff29 	bl	80023c8 <__NVIC_SetPriorityGrouping>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b086      	sub	sp, #24
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607a      	str	r2, [r7, #4]
 800258a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002590:	f7ff ff3e 	bl	8002410 <__NVIC_GetPriorityGrouping>
 8002594:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	6978      	ldr	r0, [r7, #20]
 800259c:	f7ff ff8e 	bl	80024bc <NVIC_EncodePriority>
 80025a0:	4602      	mov	r2, r0
 80025a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff ff5d 	bl	8002468 <__NVIC_SetPriority>
}
 80025ae:	bf00      	nop
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4603      	mov	r3, r0
 80025be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff31 	bl	800242c <__NVIC_EnableIRQ>
}
 80025ca:	bf00      	nop
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b082      	sub	sp, #8
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff ffa2 	bl	8002524 <SysTick_Config>
 80025e0:	4603      	mov	r3, r0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e098      	b.n	8002730 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	4b4d      	ldr	r3, [pc, #308]	@ (800273c <HAL_DMA_Init+0x150>)
 8002606:	429a      	cmp	r2, r3
 8002608:	d80f      	bhi.n	800262a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	4b4b      	ldr	r3, [pc, #300]	@ (8002740 <HAL_DMA_Init+0x154>)
 8002612:	4413      	add	r3, r2
 8002614:	4a4b      	ldr	r2, [pc, #300]	@ (8002744 <HAL_DMA_Init+0x158>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	091b      	lsrs	r3, r3, #4
 800261c:	009a      	lsls	r2, r3, #2
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a48      	ldr	r2, [pc, #288]	@ (8002748 <HAL_DMA_Init+0x15c>)
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40
 8002628:	e00e      	b.n	8002648 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	4b46      	ldr	r3, [pc, #280]	@ (800274c <HAL_DMA_Init+0x160>)
 8002632:	4413      	add	r3, r2
 8002634:	4a43      	ldr	r2, [pc, #268]	@ (8002744 <HAL_DMA_Init+0x158>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	091b      	lsrs	r3, r3, #4
 800263c:	009a      	lsls	r2, r3, #2
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a42      	ldr	r2, [pc, #264]	@ (8002750 <HAL_DMA_Init+0x164>)
 8002646:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800265e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002662:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800266c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002678:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002684:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026a2:	d039      	beq.n	8002718 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	4a27      	ldr	r2, [pc, #156]	@ (8002748 <HAL_DMA_Init+0x15c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d11a      	bne.n	80026e4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026ae:	4b29      	ldr	r3, [pc, #164]	@ (8002754 <HAL_DMA_Init+0x168>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b6:	f003 031c 	and.w	r3, r3, #28
 80026ba:	210f      	movs	r1, #15
 80026bc:	fa01 f303 	lsl.w	r3, r1, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	4924      	ldr	r1, [pc, #144]	@ (8002754 <HAL_DMA_Init+0x168>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026c8:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_DMA_Init+0x168>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d4:	f003 031c 	and.w	r3, r3, #28
 80026d8:	fa01 f303 	lsl.w	r3, r1, r3
 80026dc:	491d      	ldr	r1, [pc, #116]	@ (8002754 <HAL_DMA_Init+0x168>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	600b      	str	r3, [r1, #0]
 80026e2:	e019      	b.n	8002718 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <HAL_DMA_Init+0x16c>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ec:	f003 031c 	and.w	r3, r3, #28
 80026f0:	210f      	movs	r1, #15
 80026f2:	fa01 f303 	lsl.w	r3, r1, r3
 80026f6:	43db      	mvns	r3, r3
 80026f8:	4917      	ldr	r1, [pc, #92]	@ (8002758 <HAL_DMA_Init+0x16c>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026fe:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_DMA_Init+0x16c>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6859      	ldr	r1, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270a:	f003 031c 	and.w	r3, r3, #28
 800270e:	fa01 f303 	lsl.w	r3, r1, r3
 8002712:	4911      	ldr	r1, [pc, #68]	@ (8002758 <HAL_DMA_Init+0x16c>)
 8002714:	4313      	orrs	r3, r2
 8002716:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	40020407 	.word	0x40020407
 8002740:	bffdfff8 	.word	0xbffdfff8
 8002744:	cccccccd 	.word	0xcccccccd
 8002748:	40020000 	.word	0x40020000
 800274c:	bffdfbf8 	.word	0xbffdfbf8
 8002750:	40020400 	.word	0x40020400
 8002754:	400200a8 	.word	0x400200a8
 8002758:	400204a8 	.word	0x400204a8

0800275c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <HAL_DMA_Start_IT+0x20>
 8002778:	2302      	movs	r3, #2
 800277a:	e04b      	b.n	8002814 <HAL_DMA_Start_IT+0xb8>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b01      	cmp	r3, #1
 800278e:	d13a      	bne.n	8002806 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0201 	bic.w	r2, r2, #1
 80027ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	68b9      	ldr	r1, [r7, #8]
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 f95f 	bl	8002a78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d008      	beq.n	80027d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 020e 	orr.w	r2, r2, #14
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	e00f      	b.n	80027f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0204 	bic.w	r2, r2, #4
 80027e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 020a 	orr.w	r2, r2, #10
 80027f2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e005      	b.n	8002812 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800280e:	2302      	movs	r3, #2
 8002810:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002812:	7dfb      	ldrb	r3, [r7, #23]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d008      	beq.n	8002846 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2204      	movs	r2, #4
 8002838:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e022      	b.n	800288c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 020e 	bic.w	r2, r2, #14
 8002854:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0201 	bic.w	r2, r2, #1
 8002864:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	f003 021c 	and.w	r2, r3, #28
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	2101      	movs	r1, #1
 8002874:	fa01 f202 	lsl.w	r2, r1, r2
 8002878:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800288a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d005      	beq.n	80028bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2204      	movs	r2, #4
 80028b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
 80028ba:	e029      	b.n	8002910 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 020e 	bic.w	r2, r2, #14
 80028ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0201 	bic.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e0:	f003 021c 	and.w	r2, r3, #28
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	2101      	movs	r1, #1
 80028ea:	fa01 f202 	lsl.w	r2, r1, r2
 80028ee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002904:	2b00      	cmp	r3, #0
 8002906:	d003      	beq.n	8002910 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	4798      	blx	r3
    }
  }
  return status;
 8002910:	7bfb      	ldrb	r3, [r7, #15]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b084      	sub	sp, #16
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002936:	f003 031c 	and.w	r3, r3, #28
 800293a:	2204      	movs	r2, #4
 800293c:	409a      	lsls	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d026      	beq.n	8002994 <HAL_DMA_IRQHandler+0x7a>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	2b00      	cmp	r3, #0
 800294e:	d021      	beq.n	8002994 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0320 	and.w	r3, r3, #32
 800295a:	2b00      	cmp	r3, #0
 800295c:	d107      	bne.n	800296e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0204 	bic.w	r2, r2, #4
 800296c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	f003 021c 	and.w	r2, r3, #28
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	2104      	movs	r1, #4
 800297c:	fa01 f202 	lsl.w	r2, r1, r2
 8002980:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	2b00      	cmp	r3, #0
 8002988:	d071      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002992:	e06c      	b.n	8002a6e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002998:	f003 031c 	and.w	r3, r3, #28
 800299c:	2202      	movs	r2, #2
 800299e:	409a      	lsls	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d02e      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xec>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d029      	beq.n	8002a06 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0320 	and.w	r3, r3, #32
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10b      	bne.n	80029d8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 020a 	bic.w	r2, r2, #10
 80029ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029dc:	f003 021c 	and.w	r2, r3, #28
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e4:	2102      	movs	r1, #2
 80029e6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d038      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a04:	e033      	b.n	8002a6e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0a:	f003 031c 	and.w	r3, r3, #28
 8002a0e:	2208      	movs	r2, #8
 8002a10:	409a      	lsls	r2, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4013      	ands	r3, r2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d02a      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x156>
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d025      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 020e 	bic.w	r2, r2, #14
 8002a32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a38:	f003 021c 	and.w	r2, r3, #28
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	2101      	movs	r1, #1
 8002a42:	fa01 f202 	lsl.w	r2, r1, r2
 8002a46:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d004      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a6e:	bf00      	nop
 8002a70:	bf00      	nop
}
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	f003 021c 	and.w	r2, r3, #28
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	2101      	movs	r1, #1
 8002a94:	fa01 f202 	lsl.w	r2, r1, r2
 8002a98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b10      	cmp	r3, #16
 8002aa8:	d108      	bne.n	8002abc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002aba:	e007      	b.n	8002acc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	60da      	str	r2, [r3, #12]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ae6:	e17f      	b.n	8002de8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	2101      	movs	r1, #1
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	fa01 f303 	lsl.w	r3, r1, r3
 8002af4:	4013      	ands	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 8171 	beq.w	8002de2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d005      	beq.n	8002b18 <HAL_GPIO_Init+0x40>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d130      	bne.n	8002b7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	2203      	movs	r2, #3
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b4e:	2201      	movs	r2, #1
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	091b      	lsrs	r3, r3, #4
 8002b64:	f003 0201 	and.w	r2, r3, #1
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b03      	cmp	r3, #3
 8002b84:	d118      	bne.n	8002bb8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	08db      	lsrs	r3, r3, #3
 8002ba2:	f003 0201 	and.w	r2, r3, #1
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	2b03      	cmp	r3, #3
 8002bc2:	d017      	beq.n	8002bf4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	2203      	movs	r2, #3
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d123      	bne.n	8002c48 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	08da      	lsrs	r2, r3, #3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3208      	adds	r2, #8
 8002c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	220f      	movs	r2, #15
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	691a      	ldr	r2, [r3, #16]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	08da      	lsrs	r2, r3, #3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3208      	adds	r2, #8
 8002c42:	6939      	ldr	r1, [r7, #16]
 8002c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	2203      	movs	r2, #3
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 0203 	and.w	r2, r3, #3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 80ac 	beq.w	8002de2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8a:	4b5f      	ldr	r3, [pc, #380]	@ (8002e08 <HAL_GPIO_Init+0x330>)
 8002c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c8e:	4a5e      	ldr	r2, [pc, #376]	@ (8002e08 <HAL_GPIO_Init+0x330>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c96:	4b5c      	ldr	r3, [pc, #368]	@ (8002e08 <HAL_GPIO_Init+0x330>)
 8002c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	60bb      	str	r3, [r7, #8]
 8002ca0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ca2:	4a5a      	ldr	r2, [pc, #360]	@ (8002e0c <HAL_GPIO_Init+0x334>)
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	089b      	lsrs	r3, r3, #2
 8002ca8:	3302      	adds	r3, #2
 8002caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	220f      	movs	r2, #15
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ccc:	d025      	beq.n	8002d1a <HAL_GPIO_Init+0x242>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a4f      	ldr	r2, [pc, #316]	@ (8002e10 <HAL_GPIO_Init+0x338>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d01f      	beq.n	8002d16 <HAL_GPIO_Init+0x23e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4e      	ldr	r2, [pc, #312]	@ (8002e14 <HAL_GPIO_Init+0x33c>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d019      	beq.n	8002d12 <HAL_GPIO_Init+0x23a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a4d      	ldr	r2, [pc, #308]	@ (8002e18 <HAL_GPIO_Init+0x340>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d013      	beq.n	8002d0e <HAL_GPIO_Init+0x236>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a4c      	ldr	r2, [pc, #304]	@ (8002e1c <HAL_GPIO_Init+0x344>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00d      	beq.n	8002d0a <HAL_GPIO_Init+0x232>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8002e20 <HAL_GPIO_Init+0x348>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d007      	beq.n	8002d06 <HAL_GPIO_Init+0x22e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8002e24 <HAL_GPIO_Init+0x34c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d101      	bne.n	8002d02 <HAL_GPIO_Init+0x22a>
 8002cfe:	2306      	movs	r3, #6
 8002d00:	e00c      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d02:	2307      	movs	r3, #7
 8002d04:	e00a      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d06:	2305      	movs	r3, #5
 8002d08:	e008      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	e006      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e004      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d12:	2302      	movs	r3, #2
 8002d14:	e002      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <HAL_GPIO_Init+0x244>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	f002 0203 	and.w	r2, r2, #3
 8002d22:	0092      	lsls	r2, r2, #2
 8002d24:	4093      	lsls	r3, r2
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d2c:	4937      	ldr	r1, [pc, #220]	@ (8002e0c <HAL_GPIO_Init+0x334>)
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	089b      	lsrs	r3, r3, #2
 8002d32:	3302      	adds	r3, #2
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	43db      	mvns	r3, r3
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4013      	ands	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d5e:	4a32      	ldr	r2, [pc, #200]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d64:	4b30      	ldr	r3, [pc, #192]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	4013      	ands	r3, r2
 8002d72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d88:	4a27      	ldr	r2, [pc, #156]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d8e:	4b26      	ldr	r3, [pc, #152]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002db2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002db8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ddc:	4a12      	ldr	r2, [pc, #72]	@ (8002e28 <HAL_GPIO_Init+0x350>)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	3301      	adds	r3, #1
 8002de6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	fa22 f303 	lsr.w	r3, r2, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f47f ae78 	bne.w	8002ae8 <HAL_GPIO_Init+0x10>
  }
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	371c      	adds	r7, #28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40010000 	.word	0x40010000
 8002e10:	48000400 	.word	0x48000400
 8002e14:	48000800 	.word	0x48000800
 8002e18:	48000c00 	.word	0x48000c00
 8002e1c:	48001000 	.word	0x48001000
 8002e20:	48001400 	.word	0x48001400
 8002e24:	48001800 	.word	0x48001800
 8002e28:	40010400 	.word	0x40010400

08002e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e3c:	787b      	ldrb	r3, [r7, #1]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e42:	887a      	ldrh	r2, [r7, #2]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e60:	4b04      	ldr	r3, [pc, #16]	@ (8002e74 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40007000 	.word	0x40007000

08002e78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e86:	d130      	bne.n	8002eea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e88:	4b23      	ldr	r3, [pc, #140]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e94:	d038      	beq.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e96:	4b20      	ldr	r3, [pc, #128]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ea0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ea4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2232      	movs	r2, #50	@ 0x32
 8002eac:	fb02 f303 	mul.w	r3, r2, r3
 8002eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb6:	0c9b      	lsrs	r3, r3, #18
 8002eb8:	3301      	adds	r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ebc:	e002      	b.n	8002ec4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ec4:	4b14      	ldr	r3, [pc, #80]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed0:	d102      	bne.n	8002ed8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1f2      	bne.n	8002ebe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee4:	d110      	bne.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e00f      	b.n	8002f0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002eea:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ef6:	d007      	beq.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ef8:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f00:	4a05      	ldr	r2, [pc, #20]	@ (8002f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3714      	adds	r7, #20
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	40007000 	.word	0x40007000
 8002f1c:	20000200 	.word	0x20000200
 8002f20:	431bde83 	.word	0x431bde83

08002f24 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b088      	sub	sp, #32
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e3ca      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f36:	4b97      	ldr	r3, [pc, #604]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f40:	4b94      	ldr	r3, [pc, #592]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80e4 	beq.w	8003120 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d007      	beq.n	8002f6e <HAL_RCC_OscConfig+0x4a>
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	2b0c      	cmp	r3, #12
 8002f62:	f040 808b 	bne.w	800307c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	f040 8087 	bne.w	800307c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f6e:	4b89      	ldr	r3, [pc, #548]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d005      	beq.n	8002f86 <HAL_RCC_OscConfig+0x62>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e3a2      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1a      	ldr	r2, [r3, #32]
 8002f8a:	4b82      	ldr	r3, [pc, #520]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d004      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x7c>
 8002f96:	4b7f      	ldr	r3, [pc, #508]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f9e:	e005      	b.n	8002fac <HAL_RCC_OscConfig+0x88>
 8002fa0:	4b7c      	ldr	r3, [pc, #496]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fa6:	091b      	lsrs	r3, r3, #4
 8002fa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d223      	bcs.n	8002ff8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a1b      	ldr	r3, [r3, #32]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f000 fd55 	bl	8003a64 <RCC_SetFlashLatencyFromMSIRange>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e383      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fc4:	4b73      	ldr	r3, [pc, #460]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a72      	ldr	r2, [pc, #456]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fca:	f043 0308 	orr.w	r3, r3, #8
 8002fce:	6013      	str	r3, [r2, #0]
 8002fd0:	4b70      	ldr	r3, [pc, #448]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	496d      	ldr	r1, [pc, #436]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fe2:	4b6c      	ldr	r3, [pc, #432]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	021b      	lsls	r3, r3, #8
 8002ff0:	4968      	ldr	r1, [pc, #416]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	604b      	str	r3, [r1, #4]
 8002ff6:	e025      	b.n	8003044 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ff8:	4b66      	ldr	r3, [pc, #408]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a65      	ldr	r2, [pc, #404]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8002ffe:	f043 0308 	orr.w	r3, r3, #8
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	4b63      	ldr	r3, [pc, #396]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	4960      	ldr	r1, [pc, #384]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003012:	4313      	orrs	r3, r2
 8003014:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003016:	4b5f      	ldr	r3, [pc, #380]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	495b      	ldr	r1, [pc, #364]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003026:	4313      	orrs	r3, r2
 8003028:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d109      	bne.n	8003044 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 fd15 	bl	8003a64 <RCC_SetFlashLatencyFromMSIRange>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e343      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003044:	f000 fc4a 	bl	80038dc <HAL_RCC_GetSysClockFreq>
 8003048:	4602      	mov	r2, r0
 800304a:	4b52      	ldr	r3, [pc, #328]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	091b      	lsrs	r3, r3, #4
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	4950      	ldr	r1, [pc, #320]	@ (8003198 <HAL_RCC_OscConfig+0x274>)
 8003056:	5ccb      	ldrb	r3, [r1, r3]
 8003058:	f003 031f 	and.w	r3, r3, #31
 800305c:	fa22 f303 	lsr.w	r3, r2, r3
 8003060:	4a4e      	ldr	r2, [pc, #312]	@ (800319c <HAL_RCC_OscConfig+0x278>)
 8003062:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003064:	4b4e      	ldr	r3, [pc, #312]	@ (80031a0 <HAL_RCC_OscConfig+0x27c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff f951 	bl	8002310 <HAL_InitTick>
 800306e:	4603      	mov	r3, r0
 8003070:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003072:	7bfb      	ldrb	r3, [r7, #15]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d052      	beq.n	800311e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	e327      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d032      	beq.n	80030ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003084:	4b43      	ldr	r3, [pc, #268]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a42      	ldr	r2, [pc, #264]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003090:	f7ff f98e 	bl	80023b0 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003098:	f7ff f98a 	bl	80023b0 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e310      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030b6:	4b37      	ldr	r3, [pc, #220]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a36      	ldr	r2, [pc, #216]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030bc:	f043 0308 	orr.w	r3, r3, #8
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4b34      	ldr	r3, [pc, #208]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	4931      	ldr	r1, [pc, #196]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	492c      	ldr	r1, [pc, #176]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
 80030e8:	e01a      	b.n	8003120 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a29      	ldr	r2, [pc, #164]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 80030f0:	f023 0301 	bic.w	r3, r3, #1
 80030f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030f6:	f7ff f95b 	bl	80023b0 <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030fe:	f7ff f957 	bl	80023b0 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e2dd      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003110:	4b20      	ldr	r3, [pc, #128]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1f0      	bne.n	80030fe <HAL_RCC_OscConfig+0x1da>
 800311c:	e000      	b.n	8003120 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800311e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	d074      	beq.n	8003216 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	2b08      	cmp	r3, #8
 8003130:	d005      	beq.n	800313e <HAL_RCC_OscConfig+0x21a>
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	2b0c      	cmp	r3, #12
 8003136:	d10e      	bne.n	8003156 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d10b      	bne.n	8003156 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800313e:	4b15      	ldr	r3, [pc, #84]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d064      	beq.n	8003214 <HAL_RCC_OscConfig+0x2f0>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d160      	bne.n	8003214 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e2ba      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800315e:	d106      	bne.n	800316e <HAL_RCC_OscConfig+0x24a>
 8003160:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a0b      	ldr	r2, [pc, #44]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003166:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800316a:	6013      	str	r3, [r2, #0]
 800316c:	e026      	b.n	80031bc <HAL_RCC_OscConfig+0x298>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003176:	d115      	bne.n	80031a4 <HAL_RCC_OscConfig+0x280>
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 800317e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a02      	ldr	r2, [pc, #8]	@ (8003194 <HAL_RCC_OscConfig+0x270>)
 800318a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	e014      	b.n	80031bc <HAL_RCC_OscConfig+0x298>
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	080127b8 	.word	0x080127b8
 800319c:	20000200 	.word	0x20000200
 80031a0:	20000204 	.word	0x20000204
 80031a4:	4ba0      	ldr	r3, [pc, #640]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a9f      	ldr	r2, [pc, #636]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80031aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	4b9d      	ldr	r3, [pc, #628]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a9c      	ldr	r2, [pc, #624]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80031b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d013      	beq.n	80031ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c4:	f7ff f8f4 	bl	80023b0 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031cc:	f7ff f8f0 	bl	80023b0 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	@ 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e276      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031de:	4b92      	ldr	r3, [pc, #584]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x2a8>
 80031ea:	e014      	b.n	8003216 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7ff f8e0 	bl	80023b0 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f4:	f7ff f8dc 	bl	80023b0 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b64      	cmp	r3, #100	@ 0x64
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e262      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003206:	4b88      	ldr	r3, [pc, #544]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x2d0>
 8003212:	e000      	b.n	8003216 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d060      	beq.n	80032e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b04      	cmp	r3, #4
 8003226:	d005      	beq.n	8003234 <HAL_RCC_OscConfig+0x310>
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	2b0c      	cmp	r3, #12
 800322c:	d119      	bne.n	8003262 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2b02      	cmp	r3, #2
 8003232:	d116      	bne.n	8003262 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003234:	4b7c      	ldr	r3, [pc, #496]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_RCC_OscConfig+0x328>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e23f      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b76      	ldr	r3, [pc, #472]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	061b      	lsls	r3, r3, #24
 800325a:	4973      	ldr	r1, [pc, #460]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800325c:	4313      	orrs	r3, r2
 800325e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003260:	e040      	b.n	80032e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d023      	beq.n	80032b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800326a:	4b6f      	ldr	r3, [pc, #444]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a6e      	ldr	r2, [pc, #440]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003274:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003276:	f7ff f89b 	bl	80023b0 <HAL_GetTick>
 800327a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800327c:	e008      	b.n	8003290 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800327e:	f7ff f897 	bl	80023b0 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e21d      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003290:	4b65      	ldr	r3, [pc, #404]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0f0      	beq.n	800327e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329c:	4b62      	ldr	r3, [pc, #392]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	061b      	lsls	r3, r3, #24
 80032aa:	495f      	ldr	r1, [pc, #380]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	604b      	str	r3, [r1, #4]
 80032b0:	e018      	b.n	80032e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a5c      	ldr	r2, [pc, #368]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80032b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032be:	f7ff f877 	bl	80023b0 <HAL_GetTick>
 80032c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c6:	f7ff f873 	bl	80023b0 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e1f9      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d8:	4b53      	ldr	r3, [pc, #332]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f0      	bne.n	80032c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d03c      	beq.n	800336a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d01c      	beq.n	8003332 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80032fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032fe:	4a4a      	ldr	r2, [pc, #296]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003308:	f7ff f852 	bl	80023b0 <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800330e:	e008      	b.n	8003322 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003310:	f7ff f84e 	bl	80023b0 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e1d4      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003322:	4b41      	ldr	r3, [pc, #260]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0ef      	beq.n	8003310 <HAL_RCC_OscConfig+0x3ec>
 8003330:	e01b      	b.n	800336a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003332:	4b3d      	ldr	r3, [pc, #244]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003338:	4a3b      	ldr	r2, [pc, #236]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800333a:	f023 0301 	bic.w	r3, r3, #1
 800333e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003342:	f7ff f835 	bl	80023b0 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334a:	f7ff f831 	bl	80023b0 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e1b7      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800335c:	4b32      	ldr	r3, [pc, #200]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800335e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1ef      	bne.n	800334a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 80a6 	beq.w	80034c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003378:	2300      	movs	r3, #0
 800337a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800337c:	4b2a      	ldr	r3, [pc, #168]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800337e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10d      	bne.n	80033a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003388:	4b27      	ldr	r3, [pc, #156]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800338a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338c:	4a26      	ldr	r2, [pc, #152]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800338e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003392:	6593      	str	r3, [r2, #88]	@ 0x58
 8003394:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a0:	2301      	movs	r3, #1
 80033a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a4:	4b21      	ldr	r3, [pc, #132]	@ (800342c <HAL_RCC_OscConfig+0x508>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d118      	bne.n	80033e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b0:	4b1e      	ldr	r3, [pc, #120]	@ (800342c <HAL_RCC_OscConfig+0x508>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a1d      	ldr	r2, [pc, #116]	@ (800342c <HAL_RCC_OscConfig+0x508>)
 80033b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033bc:	f7fe fff8 	bl	80023b0 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c4:	f7fe fff4 	bl	80023b0 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e17a      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d6:	4b15      	ldr	r3, [pc, #84]	@ (800342c <HAL_RCC_OscConfig+0x508>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d108      	bne.n	80033fc <HAL_RCC_OscConfig+0x4d8>
 80033ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80033ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033fa:	e029      	b.n	8003450 <HAL_RCC_OscConfig+0x52c>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	2b05      	cmp	r3, #5
 8003402:	d115      	bne.n	8003430 <HAL_RCC_OscConfig+0x50c>
 8003404:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340a:	4a07      	ldr	r2, [pc, #28]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800340c:	f043 0304 	orr.w	r3, r3, #4
 8003410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003414:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341a:	4a03      	ldr	r2, [pc, #12]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003424:	e014      	b.n	8003450 <HAL_RCC_OscConfig+0x52c>
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	40007000 	.word	0x40007000
 8003430:	4b9c      	ldr	r3, [pc, #624]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003436:	4a9b      	ldr	r2, [pc, #620]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003438:	f023 0301 	bic.w	r3, r3, #1
 800343c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003440:	4b98      	ldr	r3, [pc, #608]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003446:	4a97      	ldr	r2, [pc, #604]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003448:	f023 0304 	bic.w	r3, r3, #4
 800344c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d016      	beq.n	8003486 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003458:	f7fe ffaa 	bl	80023b0 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800345e:	e00a      	b.n	8003476 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003460:	f7fe ffa6 	bl	80023b0 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e12a      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003476:	4b8b      	ldr	r3, [pc, #556]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003478:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0ed      	beq.n	8003460 <HAL_RCC_OscConfig+0x53c>
 8003484:	e015      	b.n	80034b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003486:	f7fe ff93 	bl	80023b0 <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800348c:	e00a      	b.n	80034a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800348e:	f7fe ff8f 	bl	80023b0 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349c:	4293      	cmp	r3, r2
 800349e:	d901      	bls.n	80034a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e113      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034a4:	4b7f      	ldr	r3, [pc, #508]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80034a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1ed      	bne.n	800348e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034b2:	7ffb      	ldrb	r3, [r7, #31]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d105      	bne.n	80034c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b8:	4b7a      	ldr	r3, [pc, #488]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80034ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034bc:	4a79      	ldr	r2, [pc, #484]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80034be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80fe 	beq.w	80036ca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	f040 80d0 	bne.w	8003678 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034d8:	4b72      	ldr	r3, [pc, #456]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f003 0203 	and.w	r2, r3, #3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d130      	bne.n	800354e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	3b01      	subs	r3, #1
 80034f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d127      	bne.n	800354e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003508:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800350a:	429a      	cmp	r2, r3
 800350c:	d11f      	bne.n	800354e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003518:	2a07      	cmp	r2, #7
 800351a:	bf14      	ite	ne
 800351c:	2201      	movne	r2, #1
 800351e:	2200      	moveq	r2, #0
 8003520:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003522:	4293      	cmp	r3, r2
 8003524:	d113      	bne.n	800354e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003530:	085b      	lsrs	r3, r3, #1
 8003532:	3b01      	subs	r3, #1
 8003534:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003536:	429a      	cmp	r2, r3
 8003538:	d109      	bne.n	800354e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	085b      	lsrs	r3, r3, #1
 8003546:	3b01      	subs	r3, #1
 8003548:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800354a:	429a      	cmp	r2, r3
 800354c:	d06e      	beq.n	800362c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	2b0c      	cmp	r3, #12
 8003552:	d069      	beq.n	8003628 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003554:	4b53      	ldr	r3, [pc, #332]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d105      	bne.n	800356c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003560:	4b50      	ldr	r3, [pc, #320]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e0ad      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003570:	4b4c      	ldr	r3, [pc, #304]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a4b      	ldr	r2, [pc, #300]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003576:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800357a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800357c:	f7fe ff18 	bl	80023b0 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003584:	f7fe ff14 	bl	80023b0 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e09a      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003596:	4b43      	ldr	r3, [pc, #268]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f0      	bne.n	8003584 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035a2:	4b40      	ldr	r3, [pc, #256]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	4b40      	ldr	r3, [pc, #256]	@ (80036a8 <HAL_RCC_OscConfig+0x784>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80035b2:	3a01      	subs	r2, #1
 80035b4:	0112      	lsls	r2, r2, #4
 80035b6:	4311      	orrs	r1, r2
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035bc:	0212      	lsls	r2, r2, #8
 80035be:	4311      	orrs	r1, r2
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80035c4:	0852      	lsrs	r2, r2, #1
 80035c6:	3a01      	subs	r2, #1
 80035c8:	0552      	lsls	r2, r2, #21
 80035ca:	4311      	orrs	r1, r2
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80035d0:	0852      	lsrs	r2, r2, #1
 80035d2:	3a01      	subs	r2, #1
 80035d4:	0652      	lsls	r2, r2, #25
 80035d6:	4311      	orrs	r1, r2
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035dc:	0912      	lsrs	r2, r2, #4
 80035de:	0452      	lsls	r2, r2, #17
 80035e0:	430a      	orrs	r2, r1
 80035e2:	4930      	ldr	r1, [pc, #192]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035e8:	4b2e      	ldr	r3, [pc, #184]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2d      	ldr	r2, [pc, #180]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035f4:	4b2b      	ldr	r3, [pc, #172]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a2a      	ldr	r2, [pc, #168]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 80035fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003600:	f7fe fed6 	bl	80023b0 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003608:	f7fe fed2 	bl	80023b0 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e058      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800361a:	4b22      	ldr	r3, [pc, #136]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003626:	e050      	b.n	80036ca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e04f      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800362c:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d148      	bne.n	80036ca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003638:	4b1a      	ldr	r3, [pc, #104]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a19      	ldr	r2, [pc, #100]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800363e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003642:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003644:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	4a16      	ldr	r2, [pc, #88]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800364a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800364e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003650:	f7fe feae 	bl	80023b0 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003658:	f7fe feaa 	bl	80023b0 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e030      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800366a:	4b0e      	ldr	r3, [pc, #56]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0f0      	beq.n	8003658 <HAL_RCC_OscConfig+0x734>
 8003676:	e028      	b.n	80036ca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	2b0c      	cmp	r3, #12
 800367c:	d023      	beq.n	80036c6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800367e:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a08      	ldr	r2, [pc, #32]	@ (80036a4 <HAL_RCC_OscConfig+0x780>)
 8003684:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368a:	f7fe fe91 	bl	80023b0 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003690:	e00c      	b.n	80036ac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003692:	f7fe fe8d 	bl	80023b0 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d905      	bls.n	80036ac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e013      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
 80036a4:	40021000 	.word	0x40021000
 80036a8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ac:	4b09      	ldr	r3, [pc, #36]	@ (80036d4 <HAL_RCC_OscConfig+0x7b0>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1ec      	bne.n	8003692 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036b8:	4b06      	ldr	r3, [pc, #24]	@ (80036d4 <HAL_RCC_OscConfig+0x7b0>)
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	4905      	ldr	r1, [pc, #20]	@ (80036d4 <HAL_RCC_OscConfig+0x7b0>)
 80036be:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <HAL_RCC_OscConfig+0x7b4>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	60cb      	str	r3, [r1, #12]
 80036c4:	e001      	b.n	80036ca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3720      	adds	r7, #32
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40021000 	.word	0x40021000
 80036d8:	feeefffc 	.word	0xfeeefffc

080036dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0e7      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036f0:	4b75      	ldr	r3, [pc, #468]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d910      	bls.n	8003720 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fe:	4b72      	ldr	r3, [pc, #456]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 0207 	bic.w	r2, r3, #7
 8003706:	4970      	ldr	r1, [pc, #448]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	4313      	orrs	r3, r2
 800370c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800370e:	4b6e      	ldr	r3, [pc, #440]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d001      	beq.n	8003720 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0cf      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d010      	beq.n	800374e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	4b66      	ldr	r3, [pc, #408]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003738:	429a      	cmp	r2, r3
 800373a:	d908      	bls.n	800374e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800373c:	4b63      	ldr	r3, [pc, #396]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4960      	ldr	r1, [pc, #384]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800374a:	4313      	orrs	r3, r2
 800374c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d04c      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	2b03      	cmp	r3, #3
 8003760:	d107      	bne.n	8003772 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003762:	4b5a      	ldr	r3, [pc, #360]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d121      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e0a6      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	2b02      	cmp	r3, #2
 8003778:	d107      	bne.n	800378a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800377a:	4b54      	ldr	r3, [pc, #336]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d115      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e09a      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d107      	bne.n	80037a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003792:	4b4e      	ldr	r3, [pc, #312]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d109      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e08e      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037a2:	4b4a      	ldr	r3, [pc, #296]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e086      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037b2:	4b46      	ldr	r3, [pc, #280]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f023 0203 	bic.w	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4943      	ldr	r1, [pc, #268]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c4:	f7fe fdf4 	bl	80023b0 <HAL_GetTick>
 80037c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ca:	e00a      	b.n	80037e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037cc:	f7fe fdf0 	bl	80023b0 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037da:	4293      	cmp	r3, r2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e06e      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e2:	4b3a      	ldr	r3, [pc, #232]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 020c 	and.w	r2, r3, #12
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d1eb      	bne.n	80037cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d010      	beq.n	8003822 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	4b31      	ldr	r3, [pc, #196]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800380c:	429a      	cmp	r2, r3
 800380e:	d208      	bcs.n	8003822 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003810:	4b2e      	ldr	r3, [pc, #184]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	492b      	ldr	r1, [pc, #172]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800381e:	4313      	orrs	r3, r2
 8003820:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003822:	4b29      	ldr	r3, [pc, #164]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d210      	bcs.n	8003852 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003830:	4b25      	ldr	r3, [pc, #148]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 0207 	bic.w	r2, r3, #7
 8003838:	4923      	ldr	r1, [pc, #140]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	4313      	orrs	r3, r2
 800383e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003840:	4b21      	ldr	r3, [pc, #132]	@ (80038c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	429a      	cmp	r2, r3
 800384c:	d001      	beq.n	8003852 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e036      	b.n	80038c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b00      	cmp	r3, #0
 800385c:	d008      	beq.n	8003870 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800385e:	4b1b      	ldr	r3, [pc, #108]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	4918      	ldr	r1, [pc, #96]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800386c:	4313      	orrs	r3, r2
 800386e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0308 	and.w	r3, r3, #8
 8003878:	2b00      	cmp	r3, #0
 800387a:	d009      	beq.n	8003890 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800387c:	4b13      	ldr	r3, [pc, #76]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	4910      	ldr	r1, [pc, #64]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 800388c:	4313      	orrs	r3, r2
 800388e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003890:	f000 f824 	bl	80038dc <HAL_RCC_GetSysClockFreq>
 8003894:	4602      	mov	r2, r0
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <HAL_RCC_ClockConfig+0x1f0>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	091b      	lsrs	r3, r3, #4
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	490b      	ldr	r1, [pc, #44]	@ (80038d0 <HAL_RCC_ClockConfig+0x1f4>)
 80038a2:	5ccb      	ldrb	r3, [r1, r3]
 80038a4:	f003 031f 	and.w	r3, r3, #31
 80038a8:	fa22 f303 	lsr.w	r3, r2, r3
 80038ac:	4a09      	ldr	r2, [pc, #36]	@ (80038d4 <HAL_RCC_ClockConfig+0x1f8>)
 80038ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038b0:	4b09      	ldr	r3, [pc, #36]	@ (80038d8 <HAL_RCC_ClockConfig+0x1fc>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe fd2b 	bl	8002310 <HAL_InitTick>
 80038ba:	4603      	mov	r3, r0
 80038bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80038be:	7afb      	ldrb	r3, [r7, #11]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40022000 	.word	0x40022000
 80038cc:	40021000 	.word	0x40021000
 80038d0:	080127b8 	.word	0x080127b8
 80038d4:	20000200 	.word	0x20000200
 80038d8:	20000204 	.word	0x20000204

080038dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	b089      	sub	sp, #36	@ 0x24
 80038e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	61fb      	str	r3, [r7, #28]
 80038e6:	2300      	movs	r3, #0
 80038e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038ea:	4b3e      	ldr	r3, [pc, #248]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 030c 	and.w	r3, r3, #12
 80038f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038f4:	4b3b      	ldr	r3, [pc, #236]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d005      	beq.n	8003910 <HAL_RCC_GetSysClockFreq+0x34>
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	2b0c      	cmp	r3, #12
 8003908:	d121      	bne.n	800394e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d11e      	bne.n	800394e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003910:	4b34      	ldr	r3, [pc, #208]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0308 	and.w	r3, r3, #8
 8003918:	2b00      	cmp	r3, #0
 800391a:	d107      	bne.n	800392c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800391c:	4b31      	ldr	r3, [pc, #196]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800391e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	f003 030f 	and.w	r3, r3, #15
 8003928:	61fb      	str	r3, [r7, #28]
 800392a:	e005      	b.n	8003938 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800392c:	4b2d      	ldr	r3, [pc, #180]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	091b      	lsrs	r3, r3, #4
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003938:	4a2b      	ldr	r2, [pc, #172]	@ (80039e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003940:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10d      	bne.n	8003964 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800394c:	e00a      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b04      	cmp	r3, #4
 8003952:	d102      	bne.n	800395a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003954:	4b25      	ldr	r3, [pc, #148]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003956:	61bb      	str	r3, [r7, #24]
 8003958:	e004      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	2b08      	cmp	r3, #8
 800395e:	d101      	bne.n	8003964 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003960:	4b23      	ldr	r3, [pc, #140]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003962:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	2b0c      	cmp	r3, #12
 8003968:	d134      	bne.n	80039d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800396a:	4b1e      	ldr	r3, [pc, #120]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d003      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0xa6>
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b03      	cmp	r3, #3
 800397e:	d003      	beq.n	8003988 <HAL_RCC_GetSysClockFreq+0xac>
 8003980:	e005      	b.n	800398e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003982:	4b1a      	ldr	r3, [pc, #104]	@ (80039ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003984:	617b      	str	r3, [r7, #20]
      break;
 8003986:	e005      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003988:	4b19      	ldr	r3, [pc, #100]	@ (80039f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800398a:	617b      	str	r3, [r7, #20]
      break;
 800398c:	e002      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	617b      	str	r3, [r7, #20]
      break;
 8003992:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003994:	4b13      	ldr	r3, [pc, #76]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	091b      	lsrs	r3, r3, #4
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	3301      	adds	r3, #1
 80039a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039a2:	4b10      	ldr	r3, [pc, #64]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	0a1b      	lsrs	r3, r3, #8
 80039a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	fb03 f202 	mul.w	r2, r3, r2
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039ba:	4b0a      	ldr	r3, [pc, #40]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	0e5b      	lsrs	r3, r3, #25
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	3301      	adds	r3, #1
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039d4:	69bb      	ldr	r3, [r7, #24]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3724      	adds	r7, #36	@ 0x24
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40021000 	.word	0x40021000
 80039e8:	080127d0 	.word	0x080127d0
 80039ec:	00f42400 	.word	0x00f42400
 80039f0:	007a1200 	.word	0x007a1200

080039f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f8:	4b03      	ldr	r3, [pc, #12]	@ (8003a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80039fa:	681b      	ldr	r3, [r3, #0]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	20000200 	.word	0x20000200

08003a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a10:	f7ff fff0 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a14:	4602      	mov	r2, r0
 8003a16:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	0a1b      	lsrs	r3, r3, #8
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a22:	5ccb      	ldrb	r3, [r1, r3]
 8003a24:	f003 031f 	and.w	r3, r3, #31
 8003a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40021000 	.word	0x40021000
 8003a34:	080127c8 	.word	0x080127c8

08003a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a3c:	f7ff ffda 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a40:	4602      	mov	r2, r0
 8003a42:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	0adb      	lsrs	r3, r3, #11
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	4904      	ldr	r1, [pc, #16]	@ (8003a60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a4e:	5ccb      	ldrb	r3, [r1, r3]
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	080127c8 	.word	0x080127c8

08003a64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a70:	4b2a      	ldr	r3, [pc, #168]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d003      	beq.n	8003a84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a7c:	f7ff f9ee 	bl	8002e5c <HAL_PWREx_GetVoltageRange>
 8003a80:	6178      	str	r0, [r7, #20]
 8003a82:	e014      	b.n	8003aae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a84:	4b25      	ldr	r3, [pc, #148]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	4a24      	ldr	r2, [pc, #144]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a90:	4b22      	ldr	r3, [pc, #136]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a9c:	f7ff f9de 	bl	8002e5c <HAL_PWREx_GetVoltageRange>
 8003aa0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ab4:	d10b      	bne.n	8003ace <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b80      	cmp	r3, #128	@ 0x80
 8003aba:	d919      	bls.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ac0:	d902      	bls.n	8003ac8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	e013      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ac8:	2301      	movs	r3, #1
 8003aca:	613b      	str	r3, [r7, #16]
 8003acc:	e010      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2b80      	cmp	r3, #128	@ 0x80
 8003ad2:	d902      	bls.n	8003ada <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	e00a      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b80      	cmp	r3, #128	@ 0x80
 8003ade:	d102      	bne.n	8003ae6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	e004      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b70      	cmp	r3, #112	@ 0x70
 8003aea:	d101      	bne.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003aec:	2301      	movs	r3, #1
 8003aee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003af0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f023 0207 	bic.w	r2, r3, #7
 8003af8:	4909      	ldr	r1, [pc, #36]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b00:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0307 	and.w	r3, r3, #7
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d001      	beq.n	8003b12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	40022000 	.word	0x40022000

08003b24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b30:	2300      	movs	r3, #0
 8003b32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d041      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b48:	d02a      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b4a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b4e:	d824      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b54:	d008      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b5a:	d81e      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00a      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b64:	d010      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b66:	e018      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b68:	4b86      	ldr	r3, [pc, #536]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a85      	ldr	r2, [pc, #532]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b74:	e015      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 fabb 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 8003b82:	4603      	mov	r3, r0
 8003b84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b86:	e00c      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3320      	adds	r3, #32
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f000 fba6 	bl	80042e0 <RCCEx_PLLSAI2_Config>
 8003b94:	4603      	mov	r3, r0
 8003b96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b98:	e003      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	74fb      	strb	r3, [r7, #19]
      break;
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ba0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ba2:	7cfb      	ldrb	r3, [r7, #19]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10b      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ba8:	4b76      	ldr	r3, [pc, #472]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bb6:	4973      	ldr	r1, [pc, #460]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003bbe:	e001      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc0:	7cfb      	ldrb	r3, [r7, #19]
 8003bc2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d041      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bd4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bd8:	d02a      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003bda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bde:	d824      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003be4:	d008      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bea:	d81e      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bf0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bf4:	d010      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bf6:	e018      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bf8:	4b62      	ldr	r3, [pc, #392]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	4a61      	ldr	r2, [pc, #388]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c02:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c04:	e015      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3304      	adds	r3, #4
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 fa73 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c16:	e00c      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3320      	adds	r3, #32
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 fb5e 	bl	80042e0 <RCCEx_PLLSAI2_Config>
 8003c24:	4603      	mov	r3, r0
 8003c26:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c28:	e003      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c2e:	e000      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c38:	4b52      	ldr	r3, [pc, #328]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c3e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c46:	494f      	ldr	r1, [pc, #316]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c4e:	e001      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	7cfb      	ldrb	r3, [r7, #19]
 8003c52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 80a0 	beq.w	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c62:	2300      	movs	r3, #0
 8003c64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c66:	4b47      	ldr	r3, [pc, #284]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c72:	2301      	movs	r3, #1
 8003c74:	e000      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c76:	2300      	movs	r3, #0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00d      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7c:	4b41      	ldr	r3, [pc, #260]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c80:	4a40      	ldr	r2, [pc, #256]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c88:	4b3e      	ldr	r3, [pc, #248]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c90:	60bb      	str	r3, [r7, #8]
 8003c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c94:	2301      	movs	r3, #1
 8003c96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c98:	4b3b      	ldr	r3, [pc, #236]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ca4:	f7fe fb84 	bl	80023b0 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003caa:	e009      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cac:	f7fe fb80 	bl	80023b0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d902      	bls.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	74fb      	strb	r3, [r7, #19]
        break;
 8003cbe:	e005      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cc0:	4b31      	ldr	r3, [pc, #196]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0ef      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d15c      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cdc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01f      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d019      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cf0:	4b24      	ldr	r3, [pc, #144]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cfc:	4b21      	ldr	r3, [pc, #132]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d02:	4a20      	ldr	r2, [pc, #128]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d12:	4a1c      	ldr	r2, [pc, #112]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d1c:	4a19      	ldr	r2, [pc, #100]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d016      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2e:	f7fe fb3f 	bl	80023b0 <HAL_GetTick>
 8003d32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d34:	e00b      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d36:	f7fe fb3b 	bl	80023b0 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d902      	bls.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	74fb      	strb	r3, [r7, #19]
            break;
 8003d4c:	e006      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0ec      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d5c:	7cfb      	ldrb	r3, [r7, #19]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10c      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d62:	4b08      	ldr	r3, [pc, #32]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d72:	4904      	ldr	r1, [pc, #16]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d7a:	e009      	b.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d7c:	7cfb      	ldrb	r3, [r7, #19]
 8003d7e:	74bb      	strb	r3, [r7, #18]
 8003d80:	e006      	b.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d8c:	7cfb      	ldrb	r3, [r7, #19]
 8003d8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d90:	7c7b      	ldrb	r3, [r7, #17]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d105      	bne.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d96:	4b9e      	ldr	r3, [pc, #632]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9a:	4a9d      	ldr	r2, [pc, #628]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dae:	4b98      	ldr	r3, [pc, #608]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db4:	f023 0203 	bic.w	r2, r3, #3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbc:	4994      	ldr	r1, [pc, #592]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00a      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dd0:	4b8f      	ldr	r3, [pc, #572]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd6:	f023 020c 	bic.w	r2, r3, #12
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dde:	498c      	ldr	r1, [pc, #560]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003df2:	4b87      	ldr	r3, [pc, #540]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e00:	4983      	ldr	r1, [pc, #524]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e14:	4b7e      	ldr	r3, [pc, #504]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	497b      	ldr	r1, [pc, #492]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e36:	4b76      	ldr	r3, [pc, #472]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e44:	4972      	ldr	r1, [pc, #456]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00a      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e58:	4b6d      	ldr	r3, [pc, #436]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e66:	496a      	ldr	r1, [pc, #424]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00a      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e7a:	4b65      	ldr	r3, [pc, #404]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e88:	4961      	ldr	r1, [pc, #388]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00a      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eaa:	4959      	ldr	r1, [pc, #356]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ebe:	4b54      	ldr	r3, [pc, #336]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ecc:	4950      	ldr	r1, [pc, #320]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00a      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ee0:	4b4b      	ldr	r3, [pc, #300]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	4948      	ldr	r1, [pc, #288]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00a      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f02:	4b43      	ldr	r3, [pc, #268]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f10:	493f      	ldr	r1, [pc, #252]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d028      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f24:	4b3a      	ldr	r3, [pc, #232]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f32:	4937      	ldr	r1, [pc, #220]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f42:	d106      	bne.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f44:	4b32      	ldr	r3, [pc, #200]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	4a31      	ldr	r2, [pc, #196]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f4e:	60d3      	str	r3, [r2, #12]
 8003f50:	e011      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f5a:	d10c      	bne.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	2101      	movs	r1, #1
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f8c8 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f72:	7cfb      	ldrb	r3, [r7, #19]
 8003f74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d028      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f82:	4b23      	ldr	r3, [pc, #140]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f90:	491f      	ldr	r1, [pc, #124]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fa0:	d106      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4a1a      	ldr	r2, [pc, #104]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fac:	60d3      	str	r3, [r2, #12]
 8003fae:	e011      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 f899 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fca:	7cfb      	ldrb	r3, [r7, #19]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003fd0:	7cfb      	ldrb	r3, [r7, #19]
 8003fd2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d02b      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fee:	4908      	ldr	r1, [pc, #32]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ffe:	d109      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004000:	4b03      	ldr	r3, [pc, #12]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	4a02      	ldr	r2, [pc, #8]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800400a:	60d3      	str	r3, [r2, #12]
 800400c:	e014      	b.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800400e:	bf00      	nop
 8004010:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004018:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800401c:	d10c      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	3304      	adds	r3, #4
 8004022:	2101      	movs	r1, #1
 8004024:	4618      	mov	r0, r3
 8004026:	f000 f867 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 800402a:	4603      	mov	r3, r0
 800402c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800402e:	7cfb      	ldrb	r3, [r7, #19]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004034:	7cfb      	ldrb	r3, [r7, #19]
 8004036:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d02f      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004044:	4b2b      	ldr	r3, [pc, #172]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004052:	4928      	ldr	r1, [pc, #160]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004054:	4313      	orrs	r3, r2
 8004056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800405e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004062:	d10d      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	3304      	adds	r3, #4
 8004068:	2102      	movs	r1, #2
 800406a:	4618      	mov	r0, r3
 800406c:	f000 f844 	bl	80040f8 <RCCEx_PLLSAI1_Config>
 8004070:	4603      	mov	r3, r0
 8004072:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004074:	7cfb      	ldrb	r3, [r7, #19]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d014      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800407a:	7cfb      	ldrb	r3, [r7, #19]
 800407c:	74bb      	strb	r3, [r7, #18]
 800407e:	e011      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004088:	d10c      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	3320      	adds	r3, #32
 800408e:	2102      	movs	r1, #2
 8004090:	4618      	mov	r0, r3
 8004092:	f000 f925 	bl	80042e0 <RCCEx_PLLSAI2_Config>
 8004096:	4603      	mov	r3, r0
 8004098:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800409a:	7cfb      	ldrb	r3, [r7, #19]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040a0:	7cfb      	ldrb	r3, [r7, #19]
 80040a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00a      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040b0:	4b10      	ldr	r3, [pc, #64]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040be:	490d      	ldr	r1, [pc, #52]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040d2:	4b08      	ldr	r3, [pc, #32]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040e2:	4904      	ldr	r1, [pc, #16]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40021000 	.word	0x40021000

080040f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004106:	4b75      	ldr	r3, [pc, #468]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d018      	beq.n	8004144 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004112:	4b72      	ldr	r3, [pc, #456]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f003 0203 	and.w	r2, r3, #3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d10d      	bne.n	800413e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
       ||
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800412a:	4b6c      	ldr	r3, [pc, #432]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	091b      	lsrs	r3, r3, #4
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
       ||
 800413a:	429a      	cmp	r2, r3
 800413c:	d047      	beq.n	80041ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	73fb      	strb	r3, [r7, #15]
 8004142:	e044      	b.n	80041ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d018      	beq.n	800417e <RCCEx_PLLSAI1_Config+0x86>
 800414c:	2b03      	cmp	r3, #3
 800414e:	d825      	bhi.n	800419c <RCCEx_PLLSAI1_Config+0xa4>
 8004150:	2b01      	cmp	r3, #1
 8004152:	d002      	beq.n	800415a <RCCEx_PLLSAI1_Config+0x62>
 8004154:	2b02      	cmp	r3, #2
 8004156:	d009      	beq.n	800416c <RCCEx_PLLSAI1_Config+0x74>
 8004158:	e020      	b.n	800419c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800415a:	4b60      	ldr	r3, [pc, #384]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d11d      	bne.n	80041a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800416a:	e01a      	b.n	80041a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800416c:	4b5b      	ldr	r3, [pc, #364]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004174:	2b00      	cmp	r3, #0
 8004176:	d116      	bne.n	80041a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417c:	e013      	b.n	80041a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800417e:	4b57      	ldr	r3, [pc, #348]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10f      	bne.n	80041aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800418a:	4b54      	ldr	r3, [pc, #336]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800419a:	e006      	b.n	80041aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	73fb      	strb	r3, [r7, #15]
      break;
 80041a0:	e004      	b.n	80041ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041a2:	bf00      	nop
 80041a4:	e002      	b.n	80041ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041a6:	bf00      	nop
 80041a8:	e000      	b.n	80041ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80041ac:	7bfb      	ldrb	r3, [r7, #15]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10d      	bne.n	80041ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041b2:	4b4a      	ldr	r3, [pc, #296]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	430b      	orrs	r3, r1
 80041c8:	4944      	ldr	r1, [pc, #272]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d17d      	bne.n	80042d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041d4:	4b41      	ldr	r3, [pc, #260]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a40      	ldr	r2, [pc, #256]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041e0:	f7fe f8e6 	bl	80023b0 <HAL_GetTick>
 80041e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041e6:	e009      	b.n	80041fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041e8:	f7fe f8e2 	bl	80023b0 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d902      	bls.n	80041fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	73fb      	strb	r3, [r7, #15]
        break;
 80041fa:	e005      	b.n	8004208 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041fc:	4b37      	ldr	r3, [pc, #220]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1ef      	bne.n	80041e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004208:	7bfb      	ldrb	r3, [r7, #15]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d160      	bne.n	80042d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d111      	bne.n	8004238 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004214:	4b31      	ldr	r3, [pc, #196]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800421c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6892      	ldr	r2, [r2, #8]
 8004224:	0211      	lsls	r1, r2, #8
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	68d2      	ldr	r2, [r2, #12]
 800422a:	0912      	lsrs	r2, r2, #4
 800422c:	0452      	lsls	r2, r2, #17
 800422e:	430a      	orrs	r2, r1
 8004230:	492a      	ldr	r1, [pc, #168]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004232:	4313      	orrs	r3, r2
 8004234:	610b      	str	r3, [r1, #16]
 8004236:	e027      	b.n	8004288 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d112      	bne.n	8004264 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800423e:	4b27      	ldr	r3, [pc, #156]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004246:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6892      	ldr	r2, [r2, #8]
 800424e:	0211      	lsls	r1, r2, #8
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6912      	ldr	r2, [r2, #16]
 8004254:	0852      	lsrs	r2, r2, #1
 8004256:	3a01      	subs	r2, #1
 8004258:	0552      	lsls	r2, r2, #21
 800425a:	430a      	orrs	r2, r1
 800425c:	491f      	ldr	r1, [pc, #124]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800425e:	4313      	orrs	r3, r2
 8004260:	610b      	str	r3, [r1, #16]
 8004262:	e011      	b.n	8004288 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004264:	4b1d      	ldr	r3, [pc, #116]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800426c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6892      	ldr	r2, [r2, #8]
 8004274:	0211      	lsls	r1, r2, #8
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	6952      	ldr	r2, [r2, #20]
 800427a:	0852      	lsrs	r2, r2, #1
 800427c:	3a01      	subs	r2, #1
 800427e:	0652      	lsls	r2, r2, #25
 8004280:	430a      	orrs	r2, r1
 8004282:	4916      	ldr	r1, [pc, #88]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004284:	4313      	orrs	r3, r2
 8004286:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004288:	4b14      	ldr	r3, [pc, #80]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a13      	ldr	r2, [pc, #76]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800428e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004292:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004294:	f7fe f88c 	bl	80023b0 <HAL_GetTick>
 8004298:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800429a:	e009      	b.n	80042b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800429c:	f7fe f888 	bl	80023b0 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d902      	bls.n	80042b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	73fb      	strb	r3, [r7, #15]
          break;
 80042ae:	e005      	b.n	80042bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042b0:	4b0a      	ldr	r3, [pc, #40]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0ef      	beq.n	800429c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d106      	bne.n	80042d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042c2:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	4904      	ldr	r1, [pc, #16]	@ (80042dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40021000 	.word	0x40021000

080042e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042ea:	2300      	movs	r3, #0
 80042ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ee:	4b6a      	ldr	r3, [pc, #424]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d018      	beq.n	800432c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042fa:	4b67      	ldr	r3, [pc, #412]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f003 0203 	and.w	r2, r3, #3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	429a      	cmp	r2, r3
 8004308:	d10d      	bne.n	8004326 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
       ||
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004312:	4b61      	ldr	r3, [pc, #388]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	091b      	lsrs	r3, r3, #4
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	1c5a      	adds	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
       ||
 8004322:	429a      	cmp	r2, r3
 8004324:	d047      	beq.n	80043b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	73fb      	strb	r3, [r7, #15]
 800432a:	e044      	b.n	80043b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b03      	cmp	r3, #3
 8004332:	d018      	beq.n	8004366 <RCCEx_PLLSAI2_Config+0x86>
 8004334:	2b03      	cmp	r3, #3
 8004336:	d825      	bhi.n	8004384 <RCCEx_PLLSAI2_Config+0xa4>
 8004338:	2b01      	cmp	r3, #1
 800433a:	d002      	beq.n	8004342 <RCCEx_PLLSAI2_Config+0x62>
 800433c:	2b02      	cmp	r3, #2
 800433e:	d009      	beq.n	8004354 <RCCEx_PLLSAI2_Config+0x74>
 8004340:	e020      	b.n	8004384 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004342:	4b55      	ldr	r3, [pc, #340]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d11d      	bne.n	800438a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004352:	e01a      	b.n	800438a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004354:	4b50      	ldr	r3, [pc, #320]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435c:	2b00      	cmp	r3, #0
 800435e:	d116      	bne.n	800438e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004364:	e013      	b.n	800438e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004366:	4b4c      	ldr	r3, [pc, #304]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10f      	bne.n	8004392 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004372:	4b49      	ldr	r3, [pc, #292]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d109      	bne.n	8004392 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004382:	e006      	b.n	8004392 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
      break;
 8004388:	e004      	b.n	8004394 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800438a:	bf00      	nop
 800438c:	e002      	b.n	8004394 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800438e:	bf00      	nop
 8004390:	e000      	b.n	8004394 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004392:	bf00      	nop
    }

    if(status == HAL_OK)
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10d      	bne.n	80043b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800439a:	4b3f      	ldr	r3, [pc, #252]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6819      	ldr	r1, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	430b      	orrs	r3, r1
 80043b0:	4939      	ldr	r1, [pc, #228]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d167      	bne.n	800448c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043bc:	4b36      	ldr	r3, [pc, #216]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a35      	ldr	r2, [pc, #212]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c8:	f7fd fff2 	bl	80023b0 <HAL_GetTick>
 80043cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043ce:	e009      	b.n	80043e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043d0:	f7fd ffee 	bl	80023b0 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d902      	bls.n	80043e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	73fb      	strb	r3, [r7, #15]
        break;
 80043e2:	e005      	b.n	80043f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043e4:	4b2c      	ldr	r3, [pc, #176]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1ef      	bne.n	80043d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d14a      	bne.n	800448c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d111      	bne.n	8004420 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043fc:	4b26      	ldr	r3, [pc, #152]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6892      	ldr	r2, [r2, #8]
 800440c:	0211      	lsls	r1, r2, #8
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	68d2      	ldr	r2, [r2, #12]
 8004412:	0912      	lsrs	r2, r2, #4
 8004414:	0452      	lsls	r2, r2, #17
 8004416:	430a      	orrs	r2, r1
 8004418:	491f      	ldr	r1, [pc, #124]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 800441a:	4313      	orrs	r3, r2
 800441c:	614b      	str	r3, [r1, #20]
 800441e:	e011      	b.n	8004444 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004420:	4b1d      	ldr	r3, [pc, #116]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004428:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6892      	ldr	r2, [r2, #8]
 8004430:	0211      	lsls	r1, r2, #8
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6912      	ldr	r2, [r2, #16]
 8004436:	0852      	lsrs	r2, r2, #1
 8004438:	3a01      	subs	r2, #1
 800443a:	0652      	lsls	r2, r2, #25
 800443c:	430a      	orrs	r2, r1
 800443e:	4916      	ldr	r1, [pc, #88]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004440:	4313      	orrs	r3, r2
 8004442:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004444:	4b14      	ldr	r3, [pc, #80]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a13      	ldr	r2, [pc, #76]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800444e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004450:	f7fd ffae 	bl	80023b0 <HAL_GetTick>
 8004454:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004456:	e009      	b.n	800446c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004458:	f7fd ffaa 	bl	80023b0 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d902      	bls.n	800446c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	73fb      	strb	r3, [r7, #15]
          break;
 800446a:	e005      	b.n	8004478 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800446c:	4b0a      	ldr	r3, [pc, #40]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0ef      	beq.n	8004458 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004478:	7bfb      	ldrb	r3, [r7, #15]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800447e:	4b06      	ldr	r3, [pc, #24]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	4904      	ldr	r1, [pc, #16]	@ (8004498 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004488:	4313      	orrs	r3, r2
 800448a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800448c:	7bfb      	ldrb	r3, [r7, #15]
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	40021000 	.word	0x40021000

0800449c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e095      	b.n	80045da <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d108      	bne.n	80044c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044be:	d009      	beq.n	80044d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	61da      	str	r2, [r3, #28]
 80044c6:	e005      	b.n	80044d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fd fbec 	bl	8001ccc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800450a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004514:	d902      	bls.n	800451c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004516:	2300      	movs	r3, #0
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	e002      	b.n	8004522 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800451c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004520:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800452a:	d007      	beq.n	800453c <HAL_SPI_Init+0xa0>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004534:	d002      	beq.n	800453c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800454c:	431a      	orrs	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	431a      	orrs	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	69db      	ldr	r3, [r3, #28]
 8004570:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004574:	431a      	orrs	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457e:	ea42 0103 	orr.w	r1, r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004586:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	0c1b      	lsrs	r3, r3, #16
 8004598:	f003 0204 	and.w	r2, r3, #4
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a0:	f003 0310 	and.w	r3, r3, #16
 80045a4:	431a      	orrs	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80045b8:	ea42 0103 	orr.w	r1, r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b088      	sub	sp, #32
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	60f8      	str	r0, [r7, #12]
 80045ea:	60b9      	str	r1, [r7, #8]
 80045ec:	603b      	str	r3, [r7, #0]
 80045ee:	4613      	mov	r3, r2
 80045f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f2:	f7fd fedd 	bl	80023b0 <HAL_GetTick>
 80045f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80045f8:	88fb      	ldrh	r3, [r7, #6]
 80045fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b01      	cmp	r3, #1
 8004606:	d001      	beq.n	800460c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004608:	2302      	movs	r3, #2
 800460a:	e15c      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d002      	beq.n	8004618 <HAL_SPI_Transmit+0x36>
 8004612:	88fb      	ldrh	r3, [r7, #6]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e154      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_SPI_Transmit+0x48>
 8004626:	2302      	movs	r3, #2
 8004628:	e14d      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2203      	movs	r2, #3
 8004636:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	88fa      	ldrh	r2, [r7, #6]
 800464a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	88fa      	ldrh	r2, [r7, #6]
 8004650:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800467c:	d10f      	bne.n	800469e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800468c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800469c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a8:	2b40      	cmp	r3, #64	@ 0x40
 80046aa:	d007      	beq.n	80046bc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046c4:	d952      	bls.n	800476c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <HAL_SPI_Transmit+0xf2>
 80046ce:	8b7b      	ldrh	r3, [r7, #26]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d145      	bne.n	8004760 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d8:	881a      	ldrh	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e4:	1c9a      	adds	r2, r3, #2
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046f8:	e032      	b.n	8004760 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b02      	cmp	r3, #2
 8004706:	d112      	bne.n	800472e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470c:	881a      	ldrh	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	1c9a      	adds	r2, r3, #2
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004722:	b29b      	uxth	r3, r3
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800472c:	e018      	b.n	8004760 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800472e:	f7fd fe3f 	bl	80023b0 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d803      	bhi.n	8004746 <HAL_SPI_Transmit+0x164>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004744:	d102      	bne.n	800474c <HAL_SPI_Transmit+0x16a>
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e0b2      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1c7      	bne.n	80046fa <HAL_SPI_Transmit+0x118>
 800476a:	e083      	b.n	8004874 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <HAL_SPI_Transmit+0x198>
 8004774:	8b7b      	ldrh	r3, [r7, #26]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d177      	bne.n	800486a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477e:	b29b      	uxth	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d912      	bls.n	80047aa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	881a      	ldrh	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004794:	1c9a      	adds	r2, r3, #2
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	3b02      	subs	r3, #2
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047a8:	e05f      	b.n	800486a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	330c      	adds	r3, #12
 80047b4:	7812      	ldrb	r2, [r2, #0]
 80047b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80047d0:	e04b      	b.n	800486a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d12b      	bne.n	8004838 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d912      	bls.n	8004810 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	881a      	ldrh	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fa:	1c9a      	adds	r2, r3, #2
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004804:	b29b      	uxth	r3, r3
 8004806:	3b02      	subs	r3, #2
 8004808:	b29a      	uxth	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800480e:	e02c      	b.n	800486a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	330c      	adds	r3, #12
 800481a:	7812      	ldrb	r2, [r2, #0]
 800481c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004836:	e018      	b.n	800486a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004838:	f7fd fdba 	bl	80023b0 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	429a      	cmp	r2, r3
 8004846:	d803      	bhi.n	8004850 <HAL_SPI_Transmit+0x26e>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484e:	d102      	bne.n	8004856 <HAL_SPI_Transmit+0x274>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d109      	bne.n	800486a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e02d      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800486e:	b29b      	uxth	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1ae      	bne.n	80047d2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004874:	69fa      	ldr	r2, [r7, #28]
 8004876:	6839      	ldr	r1, [r7, #0]
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f000 fae3 	bl	8004e44 <SPI_EndRxTxTransaction>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2220      	movs	r2, #32
 8004888:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10a      	bne.n	80048a8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004892:	2300      	movs	r3, #0
 8004894:	617b      	str	r3, [r7, #20]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e000      	b.n	80048c6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80048c4:	2300      	movs	r3, #0
  }
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3720      	adds	r7, #32
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
	...

080048d0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	4613      	mov	r3, r2
 80048dc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d001      	beq.n	80048ee <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80048ea:	2302      	movs	r3, #2
 80048ec:	e0d4      	b.n	8004a98 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <HAL_SPI_Transmit_DMA+0x2a>
 80048f4:	88fb      	ldrh	r3, [r7, #6]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e0cc      	b.n	8004a98 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004904:	2b01      	cmp	r3, #1
 8004906:	d101      	bne.n	800490c <HAL_SPI_Transmit_DMA+0x3c>
 8004908:	2302      	movs	r3, #2
 800490a:	e0c5      	b.n	8004a98 <HAL_SPI_Transmit_DMA+0x1c8>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2203      	movs	r2, #3
 8004918:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	88fa      	ldrh	r2, [r7, #6]
 800492c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	88fa      	ldrh	r2, [r7, #6]
 8004932:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800495e:	d10f      	bne.n	8004980 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800496e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800497e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004984:	4a46      	ldr	r2, [pc, #280]	@ (8004aa0 <HAL_SPI_Transmit_DMA+0x1d0>)
 8004986:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800498c:	4a45      	ldr	r2, [pc, #276]	@ (8004aa4 <HAL_SPI_Transmit_DMA+0x1d4>)
 800498e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004994:	4a44      	ldr	r2, [pc, #272]	@ (8004aa8 <HAL_SPI_Transmit_DMA+0x1d8>)
 8004996:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499c:	2200      	movs	r2, #0
 800499e:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049ae:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049b8:	d82d      	bhi.n	8004a16 <HAL_SPI_Transmit_DMA+0x146>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c4:	d127      	bne.n	8004a16 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10f      	bne.n	80049f4 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049e2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	085b      	lsrs	r3, r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049f2:	e010      	b.n	8004a16 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a02:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	085b      	lsrs	r3, r3, #1
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3301      	adds	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1e:	4619      	mov	r1, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a2e:	f7fd fe95 	bl	800275c <HAL_DMA_Start_IT>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00b      	beq.n	8004a50 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3c:	f043 0210 	orr.w	r2, r3, #16
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e023      	b.n	8004a98 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a5a:	2b40      	cmp	r3, #64	@ 0x40
 8004a5c:	d007      	beq.n	8004a6e <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a6c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0220 	orr.w	r2, r2, #32
 8004a84:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f042 0202 	orr.w	r2, r2, #2
 8004a94:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	08004bab 	.word	0x08004bab
 8004aa4:	08004b05 	.word	0x08004b05
 8004aa8:	08004bc7 	.word	0x08004bc7

08004aac <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004af6:	b2db      	uxtb	r3, r3
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b10:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b12:	f7fd fc4d 	bl	80023b0 <HAL_GetTick>
 8004b16:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0320 	and.w	r3, r3, #32
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d03b      	beq.n	8004b9e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0220 	bic.w	r2, r2, #32
 8004b34:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0202 	bic.w	r2, r2, #2
 8004b44:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	2164      	movs	r1, #100	@ 0x64
 8004b4a:	6978      	ldr	r0, [r7, #20]
 8004b4c:	f000 f97a 	bl	8004e44 <SPI_EndRxTxTransaction>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b5a:	f043 0220 	orr.w	r2, r3, #32
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10a      	bne.n	8004b80 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2200      	movs	r2, #0
 8004b84:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b96:	6978      	ldr	r0, [r7, #20]
 8004b98:	f7ff ff9c 	bl	8004ad4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b9c:	e002      	b.n	8004ba4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004b9e:	6978      	ldr	r0, [r7, #20]
 8004ba0:	f7ff ff84 	bl	8004aac <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b084      	sub	sp, #16
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f7ff ff81 	bl	8004ac0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bbe:	bf00      	nop
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0203 	bic.w	r2, r2, #3
 8004be2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be8:	f043 0210 	orr.w	r2, r3, #16
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f7ff ff6b 	bl	8004ad4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bfe:	bf00      	nop
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
	...

08004c08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	603b      	str	r3, [r7, #0]
 8004c14:	4613      	mov	r3, r2
 8004c16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c18:	f7fd fbca 	bl	80023b0 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c20:	1a9b      	subs	r3, r3, r2
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	4413      	add	r3, r2
 8004c26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c28:	f7fd fbc2 	bl	80023b0 <HAL_GetTick>
 8004c2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c2e:	4b39      	ldr	r3, [pc, #228]	@ (8004d14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	015b      	lsls	r3, r3, #5
 8004c34:	0d1b      	lsrs	r3, r3, #20
 8004c36:	69fa      	ldr	r2, [r7, #28]
 8004c38:	fb02 f303 	mul.w	r3, r2, r3
 8004c3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c3e:	e054      	b.n	8004cea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c46:	d050      	beq.n	8004cea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c48:	f7fd fbb2 	bl	80023b0 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	69fa      	ldr	r2, [r7, #28]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d902      	bls.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d13d      	bne.n	8004cda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c76:	d111      	bne.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c80:	d004      	beq.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8a:	d107      	bne.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca4:	d10f      	bne.n	8004cc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e017      	b.n	8004d0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	bf0c      	ite	eq
 8004cfa:	2301      	moveq	r3, #1
 8004cfc:	2300      	movne	r3, #0
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	461a      	mov	r2, r3
 8004d02:	79fb      	ldrb	r3, [r7, #7]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d19b      	bne.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	20000200 	.word	0x20000200

08004d18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	@ 0x28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d26:	2300      	movs	r3, #0
 8004d28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d2a:	f7fd fb41 	bl	80023b0 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d32:	1a9b      	subs	r3, r3, r2
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	4413      	add	r3, r2
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004d3a:	f7fd fb39 	bl	80023b0 <HAL_GetTick>
 8004d3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d48:	4b3d      	ldr	r3, [pc, #244]	@ (8004e40 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	4413      	add	r3, r2
 8004d52:	00da      	lsls	r2, r3, #3
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	0d1b      	lsrs	r3, r3, #20
 8004d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d5a:	fb02 f303 	mul.w	r3, r2, r3
 8004d5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d60:	e060      	b.n	8004e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d68:	d107      	bne.n	8004d7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d104      	bne.n	8004d7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d80:	d050      	beq.n	8004e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d82:	f7fd fb15 	bl	80023b0 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d902      	bls.n	8004d98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d13d      	bne.n	8004e14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004da6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004db0:	d111      	bne.n	8004dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dba:	d004      	beq.n	8004dc6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc4:	d107      	bne.n	8004dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dde:	d10f      	bne.n	8004e00 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dfe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e010      	b.n	8004e36 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d196      	bne.n	8004d62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3728      	adds	r7, #40	@ 0x28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000200 	.word	0x20000200

08004e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f7ff ff5b 	bl	8004d18 <SPI_WaitFifoStateUntilTimeout>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d007      	beq.n	8004e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e6c:	f043 0220 	orr.w	r2, r3, #32
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e027      	b.n	8004ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2180      	movs	r1, #128	@ 0x80
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f7ff fec0 	bl	8004c08 <SPI_WaitFlagStateUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d007      	beq.n	8004e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e92:	f043 0220 	orr.w	r2, r3, #32
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e014      	b.n	8004ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7ff ff34 	bl	8004d18 <SPI_WaitFifoStateUntilTimeout>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d007      	beq.n	8004ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eba:	f043 0220 	orr.w	r2, r3, #32
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e000      	b.n	8004ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e040      	b.n	8004f64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7fd f966 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2224      	movs	r2, #36	@ 0x24
 8004efc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0201 	bic.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 fea6 	bl	8005c68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 fbeb 	bl	80056f8 <UART_SetConfig>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e01b      	b.n	8004f64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0201 	orr.w	r2, r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 ff25 	bl	8005dac <UART_CheckIdleState>
 8004f62:	4603      	mov	r3, r0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b08b      	sub	sp, #44	@ 0x2c
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	4613      	mov	r3, r2
 8004f78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f7e:	2b20      	cmp	r3, #32
 8004f80:	d147      	bne.n	8005012 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d002      	beq.n	8004f8e <HAL_UART_Transmit_IT+0x22>
 8004f88:	88fb      	ldrh	r3, [r7, #6]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e040      	b.n	8005014 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	88fa      	ldrh	r2, [r7, #6]
 8004f9c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	88fa      	ldrh	r2, [r7, #6]
 8004fa4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2221      	movs	r2, #33	@ 0x21
 8004fba:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc4:	d107      	bne.n	8004fd6 <HAL_UART_Transmit_IT+0x6a>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d103      	bne.n	8004fd6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4a13      	ldr	r2, [pc, #76]	@ (8005020 <HAL_UART_Transmit_IT+0xb4>)
 8004fd2:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004fd4:	e002      	b.n	8004fdc <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	4a12      	ldr	r2, [pc, #72]	@ (8005024 <HAL_UART_Transmit_IT+0xb8>)
 8004fda:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	e853 3f00 	ldrex	r3, [r3]
 8004fe8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffa:	623b      	str	r3, [r7, #32]
 8004ffc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffe:	69f9      	ldr	r1, [r7, #28]
 8005000:	6a3a      	ldr	r2, [r7, #32]
 8005002:	e841 2300 	strex	r3, r2, [r1]
 8005006:	61bb      	str	r3, [r7, #24]
   return(result);
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1e6      	bne.n	8004fdc <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800500e:	2300      	movs	r3, #0
 8005010:	e000      	b.n	8005014 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005012:	2302      	movs	r3, #2
  }
}
 8005014:	4618      	mov	r0, r3
 8005016:	372c      	adds	r7, #44	@ 0x2c
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	0800630f 	.word	0x0800630f
 8005024:	08006259 	.word	0x08006259

08005028 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08a      	sub	sp, #40	@ 0x28
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	4613      	mov	r3, r2
 8005034:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800503c:	2b20      	cmp	r3, #32
 800503e:	d137      	bne.n	80050b0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <HAL_UART_Receive_IT+0x24>
 8005046:	88fb      	ldrh	r3, [r7, #6]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e030      	b.n	80050b2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a18      	ldr	r2, [pc, #96]	@ (80050bc <HAL_UART_Receive_IT+0x94>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d01f      	beq.n	80050a0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d018      	beq.n	80050a0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	e853 3f00 	ldrex	r3, [r3]
 800507a:	613b      	str	r3, [r7, #16]
   return(result);
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	623b      	str	r3, [r7, #32]
 800508e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005090:	69f9      	ldr	r1, [r7, #28]
 8005092:	6a3a      	ldr	r2, [r7, #32]
 8005094:	e841 2300 	strex	r3, r2, [r1]
 8005098:	61bb      	str	r3, [r7, #24]
   return(result);
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e6      	bne.n	800506e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	461a      	mov	r2, r3
 80050a4:	68b9      	ldr	r1, [r7, #8]
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 ff96 	bl	8005fd8 <UART_Start_Receive_IT>
 80050ac:	4603      	mov	r3, r0
 80050ae:	e000      	b.n	80050b2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050b0:	2302      	movs	r3, #2
  }
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3728      	adds	r7, #40	@ 0x28
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40008000 	.word	0x40008000

080050c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b0ba      	sub	sp, #232	@ 0xe8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80050ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80050ee:	4013      	ands	r3, r2
 80050f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80050f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d115      	bne.n	8005128 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80050fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005100:	f003 0320 	and.w	r3, r3, #32
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00f      	beq.n	8005128 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d009      	beq.n	8005128 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 82ca 	beq.w	80056b2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	4798      	blx	r3
      }
      return;
 8005126:	e2c4      	b.n	80056b2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005128:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 8117 	beq.w	8005360 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d106      	bne.n	800514c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800513e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005142:	4b85      	ldr	r3, [pc, #532]	@ (8005358 <HAL_UART_IRQHandler+0x298>)
 8005144:	4013      	ands	r3, r2
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 810a 	beq.w	8005360 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800514c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d011      	beq.n	800517c <HAL_UART_IRQHandler+0xbc>
 8005158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800515c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00b      	beq.n	800517c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2201      	movs	r2, #1
 800516a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005172:	f043 0201 	orr.w	r2, r3, #1
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800517c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d011      	beq.n	80051ac <HAL_UART_IRQHandler+0xec>
 8005188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00b      	beq.n	80051ac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2202      	movs	r2, #2
 800519a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051a2:	f043 0204 	orr.w	r2, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d011      	beq.n	80051dc <HAL_UART_IRQHandler+0x11c>
 80051b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051bc:	f003 0301 	and.w	r3, r3, #1
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00b      	beq.n	80051dc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2204      	movs	r2, #4
 80051ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051d2:	f043 0202 	orr.w	r2, r3, #2
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051e0:	f003 0308 	and.w	r3, r3, #8
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d017      	beq.n	8005218 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d105      	bne.n	8005200 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80051f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00b      	beq.n	8005218 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2208      	movs	r2, #8
 8005206:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800520e:	f043 0208 	orr.w	r2, r3, #8
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800521c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005220:	2b00      	cmp	r3, #0
 8005222:	d012      	beq.n	800524a <HAL_UART_IRQHandler+0x18a>
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005228:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00c      	beq.n	800524a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005238:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 8230 	beq.w	80056b6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00d      	beq.n	800527e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005284:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005292:	2b40      	cmp	r3, #64	@ 0x40
 8005294:	d005      	beq.n	80052a2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005296:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800529a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d04f      	beq.n	8005342 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 ff5e 	bl	8006164 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b2:	2b40      	cmp	r3, #64	@ 0x40
 80052b4:	d141      	bne.n	800533a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3308      	adds	r3, #8
 80052bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80052cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80052d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	3308      	adds	r3, #8
 80052de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80052e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80052e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80052ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80052f2:	e841 2300 	strex	r3, r2, [r1]
 80052f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1d9      	bne.n	80052b6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005306:	2b00      	cmp	r3, #0
 8005308:	d013      	beq.n	8005332 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800530e:	4a13      	ldr	r2, [pc, #76]	@ (800535c <HAL_UART_IRQHandler+0x29c>)
 8005310:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005316:	4618      	mov	r0, r3
 8005318:	f7fd fabe 	bl	8002898 <HAL_DMA_Abort_IT>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d017      	beq.n	8005352 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800532c:	4610      	mov	r0, r2
 800532e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005330:	e00f      	b.n	8005352 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f9ca 	bl	80056cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005338:	e00b      	b.n	8005352 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f9c6 	bl	80056cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005340:	e007      	b.n	8005352 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f9c2 	bl	80056cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005350:	e1b1      	b.n	80056b6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005352:	bf00      	nop
    return;
 8005354:	e1af      	b.n	80056b6 <HAL_UART_IRQHandler+0x5f6>
 8005356:	bf00      	nop
 8005358:	04000120 	.word	0x04000120
 800535c:	0800622d 	.word	0x0800622d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	2b01      	cmp	r3, #1
 8005366:	f040 816a 	bne.w	800563e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800536a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b00      	cmp	r3, #0
 8005374:	f000 8163 	beq.w	800563e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800537c:	f003 0310 	and.w	r3, r3, #16
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 815c 	beq.w	800563e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2210      	movs	r2, #16
 800538c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005398:	2b40      	cmp	r3, #64	@ 0x40
 800539a:	f040 80d4 	bne.w	8005546 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80053aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f000 80ad 	beq.w	800550e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80053ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053be:	429a      	cmp	r2, r3
 80053c0:	f080 80a5 	bcs.w	800550e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f040 8086 	bne.w	80054ec <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053ec:	e853 3f00 	ldrex	r3, [r3]
 80053f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80053f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	461a      	mov	r2, r3
 8005406:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800540a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800540e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005416:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800541a:	e841 2300 	strex	r3, r2, [r1]
 800541e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005422:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1da      	bne.n	80053e0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3308      	adds	r3, #8
 8005430:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800543a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800543c:	f023 0301 	bic.w	r3, r3, #1
 8005440:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3308      	adds	r3, #8
 800544a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800544e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005452:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005456:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005460:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1e1      	bne.n	800542a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	3308      	adds	r3, #8
 800546c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005470:	e853 3f00 	ldrex	r3, [r3]
 8005474:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005476:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800547c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	3308      	adds	r3, #8
 8005486:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800548a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800548c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005490:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005492:	e841 2300 	strex	r3, r2, [r1]
 8005496:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005498:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1e3      	bne.n	8005466 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2220      	movs	r2, #32
 80054a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054b4:	e853 3f00 	ldrex	r3, [r3]
 80054b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054bc:	f023 0310 	bic.w	r3, r3, #16
 80054c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	461a      	mov	r2, r3
 80054ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80054dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e4      	bne.n	80054ac <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fd f998 	bl	800281c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054fe:	b29b      	uxth	r3, r3
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	b29b      	uxth	r3, r3
 8005504:	4619      	mov	r1, r3
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f8ea 	bl	80056e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800550c:	e0d5      	b.n	80056ba <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005514:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005518:	429a      	cmp	r2, r3
 800551a:	f040 80ce 	bne.w	80056ba <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b20      	cmp	r3, #32
 800552c:	f040 80c5 	bne.w	80056ba <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800553c:	4619      	mov	r1, r3
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f8ce 	bl	80056e0 <HAL_UARTEx_RxEventCallback>
      return;
 8005544:	e0b9      	b.n	80056ba <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005552:	b29b      	uxth	r3, r3
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 80ab 	beq.w	80056be <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005568:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 80a6 	beq.w	80056be <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557a:	e853 3f00 	ldrex	r3, [r3]
 800557e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005582:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005586:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	461a      	mov	r2, r3
 8005590:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005594:	647b      	str	r3, [r7, #68]	@ 0x44
 8005596:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005598:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800559a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800559c:	e841 2300 	strex	r3, r2, [r1]
 80055a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1e4      	bne.n	8005572 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	3308      	adds	r3, #8
 80055ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	e853 3f00 	ldrex	r3, [r3]
 80055b6:	623b      	str	r3, [r7, #32]
   return(result);
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	f023 0301 	bic.w	r3, r3, #1
 80055be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3308      	adds	r3, #8
 80055c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055d4:	e841 2300 	strex	r3, r2, [r1]
 80055d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1e3      	bne.n	80055a8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	60fb      	str	r3, [r7, #12]
   return(result);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f023 0310 	bic.w	r3, r3, #16
 8005608:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	461a      	mov	r2, r3
 8005612:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005616:	61fb      	str	r3, [r7, #28]
 8005618:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561a:	69b9      	ldr	r1, [r7, #24]
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	e841 2300 	strex	r3, r2, [r1]
 8005622:	617b      	str	r3, [r7, #20]
   return(result);
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1e4      	bne.n	80055f4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2202      	movs	r2, #2
 800562e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005630:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005634:	4619      	mov	r1, r3
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f852 	bl	80056e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800563c:	e03f      	b.n	80056be <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800563e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005642:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00e      	beq.n	8005668 <HAL_UART_IRQHandler+0x5a8>
 800564a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800564e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d008      	beq.n	8005668 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800565e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f001 f89b 	bl	800679c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005666:	e02d      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800566c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00e      	beq.n	8005692 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d01c      	beq.n	80056c2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
    }
    return;
 8005690:	e017      	b.n	80056c2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	d012      	beq.n	80056c4 <HAL_UART_IRQHandler+0x604>
 800569e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00c      	beq.n	80056c4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fe8f 	bl	80063ce <UART_EndTransmit_IT>
    return;
 80056b0:	e008      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
      return;
 80056b2:	bf00      	nop
 80056b4:	e006      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
    return;
 80056b6:	bf00      	nop
 80056b8:	e004      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
      return;
 80056ba:	bf00      	nop
 80056bc:	e002      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
      return;
 80056be:	bf00      	nop
 80056c0:	e000      	b.n	80056c4 <HAL_UART_IRQHandler+0x604>
    return;
 80056c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80056c4:	37e8      	adds	r7, #232	@ 0xe8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop

080056cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	460b      	mov	r3, r1
 80056ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056fc:	b08a      	sub	sp, #40	@ 0x28
 80056fe:	af00      	add	r7, sp, #0
 8005700:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	431a      	orrs	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	431a      	orrs	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	4313      	orrs	r3, r2
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4ba4      	ldr	r3, [pc, #656]	@ (80059b8 <UART_SetConfig+0x2c0>)
 8005728:	4013      	ands	r3, r2
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	6812      	ldr	r2, [r2, #0]
 800572e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005730:	430b      	orrs	r3, r1
 8005732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	68da      	ldr	r2, [r3, #12]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a99      	ldr	r2, [pc, #612]	@ (80059bc <UART_SetConfig+0x2c4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d004      	beq.n	8005764 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005760:	4313      	orrs	r3, r2
 8005762:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005774:	430a      	orrs	r2, r1
 8005776:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a90      	ldr	r2, [pc, #576]	@ (80059c0 <UART_SetConfig+0x2c8>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d126      	bne.n	80057d0 <UART_SetConfig+0xd8>
 8005782:	4b90      	ldr	r3, [pc, #576]	@ (80059c4 <UART_SetConfig+0x2cc>)
 8005784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005788:	f003 0303 	and.w	r3, r3, #3
 800578c:	2b03      	cmp	r3, #3
 800578e:	d81b      	bhi.n	80057c8 <UART_SetConfig+0xd0>
 8005790:	a201      	add	r2, pc, #4	@ (adr r2, 8005798 <UART_SetConfig+0xa0>)
 8005792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005796:	bf00      	nop
 8005798:	080057a9 	.word	0x080057a9
 800579c:	080057b9 	.word	0x080057b9
 80057a0:	080057b1 	.word	0x080057b1
 80057a4:	080057c1 	.word	0x080057c1
 80057a8:	2301      	movs	r3, #1
 80057aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ae:	e116      	b.n	80059de <UART_SetConfig+0x2e6>
 80057b0:	2302      	movs	r3, #2
 80057b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057b6:	e112      	b.n	80059de <UART_SetConfig+0x2e6>
 80057b8:	2304      	movs	r3, #4
 80057ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057be:	e10e      	b.n	80059de <UART_SetConfig+0x2e6>
 80057c0:	2308      	movs	r3, #8
 80057c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057c6:	e10a      	b.n	80059de <UART_SetConfig+0x2e6>
 80057c8:	2310      	movs	r3, #16
 80057ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ce:	e106      	b.n	80059de <UART_SetConfig+0x2e6>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a7c      	ldr	r2, [pc, #496]	@ (80059c8 <UART_SetConfig+0x2d0>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d138      	bne.n	800584c <UART_SetConfig+0x154>
 80057da:	4b7a      	ldr	r3, [pc, #488]	@ (80059c4 <UART_SetConfig+0x2cc>)
 80057dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e0:	f003 030c 	and.w	r3, r3, #12
 80057e4:	2b0c      	cmp	r3, #12
 80057e6:	d82d      	bhi.n	8005844 <UART_SetConfig+0x14c>
 80057e8:	a201      	add	r2, pc, #4	@ (adr r2, 80057f0 <UART_SetConfig+0xf8>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005825 	.word	0x08005825
 80057f4:	08005845 	.word	0x08005845
 80057f8:	08005845 	.word	0x08005845
 80057fc:	08005845 	.word	0x08005845
 8005800:	08005835 	.word	0x08005835
 8005804:	08005845 	.word	0x08005845
 8005808:	08005845 	.word	0x08005845
 800580c:	08005845 	.word	0x08005845
 8005810:	0800582d 	.word	0x0800582d
 8005814:	08005845 	.word	0x08005845
 8005818:	08005845 	.word	0x08005845
 800581c:	08005845 	.word	0x08005845
 8005820:	0800583d 	.word	0x0800583d
 8005824:	2300      	movs	r3, #0
 8005826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800582a:	e0d8      	b.n	80059de <UART_SetConfig+0x2e6>
 800582c:	2302      	movs	r3, #2
 800582e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005832:	e0d4      	b.n	80059de <UART_SetConfig+0x2e6>
 8005834:	2304      	movs	r3, #4
 8005836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583a:	e0d0      	b.n	80059de <UART_SetConfig+0x2e6>
 800583c:	2308      	movs	r3, #8
 800583e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005842:	e0cc      	b.n	80059de <UART_SetConfig+0x2e6>
 8005844:	2310      	movs	r3, #16
 8005846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800584a:	e0c8      	b.n	80059de <UART_SetConfig+0x2e6>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a5e      	ldr	r2, [pc, #376]	@ (80059cc <UART_SetConfig+0x2d4>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d125      	bne.n	80058a2 <UART_SetConfig+0x1aa>
 8005856:	4b5b      	ldr	r3, [pc, #364]	@ (80059c4 <UART_SetConfig+0x2cc>)
 8005858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800585c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005860:	2b30      	cmp	r3, #48	@ 0x30
 8005862:	d016      	beq.n	8005892 <UART_SetConfig+0x19a>
 8005864:	2b30      	cmp	r3, #48	@ 0x30
 8005866:	d818      	bhi.n	800589a <UART_SetConfig+0x1a2>
 8005868:	2b20      	cmp	r3, #32
 800586a:	d00a      	beq.n	8005882 <UART_SetConfig+0x18a>
 800586c:	2b20      	cmp	r3, #32
 800586e:	d814      	bhi.n	800589a <UART_SetConfig+0x1a2>
 8005870:	2b00      	cmp	r3, #0
 8005872:	d002      	beq.n	800587a <UART_SetConfig+0x182>
 8005874:	2b10      	cmp	r3, #16
 8005876:	d008      	beq.n	800588a <UART_SetConfig+0x192>
 8005878:	e00f      	b.n	800589a <UART_SetConfig+0x1a2>
 800587a:	2300      	movs	r3, #0
 800587c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005880:	e0ad      	b.n	80059de <UART_SetConfig+0x2e6>
 8005882:	2302      	movs	r3, #2
 8005884:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005888:	e0a9      	b.n	80059de <UART_SetConfig+0x2e6>
 800588a:	2304      	movs	r3, #4
 800588c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005890:	e0a5      	b.n	80059de <UART_SetConfig+0x2e6>
 8005892:	2308      	movs	r3, #8
 8005894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005898:	e0a1      	b.n	80059de <UART_SetConfig+0x2e6>
 800589a:	2310      	movs	r3, #16
 800589c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a0:	e09d      	b.n	80059de <UART_SetConfig+0x2e6>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a4a      	ldr	r2, [pc, #296]	@ (80059d0 <UART_SetConfig+0x2d8>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d125      	bne.n	80058f8 <UART_SetConfig+0x200>
 80058ac:	4b45      	ldr	r3, [pc, #276]	@ (80059c4 <UART_SetConfig+0x2cc>)
 80058ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b8:	d016      	beq.n	80058e8 <UART_SetConfig+0x1f0>
 80058ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80058bc:	d818      	bhi.n	80058f0 <UART_SetConfig+0x1f8>
 80058be:	2b80      	cmp	r3, #128	@ 0x80
 80058c0:	d00a      	beq.n	80058d8 <UART_SetConfig+0x1e0>
 80058c2:	2b80      	cmp	r3, #128	@ 0x80
 80058c4:	d814      	bhi.n	80058f0 <UART_SetConfig+0x1f8>
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <UART_SetConfig+0x1d8>
 80058ca:	2b40      	cmp	r3, #64	@ 0x40
 80058cc:	d008      	beq.n	80058e0 <UART_SetConfig+0x1e8>
 80058ce:	e00f      	b.n	80058f0 <UART_SetConfig+0x1f8>
 80058d0:	2300      	movs	r3, #0
 80058d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d6:	e082      	b.n	80059de <UART_SetConfig+0x2e6>
 80058d8:	2302      	movs	r3, #2
 80058da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058de:	e07e      	b.n	80059de <UART_SetConfig+0x2e6>
 80058e0:	2304      	movs	r3, #4
 80058e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058e6:	e07a      	b.n	80059de <UART_SetConfig+0x2e6>
 80058e8:	2308      	movs	r3, #8
 80058ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ee:	e076      	b.n	80059de <UART_SetConfig+0x2e6>
 80058f0:	2310      	movs	r3, #16
 80058f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058f6:	e072      	b.n	80059de <UART_SetConfig+0x2e6>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a35      	ldr	r2, [pc, #212]	@ (80059d4 <UART_SetConfig+0x2dc>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d12a      	bne.n	8005958 <UART_SetConfig+0x260>
 8005902:	4b30      	ldr	r3, [pc, #192]	@ (80059c4 <UART_SetConfig+0x2cc>)
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800590c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005910:	d01a      	beq.n	8005948 <UART_SetConfig+0x250>
 8005912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005916:	d81b      	bhi.n	8005950 <UART_SetConfig+0x258>
 8005918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800591c:	d00c      	beq.n	8005938 <UART_SetConfig+0x240>
 800591e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005922:	d815      	bhi.n	8005950 <UART_SetConfig+0x258>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <UART_SetConfig+0x238>
 8005928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800592c:	d008      	beq.n	8005940 <UART_SetConfig+0x248>
 800592e:	e00f      	b.n	8005950 <UART_SetConfig+0x258>
 8005930:	2300      	movs	r3, #0
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005936:	e052      	b.n	80059de <UART_SetConfig+0x2e6>
 8005938:	2302      	movs	r3, #2
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593e:	e04e      	b.n	80059de <UART_SetConfig+0x2e6>
 8005940:	2304      	movs	r3, #4
 8005942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005946:	e04a      	b.n	80059de <UART_SetConfig+0x2e6>
 8005948:	2308      	movs	r3, #8
 800594a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800594e:	e046      	b.n	80059de <UART_SetConfig+0x2e6>
 8005950:	2310      	movs	r3, #16
 8005952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005956:	e042      	b.n	80059de <UART_SetConfig+0x2e6>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a17      	ldr	r2, [pc, #92]	@ (80059bc <UART_SetConfig+0x2c4>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d13a      	bne.n	80059d8 <UART_SetConfig+0x2e0>
 8005962:	4b18      	ldr	r3, [pc, #96]	@ (80059c4 <UART_SetConfig+0x2cc>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005968:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800596c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005970:	d01a      	beq.n	80059a8 <UART_SetConfig+0x2b0>
 8005972:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005976:	d81b      	bhi.n	80059b0 <UART_SetConfig+0x2b8>
 8005978:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800597c:	d00c      	beq.n	8005998 <UART_SetConfig+0x2a0>
 800597e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005982:	d815      	bhi.n	80059b0 <UART_SetConfig+0x2b8>
 8005984:	2b00      	cmp	r3, #0
 8005986:	d003      	beq.n	8005990 <UART_SetConfig+0x298>
 8005988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800598c:	d008      	beq.n	80059a0 <UART_SetConfig+0x2a8>
 800598e:	e00f      	b.n	80059b0 <UART_SetConfig+0x2b8>
 8005990:	2300      	movs	r3, #0
 8005992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005996:	e022      	b.n	80059de <UART_SetConfig+0x2e6>
 8005998:	2302      	movs	r3, #2
 800599a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599e:	e01e      	b.n	80059de <UART_SetConfig+0x2e6>
 80059a0:	2304      	movs	r3, #4
 80059a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a6:	e01a      	b.n	80059de <UART_SetConfig+0x2e6>
 80059a8:	2308      	movs	r3, #8
 80059aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ae:	e016      	b.n	80059de <UART_SetConfig+0x2e6>
 80059b0:	2310      	movs	r3, #16
 80059b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b6:	e012      	b.n	80059de <UART_SetConfig+0x2e6>
 80059b8:	efff69f3 	.word	0xefff69f3
 80059bc:	40008000 	.word	0x40008000
 80059c0:	40013800 	.word	0x40013800
 80059c4:	40021000 	.word	0x40021000
 80059c8:	40004400 	.word	0x40004400
 80059cc:	40004800 	.word	0x40004800
 80059d0:	40004c00 	.word	0x40004c00
 80059d4:	40005000 	.word	0x40005000
 80059d8:	2310      	movs	r3, #16
 80059da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a9f      	ldr	r2, [pc, #636]	@ (8005c60 <UART_SetConfig+0x568>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d17a      	bne.n	8005ade <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80059ec:	2b08      	cmp	r3, #8
 80059ee:	d824      	bhi.n	8005a3a <UART_SetConfig+0x342>
 80059f0:	a201      	add	r2, pc, #4	@ (adr r2, 80059f8 <UART_SetConfig+0x300>)
 80059f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f6:	bf00      	nop
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a3b 	.word	0x08005a3b
 8005a00:	08005a25 	.word	0x08005a25
 8005a04:	08005a3b 	.word	0x08005a3b
 8005a08:	08005a2b 	.word	0x08005a2b
 8005a0c:	08005a3b 	.word	0x08005a3b
 8005a10:	08005a3b 	.word	0x08005a3b
 8005a14:	08005a3b 	.word	0x08005a3b
 8005a18:	08005a33 	.word	0x08005a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a1c:	f7fd fff6 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8005a20:	61f8      	str	r0, [r7, #28]
        break;
 8005a22:	e010      	b.n	8005a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a24:	4b8f      	ldr	r3, [pc, #572]	@ (8005c64 <UART_SetConfig+0x56c>)
 8005a26:	61fb      	str	r3, [r7, #28]
        break;
 8005a28:	e00d      	b.n	8005a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a2a:	f7fd ff57 	bl	80038dc <HAL_RCC_GetSysClockFreq>
 8005a2e:	61f8      	str	r0, [r7, #28]
        break;
 8005a30:	e009      	b.n	8005a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a36:	61fb      	str	r3, [r7, #28]
        break;
 8005a38:	e005      	b.n	8005a46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 80fb 	beq.w	8005c44 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	685a      	ldr	r2, [r3, #4]
 8005a52:	4613      	mov	r3, r2
 8005a54:	005b      	lsls	r3, r3, #1
 8005a56:	4413      	add	r3, r2
 8005a58:	69fa      	ldr	r2, [r7, #28]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d305      	bcc.n	8005a6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d903      	bls.n	8005a72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a70:	e0e8      	b.n	8005c44 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	2200      	movs	r2, #0
 8005a76:	461c      	mov	r4, r3
 8005a78:	4615      	mov	r5, r2
 8005a7a:	f04f 0200 	mov.w	r2, #0
 8005a7e:	f04f 0300 	mov.w	r3, #0
 8005a82:	022b      	lsls	r3, r5, #8
 8005a84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005a88:	0222      	lsls	r2, r4, #8
 8005a8a:	68f9      	ldr	r1, [r7, #12]
 8005a8c:	6849      	ldr	r1, [r1, #4]
 8005a8e:	0849      	lsrs	r1, r1, #1
 8005a90:	2000      	movs	r0, #0
 8005a92:	4688      	mov	r8, r1
 8005a94:	4681      	mov	r9, r0
 8005a96:	eb12 0a08 	adds.w	sl, r2, r8
 8005a9a:	eb43 0b09 	adc.w	fp, r3, r9
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	603b      	str	r3, [r7, #0]
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aac:	4650      	mov	r0, sl
 8005aae:	4659      	mov	r1, fp
 8005ab0:	f7fa fbe6 	bl	8000280 <__aeabi_uldivmod>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4613      	mov	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ac2:	d308      	bcc.n	8005ad6 <UART_SetConfig+0x3de>
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aca:	d204      	bcs.n	8005ad6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	60da      	str	r2, [r3, #12]
 8005ad4:	e0b6      	b.n	8005c44 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005adc:	e0b2      	b.n	8005c44 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae6:	d15e      	bne.n	8005ba6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ae8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005aec:	2b08      	cmp	r3, #8
 8005aee:	d828      	bhi.n	8005b42 <UART_SetConfig+0x44a>
 8005af0:	a201      	add	r2, pc, #4	@ (adr r2, 8005af8 <UART_SetConfig+0x400>)
 8005af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af6:	bf00      	nop
 8005af8:	08005b1d 	.word	0x08005b1d
 8005afc:	08005b25 	.word	0x08005b25
 8005b00:	08005b2d 	.word	0x08005b2d
 8005b04:	08005b43 	.word	0x08005b43
 8005b08:	08005b33 	.word	0x08005b33
 8005b0c:	08005b43 	.word	0x08005b43
 8005b10:	08005b43 	.word	0x08005b43
 8005b14:	08005b43 	.word	0x08005b43
 8005b18:	08005b3b 	.word	0x08005b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b1c:	f7fd ff76 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8005b20:	61f8      	str	r0, [r7, #28]
        break;
 8005b22:	e014      	b.n	8005b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b24:	f7fd ff88 	bl	8003a38 <HAL_RCC_GetPCLK2Freq>
 8005b28:	61f8      	str	r0, [r7, #28]
        break;
 8005b2a:	e010      	b.n	8005b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b2c:	4b4d      	ldr	r3, [pc, #308]	@ (8005c64 <UART_SetConfig+0x56c>)
 8005b2e:	61fb      	str	r3, [r7, #28]
        break;
 8005b30:	e00d      	b.n	8005b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b32:	f7fd fed3 	bl	80038dc <HAL_RCC_GetSysClockFreq>
 8005b36:	61f8      	str	r0, [r7, #28]
        break;
 8005b38:	e009      	b.n	8005b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b3e:	61fb      	str	r3, [r7, #28]
        break;
 8005b40:	e005      	b.n	8005b4e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d077      	beq.n	8005c44 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	005a      	lsls	r2, r3, #1
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	085b      	lsrs	r3, r3, #1
 8005b5e:	441a      	add	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	2b0f      	cmp	r3, #15
 8005b6e:	d916      	bls.n	8005b9e <UART_SetConfig+0x4a6>
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b76:	d212      	bcs.n	8005b9e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	f023 030f 	bic.w	r3, r3, #15
 8005b80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	085b      	lsrs	r3, r3, #1
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	f003 0307 	and.w	r3, r3, #7
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	8afb      	ldrh	r3, [r7, #22]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	8afa      	ldrh	r2, [r7, #22]
 8005b9a:	60da      	str	r2, [r3, #12]
 8005b9c:	e052      	b.n	8005c44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ba4:	e04e      	b.n	8005c44 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ba6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005baa:	2b08      	cmp	r3, #8
 8005bac:	d827      	bhi.n	8005bfe <UART_SetConfig+0x506>
 8005bae:	a201      	add	r2, pc, #4	@ (adr r2, 8005bb4 <UART_SetConfig+0x4bc>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005bd9 	.word	0x08005bd9
 8005bb8:	08005be1 	.word	0x08005be1
 8005bbc:	08005be9 	.word	0x08005be9
 8005bc0:	08005bff 	.word	0x08005bff
 8005bc4:	08005bef 	.word	0x08005bef
 8005bc8:	08005bff 	.word	0x08005bff
 8005bcc:	08005bff 	.word	0x08005bff
 8005bd0:	08005bff 	.word	0x08005bff
 8005bd4:	08005bf7 	.word	0x08005bf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd8:	f7fd ff18 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8005bdc:	61f8      	str	r0, [r7, #28]
        break;
 8005bde:	e014      	b.n	8005c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005be0:	f7fd ff2a 	bl	8003a38 <HAL_RCC_GetPCLK2Freq>
 8005be4:	61f8      	str	r0, [r7, #28]
        break;
 8005be6:	e010      	b.n	8005c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be8:	4b1e      	ldr	r3, [pc, #120]	@ (8005c64 <UART_SetConfig+0x56c>)
 8005bea:	61fb      	str	r3, [r7, #28]
        break;
 8005bec:	e00d      	b.n	8005c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bee:	f7fd fe75 	bl	80038dc <HAL_RCC_GetSysClockFreq>
 8005bf2:	61f8      	str	r0, [r7, #28]
        break;
 8005bf4:	e009      	b.n	8005c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bfa:	61fb      	str	r3, [r7, #28]
        break;
 8005bfc:	e005      	b.n	8005c0a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c08:	bf00      	nop
    }

    if (pclk != 0U)
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d019      	beq.n	8005c44 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	085a      	lsrs	r2, r3, #1
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	441a      	add	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	2b0f      	cmp	r3, #15
 8005c28:	d909      	bls.n	8005c3e <UART_SetConfig+0x546>
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c30:	d205      	bcs.n	8005c3e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	60da      	str	r2, [r3, #12]
 8005c3c:	e002      	b.n	8005c44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3728      	adds	r7, #40	@ 0x28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c5e:	bf00      	nop
 8005c60:	40008000 	.word	0x40008000
 8005c64:	00f42400 	.word	0x00f42400

08005c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c74:	f003 0308 	and.w	r3, r3, #8
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00a      	beq.n	8005c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00a      	beq.n	8005cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	430a      	orrs	r2, r1
 8005cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00a      	beq.n	8005cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cda:	f003 0304 	and.w	r3, r3, #4
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	f003 0310 	and.w	r3, r3, #16
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00a      	beq.n	8005d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	f003 0320 	and.w	r3, r3, #32
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00a      	beq.n	8005d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d01a      	beq.n	8005d7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d66:	d10a      	bne.n	8005d7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	605a      	str	r2, [r3, #4]
  }
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b098      	sub	sp, #96	@ 0x60
 8005db0:	af02      	add	r7, sp, #8
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005dbc:	f7fc faf8 	bl	80023b0 <HAL_GetTick>
 8005dc0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0308 	and.w	r3, r3, #8
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d12e      	bne.n	8005e2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f88c 	bl	8005efc <UART_WaitOnFlagUntilTimeout>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d021      	beq.n	8005e2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df2:	e853 3f00 	ldrex	r3, [r3]
 8005df6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	461a      	mov	r2, r3
 8005e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e10:	e841 2300 	strex	r3, r2, [r1]
 8005e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1e6      	bne.n	8005dea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2220      	movs	r2, #32
 8005e20:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e062      	b.n	8005ef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0304 	and.w	r3, r3, #4
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	d149      	bne.n	8005ed0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e44:	2200      	movs	r2, #0
 8005e46:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f856 	bl	8005efc <UART_WaitOnFlagUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d03c      	beq.n	8005ed0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	623b      	str	r3, [r7, #32]
   return(result);
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	461a      	mov	r2, r3
 8005e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e6      	bne.n	8005e56 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	3308      	adds	r3, #8
 8005e8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	e853 3f00 	ldrex	r3, [r3]
 8005e96:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f023 0301 	bic.w	r3, r3, #1
 8005e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3308      	adds	r3, #8
 8005ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ea8:	61fa      	str	r2, [r7, #28]
 8005eaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eac:	69b9      	ldr	r1, [r7, #24]
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	e841 2300 	strex	r3, r2, [r1]
 8005eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1e5      	bne.n	8005e88 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e011      	b.n	8005ef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2220      	movs	r2, #32
 8005eda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3758      	adds	r7, #88	@ 0x58
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f0c:	e04f      	b.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f14:	d04b      	beq.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f16:	f7fc fa4b 	bl	80023b0 <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	69ba      	ldr	r2, [r7, #24]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d302      	bcc.n	8005f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e04e      	b.n	8005fce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d037      	beq.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	2b80      	cmp	r3, #128	@ 0x80
 8005f42:	d034      	beq.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b40      	cmp	r3, #64	@ 0x40
 8005f48:	d031      	beq.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d110      	bne.n	8005f7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2208      	movs	r2, #8
 8005f5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 f8ff 	bl	8006164 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2208      	movs	r2, #8
 8005f6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e029      	b.n	8005fce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69db      	ldr	r3, [r3, #28]
 8005f80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f88:	d111      	bne.n	8005fae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 f8e5 	bl	8006164 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e00f      	b.n	8005fce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	69da      	ldr	r2, [r3, #28]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	bf0c      	ite	eq
 8005fbe:	2301      	moveq	r3, #1
 8005fc0:	2300      	movne	r3, #0
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	79fb      	ldrb	r3, [r7, #7]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d0a0      	beq.n	8005f0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
	...

08005fd8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b097      	sub	sp, #92	@ 0x5c
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	88fa      	ldrh	r2, [r7, #6]
 8005ff8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800600a:	d10e      	bne.n	800602a <UART_Start_Receive_IT+0x52>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d105      	bne.n	8006020 <UART_Start_Receive_IT+0x48>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800601a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800601e:	e02d      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	22ff      	movs	r2, #255	@ 0xff
 8006024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006028:	e028      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10d      	bne.n	800604e <UART_Start_Receive_IT+0x76>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d104      	bne.n	8006044 <UART_Start_Receive_IT+0x6c>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	22ff      	movs	r2, #255	@ 0xff
 800603e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006042:	e01b      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	227f      	movs	r2, #127	@ 0x7f
 8006048:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800604c:	e016      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006056:	d10d      	bne.n	8006074 <UART_Start_Receive_IT+0x9c>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d104      	bne.n	800606a <UART_Start_Receive_IT+0x92>
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	227f      	movs	r2, #127	@ 0x7f
 8006064:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006068:	e008      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	223f      	movs	r2, #63	@ 0x3f
 800606e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006072:	e003      	b.n	800607c <UART_Start_Receive_IT+0xa4>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2222      	movs	r2, #34	@ 0x22
 8006088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3308      	adds	r3, #8
 8006092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006096:	e853 3f00 	ldrex	r3, [r3]
 800609a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800609c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609e:	f043 0301 	orr.w	r3, r3, #1
 80060a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3308      	adds	r3, #8
 80060aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80060ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80060ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060b4:	e841 2300 	strex	r3, r2, [r1]
 80060b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80060ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1e5      	bne.n	800608c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060c8:	d107      	bne.n	80060da <UART_Start_Receive_IT+0x102>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d103      	bne.n	80060da <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	4a21      	ldr	r2, [pc, #132]	@ (800615c <UART_Start_Receive_IT+0x184>)
 80060d6:	669a      	str	r2, [r3, #104]	@ 0x68
 80060d8:	e002      	b.n	80060e0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	4a20      	ldr	r2, [pc, #128]	@ (8006160 <UART_Start_Receive_IT+0x188>)
 80060de:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d019      	beq.n	800611c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f0:	e853 3f00 	ldrex	r3, [r3]
 80060f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80060fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	461a      	mov	r2, r3
 8006104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006106:	637b      	str	r3, [r7, #52]	@ 0x34
 8006108:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800610c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800610e:	e841 2300 	strex	r3, r2, [r1]
 8006112:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1e6      	bne.n	80060e8 <UART_Start_Receive_IT+0x110>
 800611a:	e018      	b.n	800614e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	e853 3f00 	ldrex	r3, [r3]
 8006128:	613b      	str	r3, [r7, #16]
   return(result);
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	f043 0320 	orr.w	r3, r3, #32
 8006130:	653b      	str	r3, [r7, #80]	@ 0x50
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	461a      	mov	r2, r3
 8006138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800613a:	623b      	str	r3, [r7, #32]
 800613c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613e:	69f9      	ldr	r1, [r7, #28]
 8006140:	6a3a      	ldr	r2, [r7, #32]
 8006142:	e841 2300 	strex	r3, r2, [r1]
 8006146:	61bb      	str	r3, [r7, #24]
   return(result);
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1e6      	bne.n	800611c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	375c      	adds	r7, #92	@ 0x5c
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	080065e1 	.word	0x080065e1
 8006160:	08006425 	.word	0x08006425

08006164 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006164:	b480      	push	{r7}
 8006166:	b095      	sub	sp, #84	@ 0x54
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800617a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006180:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800618a:	643b      	str	r3, [r7, #64]	@ 0x40
 800618c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006190:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006192:	e841 2300 	strex	r3, r2, [r1]
 8006196:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800619a:	2b00      	cmp	r3, #0
 800619c:	d1e6      	bne.n	800616c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3308      	adds	r3, #8
 80061a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	e853 3f00 	ldrex	r3, [r3]
 80061ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	f023 0301 	bic.w	r3, r3, #1
 80061b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3308      	adds	r3, #8
 80061bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061c6:	e841 2300 	strex	r3, r2, [r1]
 80061ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1e5      	bne.n	800619e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d118      	bne.n	800620c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	e853 3f00 	ldrex	r3, [r3]
 80061e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f023 0310 	bic.w	r3, r3, #16
 80061ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	461a      	mov	r2, r3
 80061f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061f8:	61bb      	str	r3, [r7, #24]
 80061fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fc:	6979      	ldr	r1, [r7, #20]
 80061fe:	69ba      	ldr	r2, [r7, #24]
 8006200:	e841 2300 	strex	r3, r2, [r1]
 8006204:	613b      	str	r3, [r7, #16]
   return(result);
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d1e6      	bne.n	80061da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2220      	movs	r2, #32
 8006210:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006220:	bf00      	nop
 8006222:	3754      	adds	r7, #84	@ 0x54
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006238:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f7ff fa3e 	bl	80056cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006250:	bf00      	nop
 8006252:	3710      	adds	r7, #16
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b08f      	sub	sp, #60	@ 0x3c
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006264:	2b21      	cmp	r3, #33	@ 0x21
 8006266:	d14c      	bne.n	8006302 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800626e:	b29b      	uxth	r3, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	d132      	bne.n	80062da <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	e853 3f00 	ldrex	r3, [r3]
 8006280:	61fb      	str	r3, [r7, #28]
   return(result);
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006288:	637b      	str	r3, [r7, #52]	@ 0x34
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006292:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006294:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006296:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006298:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800629a:	e841 2300 	strex	r3, r2, [r1]
 800629e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1e6      	bne.n	8006274 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	e853 3f00 	ldrex	r3, [r3]
 80062b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	461a      	mov	r2, r3
 80062c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c8:	6979      	ldr	r1, [r7, #20]
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	e841 2300 	strex	r3, r2, [r1]
 80062d0:	613b      	str	r3, [r7, #16]
   return(result);
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1e6      	bne.n	80062a6 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80062d8:	e013      	b.n	8006302 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062de:	781a      	ldrb	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	3b01      	subs	r3, #1
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006302:	bf00      	nop
 8006304:	373c      	adds	r7, #60	@ 0x3c
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800630e:	b480      	push	{r7}
 8006310:	b091      	sub	sp, #68	@ 0x44
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800631a:	2b21      	cmp	r3, #33	@ 0x21
 800631c:	d151      	bne.n	80063c2 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006324:	b29b      	uxth	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d132      	bne.n	8006390 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006332:	e853 3f00 	ldrex	r3, [r3]
 8006336:	623b      	str	r3, [r7, #32]
   return(result);
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800633e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006348:	633b      	str	r3, [r7, #48]	@ 0x30
 800634a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800634e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006350:	e841 2300 	strex	r3, r2, [r1]
 8006354:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1e6      	bne.n	800632a <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	e853 3f00 	ldrex	r3, [r3]
 8006368:	60fb      	str	r3, [r7, #12]
   return(result);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006370:	637b      	str	r3, [r7, #52]	@ 0x34
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	461a      	mov	r2, r3
 8006378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637a:	61fb      	str	r3, [r7, #28]
 800637c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637e:	69b9      	ldr	r1, [r7, #24]
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	e841 2300 	strex	r3, r2, [r1]
 8006386:	617b      	str	r3, [r7, #20]
   return(result);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1e6      	bne.n	800635c <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800638e:	e018      	b.n	80063c2 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006398:	881a      	ldrh	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063a2:	b292      	uxth	r2, r2
 80063a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063aa:	1c9a      	adds	r2, r3, #2
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	3b01      	subs	r3, #1
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80063c2:	bf00      	nop
 80063c4:	3744      	adds	r7, #68	@ 0x44
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b088      	sub	sp, #32
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063ea:	61fb      	str	r3, [r7, #28]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	61bb      	str	r3, [r7, #24]
 80063f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6979      	ldr	r1, [r7, #20]
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	613b      	str	r3, [r7, #16]
   return(result);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e6      	bne.n	80063d6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f7fb fe31 	bl	800207c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800641a:	bf00      	nop
 800641c:	3720      	adds	r7, #32
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
	...

08006424 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b09c      	sub	sp, #112	@ 0x70
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006432:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800643c:	2b22      	cmp	r3, #34	@ 0x22
 800643e:	f040 80be 	bne.w	80065be <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006448:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800644c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006450:	b2d9      	uxtb	r1, r3
 8006452:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006456:	b2da      	uxtb	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645c:	400a      	ands	r2, r1
 800645e:	b2d2      	uxtb	r2, r2
 8006460:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b01      	subs	r3, #1
 8006476:	b29a      	uxth	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006484:	b29b      	uxth	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	f040 80a3 	bne.w	80065d2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006494:	e853 3f00 	ldrex	r3, [r3]
 8006498:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800649a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800649c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064b2:	e841 2300 	strex	r3, r2, [r1]
 80064b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1e6      	bne.n	800648c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	3308      	adds	r3, #8
 80064c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c8:	e853 3f00 	ldrex	r3, [r3]
 80064cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064d0:	f023 0301 	bic.w	r3, r3, #1
 80064d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3308      	adds	r3, #8
 80064dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80064de:	647a      	str	r2, [r7, #68]	@ 0x44
 80064e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1e5      	bne.n	80064be <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a34      	ldr	r2, [pc, #208]	@ (80065dc <UART_RxISR_8BIT+0x1b8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d01f      	beq.n	8006550 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d018      	beq.n	8006550 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	623b      	str	r3, [r7, #32]
   return(result);
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006532:	663b      	str	r3, [r7, #96]	@ 0x60
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800653c:	633b      	str	r3, [r7, #48]	@ 0x30
 800653e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800654a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e6      	bne.n	800651e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006554:	2b01      	cmp	r3, #1
 8006556:	d12e      	bne.n	80065b6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	60fb      	str	r3, [r7, #12]
   return(result);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0310 	bic.w	r3, r3, #16
 8006572:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	461a      	mov	r2, r3
 800657a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800657c:	61fb      	str	r3, [r7, #28]
 800657e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	69b9      	ldr	r1, [r7, #24]
 8006582:	69fa      	ldr	r2, [r7, #28]
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	617b      	str	r3, [r7, #20]
   return(result);
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e6      	bne.n	800655e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f003 0310 	and.w	r3, r3, #16
 800659a:	2b10      	cmp	r3, #16
 800659c:	d103      	bne.n	80065a6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2210      	movs	r2, #16
 80065a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065ac:	4619      	mov	r1, r3
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f7ff f896 	bl	80056e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065b4:	e00d      	b.n	80065d2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f7fb fd94 	bl	80020e4 <HAL_UART_RxCpltCallback>
}
 80065bc:	e009      	b.n	80065d2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	8b1b      	ldrh	r3, [r3, #24]
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0208 	orr.w	r2, r2, #8
 80065ce:	b292      	uxth	r2, r2
 80065d0:	831a      	strh	r2, [r3, #24]
}
 80065d2:	bf00      	nop
 80065d4:	3770      	adds	r7, #112	@ 0x70
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	40008000 	.word	0x40008000

080065e0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b09c      	sub	sp, #112	@ 0x70
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065f8:	2b22      	cmp	r3, #34	@ 0x22
 80065fa:	f040 80be 	bne.w	800677a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006604:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800660c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800660e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006612:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006616:	4013      	ands	r3, r2
 8006618:	b29a      	uxth	r2, r3
 800661a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800661c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006622:	1c9a      	adds	r2, r3, #2
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800662e:	b29b      	uxth	r3, r3
 8006630:	3b01      	subs	r3, #1
 8006632:	b29a      	uxth	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	f040 80a3 	bne.w	800678e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800665c:	667b      	str	r3, [r7, #100]	@ 0x64
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006666:	657b      	str	r3, [r7, #84]	@ 0x54
 8006668:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800666c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006674:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1e6      	bne.n	8006648 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	3308      	adds	r3, #8
 8006680:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800668a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668c:	f023 0301 	bic.w	r3, r3, #1
 8006690:	663b      	str	r3, [r7, #96]	@ 0x60
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3308      	adds	r3, #8
 8006698:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800669a:	643a      	str	r2, [r7, #64]	@ 0x40
 800669c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066a2:	e841 2300 	strex	r3, r2, [r1]
 80066a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1e5      	bne.n	800667a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2220      	movs	r2, #32
 80066b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a34      	ldr	r2, [pc, #208]	@ (8006798 <UART_RxISR_16BIT+0x1b8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d01f      	beq.n	800670c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d018      	beq.n	800670c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e0:	6a3b      	ldr	r3, [r7, #32]
 80066e2:	e853 3f00 	ldrex	r3, [r3]
 80066e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	461a      	mov	r2, r3
 80066f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066fa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006700:	e841 2300 	strex	r3, r2, [r1]
 8006704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e6      	bne.n	80066da <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006710:	2b01      	cmp	r3, #1
 8006712:	d12e      	bne.n	8006772 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	60bb      	str	r3, [r7, #8]
   return(result);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f023 0310 	bic.w	r3, r3, #16
 800672e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	461a      	mov	r2, r3
 8006736:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006738:	61bb      	str	r3, [r7, #24]
 800673a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	6979      	ldr	r1, [r7, #20]
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	e841 2300 	strex	r3, r2, [r1]
 8006744:	613b      	str	r3, [r7, #16]
   return(result);
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1e6      	bne.n	800671a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	69db      	ldr	r3, [r3, #28]
 8006752:	f003 0310 	and.w	r3, r3, #16
 8006756:	2b10      	cmp	r3, #16
 8006758:	d103      	bne.n	8006762 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2210      	movs	r2, #16
 8006760:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006768:	4619      	mov	r1, r3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fe ffb8 	bl	80056e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006770:	e00d      	b.n	800678e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7fb fcb6 	bl	80020e4 <HAL_UART_RxCpltCallback>
}
 8006778:	e009      	b.n	800678e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	8b1b      	ldrh	r3, [r3, #24]
 8006780:	b29a      	uxth	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f042 0208 	orr.w	r2, r2, #8
 800678a:	b292      	uxth	r2, r2
 800678c:	831a      	strh	r2, [r3, #24]
}
 800678e:	bf00      	nop
 8006790:	3770      	adds	r7, #112	@ 0x70
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40008000 	.word	0x40008000

0800679c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	7992      	ldrb	r2, [r2, #6]
 80067c2:	08d2      	lsrs	r2, r2, #3
 80067c4:	b2d2      	uxtb	r2, r2
 80067c6:	fb13 f302 	smulbb	r3, r3, r2
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	889b      	ldrh	r3, [r3, #4]
 80067d4:	461a      	mov	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	885b      	ldrh	r3, [r3, #2]
 80067da:	fb02 f303 	mul.w	r3, r2, r3
 80067de:	461a      	mov	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	60da      	str	r2, [r3, #12]
}
 80067ea:	bf00      	nop
 80067ec:	370c      	adds	r7, #12
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 80067f6:	b490      	push	{r4, r7}
 80067f8:	b086      	sub	sp, #24
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	4604      	mov	r4, r0
 80067fe:	4608      	mov	r0, r1
 8006800:	1d39      	adds	r1, r7, #4
 8006802:	e881 000c 	stmia.w	r1, {r2, r3}
 8006806:	4623      	mov	r3, r4
 8006808:	81fb      	strh	r3, [r7, #14]
 800680a:	4603      	mov	r3, r0
 800680c:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 800680e:	2300      	movs	r3, #0
 8006810:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8006812:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006816:	88ba      	ldrh	r2, [r7, #4]
 8006818:	4293      	cmp	r3, r2
 800681a:	da04      	bge.n	8006826 <code+0x30>
        code |= LEFT;
 800681c:	2201      	movs	r2, #1
 800681e:	7dfb      	ldrb	r3, [r7, #23]
 8006820:	4313      	orrs	r3, r2
 8006822:	75fb      	strb	r3, [r7, #23]
 8006824:	e008      	b.n	8006838 <code+0x42>
    } else if (x0 > window.x1) {
 8006826:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800682a:	893a      	ldrh	r2, [r7, #8]
 800682c:	4293      	cmp	r3, r2
 800682e:	dd03      	ble.n	8006838 <code+0x42>
        code |= RIGHT;
 8006830:	2202      	movs	r2, #2
 8006832:	7dfb      	ldrb	r3, [r7, #23]
 8006834:	4313      	orrs	r3, r2
 8006836:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8006838:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800683c:	88fa      	ldrh	r2, [r7, #6]
 800683e:	4293      	cmp	r3, r2
 8006840:	da04      	bge.n	800684c <code+0x56>
        code |= BOTTOM;
 8006842:	2204      	movs	r2, #4
 8006844:	7dfb      	ldrb	r3, [r7, #23]
 8006846:	4313      	orrs	r3, r2
 8006848:	75fb      	strb	r3, [r7, #23]
 800684a:	e008      	b.n	800685e <code+0x68>
    } else if (y0 > window.y1) {
 800684c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006850:	897a      	ldrh	r2, [r7, #10]
 8006852:	4293      	cmp	r3, r2
 8006854:	dd03      	ble.n	800685e <code+0x68>
        code |= TOP;
 8006856:	2208      	movs	r2, #8
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	4313      	orrs	r3, r2
 800685c:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 800685e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006860:	4618      	mov	r0, r3
 8006862:	3718      	adds	r7, #24
 8006864:	46bd      	mov	sp, r7
 8006866:	bc90      	pop	{r4, r7}
 8006868:	4770      	bx	lr

0800686a <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b088      	sub	sp, #32
 800686e:	af00      	add	r7, sp, #0
 8006870:	60f8      	str	r0, [r7, #12]
 8006872:	60b9      	str	r1, [r7, #8]
 8006874:	607a      	str	r2, [r7, #4]
 8006876:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f9b3 0000 	ldrsh.w	r0, [r3]
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006884:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006888:	cb0c      	ldmia	r3, {r2, r3}
 800688a:	f7ff ffb4 	bl	80067f6 <code>
 800688e:	4603      	mov	r3, r0
 8006890:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800689e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80068a2:	cb0c      	ldmia	r3, {r2, r3}
 80068a4:	f7ff ffa7 	bl	80067f6 <code>
 80068a8:	4603      	mov	r3, r0
 80068aa:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 80068ac:	2300      	movs	r3, #0
 80068ae:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 80068b0:	7ffa      	ldrb	r2, [r7, #31]
 80068b2:	7fbb      	ldrb	r3, [r7, #30]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d102      	bne.n	80068c2 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 80068bc:	2301      	movs	r3, #1
 80068be:	777b      	strb	r3, [r7, #29]
            break;
 80068c0:	e0e9      	b.n	8006a96 <clip_line+0x22c>
        } else if (code0 & code1) {
 80068c2:	7ffa      	ldrb	r2, [r7, #31]
 80068c4:	7fbb      	ldrb	r3, [r7, #30]
 80068c6:	4013      	ands	r3, r2
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	f040 80e2 	bne.w	8006a94 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 80068d8:	7ffb      	ldrb	r3, [r7, #31]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d001      	beq.n	80068e2 <clip_line+0x78>
 80068de:	7ffb      	ldrb	r3, [r7, #31]
 80068e0:	e000      	b.n	80068e4 <clip_line+0x7a>
 80068e2:	7fbb      	ldrb	r3, [r7, #30]
 80068e4:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 80068e6:	2208      	movs	r2, #8
 80068e8:	7dfb      	ldrb	r3, [r7, #23]
 80068ea:	4013      	ands	r3, r2
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d024      	beq.n	800693c <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006900:	4619      	mov	r1, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006908:	1acb      	subs	r3, r1, r3
 800690a:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800690c:	4608      	mov	r0, r1
 800690e:	68b9      	ldr	r1, [r7, #8]
 8006910:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006914:	1a41      	subs	r1, r0, r1
 8006916:	fb03 f101 	mul.w	r1, r3, r1
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006920:	4618      	mov	r0, r3
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006928:	1ac3      	subs	r3, r0, r3
 800692a:	fb91 f3f3 	sdiv	r3, r1, r3
 800692e:	b29b      	uxth	r3, r3
 8006930:	4413      	add	r3, r2
 8006932:	b29b      	uxth	r3, r3
 8006934:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8006936:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006938:	833b      	strh	r3, [r7, #24]
 800693a:	e07f      	b.n	8006a3c <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 800693c:	2204      	movs	r2, #4
 800693e:	7dfb      	ldrb	r3, [r7, #23]
 8006940:	4013      	ands	r3, r2
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b00      	cmp	r3, #0
 8006946:	d024      	beq.n	8006992 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800694e:	b29a      	uxth	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006956:	4619      	mov	r1, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800695e:	1acb      	subs	r3, r1, r3
 8006960:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006962:	4608      	mov	r0, r1
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	f9b1 1000 	ldrsh.w	r1, [r1]
 800696a:	1a41      	subs	r1, r0, r1
 800696c:	fb03 f101 	mul.w	r1, r3, r1
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006976:	4618      	mov	r0, r3
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800697e:	1ac3      	subs	r3, r0, r3
 8006980:	fb91 f3f3 	sdiv	r3, r1, r3
 8006984:	b29b      	uxth	r3, r3
 8006986:	4413      	add	r3, r2
 8006988:	b29b      	uxth	r3, r3
 800698a:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 800698c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800698e:	833b      	strh	r3, [r7, #24]
 8006990:	e054      	b.n	8006a3c <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8006992:	2202      	movs	r2, #2
 8006994:	7dfb      	ldrb	r3, [r7, #23]
 8006996:	4013      	ands	r3, r2
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d024      	beq.n	80069e8 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069ac:	4619      	mov	r1, r3
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069b4:	1acb      	subs	r3, r1, r3
 80069b6:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80069b8:	4608      	mov	r0, r1
 80069ba:	68f9      	ldr	r1, [r7, #12]
 80069bc:	f9b1 1000 	ldrsh.w	r1, [r1]
 80069c0:	1a41      	subs	r1, r0, r1
 80069c2:	fb03 f101 	mul.w	r1, r3, r1
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069cc:	4618      	mov	r0, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069d4:	1ac3      	subs	r3, r0, r3
 80069d6:	fb91 f3f3 	sdiv	r3, r1, r3
 80069da:	b29b      	uxth	r3, r3
 80069dc:	4413      	add	r3, r2
 80069de:	b29b      	uxth	r3, r3
 80069e0:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 80069e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80069e4:	837b      	strh	r3, [r7, #26]
 80069e6:	e029      	b.n	8006a3c <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 80069e8:	2201      	movs	r2, #1
 80069ea:	7dfb      	ldrb	r3, [r7, #23]
 80069ec:	4013      	ands	r3, r2
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d023      	beq.n	8006a3c <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a02:	4619      	mov	r1, r3
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a0a:	1acb      	subs	r3, r1, r3
 8006a0c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8006a0e:	4608      	mov	r0, r1
 8006a10:	68f9      	ldr	r1, [r7, #12]
 8006a12:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006a16:	1a41      	subs	r1, r0, r1
 8006a18:	fb03 f101 	mul.w	r1, r3, r1
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a22:	4618      	mov	r0, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a2a:	1ac3      	subs	r3, r0, r3
 8006a2c:	fb91 f3f3 	sdiv	r3, r1, r3
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	4413      	add	r3, r2
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8006a38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006a3a:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8006a3c:	7dfa      	ldrb	r2, [r7, #23]
 8006a3e:	7ffb      	ldrb	r3, [r7, #31]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d113      	bne.n	8006a6c <clip_line+0x202>
                *x0 = x;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	8b7a      	ldrh	r2, [r7, #26]
 8006a48:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	8b3a      	ldrh	r2, [r7, #24]
 8006a4e:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006a5c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006a60:	cb0c      	ldmia	r3, {r2, r3}
 8006a62:	f7ff fec8 	bl	80067f6 <code>
 8006a66:	4603      	mov	r3, r0
 8006a68:	77fb      	strb	r3, [r7, #31]
 8006a6a:	e721      	b.n	80068b0 <clip_line+0x46>
            } else {
                *x1 = x;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	8b7a      	ldrh	r2, [r7, #26]
 8006a70:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	8b3a      	ldrh	r2, [r7, #24]
 8006a76:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006a84:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006a88:	cb0c      	ldmia	r3, {r2, r3}
 8006a8a:	f7ff feb4 	bl	80067f6 <code>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8006a92:	e70d      	b.n	80068b0 <clip_line+0x46>
            break;
 8006a94:	bf00      	nop
            }
        }
    }

    return accept;
 8006a96:	7f7b      	ldrb	r3, [r7, #29]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3720      	adds	r7, #32
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	3306      	adds	r3, #6
 8006ab0:	2208      	movs	r2, #8
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	f001 fcdd 	bl	8008472 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	330e      	adds	r3, #14
 8006abc:	781a      	ldrb	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	330f      	adds	r3, #15
 8006ac6:	781a      	ldrb	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	3310      	adds	r3, #16
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	72da      	strb	r2, [r3, #11]

    return 0;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08e      	sub	sp, #56	@ 0x38
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006aec:	f107 0314 	add.w	r3, r7, #20
 8006af0:	6879      	ldr	r1, [r7, #4]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff ffd4 	bl	8006aa0 <fontx_meta>
 8006af8:	4603      	mov	r3, r0
 8006afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (0 != status) {
 8006afe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d002      	beq.n	8006b0c <fontx_glyph+0x2c>
        return status;
 8006b06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b0a:	e077      	b.n	8006bfc <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006b0c:	7f7a      	ldrb	r2, [r7, #29]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006b12:	7fba      	ldrb	r2, [r7, #30]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006b18:	7f7b      	ldrb	r3, [r7, #29]
 8006b1a:	3307      	adds	r3, #7
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	da00      	bge.n	8006b22 <fontx_glyph+0x42>
 8006b20:	3307      	adds	r3, #7
 8006b22:	10db      	asrs	r3, r3, #3
 8006b24:	b2da      	uxtb	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	78da      	ldrb	r2, [r3, #3]
 8006b2e:	7fbb      	ldrb	r3, [r7, #30]
 8006b30:	fb12 f303 	smulbb	r3, r2, r3
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006b3a:	7ffb      	ldrb	r3, [r7, #31]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d10f      	bne.n	8006b60 <fontx_glyph+0x80>
        if (code < 0x100) {
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2bff      	cmp	r3, #255	@ 0xff
 8006b44:	d859      	bhi.n	8006bfa <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	789b      	ldrb	r3, [r3, #2]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	fb02 f303 	mul.w	r3, r2, r3
 8006b52:	3311      	adds	r3, #17
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	441a      	add	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	e04d      	b.n	8006bfc <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3312      	adds	r3, #18
 8006b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        nc = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	637b      	str	r3, [r7, #52]	@ 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3311      	adds	r3, #17
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	633b      	str	r3, [r7, #48]	@ 0x30
        while (bc--) {
 8006b72:	e03d      	b.n	8006bf0 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	021b      	lsls	r3, r3, #8
 8006b82:	4413      	add	r3, r2
 8006b84:	627b      	str	r3, [r7, #36]	@ 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b88:	3302      	adds	r3, #2
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b90:	3303      	adds	r3, #3
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	021b      	lsls	r3, r3, #8
 8006b96:	4413      	add	r3, r2
 8006b98:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006b9a:	68ba      	ldr	r2, [r7, #8]
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d31c      	bcc.n	8006bdc <fontx_glyph+0xfc>
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	6a3b      	ldr	r3, [r7, #32]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d818      	bhi.n	8006bdc <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006bb2:	4413      	add	r3, r2
 8006bb4:	637b      	str	r3, [r7, #52]	@ 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3311      	adds	r3, #17
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	461a      	mov	r2, r3
                    nc * glyph->size
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	789b      	ldrb	r3, [r3, #2]
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bc8:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006bcc:	4413      	add	r3, r2
 8006bce:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	441a      	add	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	e00f      	b.n	8006bfc <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006bdc:	6a3a      	ldr	r2, [r7, #32]
 8006bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be0:	1ad2      	subs	r2, r2, r3
 8006be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be4:	4413      	add	r3, r2
 8006be6:	3301      	adds	r3, #1
 8006be8:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Next code block_table. */
            block_table += 4;
 8006bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bec:	3304      	adds	r3, #4
 8006bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (bc--) {
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf2:	1e5a      	subs	r2, r3, #1
 8006bf4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1bc      	bne.n	8006b74 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3738      	adds	r7, #56	@ 0x38
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	dd01      	ble.n	8006c1a <min+0x16>
        return b;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	e000      	b.n	8006c1c <min+0x18>
    };
    return a;
 8006c1a:	687b      	ldr	r3, [r7, #4]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <max>:

static inline int max(int a, int b) {
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	dd01      	ble.n	8006c3e <max+0x16>
        return a;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	e000      	b.n	8006c40 <max+0x18>
    }
    return b;
 8006c3e:	683b      	ldr	r3, [r7, #0]
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	4603      	mov	r3, r0
 8006c54:	80fb      	strh	r3, [r7, #6]
 8006c56:	460b      	mov	r3, r1
 8006c58:	80bb      	strh	r3, [r7, #4]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c62:	4a12      	ldr	r2, [pc, #72]	@ (8006cac <hagl_put_pixel+0x60>)
 8006c64:	8812      	ldrh	r2, [r2, #0]
 8006c66:	4293      	cmp	r3, r2
 8006c68:	db1a      	blt.n	8006ca0 <hagl_put_pixel+0x54>
 8006c6a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8006cac <hagl_put_pixel+0x60>)
 8006c70:	8852      	ldrh	r2, [r2, #2]
 8006c72:	4293      	cmp	r3, r2
 8006c74:	db14      	blt.n	8006ca0 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006c76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8006cac <hagl_put_pixel+0x60>)
 8006c7c:	8892      	ldrh	r2, [r2, #4]
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	dc10      	bgt.n	8006ca4 <hagl_put_pixel+0x58>
 8006c82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006c86:	4a09      	ldr	r2, [pc, #36]	@ (8006cac <hagl_put_pixel+0x60>)
 8006c88:	88d2      	ldrh	r2, [r2, #6]
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	dc0a      	bgt.n	8006ca4 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006c8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c92:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006c96:	887a      	ldrh	r2, [r7, #2]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7fa feab 	bl	80019f4 <lcdPutPixel>
 8006c9e:	e002      	b.n	8006ca6 <hagl_put_pixel+0x5a>
        return;
 8006ca0:	bf00      	nop
 8006ca2:	e000      	b.n	8006ca6 <hagl_put_pixel+0x5a>
        return;
 8006ca4:	bf00      	nop
}
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	2000020c 	.word	0x2000020c

08006cb0 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8006cb0:	b590      	push	{r4, r7, lr}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	4608      	mov	r0, r1
 8006cba:	4611      	mov	r1, r2
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	4623      	mov	r3, r4
 8006cc0:	80fb      	strh	r3, [r7, #6]
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	80bb      	strh	r3, [r7, #4]
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	807b      	strh	r3, [r7, #2]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006cce:	88fa      	ldrh	r2, [r7, #6]
 8006cd0:	887b      	ldrh	r3, [r7, #2]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	b21a      	sxth	r2, r3
 8006cd8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006cdc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006ce0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006ce4:	883b      	ldrh	r3, [r7, #0]
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	4623      	mov	r3, r4
 8006cea:	f000 f827 	bl	8006d3c <hagl_draw_line>
#endif
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd90      	pop	{r4, r7, pc}

08006cf6 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8006cf6:	b590      	push	{r4, r7, lr}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af02      	add	r7, sp, #8
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	4608      	mov	r0, r1
 8006d00:	4611      	mov	r1, r2
 8006d02:	461a      	mov	r2, r3
 8006d04:	4623      	mov	r3, r4
 8006d06:	80fb      	strh	r3, [r7, #6]
 8006d08:	4603      	mov	r3, r0
 8006d0a:	80bb      	strh	r3, [r7, #4]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	807b      	strh	r3, [r7, #2]
 8006d10:	4613      	mov	r3, r2
 8006d12:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8006d14:	88ba      	ldrh	r2, [r7, #4]
 8006d16:	887b      	ldrh	r3, [r7, #2]
 8006d18:	4413      	add	r3, r2
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	b21c      	sxth	r4, r3
 8006d1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006d22:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006d26:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006d2a:	883b      	ldrh	r3, [r7, #0]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	4623      	mov	r3, r4
 8006d30:	f000 f804 	bl	8006d3c <hagl_draw_line>
#endif
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd90      	pop	{r4, r7, pc}

08006d3c <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d3e:	b089      	sub	sp, #36	@ 0x24
 8006d40:	af02      	add	r7, sp, #8
 8006d42:	4604      	mov	r4, r0
 8006d44:	4608      	mov	r0, r1
 8006d46:	4611      	mov	r1, r2
 8006d48:	461a      	mov	r2, r3
 8006d4a:	4623      	mov	r3, r4
 8006d4c:	80fb      	strh	r3, [r7, #6]
 8006d4e:	4603      	mov	r3, r0
 8006d50:	80bb      	strh	r3, [r7, #4]
 8006d52:	460b      	mov	r3, r1
 8006d54:	807b      	strh	r3, [r7, #2]
 8006d56:	4613      	mov	r3, r2
 8006d58:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8006d5a:	463b      	mov	r3, r7
 8006d5c:	1cba      	adds	r2, r7, #2
 8006d5e:	1d3d      	adds	r5, r7, #4
 8006d60:	1dbc      	adds	r4, r7, #6
 8006d62:	494a      	ldr	r1, [pc, #296]	@ (8006e8c <hagl_draw_line+0x150>)
 8006d64:	466e      	mov	r6, sp
 8006d66:	c903      	ldmia	r1, {r0, r1}
 8006d68:	e886 0003 	stmia.w	r6, {r0, r1}
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f7ff fd7b 	bl	800686a <clip_line>
 8006d74:	4603      	mov	r3, r0
 8006d76:	f083 0301 	eor.w	r3, r3, #1
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d17e      	bne.n	8006e7e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8006d80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006d84:	461a      	mov	r2, r3
 8006d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	bfb8      	it	lt
 8006d90:	425b      	neglt	r3, r3
 8006d92:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8006d94:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006d98:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	da01      	bge.n	8006da4 <hagl_draw_line+0x68>
 8006da0:	2301      	movs	r3, #1
 8006da2:	e001      	b.n	8006da8 <hagl_draw_line+0x6c>
 8006da4:	f04f 33ff 	mov.w	r3, #4294967295
 8006da8:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8006daa:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006dae:	461a      	mov	r2, r3
 8006db0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	bfb8      	it	lt
 8006dba:	425b      	neglt	r3, r3
 8006dbc:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8006dbe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006dc2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	da01      	bge.n	8006dce <hagl_draw_line+0x92>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e001      	b.n	8006dd2 <hagl_draw_line+0x96>
 8006dce:	f04f 33ff 	mov.w	r3, #4294967295
 8006dd2:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8006dd4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006dd8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	dd06      	ble.n	8006dee <hagl_draw_line+0xb2>
 8006de0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006de4:	0fda      	lsrs	r2, r3, #31
 8006de6:	4413      	add	r3, r2
 8006de8:	105b      	asrs	r3, r3, #1
 8006dea:	b21b      	sxth	r3, r3
 8006dec:	e006      	b.n	8006dfc <hagl_draw_line+0xc0>
 8006dee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006df2:	0fda      	lsrs	r2, r3, #31
 8006df4:	4413      	add	r3, r2
 8006df6:	105b      	asrs	r3, r3, #1
 8006df8:	425b      	negs	r3, r3
 8006dfa:	b21b      	sxth	r3, r3
 8006dfc:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8006dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e02:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006e06:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff ff1f 	bl	8006c4c <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8006e0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006e12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d105      	bne.n	8006e26 <hagl_draw_line+0xea>
 8006e1a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006e1e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d02d      	beq.n	8006e82 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8006e26:	8afb      	ldrh	r3, [r7, #22]
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8006e2e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006e32:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006e36:	425b      	negs	r3, r3
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	dd0c      	ble.n	8006e56 <hagl_draw_line+0x11a>
            err -= dy;
 8006e3c:	8afa      	ldrh	r2, [r7, #22]
 8006e3e:	8a3b      	ldrh	r3, [r7, #16]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8006e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	8a7b      	ldrh	r3, [r7, #18]
 8006e4e:	4413      	add	r3, r2
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	b21b      	sxth	r3, r3
 8006e54:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8006e56:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006e5a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	dacd      	bge.n	8006dfe <hagl_draw_line+0xc2>
            err += dx;
 8006e62:	8afa      	ldrh	r2, [r7, #22]
 8006e64:	8abb      	ldrh	r3, [r7, #20]
 8006e66:	4413      	add	r3, r2
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8006e6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	89fb      	ldrh	r3, [r7, #14]
 8006e74:	4413      	add	r3, r2
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	b21b      	sxth	r3, r3
 8006e7a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8006e7c:	e7bf      	b.n	8006dfe <hagl_draw_line+0xc2>
        return;
 8006e7e:	bf00      	nop
 8006e80:	e000      	b.n	8006e84 <hagl_draw_line+0x148>
            break;
 8006e82:	bf00      	nop
        }
    }
}
 8006e84:	371c      	adds	r7, #28
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	2000020c 	.word	0x2000020c

08006e90 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006e90:	b590      	push	{r4, r7, lr}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4604      	mov	r4, r0
 8006e98:	4608      	mov	r0, r1
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	4623      	mov	r3, r4
 8006ea0:	80fb      	strh	r3, [r7, #6]
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	80bb      	strh	r3, [r7, #4]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	807b      	strh	r3, [r7, #2]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8006eae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006eb2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	dd0e      	ble.n	8006ed8 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 8006eba:	88fa      	ldrh	r2, [r7, #6]
 8006ebc:	887b      	ldrh	r3, [r7, #2]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006ec4:	88fa      	ldrh	r2, [r7, #6]
 8006ec6:	887b      	ldrh	r3, [r7, #2]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8006ece:	88fa      	ldrh	r2, [r7, #6]
 8006ed0:	887b      	ldrh	r3, [r7, #2]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8006ed8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006edc:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	dd0e      	ble.n	8006f02 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 8006ee4:	88ba      	ldrh	r2, [r7, #4]
 8006ee6:	883b      	ldrh	r3, [r7, #0]
 8006ee8:	4413      	add	r3, r2
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8006eee:	88ba      	ldrh	r2, [r7, #4]
 8006ef0:	883b      	ldrh	r3, [r7, #0]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8006ef8:	88ba      	ldrh	r2, [r7, #4]
 8006efa:	883b      	ldrh	r3, [r7, #0]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8006f02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f06:	4a24      	ldr	r2, [pc, #144]	@ (8006f98 <hagl_draw_rectangle+0x108>)
 8006f08:	8812      	ldrh	r2, [r2, #0]
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	db3e      	blt.n	8006f8c <hagl_draw_rectangle+0xfc>
 8006f0e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f12:	4a21      	ldr	r2, [pc, #132]	@ (8006f98 <hagl_draw_rectangle+0x108>)
 8006f14:	8852      	ldrh	r2, [r2, #2]
 8006f16:	4293      	cmp	r3, r2
 8006f18:	db38      	blt.n	8006f8c <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006f98 <hagl_draw_rectangle+0x108>)
 8006f20:	8892      	ldrh	r2, [r2, #4]
 8006f22:	4293      	cmp	r3, r2
 8006f24:	dc34      	bgt.n	8006f90 <hagl_draw_rectangle+0x100>
 8006f26:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006f98 <hagl_draw_rectangle+0x108>)
 8006f2c:	88d2      	ldrh	r2, [r2, #6]
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	dc2e      	bgt.n	8006f90 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 8006f32:	887a      	ldrh	r2, [r7, #2]
 8006f34:	88fb      	ldrh	r3, [r7, #6]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 8006f3e:	883a      	ldrh	r2, [r7, #0]
 8006f40:	88bb      	ldrh	r3, [r7, #4]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3301      	adds	r3, #1
 8006f48:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 8006f4a:	8c3b      	ldrh	r3, [r7, #32]
 8006f4c:	89fa      	ldrh	r2, [r7, #14]
 8006f4e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f52:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006f56:	f7ff feab 	bl	8006cb0 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 8006f5a:	8c3b      	ldrh	r3, [r7, #32]
 8006f5c:	89fa      	ldrh	r2, [r7, #14]
 8006f5e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8006f62:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006f66:	f7ff fea3 	bl	8006cb0 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 8006f6a:	8c3b      	ldrh	r3, [r7, #32]
 8006f6c:	89ba      	ldrh	r2, [r7, #12]
 8006f6e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f72:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006f76:	f7ff febe 	bl	8006cf6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 8006f7a:	8c3b      	ldrh	r3, [r7, #32]
 8006f7c:	89ba      	ldrh	r2, [r7, #12]
 8006f7e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f82:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8006f86:	f7ff feb6 	bl	8006cf6 <hagl_draw_vline>
 8006f8a:	e002      	b.n	8006f92 <hagl_draw_rectangle+0x102>
        return;
 8006f8c:	bf00      	nop
 8006f8e:	e000      	b.n	8006f92 <hagl_draw_rectangle+0x102>
        return;
 8006f90:	bf00      	nop
}
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd90      	pop	{r4, r7, pc}
 8006f98:	2000020c 	.word	0x2000020c

08006f9c <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006f9c:	b590      	push	{r4, r7, lr}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	4608      	mov	r0, r1
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4623      	mov	r3, r4
 8006fac:	80fb      	strh	r3, [r7, #6]
 8006fae:	4603      	mov	r3, r0
 8006fb0:	80bb      	strh	r3, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	807b      	strh	r3, [r7, #2]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8006fba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006fbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	dd0e      	ble.n	8006fe4 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8006fc6:	88fa      	ldrh	r2, [r7, #6]
 8006fc8:	887b      	ldrh	r3, [r7, #2]
 8006fca:	4413      	add	r3, r2
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006fd0:	88fa      	ldrh	r2, [r7, #6]
 8006fd2:	887b      	ldrh	r3, [r7, #2]
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8006fda:	88fa      	ldrh	r2, [r7, #6]
 8006fdc:	887b      	ldrh	r3, [r7, #2]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8006fe4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006fe8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	dd0e      	ble.n	800700e <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8006ff0:	88ba      	ldrh	r2, [r7, #4]
 8006ff2:	883b      	ldrh	r3, [r7, #0]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8006ffa:	88ba      	ldrh	r2, [r7, #4]
 8006ffc:	883b      	ldrh	r3, [r7, #0]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	b29b      	uxth	r3, r3
 8007002:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8007004:	88ba      	ldrh	r2, [r7, #4]
 8007006:	883b      	ldrh	r3, [r7, #0]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	b29b      	uxth	r3, r3
 800700c:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 800700e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007012:	4a33      	ldr	r2, [pc, #204]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007014:	8812      	ldrh	r2, [r2, #0]
 8007016:	4293      	cmp	r3, r2
 8007018:	db5b      	blt.n	80070d2 <hagl_fill_rectangle+0x136>
 800701a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800701e:	4a30      	ldr	r2, [pc, #192]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007020:	8852      	ldrh	r2, [r2, #2]
 8007022:	4293      	cmp	r3, r2
 8007024:	db55      	blt.n	80070d2 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8007026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800702a:	4a2d      	ldr	r2, [pc, #180]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 800702c:	8892      	ldrh	r2, [r2, #4]
 800702e:	4293      	cmp	r3, r2
 8007030:	dc51      	bgt.n	80070d6 <hagl_fill_rectangle+0x13a>
 8007032:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007036:	4a2a      	ldr	r2, [pc, #168]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007038:	88d2      	ldrh	r2, [r2, #6]
 800703a:	4293      	cmp	r3, r2
 800703c:	dc4b      	bgt.n	80070d6 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 800703e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007042:	4a27      	ldr	r2, [pc, #156]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007044:	8812      	ldrh	r2, [r2, #0]
 8007046:	4611      	mov	r1, r2
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff fded 	bl	8006c28 <max>
 800704e:	4603      	mov	r3, r0
 8007050:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8007052:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007056:	4a22      	ldr	r2, [pc, #136]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007058:	8852      	ldrh	r2, [r2, #2]
 800705a:	4611      	mov	r1, r2
 800705c:	4618      	mov	r0, r3
 800705e:	f7ff fde3 	bl	8006c28 <max>
 8007062:	4603      	mov	r3, r0
 8007064:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8007066:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800706a:	4a1d      	ldr	r2, [pc, #116]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 800706c:	8892      	ldrh	r2, [r2, #4]
 800706e:	4611      	mov	r1, r2
 8007070:	4618      	mov	r0, r3
 8007072:	f7ff fdc7 	bl	8006c04 <min>
 8007076:	4603      	mov	r3, r0
 8007078:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 800707a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800707e:	4a18      	ldr	r2, [pc, #96]	@ (80070e0 <hagl_fill_rectangle+0x144>)
 8007080:	88d2      	ldrh	r2, [r2, #6]
 8007082:	4611      	mov	r1, r2
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff fdbd 	bl	8006c04 <min>
 800708a:	4603      	mov	r3, r0
 800708c:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 800708e:	887a      	ldrh	r2, [r7, #2]
 8007090:	88fb      	ldrh	r3, [r7, #6]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	b29b      	uxth	r3, r3
 8007096:	3301      	adds	r3, #1
 8007098:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 800709a:	883a      	ldrh	r2, [r7, #0]
 800709c:	88bb      	ldrh	r3, [r7, #4]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	3301      	adds	r3, #1
 80070a4:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 80070a6:	2300      	movs	r3, #0
 80070a8:	81fb      	strh	r3, [r7, #14]
 80070aa:	e00d      	b.n	80070c8 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 80070ac:	88ba      	ldrh	r2, [r7, #4]
 80070ae:	89fb      	ldrh	r3, [r7, #14]
 80070b0:	4413      	add	r3, r2
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	b219      	sxth	r1, r3
 80070b6:	8c3b      	ldrh	r3, [r7, #32]
 80070b8:	89ba      	ldrh	r2, [r7, #12]
 80070ba:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80070be:	f7ff fdf7 	bl	8006cb0 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 80070c2:	89fb      	ldrh	r3, [r7, #14]
 80070c4:	3301      	adds	r3, #1
 80070c6:	81fb      	strh	r3, [r7, #14]
 80070c8:	89fa      	ldrh	r2, [r7, #14]
 80070ca:	897b      	ldrh	r3, [r7, #10]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d3ed      	bcc.n	80070ac <hagl_fill_rectangle+0x110>
 80070d0:	e002      	b.n	80070d8 <hagl_fill_rectangle+0x13c>
        return;
 80070d2:	bf00      	nop
 80070d4:	e000      	b.n	80070d8 <hagl_fill_rectangle+0x13c>
        return;
 80070d6:	bf00      	nop
#endif
    }
}
 80070d8:	3714      	adds	r7, #20
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd90      	pop	{r4, r7, pc}
 80070de:	bf00      	nop
 80070e0:	2000020c 	.word	0x2000020c

080070e4 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 80070e4:	b590      	push	{r4, r7, lr}
 80070e6:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80070f2:	f844 0c24 	str.w	r0, [r4, #-36]
 80070f6:	460c      	mov	r4, r1
 80070f8:	4610      	mov	r0, r2
 80070fa:	4619      	mov	r1, r3
 80070fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007100:	4622      	mov	r2, r4
 8007102:	f823 2c26 	strh.w	r2, [r3, #-38]
 8007106:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800710a:	4602      	mov	r2, r0
 800710c:	f823 2c28 	strh.w	r2, [r3, #-40]
 8007110:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007114:	460a      	mov	r2, r1
 8007116:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800711a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800711e:	4619      	mov	r1, r3
 8007120:	f107 0310 	add.w	r3, r7, #16
 8007124:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8007128:	6812      	ldr	r2, [r2, #0]
 800712a:	f851 1c24 	ldr.w	r1, [r1, #-36]
 800712e:	4618      	mov	r0, r3
 8007130:	f7ff fcd6 	bl	8006ae0 <fontx_glyph>
 8007134:	4603      	mov	r3, r0
 8007136:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800713a:	f102 0209 	add.w	r2, r2, #9
 800713e:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8007140:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007144:	f103 0309 	add.w	r3, r3, #9
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d001      	beq.n	8007152 <hagl_put_char+0x6e>
        return 0;
 800714e:	2300      	movs	r3, #0
 8007150:	e0c0      	b.n	80072d4 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 8007152:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007156:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800715a:	461a      	mov	r2, r3
 800715c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007160:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 8007164:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007168:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 800716c:	461a      	mov	r2, r3
 800716e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007172:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 8007176:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800717a:	2210      	movs	r2, #16
 800717c:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8007180:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007184:	3a08      	subs	r2, #8
 8007186:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800718a:	3b18      	subs	r3, #24
 800718c:	4611      	mov	r1, r2
 800718e:	4618      	mov	r0, r3
 8007190:	f7ff fb0e 	bl	80067b0 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8007194:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007198:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 800719c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80071a0:	f102 020c 	add.w	r2, r2, #12
 80071a4:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 80071a6:	2300      	movs	r3, #0
 80071a8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80071ac:	f102 020b 	add.w	r2, r2, #11
 80071b0:	7013      	strb	r3, [r2, #0]
 80071b2:	e071      	b.n	8007298 <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80071b4:	2300      	movs	r3, #0
 80071b6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80071ba:	f102 020a 	add.w	r2, r2, #10
 80071be:	7013      	strb	r3, [r2, #0]
 80071c0:	e047      	b.n	8007252 <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 80071c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80071c6:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	b25a      	sxtb	r2, r3
 80071ce:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80071d2:	f103 030a 	add.w	r3, r3, #10
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	2180      	movs	r1, #128	@ 0x80
 80071de:	fa41 f303 	asr.w	r3, r1, r3
 80071e2:	b25b      	sxtb	r3, r3
 80071e4:	4013      	ands	r3, r2
 80071e6:	b25b      	sxtb	r3, r3
 80071e8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80071ec:	f102 0208 	add.w	r2, r2, #8
 80071f0:	7013      	strb	r3, [r2, #0]
            if (set) {
 80071f2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80071f6:	f103 0308 	add.w	r3, r3, #8
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d010      	beq.n	8007222 <hagl_put_char+0x13e>
                *(ptr++) = color;
 8007200:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007204:	f103 030c 	add.w	r3, r3, #12
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	1c9a      	adds	r2, r3, #2
 800720c:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8007210:	f101 010c 	add.w	r1, r1, #12
 8007214:	600a      	str	r2, [r1, #0]
 8007216:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800721a:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 800721e:	801a      	strh	r2, [r3, #0]
 8007220:	e00c      	b.n	800723c <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 8007222:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007226:	f103 030c 	add.w	r3, r3, #12
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	1c9a      	adds	r2, r3, #2
 800722e:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8007232:	f101 010c 	add.w	r1, r1, #12
 8007236:	600a      	str	r2, [r1, #0]
 8007238:	2200      	movs	r2, #0
 800723a:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 800723c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007240:	f103 030a 	add.w	r3, r3, #10
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	3301      	adds	r3, #1
 8007248:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800724c:	f102 020a 	add.w	r2, r2, #10
 8007250:	7013      	strb	r3, [r2, #0]
 8007252:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007256:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800725a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800725e:	f102 020a 	add.w	r2, r2, #10
 8007262:	7812      	ldrb	r2, [r2, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d3ac      	bcc.n	80071c2 <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 8007268:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800726c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8007270:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007274:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 8007278:	4413      	add	r3, r2
 800727a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800727e:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8007282:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007286:	f103 030b 	add.w	r3, r3, #11
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	3301      	adds	r3, #1
 800728e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007292:	f102 020b 	add.w	r2, r2, #11
 8007296:	7013      	strb	r3, [r2, #0]
 8007298:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800729c:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80072a0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80072a4:	f102 020b 	add.w	r2, r2, #11
 80072a8:	7812      	ldrb	r2, [r2, #0]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d382      	bcc.n	80071b4 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 80072ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072b2:	3b18      	subs	r3, #24
 80072b4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80072b8:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 80072bc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80072c0:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 80072c4:	461a      	mov	r2, r3
 80072c6:	f000 f85a 	bl	800737e <hagl_blit>

    return bitmap.width;
 80072ca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072ce:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80072d2:	b2db      	uxtb	r3, r3
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd90      	pop	{r4, r7, pc}

080072e0 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b08c      	sub	sp, #48	@ 0x30
 80072e4:	af02      	add	r7, sp, #8
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	4608      	mov	r0, r1
 80072ea:	4611      	mov	r1, r2
 80072ec:	461a      	mov	r2, r3
 80072ee:	4603      	mov	r3, r0
 80072f0:	817b      	strh	r3, [r7, #10]
 80072f2:	460b      	mov	r3, r1
 80072f4:	813b      	strh	r3, [r7, #8]
 80072f6:	4613      	mov	r3, r2
 80072f8:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 80072fa:	897b      	ldrh	r3, [r7, #10]
 80072fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 80072fe:	f107 0314 	add.w	r3, r7, #20
 8007302:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007304:	4618      	mov	r0, r3
 8007306:	f7ff fbcb 	bl	8006aa0 <fontx_meta>
 800730a:	4603      	mov	r3, r0
 800730c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (0 != status) {
 8007310:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <hagl_put_text+0x3c>
        return 0;
 8007318:	2300      	movs	r3, #0
 800731a:	e02c      	b.n	8007376 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	1d1a      	adds	r2, r3, #4
 8007320:	60fa      	str	r2, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8007326:	6a3b      	ldr	r3, [r7, #32]
 8007328:	2b0d      	cmp	r3, #13
 800732a:	d002      	beq.n	8007332 <hagl_put_text+0x52>
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	2b0a      	cmp	r3, #10
 8007330:	d108      	bne.n	8007344 <hagl_put_text+0x64>
            x0 = 0;
 8007332:	2300      	movs	r3, #0
 8007334:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8007336:	7fbb      	ldrb	r3, [r7, #30]
 8007338:	461a      	mov	r2, r3
 800733a:	893b      	ldrh	r3, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	b29b      	uxth	r3, r3
 8007340:	813b      	strh	r3, [r7, #8]
 8007342:	e010      	b.n	8007366 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8007344:	88f8      	ldrh	r0, [r7, #6]
 8007346:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800734a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	4603      	mov	r3, r0
 8007354:	6a38      	ldr	r0, [r7, #32]
 8007356:	f7ff fec5 	bl	80070e4 <hagl_put_char>
 800735a:	4603      	mov	r3, r0
 800735c:	461a      	mov	r2, r3
 800735e:	897b      	ldrh	r3, [r7, #10]
 8007360:	4413      	add	r3, r2
 8007362:	b29b      	uxth	r3, r3
 8007364:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1d6      	bne.n	800731c <hagl_put_text+0x3c>

    return x0 - original;
 800736e:	897a      	ldrh	r2, [r7, #10]
 8007370:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	b29b      	uxth	r3, r3
}
 8007376:	4618      	mov	r0, r3
 8007378:	3728      	adds	r7, #40	@ 0x28
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 800737e:	b580      	push	{r7, lr}
 8007380:	b086      	sub	sp, #24
 8007382:	af00      	add	r7, sp, #0
 8007384:	4603      	mov	r3, r0
 8007386:	603a      	str	r2, [r7, #0]
 8007388:	80fb      	strh	r3, [r7, #6]
 800738a:	460b      	mov	r3, r1
 800738c:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8007394:	2300      	movs	r3, #0
 8007396:	827b      	strh	r3, [r7, #18]
 8007398:	e020      	b.n	80073dc <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 800739a:	2300      	movs	r3, #0
 800739c:	823b      	strh	r3, [r7, #16]
 800739e:	e015      	b.n	80073cc <hagl_blit+0x4e>
            color = *(ptr++);
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	1c9a      	adds	r2, r3, #2
 80073a4:	617a      	str	r2, [r7, #20]
 80073a6:	881b      	ldrh	r3, [r3, #0]
 80073a8:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 80073aa:	88fa      	ldrh	r2, [r7, #6]
 80073ac:	8a3b      	ldrh	r3, [r7, #16]
 80073ae:	4413      	add	r3, r2
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	b218      	sxth	r0, r3
 80073b4:	88ba      	ldrh	r2, [r7, #4]
 80073b6:	8a7b      	ldrh	r3, [r7, #18]
 80073b8:	4413      	add	r3, r2
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	b21b      	sxth	r3, r3
 80073be:	89fa      	ldrh	r2, [r7, #14]
 80073c0:	4619      	mov	r1, r3
 80073c2:	f7ff fc43 	bl	8006c4c <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80073c6:	8a3b      	ldrh	r3, [r7, #16]
 80073c8:	3301      	adds	r3, #1
 80073ca:	823b      	strh	r3, [r7, #16]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	881b      	ldrh	r3, [r3, #0]
 80073d0:	8a3a      	ldrh	r2, [r7, #16]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d3e4      	bcc.n	80073a0 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80073d6:	8a7b      	ldrh	r3, [r7, #18]
 80073d8:	3301      	adds	r3, #1
 80073da:	827b      	strh	r3, [r7, #18]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	885b      	ldrh	r3, [r3, #2]
 80073e0:	8a7a      	ldrh	r2, [r7, #18]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d3d9      	bcc.n	800739a <hagl_blit+0x1c>
        }
    }
#endif
};
 80073e6:	bf00      	nop
 80073e8:	bf00      	nop
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <hagl_draw_circle>:
        clip_window.x0, clip_window.y0, clip_window.x1, clip_window.y1,
        0x00
    );
}

void hagl_draw_circle(int16_t xc, int16_t yc, int16_t r, color_t color) {
 80073f0:	b590      	push	{r4, r7, lr}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4604      	mov	r4, r0
 80073f8:	4608      	mov	r0, r1
 80073fa:	4611      	mov	r1, r2
 80073fc:	461a      	mov	r2, r3
 80073fe:	4623      	mov	r3, r4
 8007400:	80fb      	strh	r3, [r7, #6]
 8007402:	4603      	mov	r3, r0
 8007404:	80bb      	strh	r3, [r7, #4]
 8007406:	460b      	mov	r3, r1
 8007408:	807b      	strh	r3, [r7, #2]
 800740a:	4613      	mov	r3, r2
 800740c:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 800740e:	2300      	movs	r3, #0
 8007410:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 8007412:	887b      	ldrh	r3, [r7, #2]
 8007414:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007416:	887b      	ldrh	r3, [r7, #2]
 8007418:	005b      	lsls	r3, r3, #1
 800741a:	b29b      	uxth	r3, r3
 800741c:	f1c3 0303 	rsb	r3, r3, #3
 8007420:	b29b      	uxth	r3, r3
 8007422:	817b      	strh	r3, [r7, #10]

    hagl_put_pixel(xc + x, yc + y, color);
 8007424:	88fa      	ldrh	r2, [r7, #6]
 8007426:	89fb      	ldrh	r3, [r7, #14]
 8007428:	4413      	add	r3, r2
 800742a:	b29b      	uxth	r3, r3
 800742c:	b218      	sxth	r0, r3
 800742e:	88ba      	ldrh	r2, [r7, #4]
 8007430:	89bb      	ldrh	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	b29b      	uxth	r3, r3
 8007436:	b21b      	sxth	r3, r3
 8007438:	883a      	ldrh	r2, [r7, #0]
 800743a:	4619      	mov	r1, r3
 800743c:	f7ff fc06 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc + y, color);
 8007440:	88fa      	ldrh	r2, [r7, #6]
 8007442:	89fb      	ldrh	r3, [r7, #14]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	b29b      	uxth	r3, r3
 8007448:	b218      	sxth	r0, r3
 800744a:	88ba      	ldrh	r2, [r7, #4]
 800744c:	89bb      	ldrh	r3, [r7, #12]
 800744e:	4413      	add	r3, r2
 8007450:	b29b      	uxth	r3, r3
 8007452:	b21b      	sxth	r3, r3
 8007454:	883a      	ldrh	r2, [r7, #0]
 8007456:	4619      	mov	r1, r3
 8007458:	f7ff fbf8 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc + x, yc - y, color);
 800745c:	88fa      	ldrh	r2, [r7, #6]
 800745e:	89fb      	ldrh	r3, [r7, #14]
 8007460:	4413      	add	r3, r2
 8007462:	b29b      	uxth	r3, r3
 8007464:	b218      	sxth	r0, r3
 8007466:	88ba      	ldrh	r2, [r7, #4]
 8007468:	89bb      	ldrh	r3, [r7, #12]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	b29b      	uxth	r3, r3
 800746e:	b21b      	sxth	r3, r3
 8007470:	883a      	ldrh	r2, [r7, #0]
 8007472:	4619      	mov	r1, r3
 8007474:	f7ff fbea 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc - y, color);
 8007478:	88fa      	ldrh	r2, [r7, #6]
 800747a:	89fb      	ldrh	r3, [r7, #14]
 800747c:	1ad3      	subs	r3, r2, r3
 800747e:	b29b      	uxth	r3, r3
 8007480:	b218      	sxth	r0, r3
 8007482:	88ba      	ldrh	r2, [r7, #4]
 8007484:	89bb      	ldrh	r3, [r7, #12]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	b29b      	uxth	r3, r3
 800748a:	b21b      	sxth	r3, r3
 800748c:	883a      	ldrh	r2, [r7, #0]
 800748e:	4619      	mov	r1, r3
 8007490:	f7ff fbdc 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc + x, color);
 8007494:	88fa      	ldrh	r2, [r7, #6]
 8007496:	89bb      	ldrh	r3, [r7, #12]
 8007498:	4413      	add	r3, r2
 800749a:	b29b      	uxth	r3, r3
 800749c:	b218      	sxth	r0, r3
 800749e:	88ba      	ldrh	r2, [r7, #4]
 80074a0:	89fb      	ldrh	r3, [r7, #14]
 80074a2:	4413      	add	r3, r2
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	b21b      	sxth	r3, r3
 80074a8:	883a      	ldrh	r2, [r7, #0]
 80074aa:	4619      	mov	r1, r3
 80074ac:	f7ff fbce 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc + x, color);
 80074b0:	88fa      	ldrh	r2, [r7, #6]
 80074b2:	89bb      	ldrh	r3, [r7, #12]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	b218      	sxth	r0, r3
 80074ba:	88ba      	ldrh	r2, [r7, #4]
 80074bc:	89fb      	ldrh	r3, [r7, #14]
 80074be:	4413      	add	r3, r2
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	b21b      	sxth	r3, r3
 80074c4:	883a      	ldrh	r2, [r7, #0]
 80074c6:	4619      	mov	r1, r3
 80074c8:	f7ff fbc0 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc - x, color);
 80074cc:	88fa      	ldrh	r2, [r7, #6]
 80074ce:	89bb      	ldrh	r3, [r7, #12]
 80074d0:	4413      	add	r3, r2
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	b218      	sxth	r0, r3
 80074d6:	88ba      	ldrh	r2, [r7, #4]
 80074d8:	89fb      	ldrh	r3, [r7, #14]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	b29b      	uxth	r3, r3
 80074de:	b21b      	sxth	r3, r3
 80074e0:	883a      	ldrh	r2, [r7, #0]
 80074e2:	4619      	mov	r1, r3
 80074e4:	f7ff fbb2 	bl	8006c4c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc - x, color);
 80074e8:	88fa      	ldrh	r2, [r7, #6]
 80074ea:	89bb      	ldrh	r3, [r7, #12]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	b218      	sxth	r0, r3
 80074f2:	88ba      	ldrh	r2, [r7, #4]
 80074f4:	89fb      	ldrh	r3, [r7, #14]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	b21b      	sxth	r3, r3
 80074fc:	883a      	ldrh	r2, [r7, #0]
 80074fe:	4619      	mov	r1, r3
 8007500:	f7ff fba4 	bl	8006c4c <hagl_put_pixel>

    while (y >= x) {
 8007504:	e097      	b.n	8007636 <hagl_draw_circle+0x246>
        x++;
 8007506:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800750a:	b29b      	uxth	r3, r3
 800750c:	3301      	adds	r3, #1
 800750e:	b29b      	uxth	r3, r3
 8007510:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8007512:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007516:	2b00      	cmp	r3, #0
 8007518:	dd14      	ble.n	8007544 <hagl_draw_circle+0x154>
            y--;
 800751a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29b      	uxth	r3, r3
 8007524:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007526:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800752a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	b29b      	uxth	r3, r3
 8007532:	009b      	lsls	r3, r3, #2
 8007534:	b29a      	uxth	r2, r3
 8007536:	897b      	ldrh	r3, [r7, #10]
 8007538:	4413      	add	r3, r2
 800753a:	b29b      	uxth	r3, r3
 800753c:	330a      	adds	r3, #10
 800753e:	b29b      	uxth	r3, r3
 8007540:	817b      	strh	r3, [r7, #10]
 8007542:	e008      	b.n	8007556 <hagl_draw_circle+0x166>
        } else {
            d = d + 4 * x + 6;
 8007544:	89fb      	ldrh	r3, [r7, #14]
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	b29a      	uxth	r2, r3
 800754a:	897b      	ldrh	r3, [r7, #10]
 800754c:	4413      	add	r3, r2
 800754e:	b29b      	uxth	r3, r3
 8007550:	3306      	adds	r3, #6
 8007552:	b29b      	uxth	r3, r3
 8007554:	817b      	strh	r3, [r7, #10]
        }

        hagl_put_pixel(xc + x, yc + y, color);
 8007556:	88fa      	ldrh	r2, [r7, #6]
 8007558:	89fb      	ldrh	r3, [r7, #14]
 800755a:	4413      	add	r3, r2
 800755c:	b29b      	uxth	r3, r3
 800755e:	b218      	sxth	r0, r3
 8007560:	88ba      	ldrh	r2, [r7, #4]
 8007562:	89bb      	ldrh	r3, [r7, #12]
 8007564:	4413      	add	r3, r2
 8007566:	b29b      	uxth	r3, r3
 8007568:	b21b      	sxth	r3, r3
 800756a:	883a      	ldrh	r2, [r7, #0]
 800756c:	4619      	mov	r1, r3
 800756e:	f7ff fb6d 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc + y, color);
 8007572:	88fa      	ldrh	r2, [r7, #6]
 8007574:	89fb      	ldrh	r3, [r7, #14]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	b29b      	uxth	r3, r3
 800757a:	b218      	sxth	r0, r3
 800757c:	88ba      	ldrh	r2, [r7, #4]
 800757e:	89bb      	ldrh	r3, [r7, #12]
 8007580:	4413      	add	r3, r2
 8007582:	b29b      	uxth	r3, r3
 8007584:	b21b      	sxth	r3, r3
 8007586:	883a      	ldrh	r2, [r7, #0]
 8007588:	4619      	mov	r1, r3
 800758a:	f7ff fb5f 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc + x, yc - y, color);
 800758e:	88fa      	ldrh	r2, [r7, #6]
 8007590:	89fb      	ldrh	r3, [r7, #14]
 8007592:	4413      	add	r3, r2
 8007594:	b29b      	uxth	r3, r3
 8007596:	b218      	sxth	r0, r3
 8007598:	88ba      	ldrh	r2, [r7, #4]
 800759a:	89bb      	ldrh	r3, [r7, #12]
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	b29b      	uxth	r3, r3
 80075a0:	b21b      	sxth	r3, r3
 80075a2:	883a      	ldrh	r2, [r7, #0]
 80075a4:	4619      	mov	r1, r3
 80075a6:	f7ff fb51 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc - y, color);
 80075aa:	88fa      	ldrh	r2, [r7, #6]
 80075ac:	89fb      	ldrh	r3, [r7, #14]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	b218      	sxth	r0, r3
 80075b4:	88ba      	ldrh	r2, [r7, #4]
 80075b6:	89bb      	ldrh	r3, [r7, #12]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	b21b      	sxth	r3, r3
 80075be:	883a      	ldrh	r2, [r7, #0]
 80075c0:	4619      	mov	r1, r3
 80075c2:	f7ff fb43 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc + x, color);
 80075c6:	88fa      	ldrh	r2, [r7, #6]
 80075c8:	89bb      	ldrh	r3, [r7, #12]
 80075ca:	4413      	add	r3, r2
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	b218      	sxth	r0, r3
 80075d0:	88ba      	ldrh	r2, [r7, #4]
 80075d2:	89fb      	ldrh	r3, [r7, #14]
 80075d4:	4413      	add	r3, r2
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	b21b      	sxth	r3, r3
 80075da:	883a      	ldrh	r2, [r7, #0]
 80075dc:	4619      	mov	r1, r3
 80075de:	f7ff fb35 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc + x, color);
 80075e2:	88fa      	ldrh	r2, [r7, #6]
 80075e4:	89bb      	ldrh	r3, [r7, #12]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	b218      	sxth	r0, r3
 80075ec:	88ba      	ldrh	r2, [r7, #4]
 80075ee:	89fb      	ldrh	r3, [r7, #14]
 80075f0:	4413      	add	r3, r2
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	b21b      	sxth	r3, r3
 80075f6:	883a      	ldrh	r2, [r7, #0]
 80075f8:	4619      	mov	r1, r3
 80075fa:	f7ff fb27 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc - x, color);
 80075fe:	88fa      	ldrh	r2, [r7, #6]
 8007600:	89bb      	ldrh	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	b29b      	uxth	r3, r3
 8007606:	b218      	sxth	r0, r3
 8007608:	88ba      	ldrh	r2, [r7, #4]
 800760a:	89fb      	ldrh	r3, [r7, #14]
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	b29b      	uxth	r3, r3
 8007610:	b21b      	sxth	r3, r3
 8007612:	883a      	ldrh	r2, [r7, #0]
 8007614:	4619      	mov	r1, r3
 8007616:	f7ff fb19 	bl	8006c4c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc - x, color);
 800761a:	88fa      	ldrh	r2, [r7, #6]
 800761c:	89bb      	ldrh	r3, [r7, #12]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	b29b      	uxth	r3, r3
 8007622:	b218      	sxth	r0, r3
 8007624:	88ba      	ldrh	r2, [r7, #4]
 8007626:	89fb      	ldrh	r3, [r7, #14]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	b29b      	uxth	r3, r3
 800762c:	b21b      	sxth	r3, r3
 800762e:	883a      	ldrh	r2, [r7, #0]
 8007630:	4619      	mov	r1, r3
 8007632:	f7ff fb0b 	bl	8006c4c <hagl_put_pixel>
    while (y >= x) {
 8007636:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800763a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800763e:	429a      	cmp	r2, r3
 8007640:	f6bf af61 	bge.w	8007506 <hagl_draw_circle+0x116>
    }
}
 8007644:	bf00      	nop
 8007646:	bf00      	nop
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	bd90      	pop	{r4, r7, pc}

0800764e <hagl_fill_circle>:

void hagl_fill_circle(int16_t x0, int16_t y0, int16_t r, color_t color) {
 800764e:	b590      	push	{r4, r7, lr}
 8007650:	b085      	sub	sp, #20
 8007652:	af00      	add	r7, sp, #0
 8007654:	4604      	mov	r4, r0
 8007656:	4608      	mov	r0, r1
 8007658:	4611      	mov	r1, r2
 800765a:	461a      	mov	r2, r3
 800765c:	4623      	mov	r3, r4
 800765e:	80fb      	strh	r3, [r7, #6]
 8007660:	4603      	mov	r3, r0
 8007662:	80bb      	strh	r3, [r7, #4]
 8007664:	460b      	mov	r3, r1
 8007666:	807b      	strh	r3, [r7, #2]
 8007668:	4613      	mov	r3, r2
 800766a:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 800766c:	2300      	movs	r3, #0
 800766e:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 8007670:	887b      	ldrh	r3, [r7, #2]
 8007672:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007674:	887b      	ldrh	r3, [r7, #2]
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	b29b      	uxth	r3, r3
 800767a:	f1c3 0303 	rsb	r3, r3, #3
 800767e:	b29b      	uxth	r3, r3
 8007680:	817b      	strh	r3, [r7, #10]

    while (y >= x) {
 8007682:	e067      	b.n	8007754 <hagl_fill_circle+0x106>
        hagl_draw_hline(x0 - x, y0 + y, x * 2, color);
 8007684:	88fa      	ldrh	r2, [r7, #6]
 8007686:	89fb      	ldrh	r3, [r7, #14]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	b29b      	uxth	r3, r3
 800768c:	b218      	sxth	r0, r3
 800768e:	88ba      	ldrh	r2, [r7, #4]
 8007690:	89bb      	ldrh	r3, [r7, #12]
 8007692:	4413      	add	r3, r2
 8007694:	b29b      	uxth	r3, r3
 8007696:	b219      	sxth	r1, r3
 8007698:	89fb      	ldrh	r3, [r7, #14]
 800769a:	005b      	lsls	r3, r3, #1
 800769c:	b29a      	uxth	r2, r3
 800769e:	883b      	ldrh	r3, [r7, #0]
 80076a0:	f7ff fb06 	bl	8006cb0 <hagl_draw_hline>
        hagl_draw_hline(x0 - x, y0 - y, x * 2, color);
 80076a4:	88fa      	ldrh	r2, [r7, #6]
 80076a6:	89fb      	ldrh	r3, [r7, #14]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	b218      	sxth	r0, r3
 80076ae:	88ba      	ldrh	r2, [r7, #4]
 80076b0:	89bb      	ldrh	r3, [r7, #12]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	b219      	sxth	r1, r3
 80076b8:	89fb      	ldrh	r3, [r7, #14]
 80076ba:	005b      	lsls	r3, r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	883b      	ldrh	r3, [r7, #0]
 80076c0:	f7ff faf6 	bl	8006cb0 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 + x, y * 2, color);
 80076c4:	88fa      	ldrh	r2, [r7, #6]
 80076c6:	89bb      	ldrh	r3, [r7, #12]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	b218      	sxth	r0, r3
 80076ce:	88ba      	ldrh	r2, [r7, #4]
 80076d0:	89fb      	ldrh	r3, [r7, #14]
 80076d2:	4413      	add	r3, r2
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	b219      	sxth	r1, r3
 80076d8:	89bb      	ldrh	r3, [r7, #12]
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	b29a      	uxth	r2, r3
 80076de:	883b      	ldrh	r3, [r7, #0]
 80076e0:	f7ff fae6 	bl	8006cb0 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 - x, y * 2, color);
 80076e4:	88fa      	ldrh	r2, [r7, #6]
 80076e6:	89bb      	ldrh	r3, [r7, #12]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	b218      	sxth	r0, r3
 80076ee:	88ba      	ldrh	r2, [r7, #4]
 80076f0:	89fb      	ldrh	r3, [r7, #14]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	b219      	sxth	r1, r3
 80076f8:	89bb      	ldrh	r3, [r7, #12]
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	b29a      	uxth	r2, r3
 80076fe:	883b      	ldrh	r3, [r7, #0]
 8007700:	f7ff fad6 	bl	8006cb0 <hagl_draw_hline>
        x++;
 8007704:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007708:	b29b      	uxth	r3, r3
 800770a:	3301      	adds	r3, #1
 800770c:	b29b      	uxth	r3, r3
 800770e:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8007710:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007714:	2b00      	cmp	r3, #0
 8007716:	dd14      	ble.n	8007742 <hagl_fill_circle+0xf4>
            y--;
 8007718:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800771c:	b29b      	uxth	r3, r3
 800771e:	3b01      	subs	r3, #1
 8007720:	b29b      	uxth	r3, r3
 8007722:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007724:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007728:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	b29b      	uxth	r3, r3
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	b29a      	uxth	r2, r3
 8007734:	897b      	ldrh	r3, [r7, #10]
 8007736:	4413      	add	r3, r2
 8007738:	b29b      	uxth	r3, r3
 800773a:	330a      	adds	r3, #10
 800773c:	b29b      	uxth	r3, r3
 800773e:	817b      	strh	r3, [r7, #10]
 8007740:	e008      	b.n	8007754 <hagl_fill_circle+0x106>
        } else {
            d = d + 4 * x + 6;
 8007742:	89fb      	ldrh	r3, [r7, #14]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	b29a      	uxth	r2, r3
 8007748:	897b      	ldrh	r3, [r7, #10]
 800774a:	4413      	add	r3, r2
 800774c:	b29b      	uxth	r3, r3
 800774e:	3306      	adds	r3, #6
 8007750:	b29b      	uxth	r3, r3
 8007752:	817b      	strh	r3, [r7, #10]
    while (y >= x) {
 8007754:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007758:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800775c:	429a      	cmp	r2, r3
 800775e:	da91      	bge.n	8007684 <hagl_fill_circle+0x36>
        }
    }
}
 8007760:	bf00      	nop
 8007762:	bf00      	nop
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	bd90      	pop	{r4, r7, pc}

0800776a <hagl_draw_polygon>:
        hagl_draw_hline(x0 - wx, y0 + wy, wx * 2, color);
    }
}


void hagl_draw_polygon(int16_t amount, int16_t *vertices, color_t color) {
 800776a:	b590      	push	{r4, r7, lr}
 800776c:	b087      	sub	sp, #28
 800776e:	af02      	add	r7, sp, #8
 8007770:	4603      	mov	r3, r0
 8007772:	6039      	str	r1, [r7, #0]
 8007774:	80fb      	strh	r3, [r7, #6]
 8007776:	4613      	mov	r3, r2
 8007778:	80bb      	strh	r3, [r7, #4]

    for(int16_t i = 0; i < amount - 1; i++) {
 800777a:	2300      	movs	r3, #0
 800777c:	81fb      	strh	r3, [r7, #14]
 800777e:	e02a      	b.n	80077d6 <hagl_draw_polygon+0x6c>
        hagl_draw_line(
            vertices[(i << 1 ) + 0],
 8007780:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	4413      	add	r3, r2
        hagl_draw_line(
 800778a:	f9b3 0000 	ldrsh.w	r0, [r3]
            vertices[(i << 1 ) + 1],
 800778e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	3302      	adds	r3, #2
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	4413      	add	r3, r2
        hagl_draw_line(
 800779a:	f9b3 1000 	ldrsh.w	r1, [r3]
            vertices[(i << 1 ) + 2],
 800779e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80077a2:	3301      	adds	r3, #1
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	4413      	add	r3, r2
        hagl_draw_line(
 80077aa:	f9b3 4000 	ldrsh.w	r4, [r3]
            vertices[(i << 1 ) + 3],
 80077ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	3306      	adds	r3, #6
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	4413      	add	r3, r2
        hagl_draw_line(
 80077ba:	f9b3 2000 	ldrsh.w	r2, [r3]
 80077be:	88bb      	ldrh	r3, [r7, #4]
 80077c0:	9300      	str	r3, [sp, #0]
 80077c2:	4613      	mov	r3, r2
 80077c4:	4622      	mov	r2, r4
 80077c6:	f7ff fab9 	bl	8006d3c <hagl_draw_line>
    for(int16_t i = 0; i < amount - 1; i++) {
 80077ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	3301      	adds	r3, #1
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	81fb      	strh	r3, [r7, #14]
 80077d6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80077da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077de:	3b01      	subs	r3, #1
 80077e0:	429a      	cmp	r2, r3
 80077e2:	dbcd      	blt.n	8007780 <hagl_draw_polygon+0x16>
            color
        );
    }
    hagl_draw_line(
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	f9b3 0000 	ldrsh.w	r0, [r3]
        vertices[0],
        vertices[1],
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	3302      	adds	r3, #2
    hagl_draw_line(
 80077ee:	f9b3 1000 	ldrsh.w	r1, [r3]
        vertices[(amount <<1 ) - 2],
 80077f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80077fa:	3b01      	subs	r3, #1
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	4413      	add	r3, r2
    hagl_draw_line(
 8007802:	f9b3 4000 	ldrsh.w	r4, [r3]
        vertices[(amount <<1 ) - 1],
 8007806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	3b02      	subs	r3, #2
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	4413      	add	r3, r2
    hagl_draw_line(
 8007812:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007816:	88bb      	ldrh	r3, [r7, #4]
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	4613      	mov	r3, r2
 800781c:	4622      	mov	r2, r4
 800781e:	f7ff fa8d 	bl	8006d3c <hagl_draw_line>
        color
    );
}
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	bd90      	pop	{r4, r7, pc}

0800782a <hagl_fill_polygon>:

/* Adapted from  http://alienryderflex.com/polygon_fill/ */
void hagl_fill_polygon(int16_t amount, int16_t *vertices, color_t color) {
 800782a:	b580      	push	{r7, lr}
 800782c:	b0ac      	sub	sp, #176	@ 0xb0
 800782e:	af00      	add	r7, sp, #0
 8007830:	4603      	mov	r3, r0
 8007832:	6039      	str	r1, [r7, #0]
 8007834:	80fb      	strh	r3, [r7, #6]
 8007836:	4613      	mov	r3, r2
 8007838:	80bb      	strh	r3, [r7, #4]
    float x0;
    float y0;
    float x1;
    float y1;

    int16_t miny = DISPLAY_HEIGHT;
 800783a:	2380      	movs	r3, #128	@ 0x80
 800783c:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    int16_t maxy = 0;
 8007840:	2300      	movs	r3, #0
 8007842:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    for (uint8_t i = 0; i < amount; i++) {
 8007846:	2300      	movs	r3, #0
 8007848:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 800784c:	e02e      	b.n	80078ac <hagl_fill_polygon+0x82>
        if (miny > vertices[(i << 1) + 1]) {
 800784e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	3302      	adds	r3, #2
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	4413      	add	r3, r2
 800785a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800785e:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8007862:	429a      	cmp	r2, r3
 8007864:	dd08      	ble.n	8007878 <hagl_fill_polygon+0x4e>
            miny = vertices[(i << 1) + 1];
 8007866:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	3302      	adds	r3, #2
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	4413      	add	r3, r2
 8007872:	881b      	ldrh	r3, [r3, #0]
 8007874:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
        }
        if (maxy < vertices[(i << 1) + 1]) {
 8007878:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	3302      	adds	r3, #2
 8007880:	683a      	ldr	r2, [r7, #0]
 8007882:	4413      	add	r3, r2
 8007884:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007888:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 800788c:	429a      	cmp	r2, r3
 800788e:	da08      	bge.n	80078a2 <hagl_fill_polygon+0x78>
            maxy = vertices[(i << 1) + 1];
 8007890:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	3302      	adds	r3, #2
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	4413      	add	r3, r2
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
    for (uint8_t i = 0; i < amount; i++) {
 80078a2:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 80078a6:	3301      	adds	r3, #1
 80078a8:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 80078ac:	f897 20a9 	ldrb.w	r2, [r7, #169]	@ 0xa9
 80078b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	dbca      	blt.n	800784e <hagl_fill_polygon+0x24>
        }
    }

    /*  Loop through the rows of the image. */
    for (y = miny; y < maxy; y++) {
 80078b8:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 80078bc:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 80078c0:	e144      	b.n	8007b4c <hagl_fill_polygon+0x322>

        /*  Build a list of nodes. */
        int16_t count = 0;
 80078c2:	2300      	movs	r3, #0
 80078c4:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
        int16_t j = amount - 1;
 80078c8:	88fb      	ldrh	r3, [r7, #6]
 80078ca:	3b01      	subs	r3, #1
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4

        for (int16_t i = 0; i < amount; i++) {
 80078d2:	2300      	movs	r3, #0
 80078d4:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 80078d8:	e0a6      	b.n	8007a28 <hagl_fill_polygon+0x1fe>
            x0 = vertices[(i << 1) + 0];
 80078da:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	683a      	ldr	r2, [r7, #0]
 80078e2:	4413      	add	r3, r2
 80078e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80078e8:	ee07 3a90 	vmov	s15, r3
 80078ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078f0:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            y0 = vertices[(i << 1) + 1];
 80078f4:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	3302      	adds	r3, #2
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	4413      	add	r3, r2
 8007900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007904:	ee07 3a90 	vmov	s15, r3
 8007908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800790c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            x1 = vertices[(j << 1) + 0];
 8007910:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4413      	add	r3, r2
 800791a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800791e:	ee07 3a90 	vmov	s15, r3
 8007922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007926:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            y1 = vertices[(j << 1) + 1];
 800792a:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	3302      	adds	r3, #2
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4413      	add	r3, r2
 8007936:	f9b3 3000 	ldrsh.w	r3, [r3]
 800793a:	ee07 3a90 	vmov	s15, r3
 800793e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007942:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

            if (
                (y0 < (float)y && y1 >= (float)y) ||
 8007946:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 800794a:	ee07 3a90 	vmov	s15, r3
 800794e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (
 8007952:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007956:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800795a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795e:	d50c      	bpl.n	800797a <hagl_fill_polygon+0x150>
                (y0 < (float)y && y1 >= (float)y) ||
 8007960:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007964:	ee07 3a90 	vmov	s15, r3
 8007968:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800796c:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007978:	da19      	bge.n	80079ae <hagl_fill_polygon+0x184>
                (y1 < (float)y && y0 >= (float)y)
 800797a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 800797e:	ee07 3a90 	vmov	s15, r3
 8007982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                (y0 < (float)y && y1 >= (float)y) ||
 8007986:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800798a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800798e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007992:	d53e      	bpl.n	8007a12 <hagl_fill_polygon+0x1e8>
                (y1 < (float)y && y0 >= (float)y)
 8007994:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007998:	ee07 3a90 	vmov	s15, r3
 800799c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079a0:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80079a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ac:	db31      	blt.n	8007a12 <hagl_fill_polygon+0x1e8>
            ) {
                nodes[count] = (int16_t)(x0 + (y - y0) / (y1 - y0) * (x1 - x0));
 80079ae:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 80079b2:	ee07 3a90 	vmov	s15, r3
 80079b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80079ba:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80079be:	ee77 6a67 	vsub.f32	s13, s14, s15
 80079c2:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80079c6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80079ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80079ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079d2:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 80079d6:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80079da:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80079de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80079e2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80079e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80079ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80079ee:	ee17 3a90 	vmov	r3, s15
 80079f2:	b21a      	sxth	r2, r3
 80079f4:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 80079f8:	b292      	uxth	r2, r2
 80079fa:	005b      	lsls	r3, r3, #1
 80079fc:	33b0      	adds	r3, #176	@ 0xb0
 80079fe:	443b      	add	r3, r7
 8007a00:	f823 2ca8 	strh.w	r2, [r3, #-168]
                count++;
 8007a04:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
            }
            j = i;
 8007a12:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8007a16:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
        for (int16_t i = 0; i < amount; i++) {
 8007a1a:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	3301      	adds	r3, #1
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007a28:	f9b7 20a2 	ldrsh.w	r2, [r7, #162]	@ 0xa2
 8007a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	f6ff af52 	blt.w	80078da <hagl_fill_polygon+0xb0>
        }

        /* Sort the nodes, via a simple “Bubble” sort. */
        int16_t i = 0;
 8007a36:	2300      	movs	r3, #0
 8007a38:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007a3c:	e046      	b.n	8007acc <hagl_fill_polygon+0x2a2>
            if (nodes[i] > nodes[i + 1]) {
 8007a3e:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007a42:	005b      	lsls	r3, r3, #1
 8007a44:	33b0      	adds	r3, #176	@ 0xb0
 8007a46:	443b      	add	r3, r7
 8007a48:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007a4c:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007a50:	3301      	adds	r3, #1
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	33b0      	adds	r3, #176	@ 0xb0
 8007a56:	443b      	add	r3, r7
 8007a58:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d92e      	bls.n	8007abe <hagl_fill_polygon+0x294>
                int16_t swap = nodes[i];
 8007a60:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	33b0      	adds	r3, #176	@ 0xb0
 8007a68:	443b      	add	r3, r7
 8007a6a:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007a6e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
                nodes[i] = nodes[i + 1];
 8007a72:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007a76:	3301      	adds	r3, #1
 8007a78:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	33b0      	adds	r3, #176	@ 0xb0
 8007a80:	443b      	add	r3, r7
 8007a82:	f833 1ca8 	ldrh.w	r1, [r3, #-168]
 8007a86:	0053      	lsls	r3, r2, #1
 8007a88:	33b0      	adds	r3, #176	@ 0xb0
 8007a8a:	443b      	add	r3, r7
 8007a8c:	460a      	mov	r2, r1
 8007a8e:	f823 2ca8 	strh.w	r2, [r3, #-168]
                nodes[i + 1] = swap;
 8007a92:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007a96:	3301      	adds	r3, #1
 8007a98:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8007a9c:	005b      	lsls	r3, r3, #1
 8007a9e:	33b0      	adds	r3, #176	@ 0xb0
 8007aa0:	443b      	add	r3, r7
 8007aa2:	f823 2ca8 	strh.w	r2, [r3, #-168]
                if (i) {
 8007aa6:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00e      	beq.n	8007acc <hagl_fill_polygon+0x2a2>
                    i--;
 8007aae:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8007abc:	e006      	b.n	8007acc <hagl_fill_polygon+0x2a2>
                }
            } else {
                i++;
 8007abe:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007acc:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007ad0:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	dbb1      	blt.n	8007a3e <hagl_fill_polygon+0x214>
            }
        }

        /* Draw lines between nodes. */
        for (int16_t i = 0; i < count; i += 2) {
 8007ada:	2300      	movs	r3, #0
 8007adc:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007ae0:	e027      	b.n	8007b32 <hagl_fill_polygon+0x308>
            int16_t width = nodes[i + 1] - nodes[i];
 8007ae2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	005b      	lsls	r3, r3, #1
 8007aea:	33b0      	adds	r3, #176	@ 0xb0
 8007aec:	443b      	add	r3, r7
 8007aee:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007af2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	33b0      	adds	r3, #176	@ 0xb0
 8007afa:	443b      	add	r3, r7
 8007afc:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            hagl_draw_hline(nodes[i], y, width, color);
 8007b08:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	33b0      	adds	r3, #176	@ 0xb0
 8007b10:	443b      	add	r3, r7
 8007b12:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007b16:	b218      	sxth	r0, r3
 8007b18:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8007b1c:	88bb      	ldrh	r3, [r7, #4]
 8007b1e:	f9b7 10ae 	ldrsh.w	r1, [r7, #174]	@ 0xae
 8007b22:	f7ff f8c5 	bl	8006cb0 <hagl_draw_hline>
        for (int16_t i = 0; i < count; i += 2) {
 8007b26:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007b2a:	3302      	adds	r3, #2
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007b32:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8007b36:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	dbd1      	blt.n	8007ae2 <hagl_fill_polygon+0x2b8>
    for (y = miny; y < maxy; y++) {
 8007b3e:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	3301      	adds	r3, #1
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007b4c:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8007b50:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8007b54:	429a      	cmp	r2, r3
 8007b56:	f6ff aeb4 	blt.w	80078c2 <hagl_fill_polygon+0x98>
        }
    }
}
 8007b5a:	bf00      	nop
 8007b5c:	bf00      	nop
 8007b5e:	37b0      	adds	r7, #176	@ 0xb0
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <hagl_draw_triangle>:

void hagl_draw_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007b64:	b590      	push	{r4, r7, lr}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	4608      	mov	r0, r1
 8007b6e:	4611      	mov	r1, r2
 8007b70:	461a      	mov	r2, r3
 8007b72:	4623      	mov	r3, r4
 8007b74:	80fb      	strh	r3, [r7, #6]
 8007b76:	4603      	mov	r3, r0
 8007b78:	80bb      	strh	r3, [r7, #4]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	807b      	strh	r3, [r7, #2]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007b82:	88fb      	ldrh	r3, [r7, #6]
 8007b84:	81bb      	strh	r3, [r7, #12]
 8007b86:	88bb      	ldrh	r3, [r7, #4]
 8007b88:	81fb      	strh	r3, [r7, #14]
 8007b8a:	887b      	ldrh	r3, [r7, #2]
 8007b8c:	823b      	strh	r3, [r7, #16]
 8007b8e:	883b      	ldrh	r3, [r7, #0]
 8007b90:	827b      	strh	r3, [r7, #18]
 8007b92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007b94:	82bb      	strh	r3, [r7, #20]
 8007b96:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007b98:	82fb      	strh	r3, [r7, #22]
    hagl_draw_polygon(3, vertices, color);
 8007b9a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007b9c:	f107 030c 	add.w	r3, r7, #12
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	2003      	movs	r0, #3
 8007ba4:	f7ff fde1 	bl	800776a <hagl_draw_polygon>
};
 8007ba8:	bf00      	nop
 8007baa:	371c      	adds	r7, #28
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd90      	pop	{r4, r7, pc}

08007bb0 <hagl_fill_triangle>:

void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007bb0:	b590      	push	{r4, r7, lr}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4608      	mov	r0, r1
 8007bba:	4611      	mov	r1, r2
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	4623      	mov	r3, r4
 8007bc0:	80fb      	strh	r3, [r7, #6]
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	80bb      	strh	r3, [r7, #4]
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	807b      	strh	r3, [r7, #2]
 8007bca:	4613      	mov	r3, r2
 8007bcc:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007bce:	88fb      	ldrh	r3, [r7, #6]
 8007bd0:	81bb      	strh	r3, [r7, #12]
 8007bd2:	88bb      	ldrh	r3, [r7, #4]
 8007bd4:	81fb      	strh	r3, [r7, #14]
 8007bd6:	887b      	ldrh	r3, [r7, #2]
 8007bd8:	823b      	strh	r3, [r7, #16]
 8007bda:	883b      	ldrh	r3, [r7, #0]
 8007bdc:	827b      	strh	r3, [r7, #18]
 8007bde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007be0:	82bb      	strh	r3, [r7, #20]
 8007be2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007be4:	82fb      	strh	r3, [r7, #22]
    hagl_fill_polygon(3, vertices, color);
 8007be6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007be8:	f107 030c 	add.w	r3, r7, #12
 8007bec:	4619      	mov	r1, r3
 8007bee:	2003      	movs	r0, #3
 8007bf0:	f7ff fe1b 	bl	800782a <hagl_fill_polygon>
}
 8007bf4:	bf00      	nop
 8007bf6:	371c      	adds	r7, #28
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd90      	pop	{r4, r7, pc}

08007bfc <atoi>:
 8007bfc:	220a      	movs	r2, #10
 8007bfe:	2100      	movs	r1, #0
 8007c00:	f000 b938 	b.w	8007e74 <strtol>

08007c04 <malloc>:
 8007c04:	4b02      	ldr	r3, [pc, #8]	@ (8007c10 <malloc+0xc>)
 8007c06:	4601      	mov	r1, r0
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	f000 b82d 	b.w	8007c68 <_malloc_r>
 8007c0e:	bf00      	nop
 8007c10:	20000220 	.word	0x20000220

08007c14 <free>:
 8007c14:	4b02      	ldr	r3, [pc, #8]	@ (8007c20 <free+0xc>)
 8007c16:	4601      	mov	r1, r0
 8007c18:	6818      	ldr	r0, [r3, #0]
 8007c1a:	f000 bc57 	b.w	80084cc <_free_r>
 8007c1e:	bf00      	nop
 8007c20:	20000220 	.word	0x20000220

08007c24 <sbrk_aligned>:
 8007c24:	b570      	push	{r4, r5, r6, lr}
 8007c26:	4e0f      	ldr	r6, [pc, #60]	@ (8007c64 <sbrk_aligned+0x40>)
 8007c28:	460c      	mov	r4, r1
 8007c2a:	6831      	ldr	r1, [r6, #0]
 8007c2c:	4605      	mov	r5, r0
 8007c2e:	b911      	cbnz	r1, 8007c36 <sbrk_aligned+0x12>
 8007c30:	f000 fbd0 	bl	80083d4 <_sbrk_r>
 8007c34:	6030      	str	r0, [r6, #0]
 8007c36:	4621      	mov	r1, r4
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f000 fbcb 	bl	80083d4 <_sbrk_r>
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	d103      	bne.n	8007c4a <sbrk_aligned+0x26>
 8007c42:	f04f 34ff 	mov.w	r4, #4294967295
 8007c46:	4620      	mov	r0, r4
 8007c48:	bd70      	pop	{r4, r5, r6, pc}
 8007c4a:	1cc4      	adds	r4, r0, #3
 8007c4c:	f024 0403 	bic.w	r4, r4, #3
 8007c50:	42a0      	cmp	r0, r4
 8007c52:	d0f8      	beq.n	8007c46 <sbrk_aligned+0x22>
 8007c54:	1a21      	subs	r1, r4, r0
 8007c56:	4628      	mov	r0, r5
 8007c58:	f000 fbbc 	bl	80083d4 <_sbrk_r>
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d1f2      	bne.n	8007c46 <sbrk_aligned+0x22>
 8007c60:	e7ef      	b.n	8007c42 <sbrk_aligned+0x1e>
 8007c62:	bf00      	nop
 8007c64:	20014e8c 	.word	0x20014e8c

08007c68 <_malloc_r>:
 8007c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c6c:	1ccd      	adds	r5, r1, #3
 8007c6e:	f025 0503 	bic.w	r5, r5, #3
 8007c72:	3508      	adds	r5, #8
 8007c74:	2d0c      	cmp	r5, #12
 8007c76:	bf38      	it	cc
 8007c78:	250c      	movcc	r5, #12
 8007c7a:	2d00      	cmp	r5, #0
 8007c7c:	4606      	mov	r6, r0
 8007c7e:	db01      	blt.n	8007c84 <_malloc_r+0x1c>
 8007c80:	42a9      	cmp	r1, r5
 8007c82:	d904      	bls.n	8007c8e <_malloc_r+0x26>
 8007c84:	230c      	movs	r3, #12
 8007c86:	6033      	str	r3, [r6, #0]
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d64 <_malloc_r+0xfc>
 8007c92:	f000 f869 	bl	8007d68 <__malloc_lock>
 8007c96:	f8d8 3000 	ldr.w	r3, [r8]
 8007c9a:	461c      	mov	r4, r3
 8007c9c:	bb44      	cbnz	r4, 8007cf0 <_malloc_r+0x88>
 8007c9e:	4629      	mov	r1, r5
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f7ff ffbf 	bl	8007c24 <sbrk_aligned>
 8007ca6:	1c43      	adds	r3, r0, #1
 8007ca8:	4604      	mov	r4, r0
 8007caa:	d158      	bne.n	8007d5e <_malloc_r+0xf6>
 8007cac:	f8d8 4000 	ldr.w	r4, [r8]
 8007cb0:	4627      	mov	r7, r4
 8007cb2:	2f00      	cmp	r7, #0
 8007cb4:	d143      	bne.n	8007d3e <_malloc_r+0xd6>
 8007cb6:	2c00      	cmp	r4, #0
 8007cb8:	d04b      	beq.n	8007d52 <_malloc_r+0xea>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	4639      	mov	r1, r7
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	eb04 0903 	add.w	r9, r4, r3
 8007cc4:	f000 fb86 	bl	80083d4 <_sbrk_r>
 8007cc8:	4581      	cmp	r9, r0
 8007cca:	d142      	bne.n	8007d52 <_malloc_r+0xea>
 8007ccc:	6821      	ldr	r1, [r4, #0]
 8007cce:	1a6d      	subs	r5, r5, r1
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7ff ffa6 	bl	8007c24 <sbrk_aligned>
 8007cd8:	3001      	adds	r0, #1
 8007cda:	d03a      	beq.n	8007d52 <_malloc_r+0xea>
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	442b      	add	r3, r5
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	bb62      	cbnz	r2, 8007d44 <_malloc_r+0xdc>
 8007cea:	f8c8 7000 	str.w	r7, [r8]
 8007cee:	e00f      	b.n	8007d10 <_malloc_r+0xa8>
 8007cf0:	6822      	ldr	r2, [r4, #0]
 8007cf2:	1b52      	subs	r2, r2, r5
 8007cf4:	d420      	bmi.n	8007d38 <_malloc_r+0xd0>
 8007cf6:	2a0b      	cmp	r2, #11
 8007cf8:	d917      	bls.n	8007d2a <_malloc_r+0xc2>
 8007cfa:	1961      	adds	r1, r4, r5
 8007cfc:	42a3      	cmp	r3, r4
 8007cfe:	6025      	str	r5, [r4, #0]
 8007d00:	bf18      	it	ne
 8007d02:	6059      	strne	r1, [r3, #4]
 8007d04:	6863      	ldr	r3, [r4, #4]
 8007d06:	bf08      	it	eq
 8007d08:	f8c8 1000 	streq.w	r1, [r8]
 8007d0c:	5162      	str	r2, [r4, r5]
 8007d0e:	604b      	str	r3, [r1, #4]
 8007d10:	4630      	mov	r0, r6
 8007d12:	f000 f82f 	bl	8007d74 <__malloc_unlock>
 8007d16:	f104 000b 	add.w	r0, r4, #11
 8007d1a:	1d23      	adds	r3, r4, #4
 8007d1c:	f020 0007 	bic.w	r0, r0, #7
 8007d20:	1ac2      	subs	r2, r0, r3
 8007d22:	bf1c      	itt	ne
 8007d24:	1a1b      	subne	r3, r3, r0
 8007d26:	50a3      	strne	r3, [r4, r2]
 8007d28:	e7af      	b.n	8007c8a <_malloc_r+0x22>
 8007d2a:	6862      	ldr	r2, [r4, #4]
 8007d2c:	42a3      	cmp	r3, r4
 8007d2e:	bf0c      	ite	eq
 8007d30:	f8c8 2000 	streq.w	r2, [r8]
 8007d34:	605a      	strne	r2, [r3, #4]
 8007d36:	e7eb      	b.n	8007d10 <_malloc_r+0xa8>
 8007d38:	4623      	mov	r3, r4
 8007d3a:	6864      	ldr	r4, [r4, #4]
 8007d3c:	e7ae      	b.n	8007c9c <_malloc_r+0x34>
 8007d3e:	463c      	mov	r4, r7
 8007d40:	687f      	ldr	r7, [r7, #4]
 8007d42:	e7b6      	b.n	8007cb2 <_malloc_r+0x4a>
 8007d44:	461a      	mov	r2, r3
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	42a3      	cmp	r3, r4
 8007d4a:	d1fb      	bne.n	8007d44 <_malloc_r+0xdc>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	6053      	str	r3, [r2, #4]
 8007d50:	e7de      	b.n	8007d10 <_malloc_r+0xa8>
 8007d52:	230c      	movs	r3, #12
 8007d54:	6033      	str	r3, [r6, #0]
 8007d56:	4630      	mov	r0, r6
 8007d58:	f000 f80c 	bl	8007d74 <__malloc_unlock>
 8007d5c:	e794      	b.n	8007c88 <_malloc_r+0x20>
 8007d5e:	6005      	str	r5, [r0, #0]
 8007d60:	e7d6      	b.n	8007d10 <_malloc_r+0xa8>
 8007d62:	bf00      	nop
 8007d64:	20014e90 	.word	0x20014e90

08007d68 <__malloc_lock>:
 8007d68:	4801      	ldr	r0, [pc, #4]	@ (8007d70 <__malloc_lock+0x8>)
 8007d6a:	f000 bb80 	b.w	800846e <__retarget_lock_acquire_recursive>
 8007d6e:	bf00      	nop
 8007d70:	20014fd4 	.word	0x20014fd4

08007d74 <__malloc_unlock>:
 8007d74:	4801      	ldr	r0, [pc, #4]	@ (8007d7c <__malloc_unlock+0x8>)
 8007d76:	f000 bb7b 	b.w	8008470 <__retarget_lock_release_recursive>
 8007d7a:	bf00      	nop
 8007d7c:	20014fd4 	.word	0x20014fd4

08007d80 <_strtol_l.constprop.0>:
 8007d80:	2b24      	cmp	r3, #36	@ 0x24
 8007d82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d86:	4686      	mov	lr, r0
 8007d88:	4690      	mov	r8, r2
 8007d8a:	d801      	bhi.n	8007d90 <_strtol_l.constprop.0+0x10>
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d106      	bne.n	8007d9e <_strtol_l.constprop.0+0x1e>
 8007d90:	f000 fb42 	bl	8008418 <__errno>
 8007d94:	2316      	movs	r3, #22
 8007d96:	6003      	str	r3, [r0, #0]
 8007d98:	2000      	movs	r0, #0
 8007d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d9e:	4834      	ldr	r0, [pc, #208]	@ (8007e70 <_strtol_l.constprop.0+0xf0>)
 8007da0:	460d      	mov	r5, r1
 8007da2:	462a      	mov	r2, r5
 8007da4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007da8:	5d06      	ldrb	r6, [r0, r4]
 8007daa:	f016 0608 	ands.w	r6, r6, #8
 8007dae:	d1f8      	bne.n	8007da2 <_strtol_l.constprop.0+0x22>
 8007db0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007db2:	d12d      	bne.n	8007e10 <_strtol_l.constprop.0+0x90>
 8007db4:	782c      	ldrb	r4, [r5, #0]
 8007db6:	2601      	movs	r6, #1
 8007db8:	1c95      	adds	r5, r2, #2
 8007dba:	f033 0210 	bics.w	r2, r3, #16
 8007dbe:	d109      	bne.n	8007dd4 <_strtol_l.constprop.0+0x54>
 8007dc0:	2c30      	cmp	r4, #48	@ 0x30
 8007dc2:	d12a      	bne.n	8007e1a <_strtol_l.constprop.0+0x9a>
 8007dc4:	782a      	ldrb	r2, [r5, #0]
 8007dc6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007dca:	2a58      	cmp	r2, #88	@ 0x58
 8007dcc:	d125      	bne.n	8007e1a <_strtol_l.constprop.0+0x9a>
 8007dce:	786c      	ldrb	r4, [r5, #1]
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	3502      	adds	r5, #2
 8007dd4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007dd8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ddc:	2200      	movs	r2, #0
 8007dde:	fbbc f9f3 	udiv	r9, ip, r3
 8007de2:	4610      	mov	r0, r2
 8007de4:	fb03 ca19 	mls	sl, r3, r9, ip
 8007de8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007dec:	2f09      	cmp	r7, #9
 8007dee:	d81b      	bhi.n	8007e28 <_strtol_l.constprop.0+0xa8>
 8007df0:	463c      	mov	r4, r7
 8007df2:	42a3      	cmp	r3, r4
 8007df4:	dd27      	ble.n	8007e46 <_strtol_l.constprop.0+0xc6>
 8007df6:	1c57      	adds	r7, r2, #1
 8007df8:	d007      	beq.n	8007e0a <_strtol_l.constprop.0+0x8a>
 8007dfa:	4581      	cmp	r9, r0
 8007dfc:	d320      	bcc.n	8007e40 <_strtol_l.constprop.0+0xc0>
 8007dfe:	d101      	bne.n	8007e04 <_strtol_l.constprop.0+0x84>
 8007e00:	45a2      	cmp	sl, r4
 8007e02:	db1d      	blt.n	8007e40 <_strtol_l.constprop.0+0xc0>
 8007e04:	fb00 4003 	mla	r0, r0, r3, r4
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e0e:	e7eb      	b.n	8007de8 <_strtol_l.constprop.0+0x68>
 8007e10:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e12:	bf04      	itt	eq
 8007e14:	782c      	ldrbeq	r4, [r5, #0]
 8007e16:	1c95      	addeq	r5, r2, #2
 8007e18:	e7cf      	b.n	8007dba <_strtol_l.constprop.0+0x3a>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1da      	bne.n	8007dd4 <_strtol_l.constprop.0+0x54>
 8007e1e:	2c30      	cmp	r4, #48	@ 0x30
 8007e20:	bf0c      	ite	eq
 8007e22:	2308      	moveq	r3, #8
 8007e24:	230a      	movne	r3, #10
 8007e26:	e7d5      	b.n	8007dd4 <_strtol_l.constprop.0+0x54>
 8007e28:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007e2c:	2f19      	cmp	r7, #25
 8007e2e:	d801      	bhi.n	8007e34 <_strtol_l.constprop.0+0xb4>
 8007e30:	3c37      	subs	r4, #55	@ 0x37
 8007e32:	e7de      	b.n	8007df2 <_strtol_l.constprop.0+0x72>
 8007e34:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007e38:	2f19      	cmp	r7, #25
 8007e3a:	d804      	bhi.n	8007e46 <_strtol_l.constprop.0+0xc6>
 8007e3c:	3c57      	subs	r4, #87	@ 0x57
 8007e3e:	e7d8      	b.n	8007df2 <_strtol_l.constprop.0+0x72>
 8007e40:	f04f 32ff 	mov.w	r2, #4294967295
 8007e44:	e7e1      	b.n	8007e0a <_strtol_l.constprop.0+0x8a>
 8007e46:	1c53      	adds	r3, r2, #1
 8007e48:	d108      	bne.n	8007e5c <_strtol_l.constprop.0+0xdc>
 8007e4a:	2322      	movs	r3, #34	@ 0x22
 8007e4c:	f8ce 3000 	str.w	r3, [lr]
 8007e50:	4660      	mov	r0, ip
 8007e52:	f1b8 0f00 	cmp.w	r8, #0
 8007e56:	d0a0      	beq.n	8007d9a <_strtol_l.constprop.0+0x1a>
 8007e58:	1e69      	subs	r1, r5, #1
 8007e5a:	e006      	b.n	8007e6a <_strtol_l.constprop.0+0xea>
 8007e5c:	b106      	cbz	r6, 8007e60 <_strtol_l.constprop.0+0xe0>
 8007e5e:	4240      	negs	r0, r0
 8007e60:	f1b8 0f00 	cmp.w	r8, #0
 8007e64:	d099      	beq.n	8007d9a <_strtol_l.constprop.0+0x1a>
 8007e66:	2a00      	cmp	r2, #0
 8007e68:	d1f6      	bne.n	8007e58 <_strtol_l.constprop.0+0xd8>
 8007e6a:	f8c8 1000 	str.w	r1, [r8]
 8007e6e:	e794      	b.n	8007d9a <_strtol_l.constprop.0+0x1a>
 8007e70:	08012801 	.word	0x08012801

08007e74 <strtol>:
 8007e74:	4613      	mov	r3, r2
 8007e76:	460a      	mov	r2, r1
 8007e78:	4601      	mov	r1, r0
 8007e7a:	4802      	ldr	r0, [pc, #8]	@ (8007e84 <strtol+0x10>)
 8007e7c:	6800      	ldr	r0, [r0, #0]
 8007e7e:	f7ff bf7f 	b.w	8007d80 <_strtol_l.constprop.0>
 8007e82:	bf00      	nop
 8007e84:	20000220 	.word	0x20000220

08007e88 <_strtoul_l.constprop.0>:
 8007e88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e8c:	4e34      	ldr	r6, [pc, #208]	@ (8007f60 <_strtoul_l.constprop.0+0xd8>)
 8007e8e:	4686      	mov	lr, r0
 8007e90:	460d      	mov	r5, r1
 8007e92:	4628      	mov	r0, r5
 8007e94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e98:	5d37      	ldrb	r7, [r6, r4]
 8007e9a:	f017 0708 	ands.w	r7, r7, #8
 8007e9e:	d1f8      	bne.n	8007e92 <_strtoul_l.constprop.0+0xa>
 8007ea0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007ea2:	d12f      	bne.n	8007f04 <_strtoul_l.constprop.0+0x7c>
 8007ea4:	782c      	ldrb	r4, [r5, #0]
 8007ea6:	2701      	movs	r7, #1
 8007ea8:	1c85      	adds	r5, r0, #2
 8007eaa:	f033 0010 	bics.w	r0, r3, #16
 8007eae:	d109      	bne.n	8007ec4 <_strtoul_l.constprop.0+0x3c>
 8007eb0:	2c30      	cmp	r4, #48	@ 0x30
 8007eb2:	d12c      	bne.n	8007f0e <_strtoul_l.constprop.0+0x86>
 8007eb4:	7828      	ldrb	r0, [r5, #0]
 8007eb6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007eba:	2858      	cmp	r0, #88	@ 0x58
 8007ebc:	d127      	bne.n	8007f0e <_strtoul_l.constprop.0+0x86>
 8007ebe:	786c      	ldrb	r4, [r5, #1]
 8007ec0:	2310      	movs	r3, #16
 8007ec2:	3502      	adds	r5, #2
 8007ec4:	f04f 38ff 	mov.w	r8, #4294967295
 8007ec8:	2600      	movs	r6, #0
 8007eca:	fbb8 f8f3 	udiv	r8, r8, r3
 8007ece:	fb03 f908 	mul.w	r9, r3, r8
 8007ed2:	ea6f 0909 	mvn.w	r9, r9
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007edc:	f1bc 0f09 	cmp.w	ip, #9
 8007ee0:	d81c      	bhi.n	8007f1c <_strtoul_l.constprop.0+0x94>
 8007ee2:	4664      	mov	r4, ip
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	dd2a      	ble.n	8007f3e <_strtoul_l.constprop.0+0xb6>
 8007ee8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007eec:	d007      	beq.n	8007efe <_strtoul_l.constprop.0+0x76>
 8007eee:	4580      	cmp	r8, r0
 8007ef0:	d322      	bcc.n	8007f38 <_strtoul_l.constprop.0+0xb0>
 8007ef2:	d101      	bne.n	8007ef8 <_strtoul_l.constprop.0+0x70>
 8007ef4:	45a1      	cmp	r9, r4
 8007ef6:	db1f      	blt.n	8007f38 <_strtoul_l.constprop.0+0xb0>
 8007ef8:	fb00 4003 	mla	r0, r0, r3, r4
 8007efc:	2601      	movs	r6, #1
 8007efe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f02:	e7e9      	b.n	8007ed8 <_strtoul_l.constprop.0+0x50>
 8007f04:	2c2b      	cmp	r4, #43	@ 0x2b
 8007f06:	bf04      	itt	eq
 8007f08:	782c      	ldrbeq	r4, [r5, #0]
 8007f0a:	1c85      	addeq	r5, r0, #2
 8007f0c:	e7cd      	b.n	8007eaa <_strtoul_l.constprop.0+0x22>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1d8      	bne.n	8007ec4 <_strtoul_l.constprop.0+0x3c>
 8007f12:	2c30      	cmp	r4, #48	@ 0x30
 8007f14:	bf0c      	ite	eq
 8007f16:	2308      	moveq	r3, #8
 8007f18:	230a      	movne	r3, #10
 8007f1a:	e7d3      	b.n	8007ec4 <_strtoul_l.constprop.0+0x3c>
 8007f1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007f20:	f1bc 0f19 	cmp.w	ip, #25
 8007f24:	d801      	bhi.n	8007f2a <_strtoul_l.constprop.0+0xa2>
 8007f26:	3c37      	subs	r4, #55	@ 0x37
 8007f28:	e7dc      	b.n	8007ee4 <_strtoul_l.constprop.0+0x5c>
 8007f2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007f2e:	f1bc 0f19 	cmp.w	ip, #25
 8007f32:	d804      	bhi.n	8007f3e <_strtoul_l.constprop.0+0xb6>
 8007f34:	3c57      	subs	r4, #87	@ 0x57
 8007f36:	e7d5      	b.n	8007ee4 <_strtoul_l.constprop.0+0x5c>
 8007f38:	f04f 36ff 	mov.w	r6, #4294967295
 8007f3c:	e7df      	b.n	8007efe <_strtoul_l.constprop.0+0x76>
 8007f3e:	1c73      	adds	r3, r6, #1
 8007f40:	d106      	bne.n	8007f50 <_strtoul_l.constprop.0+0xc8>
 8007f42:	2322      	movs	r3, #34	@ 0x22
 8007f44:	f8ce 3000 	str.w	r3, [lr]
 8007f48:	4630      	mov	r0, r6
 8007f4a:	b932      	cbnz	r2, 8007f5a <_strtoul_l.constprop.0+0xd2>
 8007f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f50:	b107      	cbz	r7, 8007f54 <_strtoul_l.constprop.0+0xcc>
 8007f52:	4240      	negs	r0, r0
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	d0f9      	beq.n	8007f4c <_strtoul_l.constprop.0+0xc4>
 8007f58:	b106      	cbz	r6, 8007f5c <_strtoul_l.constprop.0+0xd4>
 8007f5a:	1e69      	subs	r1, r5, #1
 8007f5c:	6011      	str	r1, [r2, #0]
 8007f5e:	e7f5      	b.n	8007f4c <_strtoul_l.constprop.0+0xc4>
 8007f60:	08012801 	.word	0x08012801

08007f64 <strtoul>:
 8007f64:	4613      	mov	r3, r2
 8007f66:	460a      	mov	r2, r1
 8007f68:	4601      	mov	r1, r0
 8007f6a:	4802      	ldr	r0, [pc, #8]	@ (8007f74 <strtoul+0x10>)
 8007f6c:	6800      	ldr	r0, [r0, #0]
 8007f6e:	f7ff bf8b 	b.w	8007e88 <_strtoul_l.constprop.0>
 8007f72:	bf00      	nop
 8007f74:	20000220 	.word	0x20000220

08007f78 <std>:
 8007f78:	2300      	movs	r3, #0
 8007f7a:	b510      	push	{r4, lr}
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8007f82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f86:	6083      	str	r3, [r0, #8]
 8007f88:	8181      	strh	r1, [r0, #12]
 8007f8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f8c:	81c2      	strh	r2, [r0, #14]
 8007f8e:	6183      	str	r3, [r0, #24]
 8007f90:	4619      	mov	r1, r3
 8007f92:	2208      	movs	r2, #8
 8007f94:	305c      	adds	r0, #92	@ 0x5c
 8007f96:	f000 f971 	bl	800827c <memset>
 8007f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd0 <std+0x58>)
 8007f9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <std+0x5c>)
 8007fa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd8 <std+0x60>)
 8007fa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8007fdc <std+0x64>)
 8007fa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8007faa:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe0 <std+0x68>)
 8007fac:	6224      	str	r4, [r4, #32]
 8007fae:	429c      	cmp	r4, r3
 8007fb0:	d006      	beq.n	8007fc0 <std+0x48>
 8007fb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007fb6:	4294      	cmp	r4, r2
 8007fb8:	d002      	beq.n	8007fc0 <std+0x48>
 8007fba:	33d0      	adds	r3, #208	@ 0xd0
 8007fbc:	429c      	cmp	r4, r3
 8007fbe:	d105      	bne.n	8007fcc <std+0x54>
 8007fc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc8:	f000 ba50 	b.w	800846c <__retarget_lock_init_recursive>
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	bf00      	nop
 8007fd0:	08008165 	.word	0x08008165
 8007fd4:	08008187 	.word	0x08008187
 8007fd8:	080081bf 	.word	0x080081bf
 8007fdc:	080081e3 	.word	0x080081e3
 8007fe0:	20014e94 	.word	0x20014e94

08007fe4 <stdio_exit_handler>:
 8007fe4:	4a02      	ldr	r2, [pc, #8]	@ (8007ff0 <stdio_exit_handler+0xc>)
 8007fe6:	4903      	ldr	r1, [pc, #12]	@ (8007ff4 <stdio_exit_handler+0x10>)
 8007fe8:	4803      	ldr	r0, [pc, #12]	@ (8007ff8 <stdio_exit_handler+0x14>)
 8007fea:	f000 b869 	b.w	80080c0 <_fwalk_sglue>
 8007fee:	bf00      	nop
 8007ff0:	20000214 	.word	0x20000214
 8007ff4:	08008c35 	.word	0x08008c35
 8007ff8:	20000224 	.word	0x20000224

08007ffc <cleanup_stdio>:
 8007ffc:	6841      	ldr	r1, [r0, #4]
 8007ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8008030 <cleanup_stdio+0x34>)
 8008000:	4299      	cmp	r1, r3
 8008002:	b510      	push	{r4, lr}
 8008004:	4604      	mov	r4, r0
 8008006:	d001      	beq.n	800800c <cleanup_stdio+0x10>
 8008008:	f000 fe14 	bl	8008c34 <_fflush_r>
 800800c:	68a1      	ldr	r1, [r4, #8]
 800800e:	4b09      	ldr	r3, [pc, #36]	@ (8008034 <cleanup_stdio+0x38>)
 8008010:	4299      	cmp	r1, r3
 8008012:	d002      	beq.n	800801a <cleanup_stdio+0x1e>
 8008014:	4620      	mov	r0, r4
 8008016:	f000 fe0d 	bl	8008c34 <_fflush_r>
 800801a:	68e1      	ldr	r1, [r4, #12]
 800801c:	4b06      	ldr	r3, [pc, #24]	@ (8008038 <cleanup_stdio+0x3c>)
 800801e:	4299      	cmp	r1, r3
 8008020:	d004      	beq.n	800802c <cleanup_stdio+0x30>
 8008022:	4620      	mov	r0, r4
 8008024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008028:	f000 be04 	b.w	8008c34 <_fflush_r>
 800802c:	bd10      	pop	{r4, pc}
 800802e:	bf00      	nop
 8008030:	20014e94 	.word	0x20014e94
 8008034:	20014efc 	.word	0x20014efc
 8008038:	20014f64 	.word	0x20014f64

0800803c <global_stdio_init.part.0>:
 800803c:	b510      	push	{r4, lr}
 800803e:	4b0b      	ldr	r3, [pc, #44]	@ (800806c <global_stdio_init.part.0+0x30>)
 8008040:	4c0b      	ldr	r4, [pc, #44]	@ (8008070 <global_stdio_init.part.0+0x34>)
 8008042:	4a0c      	ldr	r2, [pc, #48]	@ (8008074 <global_stdio_init.part.0+0x38>)
 8008044:	601a      	str	r2, [r3, #0]
 8008046:	4620      	mov	r0, r4
 8008048:	2200      	movs	r2, #0
 800804a:	2104      	movs	r1, #4
 800804c:	f7ff ff94 	bl	8007f78 <std>
 8008050:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008054:	2201      	movs	r2, #1
 8008056:	2109      	movs	r1, #9
 8008058:	f7ff ff8e 	bl	8007f78 <std>
 800805c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008060:	2202      	movs	r2, #2
 8008062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008066:	2112      	movs	r1, #18
 8008068:	f7ff bf86 	b.w	8007f78 <std>
 800806c:	20014fcc 	.word	0x20014fcc
 8008070:	20014e94 	.word	0x20014e94
 8008074:	08007fe5 	.word	0x08007fe5

08008078 <__sfp_lock_acquire>:
 8008078:	4801      	ldr	r0, [pc, #4]	@ (8008080 <__sfp_lock_acquire+0x8>)
 800807a:	f000 b9f8 	b.w	800846e <__retarget_lock_acquire_recursive>
 800807e:	bf00      	nop
 8008080:	20014fd5 	.word	0x20014fd5

08008084 <__sfp_lock_release>:
 8008084:	4801      	ldr	r0, [pc, #4]	@ (800808c <__sfp_lock_release+0x8>)
 8008086:	f000 b9f3 	b.w	8008470 <__retarget_lock_release_recursive>
 800808a:	bf00      	nop
 800808c:	20014fd5 	.word	0x20014fd5

08008090 <__sinit>:
 8008090:	b510      	push	{r4, lr}
 8008092:	4604      	mov	r4, r0
 8008094:	f7ff fff0 	bl	8008078 <__sfp_lock_acquire>
 8008098:	6a23      	ldr	r3, [r4, #32]
 800809a:	b11b      	cbz	r3, 80080a4 <__sinit+0x14>
 800809c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080a0:	f7ff bff0 	b.w	8008084 <__sfp_lock_release>
 80080a4:	4b04      	ldr	r3, [pc, #16]	@ (80080b8 <__sinit+0x28>)
 80080a6:	6223      	str	r3, [r4, #32]
 80080a8:	4b04      	ldr	r3, [pc, #16]	@ (80080bc <__sinit+0x2c>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d1f5      	bne.n	800809c <__sinit+0xc>
 80080b0:	f7ff ffc4 	bl	800803c <global_stdio_init.part.0>
 80080b4:	e7f2      	b.n	800809c <__sinit+0xc>
 80080b6:	bf00      	nop
 80080b8:	08007ffd 	.word	0x08007ffd
 80080bc:	20014fcc 	.word	0x20014fcc

080080c0 <_fwalk_sglue>:
 80080c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080c4:	4607      	mov	r7, r0
 80080c6:	4688      	mov	r8, r1
 80080c8:	4614      	mov	r4, r2
 80080ca:	2600      	movs	r6, #0
 80080cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080d0:	f1b9 0901 	subs.w	r9, r9, #1
 80080d4:	d505      	bpl.n	80080e2 <_fwalk_sglue+0x22>
 80080d6:	6824      	ldr	r4, [r4, #0]
 80080d8:	2c00      	cmp	r4, #0
 80080da:	d1f7      	bne.n	80080cc <_fwalk_sglue+0xc>
 80080dc:	4630      	mov	r0, r6
 80080de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080e2:	89ab      	ldrh	r3, [r5, #12]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d907      	bls.n	80080f8 <_fwalk_sglue+0x38>
 80080e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080ec:	3301      	adds	r3, #1
 80080ee:	d003      	beq.n	80080f8 <_fwalk_sglue+0x38>
 80080f0:	4629      	mov	r1, r5
 80080f2:	4638      	mov	r0, r7
 80080f4:	47c0      	blx	r8
 80080f6:	4306      	orrs	r6, r0
 80080f8:	3568      	adds	r5, #104	@ 0x68
 80080fa:	e7e9      	b.n	80080d0 <_fwalk_sglue+0x10>

080080fc <sniprintf>:
 80080fc:	b40c      	push	{r2, r3}
 80080fe:	b530      	push	{r4, r5, lr}
 8008100:	4b17      	ldr	r3, [pc, #92]	@ (8008160 <sniprintf+0x64>)
 8008102:	1e0c      	subs	r4, r1, #0
 8008104:	681d      	ldr	r5, [r3, #0]
 8008106:	b09d      	sub	sp, #116	@ 0x74
 8008108:	da08      	bge.n	800811c <sniprintf+0x20>
 800810a:	238b      	movs	r3, #139	@ 0x8b
 800810c:	602b      	str	r3, [r5, #0]
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	b01d      	add	sp, #116	@ 0x74
 8008114:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008118:	b002      	add	sp, #8
 800811a:	4770      	bx	lr
 800811c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008120:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008124:	bf14      	ite	ne
 8008126:	f104 33ff 	addne.w	r3, r4, #4294967295
 800812a:	4623      	moveq	r3, r4
 800812c:	9304      	str	r3, [sp, #16]
 800812e:	9307      	str	r3, [sp, #28]
 8008130:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008134:	9002      	str	r0, [sp, #8]
 8008136:	9006      	str	r0, [sp, #24]
 8008138:	f8ad 3016 	strh.w	r3, [sp, #22]
 800813c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800813e:	ab21      	add	r3, sp, #132	@ 0x84
 8008140:	a902      	add	r1, sp, #8
 8008142:	4628      	mov	r0, r5
 8008144:	9301      	str	r3, [sp, #4]
 8008146:	f000 fa67 	bl	8008618 <_svfiprintf_r>
 800814a:	1c43      	adds	r3, r0, #1
 800814c:	bfbc      	itt	lt
 800814e:	238b      	movlt	r3, #139	@ 0x8b
 8008150:	602b      	strlt	r3, [r5, #0]
 8008152:	2c00      	cmp	r4, #0
 8008154:	d0dd      	beq.n	8008112 <sniprintf+0x16>
 8008156:	9b02      	ldr	r3, [sp, #8]
 8008158:	2200      	movs	r2, #0
 800815a:	701a      	strb	r2, [r3, #0]
 800815c:	e7d9      	b.n	8008112 <sniprintf+0x16>
 800815e:	bf00      	nop
 8008160:	20000220 	.word	0x20000220

08008164 <__sread>:
 8008164:	b510      	push	{r4, lr}
 8008166:	460c      	mov	r4, r1
 8008168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800816c:	f000 f920 	bl	80083b0 <_read_r>
 8008170:	2800      	cmp	r0, #0
 8008172:	bfab      	itete	ge
 8008174:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008176:	89a3      	ldrhlt	r3, [r4, #12]
 8008178:	181b      	addge	r3, r3, r0
 800817a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800817e:	bfac      	ite	ge
 8008180:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008182:	81a3      	strhlt	r3, [r4, #12]
 8008184:	bd10      	pop	{r4, pc}

08008186 <__swrite>:
 8008186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800818a:	461f      	mov	r7, r3
 800818c:	898b      	ldrh	r3, [r1, #12]
 800818e:	05db      	lsls	r3, r3, #23
 8008190:	4605      	mov	r5, r0
 8008192:	460c      	mov	r4, r1
 8008194:	4616      	mov	r6, r2
 8008196:	d505      	bpl.n	80081a4 <__swrite+0x1e>
 8008198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819c:	2302      	movs	r3, #2
 800819e:	2200      	movs	r2, #0
 80081a0:	f000 f8f4 	bl	800838c <_lseek_r>
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081ae:	81a3      	strh	r3, [r4, #12]
 80081b0:	4632      	mov	r2, r6
 80081b2:	463b      	mov	r3, r7
 80081b4:	4628      	mov	r0, r5
 80081b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081ba:	f000 b91b 	b.w	80083f4 <_write_r>

080081be <__sseek>:
 80081be:	b510      	push	{r4, lr}
 80081c0:	460c      	mov	r4, r1
 80081c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c6:	f000 f8e1 	bl	800838c <_lseek_r>
 80081ca:	1c43      	adds	r3, r0, #1
 80081cc:	89a3      	ldrh	r3, [r4, #12]
 80081ce:	bf15      	itete	ne
 80081d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80081d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80081d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80081da:	81a3      	strheq	r3, [r4, #12]
 80081dc:	bf18      	it	ne
 80081de:	81a3      	strhne	r3, [r4, #12]
 80081e0:	bd10      	pop	{r4, pc}

080081e2 <__sclose>:
 80081e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e6:	f000 b8c1 	b.w	800836c <_close_r>

080081ea <_vsniprintf_r>:
 80081ea:	b530      	push	{r4, r5, lr}
 80081ec:	4614      	mov	r4, r2
 80081ee:	2c00      	cmp	r4, #0
 80081f0:	b09b      	sub	sp, #108	@ 0x6c
 80081f2:	4605      	mov	r5, r0
 80081f4:	461a      	mov	r2, r3
 80081f6:	da05      	bge.n	8008204 <_vsniprintf_r+0x1a>
 80081f8:	238b      	movs	r3, #139	@ 0x8b
 80081fa:	6003      	str	r3, [r0, #0]
 80081fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008200:	b01b      	add	sp, #108	@ 0x6c
 8008202:	bd30      	pop	{r4, r5, pc}
 8008204:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008208:	f8ad 300c 	strh.w	r3, [sp, #12]
 800820c:	bf14      	ite	ne
 800820e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008212:	4623      	moveq	r3, r4
 8008214:	9302      	str	r3, [sp, #8]
 8008216:	9305      	str	r3, [sp, #20]
 8008218:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800821c:	9100      	str	r1, [sp, #0]
 800821e:	9104      	str	r1, [sp, #16]
 8008220:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008224:	4669      	mov	r1, sp
 8008226:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008228:	f000 f9f6 	bl	8008618 <_svfiprintf_r>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	bfbc      	itt	lt
 8008230:	238b      	movlt	r3, #139	@ 0x8b
 8008232:	602b      	strlt	r3, [r5, #0]
 8008234:	2c00      	cmp	r4, #0
 8008236:	d0e3      	beq.n	8008200 <_vsniprintf_r+0x16>
 8008238:	9b00      	ldr	r3, [sp, #0]
 800823a:	2200      	movs	r2, #0
 800823c:	701a      	strb	r2, [r3, #0]
 800823e:	e7df      	b.n	8008200 <_vsniprintf_r+0x16>

08008240 <vsniprintf>:
 8008240:	b507      	push	{r0, r1, r2, lr}
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	4613      	mov	r3, r2
 8008246:	460a      	mov	r2, r1
 8008248:	4601      	mov	r1, r0
 800824a:	4803      	ldr	r0, [pc, #12]	@ (8008258 <vsniprintf+0x18>)
 800824c:	6800      	ldr	r0, [r0, #0]
 800824e:	f7ff ffcc 	bl	80081ea <_vsniprintf_r>
 8008252:	b003      	add	sp, #12
 8008254:	f85d fb04 	ldr.w	pc, [sp], #4
 8008258:	20000220 	.word	0x20000220

0800825c <memcmp>:
 800825c:	b510      	push	{r4, lr}
 800825e:	3901      	subs	r1, #1
 8008260:	4402      	add	r2, r0
 8008262:	4290      	cmp	r0, r2
 8008264:	d101      	bne.n	800826a <memcmp+0xe>
 8008266:	2000      	movs	r0, #0
 8008268:	e005      	b.n	8008276 <memcmp+0x1a>
 800826a:	7803      	ldrb	r3, [r0, #0]
 800826c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008270:	42a3      	cmp	r3, r4
 8008272:	d001      	beq.n	8008278 <memcmp+0x1c>
 8008274:	1b18      	subs	r0, r3, r4
 8008276:	bd10      	pop	{r4, pc}
 8008278:	3001      	adds	r0, #1
 800827a:	e7f2      	b.n	8008262 <memcmp+0x6>

0800827c <memset>:
 800827c:	4402      	add	r2, r0
 800827e:	4603      	mov	r3, r0
 8008280:	4293      	cmp	r3, r2
 8008282:	d100      	bne.n	8008286 <memset+0xa>
 8008284:	4770      	bx	lr
 8008286:	f803 1b01 	strb.w	r1, [r3], #1
 800828a:	e7f9      	b.n	8008280 <memset+0x4>

0800828c <strncpy>:
 800828c:	b510      	push	{r4, lr}
 800828e:	3901      	subs	r1, #1
 8008290:	4603      	mov	r3, r0
 8008292:	b132      	cbz	r2, 80082a2 <strncpy+0x16>
 8008294:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008298:	f803 4b01 	strb.w	r4, [r3], #1
 800829c:	3a01      	subs	r2, #1
 800829e:	2c00      	cmp	r4, #0
 80082a0:	d1f7      	bne.n	8008292 <strncpy+0x6>
 80082a2:	441a      	add	r2, r3
 80082a4:	2100      	movs	r1, #0
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d100      	bne.n	80082ac <strncpy+0x20>
 80082aa:	bd10      	pop	{r4, pc}
 80082ac:	f803 1b01 	strb.w	r1, [r3], #1
 80082b0:	e7f9      	b.n	80082a6 <strncpy+0x1a>
	...

080082b4 <strtok>:
 80082b4:	4b16      	ldr	r3, [pc, #88]	@ (8008310 <strtok+0x5c>)
 80082b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ba:	681f      	ldr	r7, [r3, #0]
 80082bc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80082be:	4605      	mov	r5, r0
 80082c0:	460e      	mov	r6, r1
 80082c2:	b9ec      	cbnz	r4, 8008300 <strtok+0x4c>
 80082c4:	2050      	movs	r0, #80	@ 0x50
 80082c6:	f7ff fc9d 	bl	8007c04 <malloc>
 80082ca:	4602      	mov	r2, r0
 80082cc:	6478      	str	r0, [r7, #68]	@ 0x44
 80082ce:	b920      	cbnz	r0, 80082da <strtok+0x26>
 80082d0:	4b10      	ldr	r3, [pc, #64]	@ (8008314 <strtok+0x60>)
 80082d2:	4811      	ldr	r0, [pc, #68]	@ (8008318 <strtok+0x64>)
 80082d4:	215b      	movs	r1, #91	@ 0x5b
 80082d6:	f000 f8db 	bl	8008490 <__assert_func>
 80082da:	e9c0 4400 	strd	r4, r4, [r0]
 80082de:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80082e2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80082e6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80082ea:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80082ee:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80082f2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80082f6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80082fa:	6184      	str	r4, [r0, #24]
 80082fc:	7704      	strb	r4, [r0, #28]
 80082fe:	6244      	str	r4, [r0, #36]	@ 0x24
 8008300:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008302:	4631      	mov	r1, r6
 8008304:	4628      	mov	r0, r5
 8008306:	2301      	movs	r3, #1
 8008308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800830c:	f000 b806 	b.w	800831c <__strtok_r>
 8008310:	20000220 	.word	0x20000220
 8008314:	08012901 	.word	0x08012901
 8008318:	08012918 	.word	0x08012918

0800831c <__strtok_r>:
 800831c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800831e:	4604      	mov	r4, r0
 8008320:	b908      	cbnz	r0, 8008326 <__strtok_r+0xa>
 8008322:	6814      	ldr	r4, [r2, #0]
 8008324:	b144      	cbz	r4, 8008338 <__strtok_r+0x1c>
 8008326:	4620      	mov	r0, r4
 8008328:	f814 5b01 	ldrb.w	r5, [r4], #1
 800832c:	460f      	mov	r7, r1
 800832e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008332:	b91e      	cbnz	r6, 800833c <__strtok_r+0x20>
 8008334:	b965      	cbnz	r5, 8008350 <__strtok_r+0x34>
 8008336:	6015      	str	r5, [r2, #0]
 8008338:	2000      	movs	r0, #0
 800833a:	e005      	b.n	8008348 <__strtok_r+0x2c>
 800833c:	42b5      	cmp	r5, r6
 800833e:	d1f6      	bne.n	800832e <__strtok_r+0x12>
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1f0      	bne.n	8008326 <__strtok_r+0xa>
 8008344:	6014      	str	r4, [r2, #0]
 8008346:	7003      	strb	r3, [r0, #0]
 8008348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800834a:	461c      	mov	r4, r3
 800834c:	e00c      	b.n	8008368 <__strtok_r+0x4c>
 800834e:	b915      	cbnz	r5, 8008356 <__strtok_r+0x3a>
 8008350:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008354:	460e      	mov	r6, r1
 8008356:	f816 5b01 	ldrb.w	r5, [r6], #1
 800835a:	42ab      	cmp	r3, r5
 800835c:	d1f7      	bne.n	800834e <__strtok_r+0x32>
 800835e:	2b00      	cmp	r3, #0
 8008360:	d0f3      	beq.n	800834a <__strtok_r+0x2e>
 8008362:	2300      	movs	r3, #0
 8008364:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008368:	6014      	str	r4, [r2, #0]
 800836a:	e7ed      	b.n	8008348 <__strtok_r+0x2c>

0800836c <_close_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d06      	ldr	r5, [pc, #24]	@ (8008388 <_close_r+0x1c>)
 8008370:	2300      	movs	r3, #0
 8008372:	4604      	mov	r4, r0
 8008374:	4608      	mov	r0, r1
 8008376:	602b      	str	r3, [r5, #0]
 8008378:	f7f9 fe04 	bl	8001f84 <_close>
 800837c:	1c43      	adds	r3, r0, #1
 800837e:	d102      	bne.n	8008386 <_close_r+0x1a>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b103      	cbz	r3, 8008386 <_close_r+0x1a>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	20014fd0 	.word	0x20014fd0

0800838c <_lseek_r>:
 800838c:	b538      	push	{r3, r4, r5, lr}
 800838e:	4d07      	ldr	r5, [pc, #28]	@ (80083ac <_lseek_r+0x20>)
 8008390:	4604      	mov	r4, r0
 8008392:	4608      	mov	r0, r1
 8008394:	4611      	mov	r1, r2
 8008396:	2200      	movs	r2, #0
 8008398:	602a      	str	r2, [r5, #0]
 800839a:	461a      	mov	r2, r3
 800839c:	f7f9 fe19 	bl	8001fd2 <_lseek>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d102      	bne.n	80083aa <_lseek_r+0x1e>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	b103      	cbz	r3, 80083aa <_lseek_r+0x1e>
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	bd38      	pop	{r3, r4, r5, pc}
 80083ac:	20014fd0 	.word	0x20014fd0

080083b0 <_read_r>:
 80083b0:	b538      	push	{r3, r4, r5, lr}
 80083b2:	4d07      	ldr	r5, [pc, #28]	@ (80083d0 <_read_r+0x20>)
 80083b4:	4604      	mov	r4, r0
 80083b6:	4608      	mov	r0, r1
 80083b8:	4611      	mov	r1, r2
 80083ba:	2200      	movs	r2, #0
 80083bc:	602a      	str	r2, [r5, #0]
 80083be:	461a      	mov	r2, r3
 80083c0:	f7f9 fda7 	bl	8001f12 <_read>
 80083c4:	1c43      	adds	r3, r0, #1
 80083c6:	d102      	bne.n	80083ce <_read_r+0x1e>
 80083c8:	682b      	ldr	r3, [r5, #0]
 80083ca:	b103      	cbz	r3, 80083ce <_read_r+0x1e>
 80083cc:	6023      	str	r3, [r4, #0]
 80083ce:	bd38      	pop	{r3, r4, r5, pc}
 80083d0:	20014fd0 	.word	0x20014fd0

080083d4 <_sbrk_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4d06      	ldr	r5, [pc, #24]	@ (80083f0 <_sbrk_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4604      	mov	r4, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	602b      	str	r3, [r5, #0]
 80083e0:	f7f9 fe04 	bl	8001fec <_sbrk>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_sbrk_r+0x1a>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_sbrk_r+0x1a>
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	20014fd0 	.word	0x20014fd0

080083f4 <_write_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d07      	ldr	r5, [pc, #28]	@ (8008414 <_write_r+0x20>)
 80083f8:	4604      	mov	r4, r0
 80083fa:	4608      	mov	r0, r1
 80083fc:	4611      	mov	r1, r2
 80083fe:	2200      	movs	r2, #0
 8008400:	602a      	str	r2, [r5, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	f7f9 fda2 	bl	8001f4c <_write>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_write_r+0x1e>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_write_r+0x1e>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	20014fd0 	.word	0x20014fd0

08008418 <__errno>:
 8008418:	4b01      	ldr	r3, [pc, #4]	@ (8008420 <__errno+0x8>)
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	20000220 	.word	0x20000220

08008424 <__libc_init_array>:
 8008424:	b570      	push	{r4, r5, r6, lr}
 8008426:	4d0d      	ldr	r5, [pc, #52]	@ (800845c <__libc_init_array+0x38>)
 8008428:	4c0d      	ldr	r4, [pc, #52]	@ (8008460 <__libc_init_array+0x3c>)
 800842a:	1b64      	subs	r4, r4, r5
 800842c:	10a4      	asrs	r4, r4, #2
 800842e:	2600      	movs	r6, #0
 8008430:	42a6      	cmp	r6, r4
 8008432:	d109      	bne.n	8008448 <__libc_init_array+0x24>
 8008434:	4d0b      	ldr	r5, [pc, #44]	@ (8008464 <__libc_init_array+0x40>)
 8008436:	4c0c      	ldr	r4, [pc, #48]	@ (8008468 <__libc_init_array+0x44>)
 8008438:	f000 ff2a 	bl	8009290 <_init>
 800843c:	1b64      	subs	r4, r4, r5
 800843e:	10a4      	asrs	r4, r4, #2
 8008440:	2600      	movs	r6, #0
 8008442:	42a6      	cmp	r6, r4
 8008444:	d105      	bne.n	8008452 <__libc_init_array+0x2e>
 8008446:	bd70      	pop	{r4, r5, r6, pc}
 8008448:	f855 3b04 	ldr.w	r3, [r5], #4
 800844c:	4798      	blx	r3
 800844e:	3601      	adds	r6, #1
 8008450:	e7ee      	b.n	8008430 <__libc_init_array+0xc>
 8008452:	f855 3b04 	ldr.w	r3, [r5], #4
 8008456:	4798      	blx	r3
 8008458:	3601      	adds	r6, #1
 800845a:	e7f2      	b.n	8008442 <__libc_init_array+0x1e>
 800845c:	080129ec 	.word	0x080129ec
 8008460:	080129ec 	.word	0x080129ec
 8008464:	080129ec 	.word	0x080129ec
 8008468:	080129f0 	.word	0x080129f0

0800846c <__retarget_lock_init_recursive>:
 800846c:	4770      	bx	lr

0800846e <__retarget_lock_acquire_recursive>:
 800846e:	4770      	bx	lr

08008470 <__retarget_lock_release_recursive>:
 8008470:	4770      	bx	lr

08008472 <memcpy>:
 8008472:	440a      	add	r2, r1
 8008474:	4291      	cmp	r1, r2
 8008476:	f100 33ff 	add.w	r3, r0, #4294967295
 800847a:	d100      	bne.n	800847e <memcpy+0xc>
 800847c:	4770      	bx	lr
 800847e:	b510      	push	{r4, lr}
 8008480:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008484:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008488:	4291      	cmp	r1, r2
 800848a:	d1f9      	bne.n	8008480 <memcpy+0xe>
 800848c:	bd10      	pop	{r4, pc}
	...

08008490 <__assert_func>:
 8008490:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008492:	4614      	mov	r4, r2
 8008494:	461a      	mov	r2, r3
 8008496:	4b09      	ldr	r3, [pc, #36]	@ (80084bc <__assert_func+0x2c>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4605      	mov	r5, r0
 800849c:	68d8      	ldr	r0, [r3, #12]
 800849e:	b954      	cbnz	r4, 80084b6 <__assert_func+0x26>
 80084a0:	4b07      	ldr	r3, [pc, #28]	@ (80084c0 <__assert_func+0x30>)
 80084a2:	461c      	mov	r4, r3
 80084a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084a8:	9100      	str	r1, [sp, #0]
 80084aa:	462b      	mov	r3, r5
 80084ac:	4905      	ldr	r1, [pc, #20]	@ (80084c4 <__assert_func+0x34>)
 80084ae:	f000 fbe9 	bl	8008c84 <fiprintf>
 80084b2:	f000 fc97 	bl	8008de4 <abort>
 80084b6:	4b04      	ldr	r3, [pc, #16]	@ (80084c8 <__assert_func+0x38>)
 80084b8:	e7f4      	b.n	80084a4 <__assert_func+0x14>
 80084ba:	bf00      	nop
 80084bc:	20000220 	.word	0x20000220
 80084c0:	080129ad 	.word	0x080129ad
 80084c4:	0801297f 	.word	0x0801297f
 80084c8:	08012972 	.word	0x08012972

080084cc <_free_r>:
 80084cc:	b538      	push	{r3, r4, r5, lr}
 80084ce:	4605      	mov	r5, r0
 80084d0:	2900      	cmp	r1, #0
 80084d2:	d041      	beq.n	8008558 <_free_r+0x8c>
 80084d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084d8:	1f0c      	subs	r4, r1, #4
 80084da:	2b00      	cmp	r3, #0
 80084dc:	bfb8      	it	lt
 80084de:	18e4      	addlt	r4, r4, r3
 80084e0:	f7ff fc42 	bl	8007d68 <__malloc_lock>
 80084e4:	4a1d      	ldr	r2, [pc, #116]	@ (800855c <_free_r+0x90>)
 80084e6:	6813      	ldr	r3, [r2, #0]
 80084e8:	b933      	cbnz	r3, 80084f8 <_free_r+0x2c>
 80084ea:	6063      	str	r3, [r4, #4]
 80084ec:	6014      	str	r4, [r2, #0]
 80084ee:	4628      	mov	r0, r5
 80084f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084f4:	f7ff bc3e 	b.w	8007d74 <__malloc_unlock>
 80084f8:	42a3      	cmp	r3, r4
 80084fa:	d908      	bls.n	800850e <_free_r+0x42>
 80084fc:	6820      	ldr	r0, [r4, #0]
 80084fe:	1821      	adds	r1, r4, r0
 8008500:	428b      	cmp	r3, r1
 8008502:	bf01      	itttt	eq
 8008504:	6819      	ldreq	r1, [r3, #0]
 8008506:	685b      	ldreq	r3, [r3, #4]
 8008508:	1809      	addeq	r1, r1, r0
 800850a:	6021      	streq	r1, [r4, #0]
 800850c:	e7ed      	b.n	80084ea <_free_r+0x1e>
 800850e:	461a      	mov	r2, r3
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	b10b      	cbz	r3, 8008518 <_free_r+0x4c>
 8008514:	42a3      	cmp	r3, r4
 8008516:	d9fa      	bls.n	800850e <_free_r+0x42>
 8008518:	6811      	ldr	r1, [r2, #0]
 800851a:	1850      	adds	r0, r2, r1
 800851c:	42a0      	cmp	r0, r4
 800851e:	d10b      	bne.n	8008538 <_free_r+0x6c>
 8008520:	6820      	ldr	r0, [r4, #0]
 8008522:	4401      	add	r1, r0
 8008524:	1850      	adds	r0, r2, r1
 8008526:	4283      	cmp	r3, r0
 8008528:	6011      	str	r1, [r2, #0]
 800852a:	d1e0      	bne.n	80084ee <_free_r+0x22>
 800852c:	6818      	ldr	r0, [r3, #0]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	6053      	str	r3, [r2, #4]
 8008532:	4408      	add	r0, r1
 8008534:	6010      	str	r0, [r2, #0]
 8008536:	e7da      	b.n	80084ee <_free_r+0x22>
 8008538:	d902      	bls.n	8008540 <_free_r+0x74>
 800853a:	230c      	movs	r3, #12
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	e7d6      	b.n	80084ee <_free_r+0x22>
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	1821      	adds	r1, r4, r0
 8008544:	428b      	cmp	r3, r1
 8008546:	bf04      	itt	eq
 8008548:	6819      	ldreq	r1, [r3, #0]
 800854a:	685b      	ldreq	r3, [r3, #4]
 800854c:	6063      	str	r3, [r4, #4]
 800854e:	bf04      	itt	eq
 8008550:	1809      	addeq	r1, r1, r0
 8008552:	6021      	streq	r1, [r4, #0]
 8008554:	6054      	str	r4, [r2, #4]
 8008556:	e7ca      	b.n	80084ee <_free_r+0x22>
 8008558:	bd38      	pop	{r3, r4, r5, pc}
 800855a:	bf00      	nop
 800855c:	20014e90 	.word	0x20014e90

08008560 <__ssputs_r>:
 8008560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008564:	688e      	ldr	r6, [r1, #8]
 8008566:	461f      	mov	r7, r3
 8008568:	42be      	cmp	r6, r7
 800856a:	680b      	ldr	r3, [r1, #0]
 800856c:	4682      	mov	sl, r0
 800856e:	460c      	mov	r4, r1
 8008570:	4690      	mov	r8, r2
 8008572:	d82d      	bhi.n	80085d0 <__ssputs_r+0x70>
 8008574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008578:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800857c:	d026      	beq.n	80085cc <__ssputs_r+0x6c>
 800857e:	6965      	ldr	r5, [r4, #20]
 8008580:	6909      	ldr	r1, [r1, #16]
 8008582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008586:	eba3 0901 	sub.w	r9, r3, r1
 800858a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800858e:	1c7b      	adds	r3, r7, #1
 8008590:	444b      	add	r3, r9
 8008592:	106d      	asrs	r5, r5, #1
 8008594:	429d      	cmp	r5, r3
 8008596:	bf38      	it	cc
 8008598:	461d      	movcc	r5, r3
 800859a:	0553      	lsls	r3, r2, #21
 800859c:	d527      	bpl.n	80085ee <__ssputs_r+0x8e>
 800859e:	4629      	mov	r1, r5
 80085a0:	f7ff fb62 	bl	8007c68 <_malloc_r>
 80085a4:	4606      	mov	r6, r0
 80085a6:	b360      	cbz	r0, 8008602 <__ssputs_r+0xa2>
 80085a8:	6921      	ldr	r1, [r4, #16]
 80085aa:	464a      	mov	r2, r9
 80085ac:	f7ff ff61 	bl	8008472 <memcpy>
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80085b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	6126      	str	r6, [r4, #16]
 80085be:	6165      	str	r5, [r4, #20]
 80085c0:	444e      	add	r6, r9
 80085c2:	eba5 0509 	sub.w	r5, r5, r9
 80085c6:	6026      	str	r6, [r4, #0]
 80085c8:	60a5      	str	r5, [r4, #8]
 80085ca:	463e      	mov	r6, r7
 80085cc:	42be      	cmp	r6, r7
 80085ce:	d900      	bls.n	80085d2 <__ssputs_r+0x72>
 80085d0:	463e      	mov	r6, r7
 80085d2:	6820      	ldr	r0, [r4, #0]
 80085d4:	4632      	mov	r2, r6
 80085d6:	4641      	mov	r1, r8
 80085d8:	f000 fbc8 	bl	8008d6c <memmove>
 80085dc:	68a3      	ldr	r3, [r4, #8]
 80085de:	1b9b      	subs	r3, r3, r6
 80085e0:	60a3      	str	r3, [r4, #8]
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	4433      	add	r3, r6
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	2000      	movs	r0, #0
 80085ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ee:	462a      	mov	r2, r5
 80085f0:	f000 fbff 	bl	8008df2 <_realloc_r>
 80085f4:	4606      	mov	r6, r0
 80085f6:	2800      	cmp	r0, #0
 80085f8:	d1e0      	bne.n	80085bc <__ssputs_r+0x5c>
 80085fa:	6921      	ldr	r1, [r4, #16]
 80085fc:	4650      	mov	r0, sl
 80085fe:	f7ff ff65 	bl	80084cc <_free_r>
 8008602:	230c      	movs	r3, #12
 8008604:	f8ca 3000 	str.w	r3, [sl]
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800860e:	81a3      	strh	r3, [r4, #12]
 8008610:	f04f 30ff 	mov.w	r0, #4294967295
 8008614:	e7e9      	b.n	80085ea <__ssputs_r+0x8a>
	...

08008618 <_svfiprintf_r>:
 8008618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800861c:	4698      	mov	r8, r3
 800861e:	898b      	ldrh	r3, [r1, #12]
 8008620:	061b      	lsls	r3, r3, #24
 8008622:	b09d      	sub	sp, #116	@ 0x74
 8008624:	4607      	mov	r7, r0
 8008626:	460d      	mov	r5, r1
 8008628:	4614      	mov	r4, r2
 800862a:	d510      	bpl.n	800864e <_svfiprintf_r+0x36>
 800862c:	690b      	ldr	r3, [r1, #16]
 800862e:	b973      	cbnz	r3, 800864e <_svfiprintf_r+0x36>
 8008630:	2140      	movs	r1, #64	@ 0x40
 8008632:	f7ff fb19 	bl	8007c68 <_malloc_r>
 8008636:	6028      	str	r0, [r5, #0]
 8008638:	6128      	str	r0, [r5, #16]
 800863a:	b930      	cbnz	r0, 800864a <_svfiprintf_r+0x32>
 800863c:	230c      	movs	r3, #12
 800863e:	603b      	str	r3, [r7, #0]
 8008640:	f04f 30ff 	mov.w	r0, #4294967295
 8008644:	b01d      	add	sp, #116	@ 0x74
 8008646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864a:	2340      	movs	r3, #64	@ 0x40
 800864c:	616b      	str	r3, [r5, #20]
 800864e:	2300      	movs	r3, #0
 8008650:	9309      	str	r3, [sp, #36]	@ 0x24
 8008652:	2320      	movs	r3, #32
 8008654:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008658:	f8cd 800c 	str.w	r8, [sp, #12]
 800865c:	2330      	movs	r3, #48	@ 0x30
 800865e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087fc <_svfiprintf_r+0x1e4>
 8008662:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008666:	f04f 0901 	mov.w	r9, #1
 800866a:	4623      	mov	r3, r4
 800866c:	469a      	mov	sl, r3
 800866e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008672:	b10a      	cbz	r2, 8008678 <_svfiprintf_r+0x60>
 8008674:	2a25      	cmp	r2, #37	@ 0x25
 8008676:	d1f9      	bne.n	800866c <_svfiprintf_r+0x54>
 8008678:	ebba 0b04 	subs.w	fp, sl, r4
 800867c:	d00b      	beq.n	8008696 <_svfiprintf_r+0x7e>
 800867e:	465b      	mov	r3, fp
 8008680:	4622      	mov	r2, r4
 8008682:	4629      	mov	r1, r5
 8008684:	4638      	mov	r0, r7
 8008686:	f7ff ff6b 	bl	8008560 <__ssputs_r>
 800868a:	3001      	adds	r0, #1
 800868c:	f000 80a7 	beq.w	80087de <_svfiprintf_r+0x1c6>
 8008690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008692:	445a      	add	r2, fp
 8008694:	9209      	str	r2, [sp, #36]	@ 0x24
 8008696:	f89a 3000 	ldrb.w	r3, [sl]
 800869a:	2b00      	cmp	r3, #0
 800869c:	f000 809f 	beq.w	80087de <_svfiprintf_r+0x1c6>
 80086a0:	2300      	movs	r3, #0
 80086a2:	f04f 32ff 	mov.w	r2, #4294967295
 80086a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086aa:	f10a 0a01 	add.w	sl, sl, #1
 80086ae:	9304      	str	r3, [sp, #16]
 80086b0:	9307      	str	r3, [sp, #28]
 80086b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80086b8:	4654      	mov	r4, sl
 80086ba:	2205      	movs	r2, #5
 80086bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c0:	484e      	ldr	r0, [pc, #312]	@ (80087fc <_svfiprintf_r+0x1e4>)
 80086c2:	f7f7 fd8d 	bl	80001e0 <memchr>
 80086c6:	9a04      	ldr	r2, [sp, #16]
 80086c8:	b9d8      	cbnz	r0, 8008702 <_svfiprintf_r+0xea>
 80086ca:	06d0      	lsls	r0, r2, #27
 80086cc:	bf44      	itt	mi
 80086ce:	2320      	movmi	r3, #32
 80086d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086d4:	0711      	lsls	r1, r2, #28
 80086d6:	bf44      	itt	mi
 80086d8:	232b      	movmi	r3, #43	@ 0x2b
 80086da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086de:	f89a 3000 	ldrb.w	r3, [sl]
 80086e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80086e4:	d015      	beq.n	8008712 <_svfiprintf_r+0xfa>
 80086e6:	9a07      	ldr	r2, [sp, #28]
 80086e8:	4654      	mov	r4, sl
 80086ea:	2000      	movs	r0, #0
 80086ec:	f04f 0c0a 	mov.w	ip, #10
 80086f0:	4621      	mov	r1, r4
 80086f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086f6:	3b30      	subs	r3, #48	@ 0x30
 80086f8:	2b09      	cmp	r3, #9
 80086fa:	d94b      	bls.n	8008794 <_svfiprintf_r+0x17c>
 80086fc:	b1b0      	cbz	r0, 800872c <_svfiprintf_r+0x114>
 80086fe:	9207      	str	r2, [sp, #28]
 8008700:	e014      	b.n	800872c <_svfiprintf_r+0x114>
 8008702:	eba0 0308 	sub.w	r3, r0, r8
 8008706:	fa09 f303 	lsl.w	r3, r9, r3
 800870a:	4313      	orrs	r3, r2
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	46a2      	mov	sl, r4
 8008710:	e7d2      	b.n	80086b8 <_svfiprintf_r+0xa0>
 8008712:	9b03      	ldr	r3, [sp, #12]
 8008714:	1d19      	adds	r1, r3, #4
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	9103      	str	r1, [sp, #12]
 800871a:	2b00      	cmp	r3, #0
 800871c:	bfbb      	ittet	lt
 800871e:	425b      	neglt	r3, r3
 8008720:	f042 0202 	orrlt.w	r2, r2, #2
 8008724:	9307      	strge	r3, [sp, #28]
 8008726:	9307      	strlt	r3, [sp, #28]
 8008728:	bfb8      	it	lt
 800872a:	9204      	strlt	r2, [sp, #16]
 800872c:	7823      	ldrb	r3, [r4, #0]
 800872e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008730:	d10a      	bne.n	8008748 <_svfiprintf_r+0x130>
 8008732:	7863      	ldrb	r3, [r4, #1]
 8008734:	2b2a      	cmp	r3, #42	@ 0x2a
 8008736:	d132      	bne.n	800879e <_svfiprintf_r+0x186>
 8008738:	9b03      	ldr	r3, [sp, #12]
 800873a:	1d1a      	adds	r2, r3, #4
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	9203      	str	r2, [sp, #12]
 8008740:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008744:	3402      	adds	r4, #2
 8008746:	9305      	str	r3, [sp, #20]
 8008748:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800880c <_svfiprintf_r+0x1f4>
 800874c:	7821      	ldrb	r1, [r4, #0]
 800874e:	2203      	movs	r2, #3
 8008750:	4650      	mov	r0, sl
 8008752:	f7f7 fd45 	bl	80001e0 <memchr>
 8008756:	b138      	cbz	r0, 8008768 <_svfiprintf_r+0x150>
 8008758:	9b04      	ldr	r3, [sp, #16]
 800875a:	eba0 000a 	sub.w	r0, r0, sl
 800875e:	2240      	movs	r2, #64	@ 0x40
 8008760:	4082      	lsls	r2, r0
 8008762:	4313      	orrs	r3, r2
 8008764:	3401      	adds	r4, #1
 8008766:	9304      	str	r3, [sp, #16]
 8008768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800876c:	4824      	ldr	r0, [pc, #144]	@ (8008800 <_svfiprintf_r+0x1e8>)
 800876e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008772:	2206      	movs	r2, #6
 8008774:	f7f7 fd34 	bl	80001e0 <memchr>
 8008778:	2800      	cmp	r0, #0
 800877a:	d036      	beq.n	80087ea <_svfiprintf_r+0x1d2>
 800877c:	4b21      	ldr	r3, [pc, #132]	@ (8008804 <_svfiprintf_r+0x1ec>)
 800877e:	bb1b      	cbnz	r3, 80087c8 <_svfiprintf_r+0x1b0>
 8008780:	9b03      	ldr	r3, [sp, #12]
 8008782:	3307      	adds	r3, #7
 8008784:	f023 0307 	bic.w	r3, r3, #7
 8008788:	3308      	adds	r3, #8
 800878a:	9303      	str	r3, [sp, #12]
 800878c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800878e:	4433      	add	r3, r6
 8008790:	9309      	str	r3, [sp, #36]	@ 0x24
 8008792:	e76a      	b.n	800866a <_svfiprintf_r+0x52>
 8008794:	fb0c 3202 	mla	r2, ip, r2, r3
 8008798:	460c      	mov	r4, r1
 800879a:	2001      	movs	r0, #1
 800879c:	e7a8      	b.n	80086f0 <_svfiprintf_r+0xd8>
 800879e:	2300      	movs	r3, #0
 80087a0:	3401      	adds	r4, #1
 80087a2:	9305      	str	r3, [sp, #20]
 80087a4:	4619      	mov	r1, r3
 80087a6:	f04f 0c0a 	mov.w	ip, #10
 80087aa:	4620      	mov	r0, r4
 80087ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087b0:	3a30      	subs	r2, #48	@ 0x30
 80087b2:	2a09      	cmp	r2, #9
 80087b4:	d903      	bls.n	80087be <_svfiprintf_r+0x1a6>
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d0c6      	beq.n	8008748 <_svfiprintf_r+0x130>
 80087ba:	9105      	str	r1, [sp, #20]
 80087bc:	e7c4      	b.n	8008748 <_svfiprintf_r+0x130>
 80087be:	fb0c 2101 	mla	r1, ip, r1, r2
 80087c2:	4604      	mov	r4, r0
 80087c4:	2301      	movs	r3, #1
 80087c6:	e7f0      	b.n	80087aa <_svfiprintf_r+0x192>
 80087c8:	ab03      	add	r3, sp, #12
 80087ca:	9300      	str	r3, [sp, #0]
 80087cc:	462a      	mov	r2, r5
 80087ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008808 <_svfiprintf_r+0x1f0>)
 80087d0:	a904      	add	r1, sp, #16
 80087d2:	4638      	mov	r0, r7
 80087d4:	f3af 8000 	nop.w
 80087d8:	1c42      	adds	r2, r0, #1
 80087da:	4606      	mov	r6, r0
 80087dc:	d1d6      	bne.n	800878c <_svfiprintf_r+0x174>
 80087de:	89ab      	ldrh	r3, [r5, #12]
 80087e0:	065b      	lsls	r3, r3, #25
 80087e2:	f53f af2d 	bmi.w	8008640 <_svfiprintf_r+0x28>
 80087e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087e8:	e72c      	b.n	8008644 <_svfiprintf_r+0x2c>
 80087ea:	ab03      	add	r3, sp, #12
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	462a      	mov	r2, r5
 80087f0:	4b05      	ldr	r3, [pc, #20]	@ (8008808 <_svfiprintf_r+0x1f0>)
 80087f2:	a904      	add	r1, sp, #16
 80087f4:	4638      	mov	r0, r7
 80087f6:	f000 f879 	bl	80088ec <_printf_i>
 80087fa:	e7ed      	b.n	80087d8 <_svfiprintf_r+0x1c0>
 80087fc:	080129ae 	.word	0x080129ae
 8008800:	080129b8 	.word	0x080129b8
 8008804:	00000000 	.word	0x00000000
 8008808:	08008561 	.word	0x08008561
 800880c:	080129b4 	.word	0x080129b4

08008810 <_printf_common>:
 8008810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008814:	4616      	mov	r6, r2
 8008816:	4698      	mov	r8, r3
 8008818:	688a      	ldr	r2, [r1, #8]
 800881a:	690b      	ldr	r3, [r1, #16]
 800881c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008820:	4293      	cmp	r3, r2
 8008822:	bfb8      	it	lt
 8008824:	4613      	movlt	r3, r2
 8008826:	6033      	str	r3, [r6, #0]
 8008828:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800882c:	4607      	mov	r7, r0
 800882e:	460c      	mov	r4, r1
 8008830:	b10a      	cbz	r2, 8008836 <_printf_common+0x26>
 8008832:	3301      	adds	r3, #1
 8008834:	6033      	str	r3, [r6, #0]
 8008836:	6823      	ldr	r3, [r4, #0]
 8008838:	0699      	lsls	r1, r3, #26
 800883a:	bf42      	ittt	mi
 800883c:	6833      	ldrmi	r3, [r6, #0]
 800883e:	3302      	addmi	r3, #2
 8008840:	6033      	strmi	r3, [r6, #0]
 8008842:	6825      	ldr	r5, [r4, #0]
 8008844:	f015 0506 	ands.w	r5, r5, #6
 8008848:	d106      	bne.n	8008858 <_printf_common+0x48>
 800884a:	f104 0a19 	add.w	sl, r4, #25
 800884e:	68e3      	ldr	r3, [r4, #12]
 8008850:	6832      	ldr	r2, [r6, #0]
 8008852:	1a9b      	subs	r3, r3, r2
 8008854:	42ab      	cmp	r3, r5
 8008856:	dc26      	bgt.n	80088a6 <_printf_common+0x96>
 8008858:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800885c:	6822      	ldr	r2, [r4, #0]
 800885e:	3b00      	subs	r3, #0
 8008860:	bf18      	it	ne
 8008862:	2301      	movne	r3, #1
 8008864:	0692      	lsls	r2, r2, #26
 8008866:	d42b      	bmi.n	80088c0 <_printf_common+0xb0>
 8008868:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800886c:	4641      	mov	r1, r8
 800886e:	4638      	mov	r0, r7
 8008870:	47c8      	blx	r9
 8008872:	3001      	adds	r0, #1
 8008874:	d01e      	beq.n	80088b4 <_printf_common+0xa4>
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	6922      	ldr	r2, [r4, #16]
 800887a:	f003 0306 	and.w	r3, r3, #6
 800887e:	2b04      	cmp	r3, #4
 8008880:	bf02      	ittt	eq
 8008882:	68e5      	ldreq	r5, [r4, #12]
 8008884:	6833      	ldreq	r3, [r6, #0]
 8008886:	1aed      	subeq	r5, r5, r3
 8008888:	68a3      	ldr	r3, [r4, #8]
 800888a:	bf0c      	ite	eq
 800888c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008890:	2500      	movne	r5, #0
 8008892:	4293      	cmp	r3, r2
 8008894:	bfc4      	itt	gt
 8008896:	1a9b      	subgt	r3, r3, r2
 8008898:	18ed      	addgt	r5, r5, r3
 800889a:	2600      	movs	r6, #0
 800889c:	341a      	adds	r4, #26
 800889e:	42b5      	cmp	r5, r6
 80088a0:	d11a      	bne.n	80088d8 <_printf_common+0xc8>
 80088a2:	2000      	movs	r0, #0
 80088a4:	e008      	b.n	80088b8 <_printf_common+0xa8>
 80088a6:	2301      	movs	r3, #1
 80088a8:	4652      	mov	r2, sl
 80088aa:	4641      	mov	r1, r8
 80088ac:	4638      	mov	r0, r7
 80088ae:	47c8      	blx	r9
 80088b0:	3001      	adds	r0, #1
 80088b2:	d103      	bne.n	80088bc <_printf_common+0xac>
 80088b4:	f04f 30ff 	mov.w	r0, #4294967295
 80088b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088bc:	3501      	adds	r5, #1
 80088be:	e7c6      	b.n	800884e <_printf_common+0x3e>
 80088c0:	18e1      	adds	r1, r4, r3
 80088c2:	1c5a      	adds	r2, r3, #1
 80088c4:	2030      	movs	r0, #48	@ 0x30
 80088c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80088ca:	4422      	add	r2, r4
 80088cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80088d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80088d4:	3302      	adds	r3, #2
 80088d6:	e7c7      	b.n	8008868 <_printf_common+0x58>
 80088d8:	2301      	movs	r3, #1
 80088da:	4622      	mov	r2, r4
 80088dc:	4641      	mov	r1, r8
 80088de:	4638      	mov	r0, r7
 80088e0:	47c8      	blx	r9
 80088e2:	3001      	adds	r0, #1
 80088e4:	d0e6      	beq.n	80088b4 <_printf_common+0xa4>
 80088e6:	3601      	adds	r6, #1
 80088e8:	e7d9      	b.n	800889e <_printf_common+0x8e>
	...

080088ec <_printf_i>:
 80088ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088f0:	7e0f      	ldrb	r7, [r1, #24]
 80088f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088f4:	2f78      	cmp	r7, #120	@ 0x78
 80088f6:	4691      	mov	r9, r2
 80088f8:	4680      	mov	r8, r0
 80088fa:	460c      	mov	r4, r1
 80088fc:	469a      	mov	sl, r3
 80088fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008902:	d807      	bhi.n	8008914 <_printf_i+0x28>
 8008904:	2f62      	cmp	r7, #98	@ 0x62
 8008906:	d80a      	bhi.n	800891e <_printf_i+0x32>
 8008908:	2f00      	cmp	r7, #0
 800890a:	f000 80d2 	beq.w	8008ab2 <_printf_i+0x1c6>
 800890e:	2f58      	cmp	r7, #88	@ 0x58
 8008910:	f000 80b9 	beq.w	8008a86 <_printf_i+0x19a>
 8008914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008918:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800891c:	e03a      	b.n	8008994 <_printf_i+0xa8>
 800891e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008922:	2b15      	cmp	r3, #21
 8008924:	d8f6      	bhi.n	8008914 <_printf_i+0x28>
 8008926:	a101      	add	r1, pc, #4	@ (adr r1, 800892c <_printf_i+0x40>)
 8008928:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800892c:	08008985 	.word	0x08008985
 8008930:	08008999 	.word	0x08008999
 8008934:	08008915 	.word	0x08008915
 8008938:	08008915 	.word	0x08008915
 800893c:	08008915 	.word	0x08008915
 8008940:	08008915 	.word	0x08008915
 8008944:	08008999 	.word	0x08008999
 8008948:	08008915 	.word	0x08008915
 800894c:	08008915 	.word	0x08008915
 8008950:	08008915 	.word	0x08008915
 8008954:	08008915 	.word	0x08008915
 8008958:	08008a99 	.word	0x08008a99
 800895c:	080089c3 	.word	0x080089c3
 8008960:	08008a53 	.word	0x08008a53
 8008964:	08008915 	.word	0x08008915
 8008968:	08008915 	.word	0x08008915
 800896c:	08008abb 	.word	0x08008abb
 8008970:	08008915 	.word	0x08008915
 8008974:	080089c3 	.word	0x080089c3
 8008978:	08008915 	.word	0x08008915
 800897c:	08008915 	.word	0x08008915
 8008980:	08008a5b 	.word	0x08008a5b
 8008984:	6833      	ldr	r3, [r6, #0]
 8008986:	1d1a      	adds	r2, r3, #4
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	6032      	str	r2, [r6, #0]
 800898c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008990:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008994:	2301      	movs	r3, #1
 8008996:	e09d      	b.n	8008ad4 <_printf_i+0x1e8>
 8008998:	6833      	ldr	r3, [r6, #0]
 800899a:	6820      	ldr	r0, [r4, #0]
 800899c:	1d19      	adds	r1, r3, #4
 800899e:	6031      	str	r1, [r6, #0]
 80089a0:	0606      	lsls	r6, r0, #24
 80089a2:	d501      	bpl.n	80089a8 <_printf_i+0xbc>
 80089a4:	681d      	ldr	r5, [r3, #0]
 80089a6:	e003      	b.n	80089b0 <_printf_i+0xc4>
 80089a8:	0645      	lsls	r5, r0, #25
 80089aa:	d5fb      	bpl.n	80089a4 <_printf_i+0xb8>
 80089ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80089b0:	2d00      	cmp	r5, #0
 80089b2:	da03      	bge.n	80089bc <_printf_i+0xd0>
 80089b4:	232d      	movs	r3, #45	@ 0x2d
 80089b6:	426d      	negs	r5, r5
 80089b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089bc:	4859      	ldr	r0, [pc, #356]	@ (8008b24 <_printf_i+0x238>)
 80089be:	230a      	movs	r3, #10
 80089c0:	e011      	b.n	80089e6 <_printf_i+0xfa>
 80089c2:	6821      	ldr	r1, [r4, #0]
 80089c4:	6833      	ldr	r3, [r6, #0]
 80089c6:	0608      	lsls	r0, r1, #24
 80089c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80089cc:	d402      	bmi.n	80089d4 <_printf_i+0xe8>
 80089ce:	0649      	lsls	r1, r1, #25
 80089d0:	bf48      	it	mi
 80089d2:	b2ad      	uxthmi	r5, r5
 80089d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80089d6:	4853      	ldr	r0, [pc, #332]	@ (8008b24 <_printf_i+0x238>)
 80089d8:	6033      	str	r3, [r6, #0]
 80089da:	bf14      	ite	ne
 80089dc:	230a      	movne	r3, #10
 80089de:	2308      	moveq	r3, #8
 80089e0:	2100      	movs	r1, #0
 80089e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80089e6:	6866      	ldr	r6, [r4, #4]
 80089e8:	60a6      	str	r6, [r4, #8]
 80089ea:	2e00      	cmp	r6, #0
 80089ec:	bfa2      	ittt	ge
 80089ee:	6821      	ldrge	r1, [r4, #0]
 80089f0:	f021 0104 	bicge.w	r1, r1, #4
 80089f4:	6021      	strge	r1, [r4, #0]
 80089f6:	b90d      	cbnz	r5, 80089fc <_printf_i+0x110>
 80089f8:	2e00      	cmp	r6, #0
 80089fa:	d04b      	beq.n	8008a94 <_printf_i+0x1a8>
 80089fc:	4616      	mov	r6, r2
 80089fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a02:	fb03 5711 	mls	r7, r3, r1, r5
 8008a06:	5dc7      	ldrb	r7, [r0, r7]
 8008a08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a0c:	462f      	mov	r7, r5
 8008a0e:	42bb      	cmp	r3, r7
 8008a10:	460d      	mov	r5, r1
 8008a12:	d9f4      	bls.n	80089fe <_printf_i+0x112>
 8008a14:	2b08      	cmp	r3, #8
 8008a16:	d10b      	bne.n	8008a30 <_printf_i+0x144>
 8008a18:	6823      	ldr	r3, [r4, #0]
 8008a1a:	07df      	lsls	r7, r3, #31
 8008a1c:	d508      	bpl.n	8008a30 <_printf_i+0x144>
 8008a1e:	6923      	ldr	r3, [r4, #16]
 8008a20:	6861      	ldr	r1, [r4, #4]
 8008a22:	4299      	cmp	r1, r3
 8008a24:	bfde      	ittt	le
 8008a26:	2330      	movle	r3, #48	@ 0x30
 8008a28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a30:	1b92      	subs	r2, r2, r6
 8008a32:	6122      	str	r2, [r4, #16]
 8008a34:	f8cd a000 	str.w	sl, [sp]
 8008a38:	464b      	mov	r3, r9
 8008a3a:	aa03      	add	r2, sp, #12
 8008a3c:	4621      	mov	r1, r4
 8008a3e:	4640      	mov	r0, r8
 8008a40:	f7ff fee6 	bl	8008810 <_printf_common>
 8008a44:	3001      	adds	r0, #1
 8008a46:	d14a      	bne.n	8008ade <_printf_i+0x1f2>
 8008a48:	f04f 30ff 	mov.w	r0, #4294967295
 8008a4c:	b004      	add	sp, #16
 8008a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a52:	6823      	ldr	r3, [r4, #0]
 8008a54:	f043 0320 	orr.w	r3, r3, #32
 8008a58:	6023      	str	r3, [r4, #0]
 8008a5a:	4833      	ldr	r0, [pc, #204]	@ (8008b28 <_printf_i+0x23c>)
 8008a5c:	2778      	movs	r7, #120	@ 0x78
 8008a5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	6831      	ldr	r1, [r6, #0]
 8008a66:	061f      	lsls	r7, r3, #24
 8008a68:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a6c:	d402      	bmi.n	8008a74 <_printf_i+0x188>
 8008a6e:	065f      	lsls	r7, r3, #25
 8008a70:	bf48      	it	mi
 8008a72:	b2ad      	uxthmi	r5, r5
 8008a74:	6031      	str	r1, [r6, #0]
 8008a76:	07d9      	lsls	r1, r3, #31
 8008a78:	bf44      	itt	mi
 8008a7a:	f043 0320 	orrmi.w	r3, r3, #32
 8008a7e:	6023      	strmi	r3, [r4, #0]
 8008a80:	b11d      	cbz	r5, 8008a8a <_printf_i+0x19e>
 8008a82:	2310      	movs	r3, #16
 8008a84:	e7ac      	b.n	80089e0 <_printf_i+0xf4>
 8008a86:	4827      	ldr	r0, [pc, #156]	@ (8008b24 <_printf_i+0x238>)
 8008a88:	e7e9      	b.n	8008a5e <_printf_i+0x172>
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	f023 0320 	bic.w	r3, r3, #32
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	e7f6      	b.n	8008a82 <_printf_i+0x196>
 8008a94:	4616      	mov	r6, r2
 8008a96:	e7bd      	b.n	8008a14 <_printf_i+0x128>
 8008a98:	6833      	ldr	r3, [r6, #0]
 8008a9a:	6825      	ldr	r5, [r4, #0]
 8008a9c:	6961      	ldr	r1, [r4, #20]
 8008a9e:	1d18      	adds	r0, r3, #4
 8008aa0:	6030      	str	r0, [r6, #0]
 8008aa2:	062e      	lsls	r6, r5, #24
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	d501      	bpl.n	8008aac <_printf_i+0x1c0>
 8008aa8:	6019      	str	r1, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <_printf_i+0x1c6>
 8008aac:	0668      	lsls	r0, r5, #25
 8008aae:	d5fb      	bpl.n	8008aa8 <_printf_i+0x1bc>
 8008ab0:	8019      	strh	r1, [r3, #0]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	6123      	str	r3, [r4, #16]
 8008ab6:	4616      	mov	r6, r2
 8008ab8:	e7bc      	b.n	8008a34 <_printf_i+0x148>
 8008aba:	6833      	ldr	r3, [r6, #0]
 8008abc:	1d1a      	adds	r2, r3, #4
 8008abe:	6032      	str	r2, [r6, #0]
 8008ac0:	681e      	ldr	r6, [r3, #0]
 8008ac2:	6862      	ldr	r2, [r4, #4]
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	f7f7 fb8a 	bl	80001e0 <memchr>
 8008acc:	b108      	cbz	r0, 8008ad2 <_printf_i+0x1e6>
 8008ace:	1b80      	subs	r0, r0, r6
 8008ad0:	6060      	str	r0, [r4, #4]
 8008ad2:	6863      	ldr	r3, [r4, #4]
 8008ad4:	6123      	str	r3, [r4, #16]
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008adc:	e7aa      	b.n	8008a34 <_printf_i+0x148>
 8008ade:	6923      	ldr	r3, [r4, #16]
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	47d0      	blx	sl
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d0ad      	beq.n	8008a48 <_printf_i+0x15c>
 8008aec:	6823      	ldr	r3, [r4, #0]
 8008aee:	079b      	lsls	r3, r3, #30
 8008af0:	d413      	bmi.n	8008b1a <_printf_i+0x22e>
 8008af2:	68e0      	ldr	r0, [r4, #12]
 8008af4:	9b03      	ldr	r3, [sp, #12]
 8008af6:	4298      	cmp	r0, r3
 8008af8:	bfb8      	it	lt
 8008afa:	4618      	movlt	r0, r3
 8008afc:	e7a6      	b.n	8008a4c <_printf_i+0x160>
 8008afe:	2301      	movs	r3, #1
 8008b00:	4632      	mov	r2, r6
 8008b02:	4649      	mov	r1, r9
 8008b04:	4640      	mov	r0, r8
 8008b06:	47d0      	blx	sl
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d09d      	beq.n	8008a48 <_printf_i+0x15c>
 8008b0c:	3501      	adds	r5, #1
 8008b0e:	68e3      	ldr	r3, [r4, #12]
 8008b10:	9903      	ldr	r1, [sp, #12]
 8008b12:	1a5b      	subs	r3, r3, r1
 8008b14:	42ab      	cmp	r3, r5
 8008b16:	dcf2      	bgt.n	8008afe <_printf_i+0x212>
 8008b18:	e7eb      	b.n	8008af2 <_printf_i+0x206>
 8008b1a:	2500      	movs	r5, #0
 8008b1c:	f104 0619 	add.w	r6, r4, #25
 8008b20:	e7f5      	b.n	8008b0e <_printf_i+0x222>
 8008b22:	bf00      	nop
 8008b24:	080129bf 	.word	0x080129bf
 8008b28:	080129d0 	.word	0x080129d0

08008b2c <__sflush_r>:
 8008b2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b34:	0716      	lsls	r6, r2, #28
 8008b36:	4605      	mov	r5, r0
 8008b38:	460c      	mov	r4, r1
 8008b3a:	d454      	bmi.n	8008be6 <__sflush_r+0xba>
 8008b3c:	684b      	ldr	r3, [r1, #4]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	dc02      	bgt.n	8008b48 <__sflush_r+0x1c>
 8008b42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	dd48      	ble.n	8008bda <__sflush_r+0xae>
 8008b48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b4a:	2e00      	cmp	r6, #0
 8008b4c:	d045      	beq.n	8008bda <__sflush_r+0xae>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b54:	682f      	ldr	r7, [r5, #0]
 8008b56:	6a21      	ldr	r1, [r4, #32]
 8008b58:	602b      	str	r3, [r5, #0]
 8008b5a:	d030      	beq.n	8008bbe <__sflush_r+0x92>
 8008b5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b5e:	89a3      	ldrh	r3, [r4, #12]
 8008b60:	0759      	lsls	r1, r3, #29
 8008b62:	d505      	bpl.n	8008b70 <__sflush_r+0x44>
 8008b64:	6863      	ldr	r3, [r4, #4]
 8008b66:	1ad2      	subs	r2, r2, r3
 8008b68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b6a:	b10b      	cbz	r3, 8008b70 <__sflush_r+0x44>
 8008b6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b6e:	1ad2      	subs	r2, r2, r3
 8008b70:	2300      	movs	r3, #0
 8008b72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b74:	6a21      	ldr	r1, [r4, #32]
 8008b76:	4628      	mov	r0, r5
 8008b78:	47b0      	blx	r6
 8008b7a:	1c43      	adds	r3, r0, #1
 8008b7c:	89a3      	ldrh	r3, [r4, #12]
 8008b7e:	d106      	bne.n	8008b8e <__sflush_r+0x62>
 8008b80:	6829      	ldr	r1, [r5, #0]
 8008b82:	291d      	cmp	r1, #29
 8008b84:	d82b      	bhi.n	8008bde <__sflush_r+0xb2>
 8008b86:	4a2a      	ldr	r2, [pc, #168]	@ (8008c30 <__sflush_r+0x104>)
 8008b88:	410a      	asrs	r2, r1
 8008b8a:	07d6      	lsls	r6, r2, #31
 8008b8c:	d427      	bmi.n	8008bde <__sflush_r+0xb2>
 8008b8e:	2200      	movs	r2, #0
 8008b90:	6062      	str	r2, [r4, #4]
 8008b92:	04d9      	lsls	r1, r3, #19
 8008b94:	6922      	ldr	r2, [r4, #16]
 8008b96:	6022      	str	r2, [r4, #0]
 8008b98:	d504      	bpl.n	8008ba4 <__sflush_r+0x78>
 8008b9a:	1c42      	adds	r2, r0, #1
 8008b9c:	d101      	bne.n	8008ba2 <__sflush_r+0x76>
 8008b9e:	682b      	ldr	r3, [r5, #0]
 8008ba0:	b903      	cbnz	r3, 8008ba4 <__sflush_r+0x78>
 8008ba2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ba4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ba6:	602f      	str	r7, [r5, #0]
 8008ba8:	b1b9      	cbz	r1, 8008bda <__sflush_r+0xae>
 8008baa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bae:	4299      	cmp	r1, r3
 8008bb0:	d002      	beq.n	8008bb8 <__sflush_r+0x8c>
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	f7ff fc8a 	bl	80084cc <_free_r>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bbc:	e00d      	b.n	8008bda <__sflush_r+0xae>
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	47b0      	blx	r6
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	1c50      	adds	r0, r2, #1
 8008bc8:	d1c9      	bne.n	8008b5e <__sflush_r+0x32>
 8008bca:	682b      	ldr	r3, [r5, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0c6      	beq.n	8008b5e <__sflush_r+0x32>
 8008bd0:	2b1d      	cmp	r3, #29
 8008bd2:	d001      	beq.n	8008bd8 <__sflush_r+0xac>
 8008bd4:	2b16      	cmp	r3, #22
 8008bd6:	d11e      	bne.n	8008c16 <__sflush_r+0xea>
 8008bd8:	602f      	str	r7, [r5, #0]
 8008bda:	2000      	movs	r0, #0
 8008bdc:	e022      	b.n	8008c24 <__sflush_r+0xf8>
 8008bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008be2:	b21b      	sxth	r3, r3
 8008be4:	e01b      	b.n	8008c1e <__sflush_r+0xf2>
 8008be6:	690f      	ldr	r7, [r1, #16]
 8008be8:	2f00      	cmp	r7, #0
 8008bea:	d0f6      	beq.n	8008bda <__sflush_r+0xae>
 8008bec:	0793      	lsls	r3, r2, #30
 8008bee:	680e      	ldr	r6, [r1, #0]
 8008bf0:	bf08      	it	eq
 8008bf2:	694b      	ldreq	r3, [r1, #20]
 8008bf4:	600f      	str	r7, [r1, #0]
 8008bf6:	bf18      	it	ne
 8008bf8:	2300      	movne	r3, #0
 8008bfa:	eba6 0807 	sub.w	r8, r6, r7
 8008bfe:	608b      	str	r3, [r1, #8]
 8008c00:	f1b8 0f00 	cmp.w	r8, #0
 8008c04:	dde9      	ble.n	8008bda <__sflush_r+0xae>
 8008c06:	6a21      	ldr	r1, [r4, #32]
 8008c08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c0a:	4643      	mov	r3, r8
 8008c0c:	463a      	mov	r2, r7
 8008c0e:	4628      	mov	r0, r5
 8008c10:	47b0      	blx	r6
 8008c12:	2800      	cmp	r0, #0
 8008c14:	dc08      	bgt.n	8008c28 <__sflush_r+0xfc>
 8008c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c1e:	81a3      	strh	r3, [r4, #12]
 8008c20:	f04f 30ff 	mov.w	r0, #4294967295
 8008c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c28:	4407      	add	r7, r0
 8008c2a:	eba8 0800 	sub.w	r8, r8, r0
 8008c2e:	e7e7      	b.n	8008c00 <__sflush_r+0xd4>
 8008c30:	dfbffffe 	.word	0xdfbffffe

08008c34 <_fflush_r>:
 8008c34:	b538      	push	{r3, r4, r5, lr}
 8008c36:	690b      	ldr	r3, [r1, #16]
 8008c38:	4605      	mov	r5, r0
 8008c3a:	460c      	mov	r4, r1
 8008c3c:	b913      	cbnz	r3, 8008c44 <_fflush_r+0x10>
 8008c3e:	2500      	movs	r5, #0
 8008c40:	4628      	mov	r0, r5
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	b118      	cbz	r0, 8008c4e <_fflush_r+0x1a>
 8008c46:	6a03      	ldr	r3, [r0, #32]
 8008c48:	b90b      	cbnz	r3, 8008c4e <_fflush_r+0x1a>
 8008c4a:	f7ff fa21 	bl	8008090 <__sinit>
 8008c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d0f3      	beq.n	8008c3e <_fflush_r+0xa>
 8008c56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c58:	07d0      	lsls	r0, r2, #31
 8008c5a:	d404      	bmi.n	8008c66 <_fflush_r+0x32>
 8008c5c:	0599      	lsls	r1, r3, #22
 8008c5e:	d402      	bmi.n	8008c66 <_fflush_r+0x32>
 8008c60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c62:	f7ff fc04 	bl	800846e <__retarget_lock_acquire_recursive>
 8008c66:	4628      	mov	r0, r5
 8008c68:	4621      	mov	r1, r4
 8008c6a:	f7ff ff5f 	bl	8008b2c <__sflush_r>
 8008c6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c70:	07da      	lsls	r2, r3, #31
 8008c72:	4605      	mov	r5, r0
 8008c74:	d4e4      	bmi.n	8008c40 <_fflush_r+0xc>
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	059b      	lsls	r3, r3, #22
 8008c7a:	d4e1      	bmi.n	8008c40 <_fflush_r+0xc>
 8008c7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c7e:	f7ff fbf7 	bl	8008470 <__retarget_lock_release_recursive>
 8008c82:	e7dd      	b.n	8008c40 <_fflush_r+0xc>

08008c84 <fiprintf>:
 8008c84:	b40e      	push	{r1, r2, r3}
 8008c86:	b503      	push	{r0, r1, lr}
 8008c88:	4601      	mov	r1, r0
 8008c8a:	ab03      	add	r3, sp, #12
 8008c8c:	4805      	ldr	r0, [pc, #20]	@ (8008ca4 <fiprintf+0x20>)
 8008c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c92:	6800      	ldr	r0, [r0, #0]
 8008c94:	9301      	str	r3, [sp, #4]
 8008c96:	f000 f903 	bl	8008ea0 <_vfiprintf_r>
 8008c9a:	b002      	add	sp, #8
 8008c9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ca0:	b003      	add	sp, #12
 8008ca2:	4770      	bx	lr
 8008ca4:	20000220 	.word	0x20000220

08008ca8 <__swhatbuf_r>:
 8008ca8:	b570      	push	{r4, r5, r6, lr}
 8008caa:	460c      	mov	r4, r1
 8008cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cb0:	2900      	cmp	r1, #0
 8008cb2:	b096      	sub	sp, #88	@ 0x58
 8008cb4:	4615      	mov	r5, r2
 8008cb6:	461e      	mov	r6, r3
 8008cb8:	da0d      	bge.n	8008cd6 <__swhatbuf_r+0x2e>
 8008cba:	89a3      	ldrh	r3, [r4, #12]
 8008cbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cc0:	f04f 0100 	mov.w	r1, #0
 8008cc4:	bf14      	ite	ne
 8008cc6:	2340      	movne	r3, #64	@ 0x40
 8008cc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ccc:	2000      	movs	r0, #0
 8008cce:	6031      	str	r1, [r6, #0]
 8008cd0:	602b      	str	r3, [r5, #0]
 8008cd2:	b016      	add	sp, #88	@ 0x58
 8008cd4:	bd70      	pop	{r4, r5, r6, pc}
 8008cd6:	466a      	mov	r2, sp
 8008cd8:	f000 f862 	bl	8008da0 <_fstat_r>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	dbec      	blt.n	8008cba <__swhatbuf_r+0x12>
 8008ce0:	9901      	ldr	r1, [sp, #4]
 8008ce2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ce6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cea:	4259      	negs	r1, r3
 8008cec:	4159      	adcs	r1, r3
 8008cee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cf2:	e7eb      	b.n	8008ccc <__swhatbuf_r+0x24>

08008cf4 <__smakebuf_r>:
 8008cf4:	898b      	ldrh	r3, [r1, #12]
 8008cf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cf8:	079d      	lsls	r5, r3, #30
 8008cfa:	4606      	mov	r6, r0
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	d507      	bpl.n	8008d10 <__smakebuf_r+0x1c>
 8008d00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d04:	6023      	str	r3, [r4, #0]
 8008d06:	6123      	str	r3, [r4, #16]
 8008d08:	2301      	movs	r3, #1
 8008d0a:	6163      	str	r3, [r4, #20]
 8008d0c:	b003      	add	sp, #12
 8008d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d10:	ab01      	add	r3, sp, #4
 8008d12:	466a      	mov	r2, sp
 8008d14:	f7ff ffc8 	bl	8008ca8 <__swhatbuf_r>
 8008d18:	9f00      	ldr	r7, [sp, #0]
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	4639      	mov	r1, r7
 8008d1e:	4630      	mov	r0, r6
 8008d20:	f7fe ffa2 	bl	8007c68 <_malloc_r>
 8008d24:	b948      	cbnz	r0, 8008d3a <__smakebuf_r+0x46>
 8008d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d2a:	059a      	lsls	r2, r3, #22
 8008d2c:	d4ee      	bmi.n	8008d0c <__smakebuf_r+0x18>
 8008d2e:	f023 0303 	bic.w	r3, r3, #3
 8008d32:	f043 0302 	orr.w	r3, r3, #2
 8008d36:	81a3      	strh	r3, [r4, #12]
 8008d38:	e7e2      	b.n	8008d00 <__smakebuf_r+0xc>
 8008d3a:	89a3      	ldrh	r3, [r4, #12]
 8008d3c:	6020      	str	r0, [r4, #0]
 8008d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d42:	81a3      	strh	r3, [r4, #12]
 8008d44:	9b01      	ldr	r3, [sp, #4]
 8008d46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d4a:	b15b      	cbz	r3, 8008d64 <__smakebuf_r+0x70>
 8008d4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d50:	4630      	mov	r0, r6
 8008d52:	f000 f837 	bl	8008dc4 <_isatty_r>
 8008d56:	b128      	cbz	r0, 8008d64 <__smakebuf_r+0x70>
 8008d58:	89a3      	ldrh	r3, [r4, #12]
 8008d5a:	f023 0303 	bic.w	r3, r3, #3
 8008d5e:	f043 0301 	orr.w	r3, r3, #1
 8008d62:	81a3      	strh	r3, [r4, #12]
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	431d      	orrs	r5, r3
 8008d68:	81a5      	strh	r5, [r4, #12]
 8008d6a:	e7cf      	b.n	8008d0c <__smakebuf_r+0x18>

08008d6c <memmove>:
 8008d6c:	4288      	cmp	r0, r1
 8008d6e:	b510      	push	{r4, lr}
 8008d70:	eb01 0402 	add.w	r4, r1, r2
 8008d74:	d902      	bls.n	8008d7c <memmove+0x10>
 8008d76:	4284      	cmp	r4, r0
 8008d78:	4623      	mov	r3, r4
 8008d7a:	d807      	bhi.n	8008d8c <memmove+0x20>
 8008d7c:	1e43      	subs	r3, r0, #1
 8008d7e:	42a1      	cmp	r1, r4
 8008d80:	d008      	beq.n	8008d94 <memmove+0x28>
 8008d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d8a:	e7f8      	b.n	8008d7e <memmove+0x12>
 8008d8c:	4402      	add	r2, r0
 8008d8e:	4601      	mov	r1, r0
 8008d90:	428a      	cmp	r2, r1
 8008d92:	d100      	bne.n	8008d96 <memmove+0x2a>
 8008d94:	bd10      	pop	{r4, pc}
 8008d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d9e:	e7f7      	b.n	8008d90 <memmove+0x24>

08008da0 <_fstat_r>:
 8008da0:	b538      	push	{r3, r4, r5, lr}
 8008da2:	4d07      	ldr	r5, [pc, #28]	@ (8008dc0 <_fstat_r+0x20>)
 8008da4:	2300      	movs	r3, #0
 8008da6:	4604      	mov	r4, r0
 8008da8:	4608      	mov	r0, r1
 8008daa:	4611      	mov	r1, r2
 8008dac:	602b      	str	r3, [r5, #0]
 8008dae:	f7f9 f8f5 	bl	8001f9c <_fstat>
 8008db2:	1c43      	adds	r3, r0, #1
 8008db4:	d102      	bne.n	8008dbc <_fstat_r+0x1c>
 8008db6:	682b      	ldr	r3, [r5, #0]
 8008db8:	b103      	cbz	r3, 8008dbc <_fstat_r+0x1c>
 8008dba:	6023      	str	r3, [r4, #0]
 8008dbc:	bd38      	pop	{r3, r4, r5, pc}
 8008dbe:	bf00      	nop
 8008dc0:	20014fd0 	.word	0x20014fd0

08008dc4 <_isatty_r>:
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	4d06      	ldr	r5, [pc, #24]	@ (8008de0 <_isatty_r+0x1c>)
 8008dc8:	2300      	movs	r3, #0
 8008dca:	4604      	mov	r4, r0
 8008dcc:	4608      	mov	r0, r1
 8008dce:	602b      	str	r3, [r5, #0]
 8008dd0:	f7f9 f8f4 	bl	8001fbc <_isatty>
 8008dd4:	1c43      	adds	r3, r0, #1
 8008dd6:	d102      	bne.n	8008dde <_isatty_r+0x1a>
 8008dd8:	682b      	ldr	r3, [r5, #0]
 8008dda:	b103      	cbz	r3, 8008dde <_isatty_r+0x1a>
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	bd38      	pop	{r3, r4, r5, pc}
 8008de0:	20014fd0 	.word	0x20014fd0

08008de4 <abort>:
 8008de4:	b508      	push	{r3, lr}
 8008de6:	2006      	movs	r0, #6
 8008de8:	f000 fa2e 	bl	8009248 <raise>
 8008dec:	2001      	movs	r0, #1
 8008dee:	f7f9 f885 	bl	8001efc <_exit>

08008df2 <_realloc_r>:
 8008df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008df6:	4680      	mov	r8, r0
 8008df8:	4615      	mov	r5, r2
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	b921      	cbnz	r1, 8008e08 <_realloc_r+0x16>
 8008dfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e02:	4611      	mov	r1, r2
 8008e04:	f7fe bf30 	b.w	8007c68 <_malloc_r>
 8008e08:	b92a      	cbnz	r2, 8008e16 <_realloc_r+0x24>
 8008e0a:	f7ff fb5f 	bl	80084cc <_free_r>
 8008e0e:	2400      	movs	r4, #0
 8008e10:	4620      	mov	r0, r4
 8008e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e16:	f000 fa33 	bl	8009280 <_malloc_usable_size_r>
 8008e1a:	4285      	cmp	r5, r0
 8008e1c:	4606      	mov	r6, r0
 8008e1e:	d802      	bhi.n	8008e26 <_realloc_r+0x34>
 8008e20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008e24:	d8f4      	bhi.n	8008e10 <_realloc_r+0x1e>
 8008e26:	4629      	mov	r1, r5
 8008e28:	4640      	mov	r0, r8
 8008e2a:	f7fe ff1d 	bl	8007c68 <_malloc_r>
 8008e2e:	4607      	mov	r7, r0
 8008e30:	2800      	cmp	r0, #0
 8008e32:	d0ec      	beq.n	8008e0e <_realloc_r+0x1c>
 8008e34:	42b5      	cmp	r5, r6
 8008e36:	462a      	mov	r2, r5
 8008e38:	4621      	mov	r1, r4
 8008e3a:	bf28      	it	cs
 8008e3c:	4632      	movcs	r2, r6
 8008e3e:	f7ff fb18 	bl	8008472 <memcpy>
 8008e42:	4621      	mov	r1, r4
 8008e44:	4640      	mov	r0, r8
 8008e46:	f7ff fb41 	bl	80084cc <_free_r>
 8008e4a:	463c      	mov	r4, r7
 8008e4c:	e7e0      	b.n	8008e10 <_realloc_r+0x1e>

08008e4e <__sfputc_r>:
 8008e4e:	6893      	ldr	r3, [r2, #8]
 8008e50:	3b01      	subs	r3, #1
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	b410      	push	{r4}
 8008e56:	6093      	str	r3, [r2, #8]
 8008e58:	da08      	bge.n	8008e6c <__sfputc_r+0x1e>
 8008e5a:	6994      	ldr	r4, [r2, #24]
 8008e5c:	42a3      	cmp	r3, r4
 8008e5e:	db01      	blt.n	8008e64 <__sfputc_r+0x16>
 8008e60:	290a      	cmp	r1, #10
 8008e62:	d103      	bne.n	8008e6c <__sfputc_r+0x1e>
 8008e64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e68:	f000 b932 	b.w	80090d0 <__swbuf_r>
 8008e6c:	6813      	ldr	r3, [r2, #0]
 8008e6e:	1c58      	adds	r0, r3, #1
 8008e70:	6010      	str	r0, [r2, #0]
 8008e72:	7019      	strb	r1, [r3, #0]
 8008e74:	4608      	mov	r0, r1
 8008e76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <__sfputs_r>:
 8008e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7e:	4606      	mov	r6, r0
 8008e80:	460f      	mov	r7, r1
 8008e82:	4614      	mov	r4, r2
 8008e84:	18d5      	adds	r5, r2, r3
 8008e86:	42ac      	cmp	r4, r5
 8008e88:	d101      	bne.n	8008e8e <__sfputs_r+0x12>
 8008e8a:	2000      	movs	r0, #0
 8008e8c:	e007      	b.n	8008e9e <__sfputs_r+0x22>
 8008e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e92:	463a      	mov	r2, r7
 8008e94:	4630      	mov	r0, r6
 8008e96:	f7ff ffda 	bl	8008e4e <__sfputc_r>
 8008e9a:	1c43      	adds	r3, r0, #1
 8008e9c:	d1f3      	bne.n	8008e86 <__sfputs_r+0xa>
 8008e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ea0 <_vfiprintf_r>:
 8008ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea4:	460d      	mov	r5, r1
 8008ea6:	b09d      	sub	sp, #116	@ 0x74
 8008ea8:	4614      	mov	r4, r2
 8008eaa:	4698      	mov	r8, r3
 8008eac:	4606      	mov	r6, r0
 8008eae:	b118      	cbz	r0, 8008eb8 <_vfiprintf_r+0x18>
 8008eb0:	6a03      	ldr	r3, [r0, #32]
 8008eb2:	b90b      	cbnz	r3, 8008eb8 <_vfiprintf_r+0x18>
 8008eb4:	f7ff f8ec 	bl	8008090 <__sinit>
 8008eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008eba:	07d9      	lsls	r1, r3, #31
 8008ebc:	d405      	bmi.n	8008eca <_vfiprintf_r+0x2a>
 8008ebe:	89ab      	ldrh	r3, [r5, #12]
 8008ec0:	059a      	lsls	r2, r3, #22
 8008ec2:	d402      	bmi.n	8008eca <_vfiprintf_r+0x2a>
 8008ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ec6:	f7ff fad2 	bl	800846e <__retarget_lock_acquire_recursive>
 8008eca:	89ab      	ldrh	r3, [r5, #12]
 8008ecc:	071b      	lsls	r3, r3, #28
 8008ece:	d501      	bpl.n	8008ed4 <_vfiprintf_r+0x34>
 8008ed0:	692b      	ldr	r3, [r5, #16]
 8008ed2:	b99b      	cbnz	r3, 8008efc <_vfiprintf_r+0x5c>
 8008ed4:	4629      	mov	r1, r5
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	f000 f938 	bl	800914c <__swsetup_r>
 8008edc:	b170      	cbz	r0, 8008efc <_vfiprintf_r+0x5c>
 8008ede:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ee0:	07dc      	lsls	r4, r3, #31
 8008ee2:	d504      	bpl.n	8008eee <_vfiprintf_r+0x4e>
 8008ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee8:	b01d      	add	sp, #116	@ 0x74
 8008eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eee:	89ab      	ldrh	r3, [r5, #12]
 8008ef0:	0598      	lsls	r0, r3, #22
 8008ef2:	d4f7      	bmi.n	8008ee4 <_vfiprintf_r+0x44>
 8008ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ef6:	f7ff fabb 	bl	8008470 <__retarget_lock_release_recursive>
 8008efa:	e7f3      	b.n	8008ee4 <_vfiprintf_r+0x44>
 8008efc:	2300      	movs	r3, #0
 8008efe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f00:	2320      	movs	r3, #32
 8008f02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f06:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f0a:	2330      	movs	r3, #48	@ 0x30
 8008f0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090bc <_vfiprintf_r+0x21c>
 8008f10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f14:	f04f 0901 	mov.w	r9, #1
 8008f18:	4623      	mov	r3, r4
 8008f1a:	469a      	mov	sl, r3
 8008f1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f20:	b10a      	cbz	r2, 8008f26 <_vfiprintf_r+0x86>
 8008f22:	2a25      	cmp	r2, #37	@ 0x25
 8008f24:	d1f9      	bne.n	8008f1a <_vfiprintf_r+0x7a>
 8008f26:	ebba 0b04 	subs.w	fp, sl, r4
 8008f2a:	d00b      	beq.n	8008f44 <_vfiprintf_r+0xa4>
 8008f2c:	465b      	mov	r3, fp
 8008f2e:	4622      	mov	r2, r4
 8008f30:	4629      	mov	r1, r5
 8008f32:	4630      	mov	r0, r6
 8008f34:	f7ff ffa2 	bl	8008e7c <__sfputs_r>
 8008f38:	3001      	adds	r0, #1
 8008f3a:	f000 80a7 	beq.w	800908c <_vfiprintf_r+0x1ec>
 8008f3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f40:	445a      	add	r2, fp
 8008f42:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f44:	f89a 3000 	ldrb.w	r3, [sl]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f000 809f 	beq.w	800908c <_vfiprintf_r+0x1ec>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	f04f 32ff 	mov.w	r2, #4294967295
 8008f54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f58:	f10a 0a01 	add.w	sl, sl, #1
 8008f5c:	9304      	str	r3, [sp, #16]
 8008f5e:	9307      	str	r3, [sp, #28]
 8008f60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f64:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f66:	4654      	mov	r4, sl
 8008f68:	2205      	movs	r2, #5
 8008f6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f6e:	4853      	ldr	r0, [pc, #332]	@ (80090bc <_vfiprintf_r+0x21c>)
 8008f70:	f7f7 f936 	bl	80001e0 <memchr>
 8008f74:	9a04      	ldr	r2, [sp, #16]
 8008f76:	b9d8      	cbnz	r0, 8008fb0 <_vfiprintf_r+0x110>
 8008f78:	06d1      	lsls	r1, r2, #27
 8008f7a:	bf44      	itt	mi
 8008f7c:	2320      	movmi	r3, #32
 8008f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f82:	0713      	lsls	r3, r2, #28
 8008f84:	bf44      	itt	mi
 8008f86:	232b      	movmi	r3, #43	@ 0x2b
 8008f88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f90:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f92:	d015      	beq.n	8008fc0 <_vfiprintf_r+0x120>
 8008f94:	9a07      	ldr	r2, [sp, #28]
 8008f96:	4654      	mov	r4, sl
 8008f98:	2000      	movs	r0, #0
 8008f9a:	f04f 0c0a 	mov.w	ip, #10
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fa4:	3b30      	subs	r3, #48	@ 0x30
 8008fa6:	2b09      	cmp	r3, #9
 8008fa8:	d94b      	bls.n	8009042 <_vfiprintf_r+0x1a2>
 8008faa:	b1b0      	cbz	r0, 8008fda <_vfiprintf_r+0x13a>
 8008fac:	9207      	str	r2, [sp, #28]
 8008fae:	e014      	b.n	8008fda <_vfiprintf_r+0x13a>
 8008fb0:	eba0 0308 	sub.w	r3, r0, r8
 8008fb4:	fa09 f303 	lsl.w	r3, r9, r3
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	9304      	str	r3, [sp, #16]
 8008fbc:	46a2      	mov	sl, r4
 8008fbe:	e7d2      	b.n	8008f66 <_vfiprintf_r+0xc6>
 8008fc0:	9b03      	ldr	r3, [sp, #12]
 8008fc2:	1d19      	adds	r1, r3, #4
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	9103      	str	r1, [sp, #12]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bfbb      	ittet	lt
 8008fcc:	425b      	neglt	r3, r3
 8008fce:	f042 0202 	orrlt.w	r2, r2, #2
 8008fd2:	9307      	strge	r3, [sp, #28]
 8008fd4:	9307      	strlt	r3, [sp, #28]
 8008fd6:	bfb8      	it	lt
 8008fd8:	9204      	strlt	r2, [sp, #16]
 8008fda:	7823      	ldrb	r3, [r4, #0]
 8008fdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fde:	d10a      	bne.n	8008ff6 <_vfiprintf_r+0x156>
 8008fe0:	7863      	ldrb	r3, [r4, #1]
 8008fe2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fe4:	d132      	bne.n	800904c <_vfiprintf_r+0x1ac>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	1d1a      	adds	r2, r3, #4
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	9203      	str	r2, [sp, #12]
 8008fee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ff2:	3402      	adds	r4, #2
 8008ff4:	9305      	str	r3, [sp, #20]
 8008ff6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80090cc <_vfiprintf_r+0x22c>
 8008ffa:	7821      	ldrb	r1, [r4, #0]
 8008ffc:	2203      	movs	r2, #3
 8008ffe:	4650      	mov	r0, sl
 8009000:	f7f7 f8ee 	bl	80001e0 <memchr>
 8009004:	b138      	cbz	r0, 8009016 <_vfiprintf_r+0x176>
 8009006:	9b04      	ldr	r3, [sp, #16]
 8009008:	eba0 000a 	sub.w	r0, r0, sl
 800900c:	2240      	movs	r2, #64	@ 0x40
 800900e:	4082      	lsls	r2, r0
 8009010:	4313      	orrs	r3, r2
 8009012:	3401      	adds	r4, #1
 8009014:	9304      	str	r3, [sp, #16]
 8009016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800901a:	4829      	ldr	r0, [pc, #164]	@ (80090c0 <_vfiprintf_r+0x220>)
 800901c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009020:	2206      	movs	r2, #6
 8009022:	f7f7 f8dd 	bl	80001e0 <memchr>
 8009026:	2800      	cmp	r0, #0
 8009028:	d03f      	beq.n	80090aa <_vfiprintf_r+0x20a>
 800902a:	4b26      	ldr	r3, [pc, #152]	@ (80090c4 <_vfiprintf_r+0x224>)
 800902c:	bb1b      	cbnz	r3, 8009076 <_vfiprintf_r+0x1d6>
 800902e:	9b03      	ldr	r3, [sp, #12]
 8009030:	3307      	adds	r3, #7
 8009032:	f023 0307 	bic.w	r3, r3, #7
 8009036:	3308      	adds	r3, #8
 8009038:	9303      	str	r3, [sp, #12]
 800903a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800903c:	443b      	add	r3, r7
 800903e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009040:	e76a      	b.n	8008f18 <_vfiprintf_r+0x78>
 8009042:	fb0c 3202 	mla	r2, ip, r2, r3
 8009046:	460c      	mov	r4, r1
 8009048:	2001      	movs	r0, #1
 800904a:	e7a8      	b.n	8008f9e <_vfiprintf_r+0xfe>
 800904c:	2300      	movs	r3, #0
 800904e:	3401      	adds	r4, #1
 8009050:	9305      	str	r3, [sp, #20]
 8009052:	4619      	mov	r1, r3
 8009054:	f04f 0c0a 	mov.w	ip, #10
 8009058:	4620      	mov	r0, r4
 800905a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800905e:	3a30      	subs	r2, #48	@ 0x30
 8009060:	2a09      	cmp	r2, #9
 8009062:	d903      	bls.n	800906c <_vfiprintf_r+0x1cc>
 8009064:	2b00      	cmp	r3, #0
 8009066:	d0c6      	beq.n	8008ff6 <_vfiprintf_r+0x156>
 8009068:	9105      	str	r1, [sp, #20]
 800906a:	e7c4      	b.n	8008ff6 <_vfiprintf_r+0x156>
 800906c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009070:	4604      	mov	r4, r0
 8009072:	2301      	movs	r3, #1
 8009074:	e7f0      	b.n	8009058 <_vfiprintf_r+0x1b8>
 8009076:	ab03      	add	r3, sp, #12
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	462a      	mov	r2, r5
 800907c:	4b12      	ldr	r3, [pc, #72]	@ (80090c8 <_vfiprintf_r+0x228>)
 800907e:	a904      	add	r1, sp, #16
 8009080:	4630      	mov	r0, r6
 8009082:	f3af 8000 	nop.w
 8009086:	4607      	mov	r7, r0
 8009088:	1c78      	adds	r0, r7, #1
 800908a:	d1d6      	bne.n	800903a <_vfiprintf_r+0x19a>
 800908c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800908e:	07d9      	lsls	r1, r3, #31
 8009090:	d405      	bmi.n	800909e <_vfiprintf_r+0x1fe>
 8009092:	89ab      	ldrh	r3, [r5, #12]
 8009094:	059a      	lsls	r2, r3, #22
 8009096:	d402      	bmi.n	800909e <_vfiprintf_r+0x1fe>
 8009098:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800909a:	f7ff f9e9 	bl	8008470 <__retarget_lock_release_recursive>
 800909e:	89ab      	ldrh	r3, [r5, #12]
 80090a0:	065b      	lsls	r3, r3, #25
 80090a2:	f53f af1f 	bmi.w	8008ee4 <_vfiprintf_r+0x44>
 80090a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090a8:	e71e      	b.n	8008ee8 <_vfiprintf_r+0x48>
 80090aa:	ab03      	add	r3, sp, #12
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	462a      	mov	r2, r5
 80090b0:	4b05      	ldr	r3, [pc, #20]	@ (80090c8 <_vfiprintf_r+0x228>)
 80090b2:	a904      	add	r1, sp, #16
 80090b4:	4630      	mov	r0, r6
 80090b6:	f7ff fc19 	bl	80088ec <_printf_i>
 80090ba:	e7e4      	b.n	8009086 <_vfiprintf_r+0x1e6>
 80090bc:	080129ae 	.word	0x080129ae
 80090c0:	080129b8 	.word	0x080129b8
 80090c4:	00000000 	.word	0x00000000
 80090c8:	08008e7d 	.word	0x08008e7d
 80090cc:	080129b4 	.word	0x080129b4

080090d0 <__swbuf_r>:
 80090d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d2:	460e      	mov	r6, r1
 80090d4:	4614      	mov	r4, r2
 80090d6:	4605      	mov	r5, r0
 80090d8:	b118      	cbz	r0, 80090e2 <__swbuf_r+0x12>
 80090da:	6a03      	ldr	r3, [r0, #32]
 80090dc:	b90b      	cbnz	r3, 80090e2 <__swbuf_r+0x12>
 80090de:	f7fe ffd7 	bl	8008090 <__sinit>
 80090e2:	69a3      	ldr	r3, [r4, #24]
 80090e4:	60a3      	str	r3, [r4, #8]
 80090e6:	89a3      	ldrh	r3, [r4, #12]
 80090e8:	071a      	lsls	r2, r3, #28
 80090ea:	d501      	bpl.n	80090f0 <__swbuf_r+0x20>
 80090ec:	6923      	ldr	r3, [r4, #16]
 80090ee:	b943      	cbnz	r3, 8009102 <__swbuf_r+0x32>
 80090f0:	4621      	mov	r1, r4
 80090f2:	4628      	mov	r0, r5
 80090f4:	f000 f82a 	bl	800914c <__swsetup_r>
 80090f8:	b118      	cbz	r0, 8009102 <__swbuf_r+0x32>
 80090fa:	f04f 37ff 	mov.w	r7, #4294967295
 80090fe:	4638      	mov	r0, r7
 8009100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009102:	6823      	ldr	r3, [r4, #0]
 8009104:	6922      	ldr	r2, [r4, #16]
 8009106:	1a98      	subs	r0, r3, r2
 8009108:	6963      	ldr	r3, [r4, #20]
 800910a:	b2f6      	uxtb	r6, r6
 800910c:	4283      	cmp	r3, r0
 800910e:	4637      	mov	r7, r6
 8009110:	dc05      	bgt.n	800911e <__swbuf_r+0x4e>
 8009112:	4621      	mov	r1, r4
 8009114:	4628      	mov	r0, r5
 8009116:	f7ff fd8d 	bl	8008c34 <_fflush_r>
 800911a:	2800      	cmp	r0, #0
 800911c:	d1ed      	bne.n	80090fa <__swbuf_r+0x2a>
 800911e:	68a3      	ldr	r3, [r4, #8]
 8009120:	3b01      	subs	r3, #1
 8009122:	60a3      	str	r3, [r4, #8]
 8009124:	6823      	ldr	r3, [r4, #0]
 8009126:	1c5a      	adds	r2, r3, #1
 8009128:	6022      	str	r2, [r4, #0]
 800912a:	701e      	strb	r6, [r3, #0]
 800912c:	6962      	ldr	r2, [r4, #20]
 800912e:	1c43      	adds	r3, r0, #1
 8009130:	429a      	cmp	r2, r3
 8009132:	d004      	beq.n	800913e <__swbuf_r+0x6e>
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	07db      	lsls	r3, r3, #31
 8009138:	d5e1      	bpl.n	80090fe <__swbuf_r+0x2e>
 800913a:	2e0a      	cmp	r6, #10
 800913c:	d1df      	bne.n	80090fe <__swbuf_r+0x2e>
 800913e:	4621      	mov	r1, r4
 8009140:	4628      	mov	r0, r5
 8009142:	f7ff fd77 	bl	8008c34 <_fflush_r>
 8009146:	2800      	cmp	r0, #0
 8009148:	d0d9      	beq.n	80090fe <__swbuf_r+0x2e>
 800914a:	e7d6      	b.n	80090fa <__swbuf_r+0x2a>

0800914c <__swsetup_r>:
 800914c:	b538      	push	{r3, r4, r5, lr}
 800914e:	4b29      	ldr	r3, [pc, #164]	@ (80091f4 <__swsetup_r+0xa8>)
 8009150:	4605      	mov	r5, r0
 8009152:	6818      	ldr	r0, [r3, #0]
 8009154:	460c      	mov	r4, r1
 8009156:	b118      	cbz	r0, 8009160 <__swsetup_r+0x14>
 8009158:	6a03      	ldr	r3, [r0, #32]
 800915a:	b90b      	cbnz	r3, 8009160 <__swsetup_r+0x14>
 800915c:	f7fe ff98 	bl	8008090 <__sinit>
 8009160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009164:	0719      	lsls	r1, r3, #28
 8009166:	d422      	bmi.n	80091ae <__swsetup_r+0x62>
 8009168:	06da      	lsls	r2, r3, #27
 800916a:	d407      	bmi.n	800917c <__swsetup_r+0x30>
 800916c:	2209      	movs	r2, #9
 800916e:	602a      	str	r2, [r5, #0]
 8009170:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009174:	81a3      	strh	r3, [r4, #12]
 8009176:	f04f 30ff 	mov.w	r0, #4294967295
 800917a:	e033      	b.n	80091e4 <__swsetup_r+0x98>
 800917c:	0758      	lsls	r0, r3, #29
 800917e:	d512      	bpl.n	80091a6 <__swsetup_r+0x5a>
 8009180:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009182:	b141      	cbz	r1, 8009196 <__swsetup_r+0x4a>
 8009184:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009188:	4299      	cmp	r1, r3
 800918a:	d002      	beq.n	8009192 <__swsetup_r+0x46>
 800918c:	4628      	mov	r0, r5
 800918e:	f7ff f99d 	bl	80084cc <_free_r>
 8009192:	2300      	movs	r3, #0
 8009194:	6363      	str	r3, [r4, #52]	@ 0x34
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800919c:	81a3      	strh	r3, [r4, #12]
 800919e:	2300      	movs	r3, #0
 80091a0:	6063      	str	r3, [r4, #4]
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	f043 0308 	orr.w	r3, r3, #8
 80091ac:	81a3      	strh	r3, [r4, #12]
 80091ae:	6923      	ldr	r3, [r4, #16]
 80091b0:	b94b      	cbnz	r3, 80091c6 <__swsetup_r+0x7a>
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091bc:	d003      	beq.n	80091c6 <__swsetup_r+0x7a>
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f7ff fd97 	bl	8008cf4 <__smakebuf_r>
 80091c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ca:	f013 0201 	ands.w	r2, r3, #1
 80091ce:	d00a      	beq.n	80091e6 <__swsetup_r+0x9a>
 80091d0:	2200      	movs	r2, #0
 80091d2:	60a2      	str	r2, [r4, #8]
 80091d4:	6962      	ldr	r2, [r4, #20]
 80091d6:	4252      	negs	r2, r2
 80091d8:	61a2      	str	r2, [r4, #24]
 80091da:	6922      	ldr	r2, [r4, #16]
 80091dc:	b942      	cbnz	r2, 80091f0 <__swsetup_r+0xa4>
 80091de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091e2:	d1c5      	bne.n	8009170 <__swsetup_r+0x24>
 80091e4:	bd38      	pop	{r3, r4, r5, pc}
 80091e6:	0799      	lsls	r1, r3, #30
 80091e8:	bf58      	it	pl
 80091ea:	6962      	ldrpl	r2, [r4, #20]
 80091ec:	60a2      	str	r2, [r4, #8]
 80091ee:	e7f4      	b.n	80091da <__swsetup_r+0x8e>
 80091f0:	2000      	movs	r0, #0
 80091f2:	e7f7      	b.n	80091e4 <__swsetup_r+0x98>
 80091f4:	20000220 	.word	0x20000220

080091f8 <_raise_r>:
 80091f8:	291f      	cmp	r1, #31
 80091fa:	b538      	push	{r3, r4, r5, lr}
 80091fc:	4605      	mov	r5, r0
 80091fe:	460c      	mov	r4, r1
 8009200:	d904      	bls.n	800920c <_raise_r+0x14>
 8009202:	2316      	movs	r3, #22
 8009204:	6003      	str	r3, [r0, #0]
 8009206:	f04f 30ff 	mov.w	r0, #4294967295
 800920a:	bd38      	pop	{r3, r4, r5, pc}
 800920c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800920e:	b112      	cbz	r2, 8009216 <_raise_r+0x1e>
 8009210:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009214:	b94b      	cbnz	r3, 800922a <_raise_r+0x32>
 8009216:	4628      	mov	r0, r5
 8009218:	f000 f830 	bl	800927c <_getpid_r>
 800921c:	4622      	mov	r2, r4
 800921e:	4601      	mov	r1, r0
 8009220:	4628      	mov	r0, r5
 8009222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009226:	f000 b817 	b.w	8009258 <_kill_r>
 800922a:	2b01      	cmp	r3, #1
 800922c:	d00a      	beq.n	8009244 <_raise_r+0x4c>
 800922e:	1c59      	adds	r1, r3, #1
 8009230:	d103      	bne.n	800923a <_raise_r+0x42>
 8009232:	2316      	movs	r3, #22
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	2001      	movs	r0, #1
 8009238:	e7e7      	b.n	800920a <_raise_r+0x12>
 800923a:	2100      	movs	r1, #0
 800923c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009240:	4620      	mov	r0, r4
 8009242:	4798      	blx	r3
 8009244:	2000      	movs	r0, #0
 8009246:	e7e0      	b.n	800920a <_raise_r+0x12>

08009248 <raise>:
 8009248:	4b02      	ldr	r3, [pc, #8]	@ (8009254 <raise+0xc>)
 800924a:	4601      	mov	r1, r0
 800924c:	6818      	ldr	r0, [r3, #0]
 800924e:	f7ff bfd3 	b.w	80091f8 <_raise_r>
 8009252:	bf00      	nop
 8009254:	20000220 	.word	0x20000220

08009258 <_kill_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4d07      	ldr	r5, [pc, #28]	@ (8009278 <_kill_r+0x20>)
 800925c:	2300      	movs	r3, #0
 800925e:	4604      	mov	r4, r0
 8009260:	4608      	mov	r0, r1
 8009262:	4611      	mov	r1, r2
 8009264:	602b      	str	r3, [r5, #0]
 8009266:	f7f8 fe39 	bl	8001edc <_kill>
 800926a:	1c43      	adds	r3, r0, #1
 800926c:	d102      	bne.n	8009274 <_kill_r+0x1c>
 800926e:	682b      	ldr	r3, [r5, #0]
 8009270:	b103      	cbz	r3, 8009274 <_kill_r+0x1c>
 8009272:	6023      	str	r3, [r4, #0]
 8009274:	bd38      	pop	{r3, r4, r5, pc}
 8009276:	bf00      	nop
 8009278:	20014fd0 	.word	0x20014fd0

0800927c <_getpid_r>:
 800927c:	f7f8 be26 	b.w	8001ecc <_getpid>

08009280 <_malloc_usable_size_r>:
 8009280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009284:	1f18      	subs	r0, r3, #4
 8009286:	2b00      	cmp	r3, #0
 8009288:	bfbc      	itt	lt
 800928a:	580b      	ldrlt	r3, [r1, r0]
 800928c:	18c0      	addlt	r0, r0, r3
 800928e:	4770      	bx	lr

08009290 <_init>:
 8009290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009292:	bf00      	nop
 8009294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009296:	bc08      	pop	{r3}
 8009298:	469e      	mov	lr, r3
 800929a:	4770      	bx	lr

0800929c <_fini>:
 800929c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929e:	bf00      	nop
 80092a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092a2:	bc08      	pop	{r3}
 80092a4:	469e      	mov	lr, r3
 80092a6:	4770      	bx	lr
