4.319.5. Printing statistics.

=== TDP_RAM18KX2_primitive_inst ===

   Number of wires:                258
   Number of wire bits:            442
   Number of public wires:          36
   Number of public wire bits:     220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                223
     CLK_BUF                         2
     I_BUF                         148
     O_BUF                          72
     TDP_RAM18KX2                    1

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.320. Executing Verilog backend.
Dumping module `\TDP_RAM18KX2_primitive_inst'.

4.320.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.320.2. Executing RTLIL backend.
Output filename: design.rtlil

4.320.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.320.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_TDP_RAM18KX2_primitive_inst.
<suppressed ~1 debug messages>

4.320.5. Executing Verilog backend.
Dumping module `\TDP_RAM18KX2_primitive_inst'.

4.320.5.1. Executing BLIF backend.
Run Script

4.320.5.2. Executing Verilog backend.
Dumping module `\TDP_RAM18KX2_primitive_inst'.

4.320.5.2.1. Executing BLIF backend.

4.320.5.2.2. Executing Verilog backend.
Dumping module `\fabric_TDP_RAM18KX2_primitive_inst'.

4.320.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: da0a519ff3, CPU: user 2.33s system 0.06s, MEM: 25.68 MB peak
Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)
Time spent: 70% 1x design_edit (1 sec), 11% 44x read_verilog (0 sec), ...
INFO: SYN: Design TDP_RAM18KX2_primitive_inst is synthesized
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_TDP_RAM18KX2_primitive_inst.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v
INFO: PAC: ##################################################
INFO: PAC: Packing for design: TDP_RAM18KX2_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: TDP_RAM18KX2_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: TDP_RAM18KX2_primitive_inst, skipping analysis.
INFO: PAC: Top Modules: TDP_RAM18KX2_primitive_inst

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: TDP_RAM18KX2_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: TDP_RAM18KX2_primitive_inst, skipping analysis.
INFO: PAC: Top Modules: TDP_RAM18KX2_primitive_inst

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: TDP_RAM18KX2_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: TDP_RAM18KX2_primitive_inst, skipping analysis.
INFO: PAC: Top Modules: TDP_RAM18KX2_primitive_inst

INFO: PAC: ERROR: Clock "CLK_A2" has to be a valid design clock. Synthesis could not infer this signal to be an actual design clock
ERROR: PAC: SDC file syntax error /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././constraint.sdc:3

    while executing
"create_clock -period 2.5 CLK_A2"
    while executing
"read_sdc {/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/resu..."
SDC file syntax error /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././constraint.sdc:3

    while executing
"create_clock -period 2.5 CLK_A2"
    while executing
"read_sdc {/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/resu..."
    invoked from within
"packing"
    (file "../raptor_tcl.tcl" line 14)
