============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 17 2021  04:05:38 pm
  Module:                 top
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin ftintr_RDC_o
           View: view_slow
          Group: C2O
     Startpoint: (R) dut_ft_pmu_ahb_slv_reg_reg[40][10]/CP
          Clock: (R) clk
       Endpoint: (F) ftintr_RDC_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1900                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             100             top_65.sdc_1_line_12_352_1 

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  dut_ft_pmu_ahb_slv_reg_reg[40][10]/CP                               -       -      R     (arrival)         6030     -     0     -       0    (-,-) 
  dut_ft_pmu_ahb_slv_reg_reg[40][10]/Q                                -       CP->Q  F     DFQD1HPBWPLVT        4  16.4    96   189     189    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2846/ZN -       I->ZN  R     INVD3HPBWPLVT        2   8.4    41    44     234    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2885/Z  -       I1->Z  R     MUX2D1HPBWPLVT       1   4.7    56    79     313    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2881/ZN -       A1->ZN R     XNR2D1HPBWPLVT       2   8.4    82   131     444    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2746/Z  -       A2->Z  R     XOR3D2HPBWPLVT       2   6.9    58   196     640    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2/ZN    -       A1->ZN R     IND2D2HPBWPLVT       1   5.8    46    60     700    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2737/ZN -       A2->ZN F     ND2D2HPBWPLVT        4  13.7    75    60     759    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2731/ZN -       A1->ZN R     NR2XD1HPBWPLVT       2   9.9    88    71     830    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2712/ZN -       A2->ZN F     ND2D3HPBWPLVT        3  12.6    56    56     886    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2692/ZN -       A1->ZN R     NR2XD2HPBWPLVT       1   5.3    39    37     923    (-,-) 
  dut_ft_pmu_ahb_Slvft.slv_ham_dec[49].slv_hamming32t26d_dec/g2665/Z  -       S->Z   R     MUX2D4HPBWPLVT       2   8.3    44    93    1015    (-,-) 
  g225308/Z                                                           -       A1->Z  R     AO22D4HPBWPLVT       8  32.6    79   100    1116    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g143408/ZN                              -       A2->ZN F     ND2D2HPBWPLVT        1   6.9    46    49    1164    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g143135/ZN                              -       A1->ZN R     NR2XD2HPBWPLVT       1   4.1    34    32    1196    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g147141/ZN                              -       A1->ZN R     IOA21D2HPBWPLVT      1   7.0    48    80    1276    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g142613/ZN                              -       A1->ZN F     ND2D3HPBWPLVT        1   8.0    40    37    1314    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g142474/ZN                              -       A1->ZN R     OAI21D4HPBWPLVT      1   5.7    49    43    1356    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70644/ZN                               -       A1->ZN F     OAI21D2HPBWPLVT      1   7.9    65    48    1404    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70634/ZN                               -       A1->ZN R     AOI21D4HPBWPLVT      2  10.1    74    57    1460    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70611/ZN                               -       A1->ZN F     ND3D3HPBWPLVT        2   8.1    64    56    1516    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70607/ZN                               -       S->ZN  F     MUX2ND4HPBWPLVT      3  17.8    34   121    1638    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70606/ZN                               -       A1->ZN R     ND2D2HPBWPLVT        1   5.8    36    30    1668    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70603/ZN                               -       A1->ZN R     INR2D4HPBWPLVT       1  25.1   111   102    1769    (-,-) 
  dut_ft_pmu_ahb_inst_pmu_raw/g70602/ZN                               -       I->ZN  F     INVD16HPBWPLVT       1 502.6   159   123    1892    (-,-) 
  ftintr_RDC_o                                                        -       -      F     (port)               -     -     -     8    1900    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------


