// SPDX-FileCopyrightText: Â© 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

// Dispatch kernel
//  - receives data in pages from prefetch kernel into the dispatch buffer ring buffer
//  - processes commands with embedded data from the dispatch buffer to write/sync/etc w/ destination
//  - sync w/ prefetcher is via 2 semaphores, page_ready, page_done
//  - page size must be a power of 2
//  - # blocks must evenly divide the dispatch buffer size
//  - dispatch buffer base must be page size aligned

#include "tt_metal/impl/dispatch/cq_commands.hpp"
#include "tt_metal/impl/dispatch/dispatch_address_map.hpp"
#include "tt_metal/impl/dispatch/kernels/cq_common.hpp"
#include "debug/dprint.h"
#include "debug/assert.h"

#define ENABLE_DISPATCH_DPRINTS 0

// The command queue write interface controls writes to the completion region, host owns the completion region read interface
// Data requests from device and event states are written to the completion region

CQWriteInterface cq_write_interface;

constexpr uint32_t dispatch_cb_base = get_compile_time_arg_val(0);
constexpr uint32_t dispatch_cb_log_page_size = get_compile_time_arg_val(1);
constexpr uint32_t dispatch_cb_pages = get_compile_time_arg_val(2);
constexpr uint32_t my_dispatch_cb_sem_id = get_compile_time_arg_val(3);
constexpr uint32_t upstream_dispatch_cb_sem_id = get_compile_time_arg_val(4);
constexpr uint32_t dispatch_cb_blocks = get_compile_time_arg_val(5);
constexpr uint32_t upstream_sync_sem = get_compile_time_arg_val(6);
constexpr uint32_t command_queue_base_addr = get_compile_time_arg_val(7);
constexpr uint32_t completion_queue_base_addr = get_compile_time_arg_val(8);
constexpr uint32_t completion_queue_size = get_compile_time_arg_val(9);
constexpr uint32_t downstream_cb_base = get_compile_time_arg_val(10);
constexpr uint32_t downstream_cb_size = get_compile_time_arg_val(11);
constexpr uint32_t my_downstream_cb_sem_id = get_compile_time_arg_val(12);
constexpr uint32_t downstream_cb_sem_id = get_compile_time_arg_val(13);
constexpr uint32_t is_d_variant = get_compile_time_arg_val(14);
constexpr uint32_t is_h_variant = get_compile_time_arg_val(15);

constexpr uint32_t upstream_noc_xy = uint32_t(NOC_XY_ENCODING(UPSTREAM_NOC_X, UPSTREAM_NOC_Y));
constexpr uint32_t downstream_noc_xy = uint32_t(NOC_XY_ENCODING(DOWNSTREAM_NOC_X, DOWNSTREAM_NOC_Y));
constexpr uint32_t my_noc_xy = uint32_t(NOC_XY_ENCODING(MY_NOC_X, MY_NOC_Y));
constexpr uint32_t pcie_noc_xy_encoding = uint32_t(NOC_XY_ENCODING(PCIE_NOC_X, PCIE_NOC_Y));
constexpr uint32_t dispatch_cb_page_size = 1 << dispatch_cb_log_page_size;

constexpr uint32_t completion_queue_end_addr = completion_queue_base_addr + completion_queue_size;
constexpr uint32_t completion_queue_page_size = dispatch_cb_page_size;
constexpr uint32_t completion_queue_log_page_size = dispatch_cb_log_page_size;
constexpr uint32_t completion_queue_size_16B = completion_queue_size >> 4;
constexpr uint32_t completion_queue_page_size_16B = completion_queue_page_size >> 4;
constexpr uint32_t completion_queue_end_addr_16B = completion_queue_end_addr >> 4;
constexpr uint32_t completion_queue_base_addr_16B = completion_queue_base_addr >> 4;
constexpr uint32_t dispatch_cb_size = dispatch_cb_page_size * dispatch_cb_pages;
constexpr uint32_t dispatch_cb_end = dispatch_cb_base + dispatch_cb_size;
constexpr uint32_t downstream_cb_end = downstream_cb_base + downstream_cb_size;


// Break buffer into blocks, 1/n of the total (dividing equally)
// Do bookkeeping (release, etc) based on blocks
// Note: due to the current method of release pages, up to 1 block of pages
// may be unavailable to the prefetcher at any time
constexpr uint32_t dispatch_cb_pages_per_block = dispatch_cb_pages / dispatch_cb_blocks;

static uint32_t block_next_start_addr[dispatch_cb_blocks];
static uint32_t block_noc_writes_to_clear[dispatch_cb_blocks];
static uint32_t rd_block_idx;
static uint32_t wr_block_idx;

static uint32_t cb_fence; // walks through cb page by page
static uint32_t cmd_ptr;  // walks through pages in cb cmd by cmd

static uint32_t downstream_cb_data_ptr = downstream_cb_base;

FORCE_INLINE volatile uint32_t* get_cq_completion_read_ptr() {
    return reinterpret_cast<volatile uint32_t*>(CQ_COMPLETION_READ_PTR);
}

FORCE_INLINE volatile uint32_t* get_cq_completion_write_ptr() {
    return reinterpret_cast<volatile uint32_t*>(CQ_COMPLETION_WRITE_PTR);
}

FORCE_INLINE
void completion_queue_reserve_back(uint32_t num_pages) {
    DEBUG_STATUS('Q', 'R', 'B', 'W');
    // Transfer pages are aligned
    uint32_t data_size_16B = num_pages * completion_queue_page_size_16B;
    uint32_t completion_rd_ptr_and_toggle;
    uint32_t completion_rd_ptr;
    uint32_t completion_rd_toggle;
    uint32_t available_space;
    do {
        completion_rd_ptr_and_toggle = *get_cq_completion_read_ptr();
        completion_rd_ptr = completion_rd_ptr_and_toggle & 0x7fffffff;
        completion_rd_toggle = completion_rd_ptr_and_toggle >> 31;
        // Toggles not equal means write ptr has wrapped but read ptr has not
        // so available space is distance from write ptr to read ptr
        // Toggles are equal means write ptr is ahead of read ptr
        // so available space is total space minus the distance from read to write ptr
        available_space = completion_rd_toggle != cq_write_interface.completion_fifo_wr_toggle ?
                          completion_rd_ptr - cq_write_interface.completion_fifo_wr_ptr :
                          (completion_queue_size_16B - (cq_write_interface.completion_fifo_wr_ptr - completion_rd_ptr));
    } while (data_size_16B > available_space);

    DEBUG_STATUS('Q', 'R', 'B', 'D');
}

FORCE_INLINE
void notify_host_of_completion_queue_write_pointer() {
    uint64_t completion_queue_write_ptr_addr = command_queue_base_addr + HOST_CQ_COMPLETION_WRITE_PTR;
    uint64_t pcie_address = get_noc_addr_helper(pcie_noc_xy_encoding, completion_queue_write_ptr_addr);  // For now, we are writing to host hugepages at offset
    uint32_t completion_wr_ptr_and_toggle = cq_write_interface.completion_fifo_wr_ptr | (cq_write_interface.completion_fifo_wr_toggle << 31);
    volatile tt_l1_ptr uint32_t* completion_wr_ptr_addr = get_cq_completion_write_ptr();
    completion_wr_ptr_addr[0] = completion_wr_ptr_and_toggle;
    noc_async_write(CQ_COMPLETION_WRITE_PTR, pcie_address, 4);
    block_noc_writes_to_clear[rd_block_idx]++;
}

FORCE_INLINE
void completion_queue_push_back(uint32_t num_pages) {
    // Transfer pages are aligned
    uint32_t push_size_16B = num_pages * completion_queue_page_size_16B;
    cq_write_interface.completion_fifo_wr_ptr += push_size_16B;

    if (cq_write_interface.completion_fifo_wr_ptr >= completion_queue_end_addr_16B) {
        cq_write_interface.completion_fifo_wr_ptr = cq_write_interface.completion_fifo_wr_ptr - completion_queue_end_addr_16B + completion_queue_base_addr_16B;
        // Flip the toggle
        cq_write_interface.completion_fifo_wr_toggle = not cq_write_interface.completion_fifo_wr_toggle;
    }

    // Notify host of updated completion wr ptr
    notify_host_of_completion_queue_write_pointer();
}

FORCE_INLINE
void process_write_host_h() {
    volatile tt_l1_ptr CQDispatchCmd *cmd = (volatile tt_l1_ptr CQDispatchCmd *)cmd_ptr;

    uint32_t completion_write_ptr;
    // We will send the cmd back in the first X bytes, this makes the logic of reserving/pushing completion queue
    // pages much simpler since we are always sending writing full pages (except for last page)
    uint32_t length = cmd->write_linear_host.length;
    uint32_t data_ptr = cmd_ptr;
    while (length != 0) {
        // Get a page if needed
        if (cb_fence == data_ptr) {
            // Check for block completion
            if (cb_fence == block_next_start_addr[rd_block_idx]) {
                // Check for dispatch_cb wrap
                if (rd_block_idx == dispatch_cb_blocks - 1) {
                    cb_fence = dispatch_cb_base;
                    data_ptr = dispatch_cb_base;
                }
                move_rd_to_next_block<dispatch_cb_blocks>(block_noc_writes_to_clear,
                                                          rd_block_idx);
            }
            // Wait for dispatcher to supply a page (this won't go beyond the buffer end)
            uint32_t n_pages = cb_acquire_pages<my_noc_xy,
                                                my_dispatch_cb_sem_id,
                                                dispatch_cb_log_page_size>(cb_fence,
                                                                           block_next_start_addr,
                                                                           rd_block_idx);;
            cb_fence += n_pages * dispatch_cb_page_size;

            // Release pages for prefetcher
            // Since we gate how much we acquire to < 1/4 the buffer, this should be called enough
            cb_block_release_pages<upstream_noc_xy,
                                   upstream_dispatch_cb_sem_id,
                                   dispatch_cb_blocks,
                                   dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                                wr_block_idx);
        }
        uint32_t available_data = cb_fence - data_ptr;
        uint32_t xfer_size = (length > available_data) ? available_data : length;
        uint32_t npages = (xfer_size + completion_queue_page_size - 1) / completion_queue_page_size;
        completion_queue_reserve_back(npages);
        uint32_t completion_queue_write_addr = cq_write_interface.completion_fifo_wr_ptr << 4;
        uint64_t host_completion_queue_write_addr = get_noc_addr_helper(pcie_noc_xy_encoding, completion_queue_write_addr);
        // completion_queue_write_addr will never be equal to completion_queue_end_addr due to completion_queue_push_back
        // wrap logic so we don't need to handle this case explicitly to avoid 0 sized transactions
        if (completion_queue_write_addr + xfer_size > completion_queue_end_addr) {
            uint32_t last_chunk_size = completion_queue_end_addr - completion_queue_write_addr;
            noc_async_write(data_ptr, host_completion_queue_write_addr, last_chunk_size);
            completion_queue_write_addr = completion_queue_base_addr;
            data_ptr += last_chunk_size;
            length -= last_chunk_size;
            xfer_size -= last_chunk_size;
            host_completion_queue_write_addr = get_noc_addr_helper(pcie_noc_xy_encoding, completion_queue_write_addr);
            block_noc_writes_to_clear[rd_block_idx]+=(last_chunk_size + NOC_MAX_BURST_SIZE - 1) / NOC_MAX_BURST_SIZE; // XXXXX maybe just write the noc internal api counter
        }
        noc_async_write(data_ptr, host_completion_queue_write_addr, xfer_size);
        // This will update the write ptr on device and host
        // We flush to ensure the ptr has been read out of l1 before we update it again
        completion_queue_push_back(npages);
        noc_async_writes_flushed();
        block_noc_writes_to_clear[rd_block_idx]+=(xfer_size + NOC_MAX_BURST_SIZE - 1) / NOC_MAX_BURST_SIZE; // XXXXX maybe just write the noc internal api counter

        length -= xfer_size;
        data_ptr += xfer_size;
    }
    cmd_ptr = data_ptr;
}

FORCE_INLINE
void relay_to_next_cb(uint32_t data_ptr,
                      uint32_t length) {

    while (length > 0) {
        uint32_t avail = downstream_cb_end - downstream_cb_data_ptr;

        uint32_t xfer_size = (length > dispatch_cb_page_size) ? dispatch_cb_page_size : length;
        uint64_t dst = get_noc_addr_helper(downstream_noc_xy, downstream_cb_data_ptr);

        // Get a page if needed
        if (data_ptr + xfer_size > cb_fence) {
            // Check for block completion
            if (cb_fence == block_next_start_addr[rd_block_idx]) {
                // Check for dispatch_cb wrap
                if (rd_block_idx == dispatch_cb_blocks - 1) {
                    // Note: we're processing aligned blocks in/out, no fractional transaction
                    cb_fence = dispatch_cb_base;
                    data_ptr = dispatch_cb_base;
                }

                move_rd_to_next_block<dispatch_cb_blocks>(block_noc_writes_to_clear,
                                                          rd_block_idx);
            }

            // Wait for dispatcher to supply a page (this won't go beyond the buffer end)
            uint32_t n_pages = cb_acquire_pages<my_noc_xy,
                                                my_dispatch_cb_sem_id,
                                                dispatch_cb_log_page_size>(cb_fence,
                                                                           block_next_start_addr,
                                                                           rd_block_idx);
            cb_fence += n_pages * dispatch_cb_page_size;

            // Release pages for prefetcher
            // Since we gate how much we acquire to < 1/4 the buffer, this should be called enough
            cb_block_release_pages<upstream_noc_xy,
                                   upstream_dispatch_cb_sem_id,
                                   dispatch_cb_blocks,
                                   dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                                wr_block_idx);
        }

        // Get downstream page
        cb_acquire_pages<my_noc_xy, my_downstream_cb_sem_id>(1); // XXXX optimize, take all available
        noc_async_write(data_ptr, dst, xfer_size);
        block_noc_writes_to_clear[rd_block_idx]++; // XXXXX maybe just write the noc internal api counter
        cb_release_pages<downstream_noc_xy, downstream_cb_sem_id>(1); // XXXX optimize, take all available

        length -= xfer_size;
        data_ptr += xfer_size;
        downstream_cb_data_ptr += xfer_size;
        if (downstream_cb_data_ptr == downstream_cb_end) {
            downstream_cb_data_ptr = downstream_cb_base;
        }
    }

    cmd_ptr = data_ptr;
}

FORCE_INLINE
void process_write_host_d() {

    volatile tt_l1_ptr CQDispatchCmd *cmd = (volatile tt_l1_ptr CQDispatchCmd *)cmd_ptr;
    uint32_t length = cmd->write_linear_host.length;
    uint32_t data_ptr = cmd_ptr;

    relay_to_next_cb(data_ptr, length);

    // Move to next page
    downstream_cb_data_ptr += (dispatch_cb_page_size - (downstream_cb_data_ptr & (dispatch_cb_page_size - 1))) & (dispatch_cb_page_size - 1);
}

// Note that for non-paged writes, the number of writes per page is always 1
// This means each noc_write frees up a page
template<bool multicast>
FORCE_INLINE
void process_write_linear(uint32_t num_mcast_dests) {
    volatile tt_l1_ptr CQDispatchCmd *cmd = (volatile tt_l1_ptr CQDispatchCmd *)cmd_ptr;

    uint32_t dst_noc = cmd->write_linear.noc_xy_addr;
    uint32_t dst_addr = cmd->write_linear.addr;
    uint32_t length = cmd->write_linear.length;
    uint32_t data_ptr = cmd_ptr + sizeof(CQDispatchCmd);
#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "dispatch_write: " << length << " num_mcast_dests: " << num_mcast_dests << ENDL();
#endif
    while (length != 0) {
        uint32_t xfer_size = (length > dispatch_cb_page_size) ? dispatch_cb_page_size : length;
        uint64_t dst = get_noc_addr_helper(dst_noc, dst_addr);

        // Get a page if needed
        if (data_ptr + xfer_size > cb_fence) {
            // Check for block completion
            if (cb_fence == block_next_start_addr[rd_block_idx]) {
                // Check for dispatch_cb wrap
                if (rd_block_idx == dispatch_cb_blocks - 1) {
                    uint32_t orphan_size = dispatch_cb_end - data_ptr;
                    if (orphan_size != 0) {
                        if constexpr (multicast){
                            noc_async_write_multicast(data_ptr, dst, orphan_size, num_mcast_dests);
                        } else {
                            noc_async_write(data_ptr, dst, orphan_size);
                        }
                        block_noc_writes_to_clear[rd_block_idx]++;
                        length -= orphan_size;
                        xfer_size -= orphan_size;
                        dst_addr += orphan_size;
                    }
                    cb_fence = dispatch_cb_base;
                    data_ptr = dispatch_cb_base;
                    dst = get_noc_addr_helper(dst_noc, dst_addr);
                }

                move_rd_to_next_block<dispatch_cb_blocks>(block_noc_writes_to_clear,
                                                          rd_block_idx);
            }

            // Wait for dispatcher to supply a page (this won't go beyond the buffer end)
            uint32_t n_pages = cb_acquire_pages<my_noc_xy,
                                                my_dispatch_cb_sem_id,
                                                dispatch_cb_log_page_size>(cb_fence,
                                                                           block_next_start_addr,
                                                                           rd_block_idx);
            cb_fence += n_pages * dispatch_cb_page_size;

            // Release pages for prefetcher
            // Since we gate how much we acquire to < 1/4 the buffer, this should be called enough
            cb_block_release_pages<upstream_noc_xy,
                                   upstream_dispatch_cb_sem_id,
                                   dispatch_cb_blocks,
                                   dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                                wr_block_idx);
        }

        if constexpr (multicast){
            noc_async_write_multicast(data_ptr, dst, xfer_size, num_mcast_dests);
        } else {
            noc_async_write(data_ptr, dst, xfer_size);
        }
        block_noc_writes_to_clear[rd_block_idx]++; // XXXXX maybe just write the noc internal api counter

        length -= xfer_size;
        data_ptr += xfer_size;
        dst_addr += xfer_size;
    }
    cmd_ptr = data_ptr;
}

FORCE_INLINE
void process_write() {
    volatile tt_l1_ptr CQDispatchCmd *cmd = (volatile tt_l1_ptr CQDispatchCmd *)cmd_ptr;
    uint32_t num_mcast_dests = cmd->write_linear.num_mcast_dests;
    if (num_mcast_dests == 0) {
        process_write_linear<false>(0);
    } else {
        process_write_linear<true>(num_mcast_dests);
    }
}

template<bool is_dram>
FORCE_INLINE
void process_write_paged() {
    volatile tt_l1_ptr CQDispatchCmd *cmd = (volatile tt_l1_ptr CQDispatchCmd *)cmd_ptr;

    uint32_t page_id = cmd->write_paged.start_page;
    uint32_t base_addr = cmd->write_paged.base_addr;
    uint32_t page_size = cmd->write_paged.page_size;
    uint32_t pages = cmd->write_paged.pages;
    uint32_t data_ptr = cmd_ptr + sizeof(CQDispatchCmd);
    uint32_t write_length = pages * page_size;
    InterleavedAddrGen<is_dram> addr_gen;
    addr_gen.bank_base_address = base_addr;
    addr_gen.page_size = page_size;
    uint64_t dst_addr_offset = 0; // Offset into page.

#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "process_write_paged - pages: " << pages << " page_size: " << page_size << " dispatch_cb_page_size: " << dispatch_cb_page_size;
    DPRINT << " start_page: " << page_id << " base_addr: " << HEX() << base_addr << DEC() << ENDL();
#endif

    while (write_length != 0) {

        uint32_t xfer_size = page_size > dispatch_cb_page_size ? dispatch_cb_page_size : page_size;
        uint64_t dst = addr_gen.get_noc_addr(page_id, dst_addr_offset); // XXXX replace this w/ walking the banks to save mul on GS

        // Get a Dispatch page if needed
        if (data_ptr + xfer_size > cb_fence) {
            // Check for block completion
            if (cb_fence == block_next_start_addr[rd_block_idx]) {
                // Check for dispatch_cb wrap
                if (rd_block_idx == dispatch_cb_blocks - 1) {
                    uint32_t orphan_size = dispatch_cb_end - data_ptr;
                    if (orphan_size != 0) {
                        noc_async_write(data_ptr, dst, orphan_size);
                        block_noc_writes_to_clear[rd_block_idx]++;
                        write_length -= orphan_size;
                        xfer_size -= orphan_size;
                        dst_addr_offset += orphan_size;
                    }
                    cb_fence = dispatch_cb_base;
                    data_ptr = dispatch_cb_base;
                    dst = addr_gen.get_noc_addr(page_id, dst_addr_offset);
                }
                move_rd_to_next_block<dispatch_cb_blocks>(block_noc_writes_to_clear,
                                                          rd_block_idx);
            }

            // Wait for dispatcher to supply a page (this won't go beyond the buffer end)
            uint32_t n_pages = cb_acquire_pages<my_noc_xy,
                                                my_dispatch_cb_sem_id,
                                                dispatch_cb_log_page_size>(cb_fence,
                                                                           block_next_start_addr,
                                                                           rd_block_idx);
            cb_fence += n_pages * dispatch_cb_page_size;

            // Release pages for prefetcher
            // Since we gate how much we acquire to < 1/4 the buffer, this should be called enough
            cb_block_release_pages<upstream_noc_xy,
                                   upstream_dispatch_cb_sem_id,
                                   dispatch_cb_blocks,
                                   dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                                wr_block_idx);
        }

        noc_async_write(data_ptr, dst, xfer_size);
        block_noc_writes_to_clear[rd_block_idx]++; // XXXXX maybe just write the noc internal api counter

        // If paged write is not completed for a page (dispatch_cb_page_size < page_size) then add offset, otherwise incr page_id.
        if (dst_addr_offset + xfer_size < page_size) {
            dst_addr_offset += xfer_size;
        } else {
            page_id++;
            dst_addr_offset = 0;
        }

        write_length -= xfer_size;
        data_ptr += xfer_size;
    }

    cmd_ptr = data_ptr;
}

// Packed write command
// Layout looks like:
//   - CQDispatchCmd struct
//   - count CQDispatchWritePackedSubCmd structs (max 1020)
//   - pad to L1 alignment
//   - count data packets of size size, each L1 aligned
//
// Note that there are multiple size restrictions on this cmd:
//  - all sub_cmds fit in one page
//  - size fits in one page
//
// Since all subcmds all appear in the first page and given the size restrictions
// this command can't be too many pages.  All pages are released at the end
template<bool mcast, typename WritePackedSubCmd>
FORCE_INLINE
void process_write_packed() {
    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;

    uint32_t count = cmd->write_packed.count;
    uint32_t xfer_size = cmd->write_packed.size;
    uint32_t dst_addr = cmd->write_packed.addr;

    ASSERT(xfer_size <= dispatch_cb_page_size);

    volatile WritePackedSubCmd tt_l1_ptr *sub_cmd_ptr =
        (volatile WritePackedSubCmd tt_l1_ptr *)(cmd_ptr + sizeof(CQDispatchCmd));
    uint32_t data_ptr = cmd_ptr + sizeof(CQDispatchCmd) + count * sizeof(WritePackedSubCmd);
    data_ptr = (data_ptr + L1_NOC_ALIGNMENT - 1) & ~(L1_NOC_ALIGNMENT - 1);
    uint32_t stride = (xfer_size + L1_NOC_ALIGNMENT - 1) & ~(L1_NOC_ALIGNMENT - 1);

#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "dispatch_write_packed: " << xfer_size << " " << stride << " " << data_ptr << " " << count << ENDL();
#endif
    while (count != 0) {
        uint32_t dst_noc = sub_cmd_ptr->noc_xy_addr;
        uint32_t num_dests = mcast ?
            ((volatile CQDispatchWritePackedMulticastSubCmd tt_l1_ptr *)sub_cmd_ptr)->num_mcast_dests :
            0;
        sub_cmd_ptr++;
        uint64_t dst = get_noc_addr_helper(dst_noc, dst_addr);

        // Get a page if needed
        if (data_ptr + xfer_size > cb_fence) {
#if ENABLE_DISPATCH_DPRINTS
            DPRINT << data_ptr << " " << cb_fence << ENDL();
#endif
            // Check for block completion
            uint32_t remainder_xfer_size = 0;
            uint32_t remainder_dst_addr;
            uint32_t orphan_size;
            if (cb_fence == block_next_start_addr[rd_block_idx]) {
                // Check for dispatch_cb wrap
                if (rd_block_idx == dispatch_cb_blocks - 1) {
                    orphan_size = dispatch_cb_end - data_ptr;
                    if (orphan_size != 0) {
                        if (mcast) {
                            noc_async_write_multicast(data_ptr, dst, remainder_xfer_size, num_dests);
                        } else {
                            noc_async_write(data_ptr, dst, orphan_size);
                        }
                        block_noc_writes_to_clear[rd_block_idx]++;
                        remainder_xfer_size = xfer_size - orphan_size;
                        remainder_dst_addr = dst_addr + orphan_size;
                    }
                    cb_fence = dispatch_cb_base;
                    data_ptr = dispatch_cb_base;
                }

                move_rd_to_next_block<dispatch_cb_blocks>(block_noc_writes_to_clear,
                                                          rd_block_idx);
            }

            // Wait for dispatcher to supply a page (this won't go beyond the buffer end)
            uint32_t n_pages = cb_acquire_pages<my_noc_xy,
                                                my_dispatch_cb_sem_id,
                                                dispatch_cb_log_page_size>(cb_fence,
                                                                           block_next_start_addr,
                                                                           rd_block_idx);
            cb_fence += n_pages * dispatch_cb_page_size;

            // This is done here so the common case doesn't have to restore the pointers
            if (remainder_xfer_size != 0) {
                uint64_t dst = get_noc_addr_helper(dst_noc, remainder_dst_addr);
                if (mcast) {
                    noc_async_write_multicast(data_ptr, dst, remainder_xfer_size, num_dests);
                } else {
                    noc_async_write(data_ptr, dst, remainder_xfer_size);
                }
                block_noc_writes_to_clear[rd_block_idx]++;

                count--;
                data_ptr += stride - orphan_size;

                continue;
            }
        }

        if (mcast) {
            noc_async_write_multicast(data_ptr, dst, xfer_size, num_dests);
        } else {
            noc_async_write(data_ptr, dst, xfer_size);
        }

        block_noc_writes_to_clear[rd_block_idx]++; // XXXXX maybe just write the noc internal api counter

        count--;
        data_ptr += stride;
    }

    // Release pages for prefetcher
    // Since we gate how much we acquire to < 1/4 the buffer, this should be called enough
    cb_block_release_pages<upstream_noc_xy,
                           upstream_dispatch_cb_sem_id,
                           dispatch_cb_blocks,
                           dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                        wr_block_idx);

    cmd_ptr = data_ptr;
}

static uint32_t process_debug_cmd(uint32_t cmd_ptr) {

    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;
    uint32_t checksum = 0;
    uint32_t *data = (uint32_t *)((uint32_t)cmd + (uint32_t)sizeof(CQDispatchCmd));
    uint32_t size = cmd->debug.size;
#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "checksum: " << cmd->debug.size << ENDL();
#endif

    // Dispatch checksum only handles running checksum on a single page
    // Host code prevents larger from flowing through
    // This way this code doesn't have to fetch multiple pages and then run
    // a cmd within those pages (messing up the implementation of that command)
    for (uint32_t i = 0; i < size / sizeof(uint32_t); i++) {
        checksum += *data++;
    }

    if (checksum != cmd->debug.checksum) {
        DEBUG_STATUS('!', 'C', 'H', 'K');
        ASSERT(0);
    }

    return cmd_ptr + cmd->debug.stride;
}

static void process_wait() {
    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;

    uint32_t barrier = cmd->wait.barrier;
    uint32_t notify_prefetch = cmd->wait.notify_prefetch;
    uint32_t addr = cmd->wait.addr;
    uint32_t count = cmd->wait.count;
    uint32_t clear_count = cmd->wait.clear_count;

    if (barrier) {
        noc_async_write_barrier();
    }

    DEBUG_STATUS('P', 'W', 'W');
    volatile tt_l1_ptr uint32_t* sem_addr =
        reinterpret_cast<volatile tt_l1_ptr uint32_t*>(addr);
    while (*sem_addr < count); // XXXXX use a wrapping compare
    DEBUG_STATUS('P', 'W', 'D');

    if (clear_count) {
        *sem_addr = 0;
    }

    if (notify_prefetch) {
        noc_semaphore_inc(get_noc_addr_helper(upstream_noc_xy, get_semaphore(upstream_sync_sem)), 1);
    }

    cmd_ptr += sizeof(CQDispatchCmd);
}

static void process_delay_cmd() {

    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;
    uint32_t count = cmd->delay.delay;
    for (volatile uint32_t i = 0; i < count; i++);
    cmd_ptr += sizeof(CQDispatchCmd);
}

static inline bool process_cmd_d(uint32_t& cmd_ptr) {

    bool done = false;

 re_run_command:
    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;

    switch (cmd->base.cmd_id) {
    case CQ_DISPATCH_CMD_WRITE_LINEAR:
        DEBUG_STATUS('D', 'W', 'B');
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_write\n";
#endif
        process_write();
        DEBUG_STATUS('D', 'W', 'D');
        break;

    case CQ_DISPATCH_CMD_WRITE_LINEAR_HOST:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_write_host\n";
#endif
        if (is_h_variant) {
            process_write_host_h();
        } else {
            process_write_host_d();
        }
        break;

    case CQ_DISPATCH_CMD_WRITE_PAGED:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_write_paged is_dram: " << (uint32_t) cmd->write_paged.is_dram << ENDL();
#endif
        if (cmd->write_paged.is_dram) {
            process_write_paged<true>();
        } else {
            process_write_paged<false>();
        }
        break;

    case CQ_DISPATCH_CMD_WRITE_PACKED:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_write_packed" << ENDL();
#endif
        if (cmd->write_packed.is_multicast) {
            process_write_packed<true, CQDispatchWritePackedMulticastSubCmd>();
        } else {
            process_write_packed<false, CQDispatchWritePackedUnicastSubCmd>();
        }
        break;

    case CQ_DISPATCH_CMD_WAIT:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_wait" << ENDL();
#endif
        process_wait();
        break;

    case CQ_DISPATCH_CMD_GO:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_go" << ENDL();
#endif
        break;

    case CQ_DISPATCH_CMD_SINK:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_sink" << ENDL();
#endif
        break;

    case CQ_DISPATCH_CMD_DEBUG:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_debug" << ENDL();
#endif
        cmd_ptr = process_debug_cmd(cmd_ptr);
        goto re_run_command;
        break;

    case CQ_DISPATCH_CMD_DELAY:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "cmd_delay" << ENDL();
#endif
        process_delay_cmd();
        break;

    case CQ_DISPATCH_CMD_TERMINATE:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "dispatch terminate\n";
#endif
        if (is_d_variant && !is_h_variant) {
            relay_to_next_cb(cmd_ptr, sizeof(CQDispatchCmd));
        }
        done = true;
        break;

    default:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "dispatcher_d invalid command:" << cmd_ptr << " " << cb_fence << " " << " " << dispatch_cb_base << " " << dispatch_cb_end << " " << rd_block_idx << " " << "xx" << ENDL();
        DPRINT << HEX() << *(uint32_t*)cmd_ptr << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+1) << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+2) << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+3) << ENDL();
#endif
        DEBUG_STATUS('!', 'C', 'M', 'D');
        ASSERT(0);
    }

    return done;
}

static inline bool process_cmd_h(uint32_t& cmd_ptr) {

    bool done = false;

    volatile CQDispatchCmd tt_l1_ptr *cmd = (volatile CQDispatchCmd tt_l1_ptr *)cmd_ptr;

    switch (cmd->base.cmd_id) {
    case CQ_DISPATCH_CMD_WRITE_LINEAR_HOST:
        process_write_host_h();
        break;

    case CQ_DISPATCH_CMD_TERMINATE:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "dispatch_h terminate\n";
#endif
        done = true;
        break;

    default:
#if ENABLE_DISPATCH_DPRINTS
        DPRINT << "dispatcher_h invalid command:" << cmd_ptr << " " << cb_fence << " " << " " << dispatch_cb_base << " " << dispatch_cb_end << " " << rd_block_idx << " " << "xx" << ENDL();
        DPRINT << HEX() << *(uint32_t*)cmd_ptr << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+1) << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+2) << ENDL();
        DPRINT << HEX() << *((uint32_t*)cmd_ptr+3) << ENDL();
#endif
        DEBUG_STATUS('!', 'C', 'M', 'D');
        ASSERT(0);
    }

    return done;
}

void kernel_main() {
#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "dispatch_" << is_d_variant << is_h_variant << ": start" << ENDL();
#endif

    for (uint32_t i = 0; i < dispatch_cb_blocks; i++) {
        uint32_t next_block = i + 1;
        uint32_t offset = next_block * dispatch_cb_pages_per_block * dispatch_cb_page_size;
        block_next_start_addr[i] = dispatch_cb_base + offset;
    }

    cb_fence = dispatch_cb_base;
    rd_block_idx = 0;
    wr_block_idx = 0;
    block_noc_writes_to_clear[0] = noc_nonposted_writes_num_issued[noc_index] + 1;
    cmd_ptr = dispatch_cb_base;

    {
        uint32_t completion_queue_wr_ptr_and_toggle = *get_cq_completion_write_ptr();
        cq_write_interface.completion_fifo_wr_ptr = completion_queue_wr_ptr_and_toggle & 0x7fffffff;
        cq_write_interface.completion_fifo_wr_toggle = completion_queue_wr_ptr_and_toggle >> 31;
    }
    bool done = false;
    while (!done) {
        if (cmd_ptr == cb_fence) {
            get_cb_page<
                dispatch_cb_base,
                dispatch_cb_blocks,
                dispatch_cb_log_page_size,
                my_noc_xy,
                my_dispatch_cb_sem_id>(cmd_ptr,
                                          cb_fence,
                                          block_noc_writes_to_clear,
                                          block_next_start_addr,
                                          rd_block_idx);
        }

        done = is_d_variant ?
            process_cmd_d(cmd_ptr) :
            process_cmd_h(cmd_ptr);

        // Move to next page
        cmd_ptr += (dispatch_cb_page_size - (cmd_ptr & (dispatch_cb_page_size - 1))) & (dispatch_cb_page_size - 1);

        // XXXXX move this inside while loop waiting for get_dispatch_cb_page above
        // XXXXX can potentially clear a partial block when stalled w/ some more bookkeeping
        cb_block_release_pages<upstream_noc_xy,
                               upstream_dispatch_cb_sem_id,
                               dispatch_cb_blocks,
                               dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                            wr_block_idx);
    }

    cb_block_release_pages<upstream_noc_xy,
                           upstream_dispatch_cb_sem_id,
                           dispatch_cb_blocks,
                           dispatch_cb_pages_per_block>(block_noc_writes_to_clear,
                                                        wr_block_idx);
    noc_async_write_barrier();

#if ENABLE_DISPATCH_DPRINTS
    DPRINT << "dispatch_" << is_d_variant << is_h_variant << ": out" << ENDL();
#endif
}
