arch = "AArch64"
name = "R+dmb.stlp+dmb.ld"
hash = "2a619395a2533d6bab075f28ebb52ed4"
cycle = "FrePL DMB.STdWWLP Wse DMB.LDdWR"
relax = ""
safe = "Wse DMB.LDdWR DMB.STdWW FrePL"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Ws Fr"
orig = "DMB.STdWWLP Wse DMB.LDdWR FrePL"
symbolic = ["x", "y"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB ST
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X3 = "x", X1 = "y" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB LD
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "*y = 2 & 1:X2 = 0"
