
AVRASM ver. 2.2.7  C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm Fri Mar 01 11:23:52 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m16adef.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(12): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\drivers.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m16adef.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(12): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\drivers.inc'
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): Including file 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ; TSIU51-2.asm
                                 ;
                                 ; Created: 2019-01-29 10:36:44
                                 ; Author : Fredrik
                                 ;
                                 ; Replace with your application code
                                 
                                 	.org 0000
000000 940c 0516                  	jmp INIT
                                 	.include "tables.inc"
                                 
                                  * tables.inc
                                  *
                                  *  Created: 2019-02-14 18:49:32
                                  *   Author: Jensg
                                  */ 
                                 
000002 5010
000003 0501
000004 1511
000005 5551                      FIRST_PULSE:	.db $10, $50, $01, $05, $11, $15, $51, $55
000006 4090
000007 0409
000008 9499
000009 4449                      SECOND_PULSE:	.db $90, $40, $09, $04, $99, $94, $49, $44    
00000a 6080
00000b 0608
00000c 8688
00000d 6668                      THIRD_PULSE:	.db $80, $60, $08, $06, $88, $86, $68, $66
00000e 20a0
00000f 020a
000010 a2aa
000011 222a                      FOURTH_PULSE:	.db $A0, $20, $0A, $02, $AA, $A2, $2A, $22
000012 a020
000013 0a02
000014 2a22
000015 aaa2                      FIFTH_PULSE:	.db $20, $A0, $02, $0A, $22, $2A, $A2, $AA
000016 8060
000017 0806
000018 6866
000019 8886                      SIXTH_PULSE:	.db $60, $80, $06, $08, $66, $68, $86, $88
00001a 9040
00001b 0904
00001c 4944
00001d 9994                      SEVENTH_PULSE:	.db $40, $90, $04, $09, $44, $49, $94, $99
00001e 1050
00001f 0105
000020 5155
000021 1115                      EIGHT_PULSE:	.db $50, $10, $05, $01, $55, $51, $15, $11
                                 
000022 0e80
000023 0284
000024 0482
000025 0286
000026 0681
000027 0883
000028 0802
000029 0881
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(17): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00002a 00ff                      ALPHA_A: .db $80, $0E, $84, $02, $82, $04, $86, $02, $81, $06, $83, $08, $02, $08, $81, $08, $FF
00002b 1080
00002c 0682
00002d 0286
00002e 0481
00002f 0287
000030 0683
000031 0602
000032 0286
000033 0481
000034 0287
000035 0683
000036 0802
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(18): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000037 00ff                      ALPHA_B: .db $80, $10, $82, $06, $86, $02, $81, $04, $87, $02, $83, $06, $02, $06, $86, $02, $81, $04, $87, $02, $83, $06, $02, $08, $FF
000038 0400
000039 0880
00003a 0484
00003b 0482
00003c 1001
00003d 0483
00003e 0485
00003f 0802
000040 0401
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(19): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000041 00ff                      ALPHA_C: .db $00, $04, $80, $08, $84, $04, $82, $04, $01, $10, $83, $04, $85, $04, $02, $08, $01, $04, $FF
000042 1080
000043 0682
000044 0286
000045 0c81
000046 0287
000047 0683
000048 0802
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(20): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000049 00ff                      ALPHA_D: .db $80, $10, $82, $06, $86, $02, $81, $0C, $87, $02, $83, $06, $02, $08, $FF
00004a 1080
00004b 0882
00004c 0601
00004d 0883
00004e 0a01
00004f 0882
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(21): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000050 00ff                      ALPHA_E: .db $80, $10, $82, $08, $01, $06, $83, $08, $01, $0A, $82, $08, $FF
000051 1080
000052 0882
000053 0601
000054 0883
000055 0a01
000056 0802
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000057 00ff                      ALPHA_F: .db $80, $10, $82, $08, $01, $06, $83, $08, $01, $0A, $02, $08, $FF
000058 0400
000059 0880
00005a 0484
00005b 0482
00005c 1001
00005d 0483
00005e 0485
00005f 0802
000060 0401
000061 0880
000062 0483
000063 0402
000064 0801
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(23): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000065 00ff                      ALPHA_G: .db $00, $04, $80, $08, $84, $04, $82, $04, $01, $10, $83, $04, $85, $04, $02, $08, $01, $04, $80, $08, $83, $04, $02, $04, $01, $08, $FF
000066 1080
000067 0801
000068 0882
000069 0880
00006a 0801
00006b 0881
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00006c 00ff                      ALPHA_H: .db $80, $10, $01, $08, $82, $08, $80, $08, $01, $08, $81, $08, $FF
00006d 0302
00006e 0182
00006f 1080
000070 0183
000071 0102
000072 0182
000073 1001
000074 0183
000075 0402
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(25): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000076 00ff                      ALPHA_I: .db $02, $03, $82, $01, $80, $10, $83, $01, $02, $01, $82, $01, $01, $10, $83, $01, $02, $04, $FF
                                 
                                 
000077 1000
000078 0882
000079 0e81
00007a 0287
00007b 0483
00007c 0285
00007d 0802
00007e 0201
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00007f 00ff                      ALPHA_J: .db $00, $10, $82, $08, $81, $0E, $87, $02, $83, $04, $85, $02, $02, $08, $01, $02, $FF
000080 1080
000081 0702
000082 0887
000083 0886
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(29): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000084 00ff                      ALPHA_K: .db $80, $10, $02, $07, $87, $08, $86, $08, $FF
000085 1000
000086 1081
000087 0882
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(30): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000088 00ff                      ALPHA_L: .db $00, $10, $81, $10, $82, $08, $FF
000089 1080
00008a 0182
00008b 0281
00008c 0182
00008d 0281
00008e 0182
00008f 0281
000090 0182
000091 0281
000092 0280
000093 0182
000094 0280
000095 0182
000096 0280
000097 0182
000098 0280
000099 0182
00009a 1081
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00009b 00ff                      ALPHA_M: .db $80, $10, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $81, $10, $FF
00009c 1080
00009d 0182
00009e 0281
00009f 0182
0000a0 0281
0000a1 0182
0000a2 0281
0000a3 0182
0000a4 0281
0000a5 0182
0000a6 0281
0000a7 0182
0000a8 0281
0000a9 0182
0000aa 0281
0000ab 0182
0000ac 0281
0000ad 1080
0000ae 1001
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(32): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000af 00ff                      ALPHA_N: .db $80, $10, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $80, $10, $01, $10, $FF
0000b0 0200
0000b1 0c80
0000b2 0284
0000b3 0482
0000b4 0286
0000b5 0c81
0000b6 0287
0000b7 0483
0000b8 0285
0000b9 0201
0000ba 0802
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(33): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000bb 00ff                      ALPHA_O: .db $00, $02, $80, $0C, $84, $02, $82, $04, $86, $02, $81, $0C, $87, $02, $83, $04, $85, $02, $01, $02, $02, $08, $FF
0000bc 1080
0000bd 0682
0000be 0286
0000bf 0481
0000c0 0287
0000c1 0683
0000c2 0802
0000c3 0801
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000c4 00ff                      ALPHA_P: .db $80, $10, $82, $06, $86, $02, $81, $04, $87, $02, $83, $06, $02, $08, $01, $08, $FF
0000c5 0200
0000c6 0c80
0000c7 0284
0000c8 0482
0000c9 0286
0000ca 0c81
0000cb 0287
0000cc 0483
0000cd 0285
0000ce 0201
0000cf 0802
0000d0 0485
0000d1 0406
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(35): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000d2 00ff                      ALPHA_Q: .db $00, $02, $80, $0C, $84, $02, $82, $04, $86, $02, $81, $0C, $87, $02, $83, $04, $85, $02, $01, $02, $02, $08, $85, $04, $06, $04, $FF
0000d3 1080
0000d4 0682
0000d5 0286
0000d6 0481
0000d7 0287
0000d8 0683
0000d9 0886
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(36): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000da 00ff                      ALPHA_R: .db $80, $10, $82, $06, $86, $02, $81, $04, $87, $02, $83, $06, $86, $08, $FF
0000db 0300
0000dc 0386
0000dd 0282
0000de 0384
0000df 0280
0000e0 0385
0000e1 0283
0000e2 0385
0000e3 0280
0000e4 0384
0000e5 0282
0000e6 0386
0000e7 0c01
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(37): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000e8 00ff                      ALPHA_S: .db $00, $03, $86, $03, $82, $02, $84, $03, $80, $02, $85, $03, $83, $02, $85, $03, $80, $02, $84, $03, $82, $02, $86, $03, $01, $0C, $FF
0000e9 0402
0000ea 0f80
0000eb 0403
0000ec 0882
0000ed 0403
0000ee 0f01
0000ef 0402
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(38): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000f0 00ff                      ALPHA_T: .db $02, $04, $80, $0F, $03, $04, $82, $08, $03, $04, $01, $0F, $02, $04, $FF
0000f1 1000
0000f2 0d81
0000f3 0386
0000f4 0282
0000f5 0384
0000f6 0d80
0000f7 1001
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(39): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0000f8 00ff                      ALPHA_U: .db $00, $10, $81, $0D, $86, $03, $82, $02, $84, $03, $80, $0D, $01, $10, $FF
0000f9 1000
0000fa 0481
0000fb 0182
0000fc 0481
0000fd 0182
0000fe 0481
0000ff 0182
000100 0481
000101 0282
000102 0480
000103 0182
000104 0480
000105 0182
000106 0480
000107 0182
000108 0480
000109 1001
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00010a 00ff                      ALPHA_V: .db $00, $10, $81, $04, $82, $01, $81, $04, $82, $01, $81, $04, $82, $01, $81, $04, $82, $02, $80, $04, $82, $01, $80, $04, $82, $01, $80, $04, $82, $01, $80, $04, $01, $10, $FF
                                 
00010b 1000
00010c 1081
00010d 0280
00010e 0182
00010f 0280
000110 0182
000111 0280
000112 0182
000113 0280
000114 0282
000115 0281
000116 0182
000117 0281
000118 0182
000119 0281
00011a 0182
00011b 0281
00011c 1000
00011d 1081
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(42): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00011e 00ff                      ALPHA_W: .db $00, $10, $81, $10, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $02, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $02, $00, $10, $81, $10, $FF
                                 
00011f 0480
000120 0884
000121 0480
000122 0803
000123 0481
000124 0886
000125 0481
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(44): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000126 00ff                      ALPHA_X: .db $80, $04, $84, $08, $80, $04, $03, $08, $81, $04, $86, $08, $81, $04, $FF
000127 0402
000128 0a80
000129 0485
00012a 0280
00012b 0802
00012c 0281
00012d 0487
00012e 0a01
00012f 0402
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(45): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000130 00ff                      ALPHA_Y: .db $02, $04, $80, $0A, $85, $04, $80, $02, $02, $08, $81, $02, $87, $04, $01, $0A, $02, $04, $FF
000131 0280
000132 0182
000133 0280
000134 0182
000135 0280
000136 0182
000137 0280
000138 0182
000139 0280
00013a 0182
00013b 0280
00013c 0182
00013d 0280
00013e 0182
00013f 0280
000140 0182
000141 0883
000142 1001
000143 0882
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(46): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000144 00ff                      ALPHA_Z: .db $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $83, $08, $01, $10, $82, $08, $FF
                                 
000145 0e80
000146 0284
000147 0182
000148 0200
000149 0482
00014a 0380
00014b 0483
00014c 0381
00014d 0102
00014e 0201
00014f 0382
000150 0286
000151 0681
000152 0803
000153 0882
000154 0881
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(48): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000155 00ff                      ALPHA_OH:.db $80, $0E, $84, $02, $82, $01, $00, $02, $82, $04, $80, $03, $83, $04, $81, $03, $02, $01, $01, $02, $82, $03, $86, $02, $81, $06, $03, $08, $82, $08, $81, $08, $FF
                                 
000156 0e80
000157 0284
000158 0182
000159 0205
00015a 0103
00015b 0282
00015c 0280
00015d 0283
00015e 0281
00015f 0702
000160 0282
000161 0280
000162 0283
000163 0281
000164 0403
000165 0201
000166 0482
000167 0286
000168 0681
000169 0803
00016a 0882
00016b 0881
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(50): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00016c 00ff                      ALPHA_EH:.db $80, $0E, $84, $02, $82, $01, $05, $02, $03, $01, $82, $02, $80, $02, $83, $02, $81, $02, $02, $07, $82, $02, $80, $02, $83, $02, $81, $02, $03, $04, $01, $02, $82, $04, $86, $02, $81, $06, $03, $08, $82, $08, $81, $08, $FF
                                 
00016d 0200
00016e 0c80
00016f 0284
000170 0182
000171 0205
000172 0103
000173 0282
000174 0280
000175 0283
000176 0281
000177 0602
000178 0282
000179 0280
00017a 0283
00017b 0281
00017c 0303
00017d 0201
00017e 0382
00017f 0286
000180 0c81
000181 0287
000182 0483
000183 0285
000184 0206
000185 0602
000186 0101
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000187 00ff                      ALPHA_OE:.db $00, $02, $80, $0C, $84, $02, $82, $01, $05, $02, $03, $01, $82, $02, $80, $02, $83, $02, $81, $02, $02, $06, $82, $02, $80, $02, $83, $02, $81, $02, $03, $03, $01, $02, $82, $03, $86, $02, $81, $0C, $87, $02, $83, $04, $85, $02, $06, $02, $0                                 2, $06, $01, $01, $FF
                                 
000188 0022
000189 002b
00018a 0038
00018b 0042
00018c 004a
00018d 0051
00018e 0058
00018f 0066
000190 006d
000191 0077
000192 0080
000193 0085
000194 0089
000195 009c
000196 00b0
000197 00bc
000198 00c5
000199 00d3
00019a 00db
00019b 00e9
00019c 00f1
00019d 00f9
00019e 010b
00019f 011f
0001a0 0127
0001a1 0131
0001a2 0145
0001a3 0156
0001a4 016d
0001a5 00ff                      
                                 ALPHA_ALL: .dw  ALPHA_A, ALPHA_B, ALPHA_C, ALPHA_D, ALPHA_E, ALPHA_F, ALPHA_G, ALPHA_H, ALPHA_I, ALPHA_J, ALPHA_K, ALPHA_L, ALPHA_M, ALPHA_N, ALPHA_O, ALPHA_P, ALPHA_Q, ALPHA_R, ALPHA_S, ALPHA_T, ALPHA_U, ALPHA_V, ALPHA_W, ALPHA_X, ALPHA_Y, ALPHA_Z, ALPHA                                 _OH, ALPHA_EH, ALPHA_OE, $FF
                                 
0001a6 0380
0001a7 0182
0001a8 0380
0001a9 0182
0001aa 0380
0001ab 0182
0001ac 0280
0001ad 0182
0001ae 0280
0001af 0182
0001b0 0280
0001b1 0182
0001b2 0180
0001b3 0182
0001b4 0280
0001b5 0182
0001b6 0180
0001b7 0182
0001b8 0180
0001b9 0182
0001ba 0280
0001bb 0182
0001bc 0180
0001bd 0182
0001be 0180
0001bf 0182
0001c0 0180
0001c1 0182
0001c2 0180
0001c3 0182
0001c4 0180
0001c5 0182
0001c6 0180
0001c7 0182
0001c8 0180
0001c9 0182
0001ca 0180
0001cb 0182
0001cc 0180
0001cd 0182
0001ce 0180
0001cf 0182
0001d0 0180
0001d1 0182
0001d2 0180
0001d3 0282
0001d4 0180
0001d5 0182
0001d6 0180
0001d7 0282
0001d8 0180
0001d9 0182
0001da 0180
0001db 0282
0001dc 0180
0001dd 0182
0001de 0180
0001df 0282
0001e0 0180
0001e1 0282
0001e2 0180
0001e3 0282
0001e4 0180
0001e5 0282
0001e6 0180
0001e7 0782
0001e8 0782
0001e9 0181
0001ea 0282
0001eb 0181
0001ec 0282
0001ed 0181
0001ee 0282
0001ef 0181
0001f0 0282
0001f1 0181
0001f2 0182
0001f3 0181
0001f4 0282
0001f5 0181
0001f6 0182
0001f7 0181
0001f8 0282
0001f9 0181
0001fa 0182
0001fb 0181
0001fc 0282
0001fd 0181
0001fe 0182
0001ff 0181
000200 0182
000201 0181
000202 0182
000203 0181
000204 0182
000205 0181
000206 0182
000207 0181
000208 0182
000209 0181
00020a 0182
00020b 0181
00020c 0182
00020d 0181
00020e 0182
00020f 0181
000210 0182
000211 0181
000212 0182
000213 0181
000214 0182
000215 0281
000216 0182
000217 0181
000218 0182
000219 0181
00021a 0182
00021b 0281
00021c 0182
00021d 0181
00021e 0182
00021f 0281
000220 0182
000221 0281
000222 0182
000223 0281
000224 0182
000225 0381
000226 0182
000227 0381
000228 0182
000229 0381
00022a 5c03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(59): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00022b 00ff                      
00022c 2e02
00022d 2c00
00022e 3480
00022f 6001
000230 2e03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(60): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000231 00ff                      //Tabellen fr kullen var ca 400 bytes- r ca 270 nu 
000232 2e02
000233 2c00
000234 3400
000235 2482
000236 2403
000237 6001
000238 2e03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000239 00ff                      GRAPHIC_PLAT:		.db $80, $03, $82, $01, $80, $03, $82, $01, $80, $03, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $02, $82, $01, $80, $01, $82, $01, $80, $02, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $02, $82, $01, $80, $01, $82, $00023a 2e02
00023b 2c00
00023c 2a00
00023d 0a84
00023e 0a07
00023f 5601
000240 2e03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(62): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000241 00ff                      01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $01, $80, $01, $82, $02, $80, $01, $82, $01, $80, $01, $000242 2e02
000243 2c00
000244 3400
000245 2402
000246 0a81
000247 2403
000248 5601
000249 2e03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(63): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00024a 00ff                      82, $02, $80, $01, $82, $01, $80, $01, $82, $02, $80, $01, $82, $01, $80, $01, $82, $02, $80, $01, $82, $02, $80, $01, $82, $02, $80, $01, $82, $02, $80, $01, $82, $07, $82, $07, $81, $01, $82, $02, $81, $01, $82, $02, $81, $01, $82, $02, $81, $01, $82, $00024b 2e02
00024c 2c00
00024d 3400
00024e 2402
00024f 0a01
000250 0282
000251 0181
000252 0182
000253 0181
000254 0182
000255 0481
000256 0183
000257 0181
000258 0183
000259 0181
00025a 0483
00025b 0180
00025c 0183
00025d 0180
00025e 0183
00025f 0380
000260 0180
000261 0182
000262 0180
000263 0182
000264 0180
000265 0282
000266 2403
000267 5601
000268 2e03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(64): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000269 00ff                      02, $81, $01, $82, $01, $81, $01, $82, $02, $81, $01, $82, $01, $81, $01, $82, $02, $81, $01, $82, $01, $81, $01, $82, $02, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $00026a 2e02
00026b 6000
00026c 2402
00026d 1201
00026e 1081
00026f 3e01
000270 5203
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(65): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000271 00ff                      82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $02, $82, $01, $81, $01, $82, $01, $81, $01, $82, $01, $81, $02, $82, $01, $81, $01, $82, $01, $81, $02, $82, $01, $81, $02, $82, $01, $81, $000272 5202
000273 3e00
000274 0887
000275 3601
000276 4a03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(66): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000277 00ff                      02, $82, $01, $81, $03, $82, $01, $81, $03, $82, $01, $81, $03, $03, $5C, $FF
000278 5202
000279 3e00
00027a 0886
00027b 3601
00027c 5a03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00027d 00ff                      GRAPHIC_PILLAR_1:	.db $02, $2E, $00, $2C, $80, $34, $01, $60, $03, $2E, $FF
00027e 5202
00027f 4800
000280 0885
000281 5001
000282 4a03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(68): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000283 00ff                      GRAPHIC_PILLAR_2:	.db $02, $2E, $00, $2C, $00, $34, $82, $24, $03, $24, $01, $60, $03, $2E, $FF
000284 5202
000285 4800
000286 0884
000287 5001
000288 5a03
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(69): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000289 00ff                      GRAPHIC_PILLAR_3:	.db $02, $2E, $00, $2C, $00, $2A, $84, $0A, $07, $0A, $01, $56, $03, $2E, $FF
                                 GRAPHIC_PILLAR_4:	.db $02, $2E, $00, $2C, $00, $34, $02, $24, $81, $0A, $03, $24, $01, $56, $03, $2E, $FF
00028a 01a6
00028b 022c
00028c 0232
00028d 023a
00028e 0242
00028f 024b
000290 026a
000291 0272
000292 0278
000293 027e
000294 0284
000295 00ff                      GRAPHIC_HEAD:		.db $02, $2E, $00, $2C, $00, $34, $02, $24, $01, $0A, $82, $02, $81, $01, $82, $01, $81, $01, $82, $01, $81, $04, $83, $01, $81, $01, $83, $01, $81, $01, $83, $04, $80, $01, $83, $01, $80, $01, $83, $01, $80, $03, $80, $01, $82, $01, $80, $                                 01, $82, $01, $80, $01, $82, $02, $03, $24, $01, $56, $03, $2E, $FF
000296 b402
000297 3c00
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
000298 00ff                      GRAPHIC_BODY:		.db $02, $2E, $00, $60, $02, $24, $01, $12, $81, $10, $01, $3E, $03, $52, $FF
000299 b403
00029a 3c01
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(74): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00029b 00ff                      GRAPHIC_LEFT_LEG:	.db $02, $52, $00, $3E, $87, $08, $01, $36, $03, $4A, $FF
00029c 0a82
00029d 0602
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(75): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
00029e 00ff                      GRAPHIC_RIGHT_LEG:	.db $02, $52, $00, $3E, $86, $08, $01, $36, $03, $5A, $FF
00029f 1003
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002a0 00ff                      GRAPHIC_LEFT_ARM:	.db $02, $52, $00, $48, $85, $08, $01, $50, $03, $4A, $FF
                                 GRAPHIC_RIGHT_ARM:	.db $02, $52, $00, $48, $84, $08, $01, $50, $03, $5A, $FF
0002a1 b502
0002a2 3e00
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(78): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002a3 00ff                      
0002a4 b503
0002a5 3e01
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002a6 00ff                      GRAPHICS_ALL: .dw  GRAPHIC_PLAT, GRAPHIC_PILLAR_1, GRAPHIC_PILLAR_2, GRAPHIC_PILLAR_3, GRAPHIC_PILLAR_4, GRAPHIC_HEAD, GRAPHIC_BODY, GRAPHIC_LEFT_LEG, GRAPHIC_RIGHT_LEG , GRAPHIC_LEFT_ARM, GRAPHIC_RIGHT_ARM, $FF
0002a7 1002
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(80): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002a8 00ff                      
0002a9 0802
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(81): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002aa 00ff                      LETTERS_SETUP_START_POS:	.db$02, $B4, $00, $3C, $FF
0002ab 1003
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002ac 00ff                      LETTERS_SETUP_BACK_HOME:	.db$03, $B4, $01, $3C, $FF
                                 LETTER_SUB:					.db$82, $0A, $02, $06, $FF
0002ad b402
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(84): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002ae 00ff                      LETTER_SUB_BACK:			.db$03, $10, $FF
0002af b403
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(85): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002b0 00ff                      
0002b1 0c02
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(86): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002b2 00ff                      LETTERS_START_POS:			.db	$02, $B5, $00, $3E, $FF
0002b3 1003
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(87): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002b4 00ff                      LETTERS_BACK_HOME:			.db	$03, $B5, $01, $3E, $FF
0002b5 0803
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc(88): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(11): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\tables.inc' included form here
0002b6 00ff                      LETTERS_MOVE_RIGHT:			.db $02, $10, $FF	
                                 LETTERS_MOVE_RIGHT_LITTLE:	.db $02, $08, $FF	
                                 	.include "drivers.inc"
                                 
                                  * drivers.inc
                                  *
                                  *  Created: 2019-02-19 15:48:52
                                  *   Author: Jensg
                                  */ 
                                 
                                 ;---------------------------------------------
                                 ;Used for jumtables 
                                 ;Starts whereever Z-pointer is
                                 ;EX
                                 ;			ldi		ZH, HIGH(ALPHA_ALL*2)
                                 ;			ldi		ZL, LOW(ALPHA_ALL*2)
                                 ;Parameter r16 decides index
                                 ;------------------------------------------
                                 JUMP_TABLE:
0002b7 931f                      			push	r17
0002b8 0f00                      			lsl		r16	
0002b9 0fe0                      			add		ZL, r16
0002ba f408                      			brcc	PC+2
0002bb 5fff                      			subi	ZH, -1
0002bc 9105                      			lpm		r16, Z+
0002bd 9114                      			lpm		r17, Z
0002be 0f11                      			lsl		r17
0002bf 0f00                      			lsl		r16
0002c0 f408                      			brcc	PC+2
0002c1 5f1f                      			subi	r17, -1		
0002c2 2ff1                      			mov		ZH, r17
0002c3 2fe0                      			mov		ZL, r16
0002c4 911f                      			pop		r17
0002c5 9508                      			ret
                                 
                                 ;---------------------------------------------
                                 ;STARTS DRAWING TO WHEREVER THE Z-POINTER POINTS TO, STOPS ON $FF
                                 ;------------------------------------
                                 DRAW_FUNC:	
0002c6 93ff                      			push	ZH	
0002c7 93ef                      			push	ZL
0002c8 930f                      			push	r16
0002c9 932f                      			push	r18
                                 DRAW_FUNC_LOOP:
0002ca 9105                      			lpm		r16, Z+
0002cb 3f0f                      			cpi		r16, $FF
0002cc f041                      			breq	DRAW_FUNC_DONE
0002cd fd07                      			sbrc	r16, 7
0002ce d024                      			rcall	LOWER_PEN
0002cf ff07                      			sbrs	r16, 7
0002d0 d027                      			rcall	RAISE_PEN
0002d1 770f                      			andi	r16, $7F
0002d2 9125                      			lpm		r18, Z+
0002d3 d007                      			rcall	MOVE_FUNC
0002d4 cff5                      			rjmp	DRAW_FUNC_LOOP					
                                 DRAW_FUNC_DONE:
0002d5 d022                      			rcall	RAISE_PEN
0002d6 912f                      			pop		r18
0002d7 910f                      			pop		r16
0002d8 91ef                      			pop		ZL
0002d9 91ff                      			pop		ZH
0002da 9508                      			ret	
                                 
                                 
                                 ;------ DRIVER FOR PLOTTER
                                 ;------ parameter -  r16 direction, use consts NORTH, SOUTH .. etc
                                 ;------ parameter - r18 how far to move (max 65 535)
                                 MOVE_FUNC:
0002db 93ff                      		push	ZH
0002dc 93ef                      		push	ZL
0002dd 931f                      		push	r17
0002de 933f                      		push	r19
0002df 2f30                      		mov		r19, r16
                                 
                                 MOVE_FUNC_SEQUENCE:
0002e0 2f03                      		mov		r16, r19
0002e1 e018                      		ldi		r17, 8
0002e2 e0f0                      		ldi		ZH, HIGH(FIRST_PULSE*2)
0002e3 e0e4                      		ldi		ZL, LOW(FIRST_PULSE*2)
0002e4 0fe0                      		add		ZL, r16
                                 MOVE_FUNC_LOOP:		
0002e5 9104                      		lpm		r16, Z
0002e6 bb0b                      		out		PORTA, r16
0002e7 940e 0306                 		call	PULSE_DELAY
0002e9 5fe8                      		subi	ZL, -8
0002ea 951a                      		dec		r17
0002eb f7c9                      		brne	MOVE_FUNC_LOOP
0002ec 952a                      		dec		r18
0002ed f791                      		brne	MOVE_FUNC_SEQUENCE
0002ee 913f                      		pop		r19
0002ef 911f                      		pop		r17
0002f0 91ef                      		pop		ZL
0002f1 91ff                      		pop		ZH
0002f2 9508                      		ret
                                 
                                 
                                 
                                 LOWER_PEN:
0002f3 99af                      		sbic	PORTC,7
0002f4 c002                      		rjmp	LOWER_PEN_EXIT
0002f5 9aaf                      		sbi		PORTC, 7
0002f6 d006                      		rcall	PEN_DELAY
                                 LOWER_PEN_EXIT:
0002f7 9508                      		ret
                                 
                                 RAISE_PEN:
0002f8 9baf                      		sbis	PORTC, 7
0002f9 c002                      		rjmp	RAISE_PEN_EXIT
0002fa 98af                      		cbi		PORTC, 7
0002fb d001                      		rcall	PEN_DELAY
                                 RAISE_PEN_EXIT:
0002fc 9508                      		ret
                                 
                                 PEN_DELAY:
0002fd 938f                      		push	r24
0002fe 939f                      		push	r25
0002ff ef9f                      		ldi		r25, $FF
000300 ef8f                      		ldi		r24, $FF
                                 PEN_DELAY_LOOP:
000301 9701                      		sbiw	r25:r24, 1
000302 f7f1                      		brne	PEN_DELAY_LOOP
000303 919f                      		pop		r25
000304 918f                      		pop		r24
000305 9508                      		ret
                                 
                                 PULSE_DELAY:
000306 938f                      		push	r24
000307 939f                      		push	r25
000308 e09a                      		ldi		r25, $0A
000309 e080                      		ldi		r24, $00
                                 PULSE_DELAY_LOOP:
00030a 9701                      		sbiw	r25:r24, 1
00030b f7f1                      		brne	PULSE_DELAY_LOOP
00030c 919f                      		pop		r25
00030d 918f                      		pop		r24
00030e 9508                      		ret
                                 	.include "words.inc"
                                 
00030f 0815
000310 0f12
000311 1106
000312 031b
000313 0403
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(2): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000314 00ff                      EASY_WORD_0: .db $15, $08, $12, $0F, $06, $11, $1B, $03, $03, $04, $FF // Vispgrdde
000315 0b00
000316 0005
000317 0401
000318 0413
000319 ff13                      EASY_WORD_1: .db $00, $0B, $05, $00, $01, $04, $13, $04, $13, $FF // Alfabetet
00031a 000d
00031b 0813
00031c 0d0e
00031d 0b00
00031e 0d04
00031f 1802
000320 0b0a
000321 0f0e
000322 0304
000323 0d08
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(4): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000324 00ff                      EASY_WORD_2: .db $0D, $00, $13, $08, $0E, $0D, $00, $0B, $04, $0D, $02, $18, $0A, $0B, $0E, $0F, $04, $03, $08, $0D, $FF // Nationalencyklopedin
000325 1b03
000326 0606
000327 0903
000328 1114
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(5): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000329 00ff                      EASY_WORD_3: .db $03, $1B, $06, $06, $03, $09, $14, $11, $FF // Dggdjur
00032a 110e
00032b 0503
00032c 111c
00032d 1a11
00032e ff03                      EASY_WORD_4: .db $0E, $11, $03, $05, $1C, $11, $11, $1A, $03, $FF // Ordfrrd
00032f 1407
000330 1415
000331 1203
000332 0013
000333 ff03                      EASY_WORD_5: .db $07, $14, $15, $14, $03, $12, $13, $00, $03, $FF // Huvudstad
000334 1c03
000335 1111
000336 000c
000337 1313
000338 ff00                      EASY_WORD_6: .db $03, $1C, $11, $11, $0C, $00, $13, $13, $00, $FF // Drrmatta
000339 0f00
00033a ff00                      EASY_WORD_7: .db $00, $0F, $00, $FF // Apa
00033b 0a12
00033c 0308
00033d 110e
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(10): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00033e 00ff                      EASY_WORD_8: .db $12, $0A, $08, $03, $0E, $11, $FF // Skidor
00033f 1312
000340 0b1b
000341 050b
000342 111c
000343 1304
000344 1b11
000345 0003
000346 0411
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(11): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000347 00ff                      EASY_WORD_9: .db $12, $13, $1B, $0B, $0B, $05, $1C, $11, $04, $13, $11, $1B, $03, $00, $11, $04, $FF // Stllfretrdare
000348 0504
000349 0413
00034a 1311
00034b 0d00
00034c 040a
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(12): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00034d 00ff                      EASY_WORD_10: .db $04, $05, $13, $04, $11, $13, $00, $0D, $0A, $04, $FF // Eftertanke
00034e 040c
00034f 0303
000350 0b04
000351 ff00                      EASY_WORD_11: .db $0C, $04, $03, $03, $04, $0B, $00, $FF // Meddela
000352 0803
000353 0b00
000354 0a04
000355 ff13                      EASY_WORD_12: .db $03, $08, $00, $0B, $04, $0A, $13, $FF // Dialekt
000356 1312
000357 1300
000358 1508
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(15): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000359 00ff                      EASY_WORD_13: .db $12, $13, $00, $13, $08, $15, $FF // Stativ
00035a 0013
00035b 0a0d
00035c 0f12
00035d 0811
00035e 0303
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(16): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00035f 00ff                      EASY_WORD_14: .db $13, $00, $0D, $0A, $12, $0F, $11, $08, $03, $03, $FF // Tankspridd
000360 110f
000361 0304
000362 0a08
000363 ff00                      EASY_WORD_15: .db $0F, $11, $04, $03, $08, $0A, $00, $FF // Predika
000364 0d04
000365 0e05
000366 0c11
000367 0608
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(18): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000368 00ff                      EASY_WORD_16: .db $04, $0D, $05, $0E, $11, $0C, $08, $06, $FF // Enformig
000369 1106
00036a 0d00
00036b 1300
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(19): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00036c 00ff                      EASY_WORD_17: .db $06, $11, $00, $0D, $00, $13, $FF // Granat
00036d 1b09
00036e 0a0d
00036f 1100
000370 ff04                      EASY_WORD_18: .db $09, $1B, $0D, $0A, $00, $11, $04, $FF // Jnkare
000371 0e0a
000372 030d
000373 0d04
000374 0012
000375 0e13
000376 ff11                      EASY_WORD_19: .db $0A, $0E, $0D, $03, $04, $0D, $12, $00, $13, $0E, $11, $FF // Kondensator
000377 151c
000378 1104
000379 1813
00037a 0406
00037b 120b
00037c ff04                      EASY_WORD_20: .db $1C, $15, $04, $11, $13, $18, $06, $04, $0B, $12, $04, $FF // vertygelse
00037d 0d04
00037e 0815
00037f ff12                      EASY_WORD_21: .db $04, $0D, $15, $08, $12, $FF // Envis
000380 1300
000381 0813
000382 1813
000383 ff03                      EASY_WORD_22: .db $00, $13, $13, $08, $13, $18, $03, $FF // Attityd
000384 0c08
000385 140c
000386 050d
000387 111c
000388 1512
000389 1100
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(25): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00038a 00ff                      EASY_WORD_23: .db $08, $0C, $0C, $14, $0D, $05, $1C, $11, $12, $15, $00, $11, $FF // Immunfrsvar
00038b 0805
00038c 0e0b
00038d 0e12
00038e ff05                      EASY_WORD_24: .db $05, $08, $0B, $0E, $12, $0E, $05, $FF // Filosof
00038f 0001
000390 0a12
000391 1104
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(27): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000392 00ff                      EASY_WORD_25: .db $01, $00, $12, $0A, $04, $11, $FF // Basker
000393 0401
000394 1103
000395 0600
000396 1100
000397 ff04                      EASY_WORD_26: .db $01, $04, $03, $11, $00, $06, $00, $11, $04, $FF // Bedragare
000398 1500
000399 1b0b
00039a 1206
00039b 000d
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(29): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00039c 00ff                      EASY_WORD_27: .db $00, $15, $0B, $1B, $06, $12, $0D, $00, $FF // Avlgsna
00039d 1512
00039e 0600
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(30): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00039f 00ff                      EASY_WORD_28: .db $12, $15, $00, $06, $FF // Svag
0003a0 0015
0003a1 0811
0003a2 1300
0003a3 0e08
0003a4 ff0d                      EASY_WORD_29: .db $15, $00, $11, $08, $00, $13, $08, $0E, $0D, $FF // Variation
0003a5 0d00
0003a6 0815
0003a7 0012
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(32): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003a8 00ff                      EASY_WORD_30: .db $00, $0D, $15, $08, $12, $00, $FF // anvisa
0003a9 0813
0003aa 0406
0003ab ff11                      EASY_WORD_31: .db $13, $08, $06, $04, $11, $FF // Tiger
                                 
0003ac 030f
0003ad 0315
0003ae 031a
0003af 0325
0003b0 032a
0003b1 032f
0003b2 0334
0003b3 0339
0003b4 033b
0003b5 033f
0003b6 0348
0003b7 034e                      EASY_ALL:	.dw EASY_WORD_0, EASY_WORD_1, EASY_WORD_2, EASY_WORD_3, EASY_WORD_4, EASY_WORD_5, EASY_WORD_6, EASY_WORD_7, EASY_WORD_8, EASY_WORD_9, EASY_WORD_10, EASY_WORD_11
0003b8 0352
0003b9 0356
0003ba 035a
0003bb 0360
0003bc 0364
0003bd 0369
0003be 036d
0003bf 0371
0003c0 0377
0003c1 037d
0003c2 0380                      			.dw EASY_WORD_12, EASY_WORD_13, EASY_WORD_14, EASY_WORD_15, EASY_WORD_16, EASY_WORD_17, EASY_WORD_18, EASY_WORD_19, EASY_WORD_20, EASY_WORD_21, EASY_WORD_22
0003c3 0384
0003c4 038b
0003c5 038f
0003c6 0393
0003c7 0398
0003c8 039d
0003c9 03a0
0003ca 03a5
0003cb 03a9                      			.dw EASY_WORD_23, EASY_WORD_24, EASY_WORD_25, EASY_WORD_26, EASY_WORD_27, EASY_WORD_28, EASY_WORD_29, EASY_WORD_30, EASY_WORD_31
                                 
0003cc 1318
0003cd 0f12
0003ce 0d1b
0003cf 080d
0003d0 060d
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(39): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003d1 00ff                      NORMAL_WORD_0: .db $18, $13, $12, $0F, $1B, $0D, $0D, $08, $0D, $06, $FF // Ytspnning
0003d2 1312
0003d3 0200
0003d4 ff0a                      NORMAL_WORD_1: .db $12, $13, $00, $02, $0A, $FF // Stack
0003d5 040f
0003d6 000a
0003d7 0411
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(41): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003d8 00ff                      NORMAL_WORD_2: .db $0F, $04, $0A, $00, $11, $04, $FF // Pekare
0003d9 1300
0003da 040c
0003db ff0b                      NORMAL_WORD_3: .db $00, $13, $0C, $04, $0B, $FF // Atmel
0003dc 000b
0003dd 0f0c
0003de ff00                      NORMAL_WORD_4: .db $0B, $00, $0C, $0F, $00, $FF // Lampa
0003df 1801
0003e0 0e17
0003e1 ff11                      NORMAL_WORD_5: .db $01, $18, $17, $0E, $11, $FF // Byxor
0003e2 0411
0003e3 0a18
0003e4 1500
0003e5 0a08
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(45): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003e6 00ff                      NORMAL_WORD_6: .db $11, $04, $18, $0A, $00, $15, $08, $0A, $FF // Reykavik
0003e7 0e0f
0003e8 1312
0003e9 1a0b
0003ea 0003
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(46): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003eb 00ff                      NORMAL_WORD_7: .db $0F, $0E, $12, $13, $0B, $1A, $03, $00, $FF // Postlda
0003ec 0411
0003ed 0a18
0003ee 0009
0003ef 0815
0003f0 ff0a                      NORMAL_WORD_8: .db $11, $04, $18, $0A, $09, $00, $15, $08, $0A, $FF // Reykjavik
0003f1 1c05
0003f2 1311
0003f3 0b00
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(48): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003f4 00ff                      NORMAL_WORD_9: .db $05, $1C, $11, $13, $00, $0B, $FF // Frtal
0003f5 0e0a
0003f6 140d
0003f7 060d
0003f8 0300
0003f9 0c1c
0003fa 1304
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0003fb 00ff                      NORMAL_WORD_10: .db $0A, $0E, $0D, $14, $0D, $06, $00, $03, $1C, $0C, $04, $13, $FF // Konungadmet
0003fc 040c
0003fd 0403
0003fe 0b0b
0003ff 0d1b
000400 0306
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(50): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000401 00ff                      NORMAL_WORD_11: .db $0C, $04, $03, $04, $0B, $0B, $1B, $0D, $06, $03, $FF // Medellngd
000402 1400
000403 0e13
000404 1106
000405 0500
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(51): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000406 00ff                      NORMAL_WORD_12: .db $00, $14, $13, $0E, $06, $11, $00, $05, $FF // Autograf
000407 140a
000408 120d
000409 000a
00040a ff0f                      NORMAL_WORD_13: .db $0A, $14, $0D, $12, $0A, $00, $0F, $FF // Kunskap
00040b 1812
00040c 120d
00040d 131b
00040e ff13                      NORMAL_WORD_14: .db $12, $18, $0D, $12, $1B, $13, $13, $FF // Synstt
00040f 1b11
000410 1313
000411 0815
000412 ff12                      NORMAL_WORD_15: .db $11, $1B, $13, $13, $15, $08, $12, $FF // Rttvis
000413 1a11
000414 0503
000415 1a11
000416 0006
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(55): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000417 00ff                      NORMAL_WORD_16: .db $11, $1A, $03, $05, $11, $1A, $06, $00, $FF // Rdfrga
000418 0e05
000419 0e0d
00041a 0e0b
00041b 0806
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(56): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00041c 00ff                      NORMAL_WORD_17: .db $05, $0E, $0D, $0E, $0B, $0E, $06, $08, $FF // Fonologi
00041d 1b11
00041e 1203
00041f 000b
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(57): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000420 00ff                      NORMAL_WORD_18: .db $11, $1B, $03, $12, $0B, $00, $FF // Rdsla
000421 0d0e
000422 031c
000423 0608
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000424 00ff                      NORMAL_WORD_19: .db $0E, $0D, $1C, $03, $08, $06, $FF // Ondig
000425 1500
000426 0815
000427 000a
000428 030d
000429 ff04                      NORMAL_WORD_20: .db $00, $15, $15, $08, $0A, $00, $0D, $03, $04, $FF // Avvikande
00042a 1812
00042b 0d0d
00042c 1104
00042d ff15                      NORMAL_WORD_21: .db $12, $18, $0D, $0D, $04, $11, $15, $FF // Synnerv
00042e 0b01
00042f 0618
000430 0012
000431 ff0c                      NORMAL_WORD_22: .db $01, $0B, $18, $06, $12, $00, $0C, $FF // Blygsam
000432 010e
000433 0b08
000434 0003
000435 ff03                      NORMAL_WORD_23: .db $0E, $01, $08, $0B, $03, $00, $03, $FF // Obildad
000436 0e0f
000437 1311
000438 0e08
000439 040d
00043a 0011
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(63): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00043b 00ff                      NORMAL_WORD_24: .db $0F, $0E, $11, $13, $08, $0E, $0D, $04, $11, $00, $FF // Portionera
00043c 0f14
00043d 0c0f
00043e 0d14
00043f 1113
000440 ff00                      NORMAL_WORD_25: .db $14, $0F, $0F, $0C, $14, $0D, $13, $11, $00, $FF // Uppmuntra
000441 0e0c
000442 0011
000443 080b
000444 0412
000445 0011
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(65): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000446 00ff                      NORMAL_WORD_26: .db $0C, $0E, $11, $00, $0B, $08, $12, $04, $11, $00, $FF // Moralisera
000447 0a0e
000448 0b14
000449 1100
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(66): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00044a 00ff                      NORMAL_WORD_27: .db $0E, $0A, $14, $0B, $00, $11, $FF // Okular
                                 
00044b 000e
00044c 130a
00044d 0012
00044e ff0c                      NORMAL_WORD_28: .db $0E, $00, $0A, $13, $12, $00, $0C, $FF // Oaktsam
00044f 1405
000450 0b0c
000451 0608
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(69): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000452 00ff                      NORMAL_WORD_29: .db $05, $14, $0C, $0B, $08, $06, $FF // Fumlig
000453 000c
000454 1214
000455 0b0e
000456 1404
000457 ff0c                      NORMAL_WORD_30: .db $0C, $00, $14, $12, $0E, $0B, $04, $14, $0C, $FF // Mausoleum
000458 1c05
000459 0711
00045a 0d00
00045b ff03                      NORMAL_WORD_31: .db $05, $1C, $11, $07, $00, $0D, $03, $FF // Frhand
                                 
00045c 03cc
00045d 03d2
00045e 03d5
00045f 03d9
000460 03dc
000461 03df
000462 03e2
000463 03e7
000464 03ec
000465 03f1
000466 03f5                      NORMAL_ALL:	.dw NORMAL_WORD_0, NORMAL_WORD_1, NORMAL_WORD_2, NORMAL_WORD_3, NORMAL_WORD_4, NORMAL_WORD_5, NORMAL_WORD_6, NORMAL_WORD_7, NORMAL_WORD_8, NORMAL_WORD_9, NORMAL_WORD_10
000467 03fc
000468 0402
000469 0407
00046a 040b
00046b 040f
00046c 0413
00046d 0418
00046e 041d
00046f 0421
000470 0425                      			.dw	NORMAL_WORD_11, NORMAL_WORD_12, NORMAL_WORD_13, NORMAL_WORD_14, NORMAL_WORD_15, NORMAL_WORD_16, NORMAL_WORD_17, NORMAL_WORD_18, NORMAL_WORD_19, NORMAL_WORD_20
000471 042a
000472 042e
000473 0432
000474 0436
000475 043c
000476 0441
000477 0447
000478 044b
000479 044f
00047a 0453
00047b 0458                      			.dw NORMAL_WORD_21, NORMAL_WORD_22, NORMAL_WORD_23, NORMAL_WORD_24, NORMAL_WORD_25, NORMAL_WORD_26, NORMAL_WORD_27, NORMAL_WORD_28, NORMAL_WORD_29, NORMAL_WORD_30, NORMAL_WORD_31
                                 
00047c 1718
00047d ff00                      DIFFICULT_WORD_0: .db $18, $17, $00, $FF // Yxa
00047e 0a14
00047f 0b14
000480 0b04
000481 ff04                      DIFFICULT_WORD_1: .db $14, $0A, $14, $0B, $04, $0B, $04, $FF // Ukulele
000482 1819
000483 0e06
000484 ff13                      DIFFICULT_WORD_2: .db $19, $18, $06, $0E, $13, $FF // Zygot
000485 1817
000486 0e0b
000487 0e05
000488 ff0d                      DIFFICULT_WORD_3: .db $17, $18, $0B, $0E, $05, $0E, $0D, $FF // Xylofon
000489 0018
00048a 1913
00048b ff18                      DIFFICULT_WORD_4: .db $18, $00, $13, $19, $18, $FF // Yatzy
00048c 0b1a
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00048d 00ff                      DIFFICULT_WORD_5: .db $1A, $0B, $FF // l
00048e 170e
00048f ff04                      DIFFICULT_WORD_6: .db $0E, $17, $04, $FF // Oxe
000490 1b07
000491 1312
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(84): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000492 00ff                      DIFFICULT_WORD_7: .db $07, $1B, $12, $13, $FF // Hst
000493 0013
000494 0817
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(85): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
000495 00ff                      DIFFICULT_WORD_8: .db $13, $00, $17, $08, $FF // Taxi
000496 180c
000497 0a12
000498 170e
000499 ff04                      DIFFICULT_WORD_9: .db $0C, $18, $12, $0A, $0E, $17, $04, $FF // Myskoxe
00049a 1b07
00049b 0017
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(87): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
00049c 00ff                      DIFFICULT_WORD_10: .db $07, $1B, $17, $00, $FF // Hxa
00049d 1812
00049e 1a0d
00049f ff0b                      DIFFICULT_WORD_11: .db $12, $18, $0D, $1A, $0B, $FF // Synl
0004a0 000a
0004a1 1312
0004a2 0d00
0004a3 0409
0004a4 1313
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(89): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004a5 00ff                      DIFFICULT_WORD_12: .db $0A, $00, $12, $13, $00, $0D, $09, $04, $13, $13, $FF // Kastanjett
0004a6 0813
0004a7 0b0b
0004a8 0013
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(90): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004a9 00ff                      DIFFICULT_WORD_13: .db $13, $08, $0B, $0B, $13, $00, $FF // Tillta
0004aa 0e01
0004ab 1206
0004ac 110f
0004ad 131c
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(91): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004ae 00ff                      DIFFICULT_WORD_14: .db $01, $0E, $06, $12, $0F, $11, $1C, $13, $FF // Bogsprt
0004af 1100
0004b0 000b
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(92): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004b1 00ff                      DIFFICULT_WORD_15: .db $00, $11, $0B, $00, $FF // Arla
0004b2 1a0c
0004b3 1a05
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(93): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004b4 00ff                      DIFFICULT_WORD_16: .db $0C, $1A, $05, $1A, $FF // Mf
0004b5 110a
0004b6 0b1b
0004b7 0903
0004b8 1114
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(94): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004b9 00ff                      DIFFICULT_WORD_17: .db $0A, $11, $1B, $0B, $03, $09, $14, $11, $FF // Krldjur
0004ba 0005
0004bb 0d14
0004bc ff00                      DIFFICULT_WORD_18: .db $05, $00, $14, $0D, $00, $FF // Fauna
0004bd 1012
0004be 0014
0004bf 0712
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(96): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004c0 00ff                      DIFFICULT_WORD_19: .db $12, $10, $14, $00, $12, $07, $FF // Squash
0004c1 0016
0004c2 1211
0004c3 0019
0004c4 0016
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(97): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004c5 00ff                      DIFFICULT_WORD_20: .db $16, $00, $11, $12, $19, $00, $16, $00, $FF // Warszawa
0004c6 0600
0004c7 ff00                      DIFFICULT_WORD_21: .db $00, $06, $00, $FF // Aga
0004c8 1a0f
0004c9 040a
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(99): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004ca 00ff                      DIFFICULT_WORD_22: .db $0F, $1A, $0A, $04, $FF // Pke
0004cb 110f
0004cc 1208
0004cd 000f
0004ce 0b0b
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(100): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004cf 00ff                      DIFFICULT_WORD_23: .db $0F, $11, $08, $12, $0F, $00, $0B, $0B, $FF // Prispall
0004d0 0212
0004d1 0007
0004d2 0b01
0004d3 0d0e
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(101): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004d4 00ff                      DIFFICULT_WORD_24: .db $12, $02, $07, $00, $01, $0B, $0E, $0D, $FF // Schablon
0004d5 0e07
0004d6 1111
0004d7 0108
0004d8 0b04
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(102): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004d9 00ff                      DIFFICULT_WORD_25: .db $07, $0E, $11, $11, $08, $01, $04, $0B, $FF // Horribel
0004da 0e06
0004db 0611
0004dc 0d0e
0004dd 0e19
0004de 000b
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(103): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004df 00ff                      DIFFICULT_WORD_26: .db $06, $0E, $11, $06, $0E, $0D, $19, $0E, $0B, $00, $FF // Gorgonzola
0004e0 0e05
0004e1 030d
0004e2 0414
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(104): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004e3 00ff                      DIFFICULT_WORD_27: .db $05, $0E, $0D, $03, $14, $04, $FF // Fondue
0004e4 140f
0004e5 0811
0004e6 0013
0004e7 ff0d                      DIFFICULT_WORD_28: .db $0F, $14, $11, $08, $13, $00, $0D, $FF // Puritan
0004e8 1403
0004e9 0801
0004ea 1104
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\main.asm(13): 'C:\Users\Jensg\Documents\Atmel Studio\7.0\TSIU51\TSIU51-2\TSIU51-2\words.inc' included form here
0004eb 00ff                      DIFFICULT_WORD_29: .db $03, $14, $01, $08, $04, $11, $FF // Dubier
0004ec 0b01
0004ed 130e
0004ee ff13                      DIFFICULT_WORD_30: .db $01, $0B, $0E, $13, $13, $FF // Blott
0004ef 080d
0004f0 0212
0004f1 0007
0004f2 ff03                      DIFFICULT_WORD_31: .db $0D, $08, $12, $02, $07, $00, $03, $FF // Nischad
                                 
0004f3 047c
0004f4 047e
0004f5 0482
0004f6 0485
0004f7 0489
0004f8 048c
0004f9 048e
0004fa 0490
0004fb 0493
0004fc 0496
0004fd 049a
0004fe 049d                      DIFFICULT_ALL:	.dw DIFFICULT_WORD_0, DIFFICULT_WORD_1, DIFFICULT_WORD_2, DIFFICULT_WORD_3, DIFFICULT_WORD_4, DIFFICULT_WORD_5, DIFFICULT_WORD_6, DIFFICULT_WORD_7, DIFFICULT_WORD_8, DIFFICULT_WORD_9, DIFFICULT_WORD_10, DIFFICULT_WORD_11
0004ff 04a0
000500 04a6
000501 04aa
000502 04af
000503 04b2
000504 04b5
000505 04ba
000506 04bd
000507 04c1
000508 04c6
000509 04c8
00050a 04cb                      				.dw DIFFICULT_WORD_12, DIFFICULT_WORD_13, DIFFICULT_WORD_14, DIFFICULT_WORD_15, DIFFICULT_WORD_16, DIFFICULT_WORD_17, DIFFICULT_WORD_18, DIFFICULT_WORD_19, DIFFICULT_WORD_20, DIFFICULT_WORD_21, DIFFICULT_WORD_22, DIFFICULT_WORD_23
00050b 04d0
00050c 04d5
00050d 04da
00050e 04e0
00050f 04e4
000510 04e8
000511 04ec
000512 04ef                      				.dw DIFFICULT_WORD_24, DIFFICULT_WORD_25, DIFFICULT_WORD_26, DIFFICULT_WORD_27, DIFFICULT_WORD_28, DIFFICULT_WORD_29, DIFFICULT_WORD_30, DIFFICULT_WORD_31
                                 
                                 
000513 03ac
000514 045c
000515 04f3                      	.dseg
000060                           	WRONG_GUESS_INDEX: .byte 1
000061                           	CURRENT_LETTER_INDEX: .byte 1
000062                           	CURRENT_WORD_LENGTH: .byte 1
000063                           	CURRENT_WORD_INDEX: .byte 1
000064                           	WORD_TABLE_INDEX: .byte 1
000065                           	RANDOM_SEED: .byte 1
000066                           	RIGHT_GUESS_INDEX: .byte 1
000067                           	OUTCOME_VALUE: .byte 1
                                 	.cseg
                                 	.equ	MAX_GUESSES = $0B
                                 
                                 INIT:
                                 		
000516 e004                      			ldi		r16, HIGH(RAMEND)
000517 bf0e                      			out		SPH, r16
000518 e50f                      			ldi		r16, LOW(RAMEND)
000519 bf0d                      			out		SPL, r16
00051a ef0f                      			ldi		r16, $FF
00051b bb0a                      			out		DDRA, r16
00051c e800                      			ldi		r16, $80
00051d bb04                      			out		DDRC, r16
00051e e408                      			ldi		r16, $48
00051f bb07                      			out		DDRB, r16
                                 
000520 e000                      			ldi		r16, $00
000521 9300 0060                 			sts		WRONG_GUESS_INDEX, r16
000523 9300 0061                 			sts		CURRENT_LETTER_INDEX, r16
000525 9300 0063                 			sts		CURRENT_WORD_INDEX, r16
000527 9300 0066                 			sts		RIGHT_GUESS_INDEX, r16
000529 9300 0067                 			sts		OUTCOME_VALUE,r16
                                 			//INIT fr SPI.
                                 			; Enable SPI
00052b e400                      			ldi		r16,(1<<SPE)|(0<<MSTR)
00052c b90d                      			out		SPCR,r16
                                 						
                                 
                                 START:		
00052d 98c3                      			cbi		PORTB,3	
00052e d034                      			rcall	SPI_RECIEVE
                                 
00052f 9310 0064                 			sts		WORD_TABLE_INDEX, r17
000531 9100 0065                 			lds		r16,RANDOM_SEED
000533 9300 0063                 			sts		CURRENT_WORD_INDEX,r16
000535 940e 057b                 			call	SETUP_GAME ; STTER WORD LENGTH MED
                                 
000537 98c3                      			cbi		PORTB,3
000538 d02a                      			rcall	SPI_RECIEVE 
                                 
                                 GAME_LOOP:
000539 e010                      			ldi		r17,$00
00053a 98c3                      			cbi		PORTB,3			
00053b d027                      			rcall	SPI_RECIEVE		
                                 				
00053c d063                      			rcall	GUESS_LETTER
00053d d00d                      			rcall	OUTCOME
                                 		
00053e d024                      			rcall	SPI_RECIEVE
00053f cff9                      			rjmp	GAME_LOOP	
                                 		
                                 
                                 
                                 END:
000540 940c 0540                 			jmp	end
                                 
                                 
                                 RANDOM:
000542 930f                      			push	r16
000543 9100 0065                 			lds		r16,RANDOM_SEED
000545 9503                      			inc		r16
000546 710f                      			andi	r16, $1F
000547 9300 0065                 			sts		RANDOM_SEED,r16
000549 910f                      			pop		r16
00054a 9508                      			ret
                                 OUTCOME:
00054b 930f                      			push	r16
00054c 931f                      			push	r17
00054d e00b                      			ldi		r16, MAX_GUESSES
00054e 9110 0060                 			lds		r17,WRONG_GUESS_INDEX
000550 1701                      			cp		r16,r17
000551 f429                      			brne	NOT_WRONG
000552 d04d                      			rcall	GUESS_LETTER
000553 e008                      			ldi		r16,$08
000554 9300 0067                 			sts		OUTCOME_VALUE,r16
000556 c009                      			rjmp	OUTCOME_EXIT
                                 NOT_WRONG:
000557 9100 0062                 			lds		r16,CURRENT_WORD_LENGTH
000559 9110 0066                 			lds		r17,RIGHT_GUESS_INDEX
00055b 1701                      			cp		r16,r17
00055c f419                      			brne	OUTCOME_EXIT
00055d e004                      			ldi		r16,$04
00055e 9300 0067                 			sts		OUTCOME_VALUE,r16
                                 OUTCOME_EXIT:
000560 911f                      			pop		r17
000561 910f                      			pop		r16
000562 9508                      			ret
                                 			
                                 SPI_RECIEVE:
000563 dfde                      			rcall		RANDOM
000564 9ac3                      			sbi			PORTB,3
000565 9110 0067                 			lds			r17,OUTCOME_VALUE
000567 b91f                      			out			SPDR, r17
                                 			; Wait for reception compete
000568 9b77                      			sbis		SPSR,SPIF
000569 cff9                      			rjmp		SPI_RECIEVE
                                 			; Read recieve data and return
00056a b11f                      			in			r17,SPDR
00056b 98c3                      			cbi			PORTB,3			
00056c e000                      			ldi			r16, $00
00056d 9300 0067                 			sts			OUTCOME_VALUE, r16
00056f 9508                      			ret
                                 
                                 
                                 GET_CURRENT_WORD:
000570 930f                      			push	r16
000571 e0fa                      			ldi		ZH, HIGH(ALL_WORDS*2)
000572 e2e6                      			ldi		ZL, LOW(ALL_WORDS*2)
000573 9100 0064                 			lds		r16,WORD_TABLE_INDEX
000575 dd41                      			rcall	JUMP_TABLE
000576 9100 0063                 			lds		r16, CURRENT_WORD_INDEX
000578 dd3e                      			rcall	JUMP_TABLE
000579 910f                      			pop		r16
00057a 9508                      			ret
                                 
                                 
                                 SETUP_GAME:
00057b 93ff                      			push	ZH
00057c 93ef                      			push	ZL
00057d 930f                      			push	r16
00057e 932f                      			push	r18
00057f 2722                      			clr		r18
000580 e0f5                      			ldi		ZH, HIGH(LETTERS_SETUP_START_POS*2)
000581 e2ec                      			ldi		ZL, LOW(LETTERS_SETUP_START_POS*2)
000582 dd43                      			rcall	DRAW_FUNC
000583 dfec                      			rcall	GET_CURRENT_WORD
                                 SETUP_GAME_LOOP:
000584 9105                      			lpm		r16, Z+
000585 3f0f                      			cpi		r16, $FF
000586 f049                      			breq	SETUP_GAME_LOOP_DONE
000587 93ff                      			push	ZH
000588 93ef                      			push	ZL
000589 e0f5                      			ldi		ZH, HIGH(LETTER_SUB*2)
00058a e3e8                      			ldi		ZL, LOW(LETTER_SUB*2)
00058b dd3a                      			rcall	DRAW_FUNC
00058c 91ef                      			pop		ZL
00058d 91ff                      			pop		ZH
00058e 9523                      			inc		r18 ; COUNT WORD LENGTH
00058f cff4                      			rjmp	SETUP_GAME_LOOP
                                 SETUP_GAME_LOOP_DONE:					
000590 dfdf                      			rcall	GET_CURRENT_WORD ; SET WORD LENGTH
000591 9320 0062                 			sts		CURRENT_WORD_LENGTH, r18
000593 2f02                      			mov		r16, r18
000594 e0f5                      			ldi		ZH, HIGH(LETTER_SUB_BACK*2)
000595 e3ee                      			ldi		ZL, LOW(LETTER_SUB_BACK*2)
000596 d04f                      			rcall	GO_BACK_FUNCTION		
000597 e001                      			ldi		r16, $01
000598 e0f5                      			ldi		ZH, HIGH(LETTERS_SETUP_BACK_HOME*2)
000599 e3e2                      			ldi		ZL, LOW(LETTERS_SETUP_BACK_HOME*2)
00059a d04b                      			rcall	GO_BACK_FUNCTION
00059b 912f                      			pop		r18
00059c 910f                      			pop		r16
00059d 91ef                      			pop		ZL
00059e 91ff                      			pop		ZH
00059f 9508                      			ret
                                 
                                 
                                 //R17 is what letter to guess
                                 GUESS_LETTER:
0005a0 932f                      			push	r18
0005a1 711f                      			andi	r17, $1F //fr att fixa en bugg
0005a2 9310 0061                 			sts		CURRENT_LETTER_INDEX, r17
0005a4 2722                      			clr		r18
0005a5 93ff                      			push	ZH
0005a6 93ef                      			push	ZL
0005a7 e002                      			ldi		r16,$02
0005a8 9300 0067                 			sts		OUTCOME_VALUE,r16
0005aa e0f5                      			ldi		ZH, HIGH(LETTERS_START_POS*2)
0005ab e4e2                      			ldi		ZL, LOW(LETTERS_START_POS*2)
0005ac dd19                      			rcall	DRAW_FUNC
0005ad dfc2                      			rcall	GET_CURRENT_WORD
                                 GUESS_LETTER_LOOP:
0005ae 9105                      			lpm		r16, Z+
0005af 3f0f                      			cpi		r16, $FF
0005b0 f0f1                      			breq	GUESS_LETTER_LOOP_DONE
0005b1 93ff                      			push	ZH
0005b2 93ef                      			push	ZL		
                                 				
0005b3 9140 0060                 			lds		r20, WRONG_GUESS_INDEX
0005b5 304b                      			cpi		r20, MAX_GUESSES
0005b6 f419                      			brne	CHECK
0005b7 9300 0061                 			sts		CURRENT_LETTER_INDEX, r16
0005b9 c002                      			rjmp	DONT_CHECK
                                 CHECK:		
0005ba 1701                      			cp		r16, r17
0005bb f469                      			brne	NO_MATCH
                                 DONT_CHECK:
0005bc d055                      			rcall	DRAW_LETTER
0005bd ef2f                      			ldi		r18, $FF
0005be 9100 0066                 			lds		r16,RIGHT_GUESS_INDEX
0005c0 9503                      			inc		r16
0005c1 9300 0066                 			sts		RIGHT_GUESS_INDEX,r16
0005c3 e001                      			ldi		r16,$01
0005c4 9300 0067                 			sts		OUTCOME_VALUE,r16
0005c6 e0f5                      			ldi		ZH, HIGH(LETTERS_MOVE_RIGHT_LITTLE*2)
0005c7 e5e2                      			ldi		ZL, LOW(LETTERS_MOVE_RIGHT_LITTLE*2)
0005c8 c002                      			rjmp	GUESS_CONTINUE_LOOP
                                 NO_MATCH:
0005c9 e0f5                      			ldi		ZH, HIGH(LETTERS_MOVE_RIGHT*2)
0005ca e4ee                      			ldi		ZL, LOW(LETTERS_MOVE_RIGHT*2)			
                                 GUESS_CONTINUE_LOOP:
0005cb dcfa                      			rcall	DRAW_FUNC
0005cc 91ef                      			pop		ZL
0005cd 91ff                      			pop		ZH
0005ce cfdf                      			rjmp	GUESS_LETTER_LOOP
                                 GUESS_LETTER_LOOP_DONE:
0005cf dfa0                      			rcall	GET_CURRENT_WORD
                                 			
0005d0 9100 0062                 			lds		r16, CURRENT_WORD_LENGTH
0005d2 e0f5                      			ldi		ZH, HIGH(LETTERS_MOVE_LEFT*2)
0005d3 e5e6                      			ldi		ZL, LOW(LETTERS_MOVE_LEFT*2)
0005d4 d011                      			rcall	GO_BACK_FUNCTION			
0005d5 e001                      			ldi		r16, 1
0005d6 e0f5                      			ldi		ZH, HIGH(LETTERS_BACK_HOME*2)
0005d7 e4e8                      			ldi		ZL, LOW(LETTERS_BACK_HOME*2)
0005d8 dced                      			rcall	DRAW_FUNC
0005d9 3f2f                      			cpi		r18, $FF
0005da f039                      			breq	GUESS_EXIT
0005db e0f5                      			ldi		ZH, HIGH(GRAPHICS_ALL*2)
0005dc e1e4                      			ldi		ZL, LOW(GRAPHICS_ALL*2)
0005dd 9100 0060                 			lds		r16, WRONG_GUESS_INDEX
0005df dcd7                      			rcall	JUMP_TABLE
0005e0 dce5                      			rcall	DRAW_FUNC
0005e1 d012                      			rcall	WRITE_WRONG_LETTER
                                 GUESS_EXIT:
0005e2 91ef                      			pop		ZL
0005e3 91ff                      			pop		ZH
0005e4 912f                      			pop		r18
0005e5 9508                      			ret
                                 
                                 
                                 
                                 
                                 
                                 ;r16 fr hur mnga i loopen
                                 GO_BACK_FUNCTION:
0005e6 3000                      			cpi		r16, $00
0005e7 f059                      			breq	GO_BACK_FUNCTION_EXIT
0005e8 931f                      			push	r17
0005e9 932f                      			push	r18
0005ea 2f1f                      			mov		r17, ZH
0005eb 2f2e                      			mov		r18, ZL
                                 GO_BACK_FUNCTION_LOOP:
0005ec 2ff1                      			mov		ZH, r17
0005ed 2fe2                      			mov		ZL, r18
0005ee dcd7                      			rcall	DRAW_FUNC
0005ef 950a                      			dec		r16
0005f0 f7d9                      			brne	GO_BACK_FUNCTION_LOOP
0005f1 912f                      			pop		r18
0005f2 911f                      			pop		r17
                                 GO_BACK_FUNCTION_EXIT:
0005f3 9508                      			ret
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 WRITE_WRONG_LETTER:
0005f4 93ff                      			push	ZH
0005f5 93ef                      			push	ZL
0005f6 e0f5                      			ldi		ZH, HIGH(WRONG_LETTERS_START_POS*2)
0005f7 e5ea                      			ldi		ZL, LOW(WRONG_LETTERS_START_POS*2)
0005f8 dccd                      			rcall	DRAW_FUNC			
                                 		
0005f9 e0f5                      			ldi		ZH, HIGH(LETTERS_MOVE_RIGHT*2)
0005fa e4ee                      			ldi		ZL, LOW(LETTERS_MOVE_RIGHT*2)
0005fb 9100 0060                 			lds		r16, WRONG_GUESS_INDEX
0005fd dfe8                      			rcall	GO_BACK_FUNCTION
                                 
                                 			//lds		r16, CURRENT_LETTER_INDEX
0005fe d013                      			rcall	DRAW_LETTER
                                 			
0005ff e0f5                      			ldi		ZH, HIGH(WRONG_LETTERS_MOVE_LITTLE_LEFT*2)
000600 e6ea                      			ldi		ZL, LOW(WRONG_LETTERS_MOVE_LITTLE_LEFT*2)
000601 dcc4                      			rcall	DRAW_FUNC
                                 			
000602 9100 0060                 			lds		r16, WRONG_GUESS_INDEX
000604 e0f5                      			ldi		ZH, HIGH(WRONG_LETTERS_MOVE_LEFT*2)
000605 e6e6                      			ldi		ZL, LOW(WRONG_LETTERS_MOVE_LEFT*2)
000606 dfdf                      			rcall	GO_BACK_FUNCTION
                                 			
000607 e0f5                      			ldi		ZH, HIGH(WRONG_LETTERS_BACK_HOME*2)
000608 e5ee                      			ldi		ZL, LOW(WRONG_LETTERS_BACK_HOME*2)
000609 dcbc                      			rcall	DRAW_FUNC
                                 
00060a 9100 0060                 			lds		r16, WRONG_GUESS_INDEX
00060c 9503                      			inc		r16
00060d 9300 0060                 			sts		WRONG_GUESS_INDEX, r16
                                 
00060f 91ef                      			pop		ZL
000610 91ff                      			pop		ZH
000611 9508                      			ret
                                 
                                 
                                 DRAW_LETTER:
000612 93ff                      			push	ZH
000613 93ef                      			push	ZL
000614 930f                      			push	r16
                                 
000615 e0f3                      			ldi		ZH, HIGH(ALPHA_ALL*2)
000616 e1e0                      			ldi		ZL, LOW(ALPHA_ALL*2)
000617 9100 0061                 			lds		r16, CURRENT_LETTER_INDEX
000619 dc9d                      			rcall	JUMP_TABLE
00061a dcab                      			rcall	DRAW_FUNC
00061b 910f                      			pop		r16
00061c 91ff                      			pop		ZH
00061d 91ef                      			pop		ZL	
00061e 9508                      			ret
                                 
                                 
                                 
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :   0 z  :   7 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  89 r17:  28 r18:  19 r19:   4 r20:   2 
r21:   0 r22:   0 r23:   0 r24:   8 r25:   8 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  40 r31:  38 
Registers used: 10 out of 35 (28.6%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   2 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   0 break :   0 breq  :   5 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   2 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :   6 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :   4 jmp   :   2 
ld    :   0 ldd   :   0 ldi   :  58 lds   :  16 lpm   :   9 lsl   :   3 
lsr   :   0 mov   :   9 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :   8 pop   :  35 
push  :  35 rcall :  41 ret   :  16 reti  :   0 rjmp  :  10 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   1 sbis  :   2 
sbiw  :   2 sbr   :   0 sbrc  :   1 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  18 
sub   :   0 subi  :   3 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c3e    710   2424   3134   16384  19.1%
[.dseg] 0x000060 0x000068      0      8      8    1024   0.8%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 104 warnings
