Lorena Anghel , Michael Nicolaidis, Cost reduction and evaluation of temporary  faults detecting technique, Proceedings of the conference on Design, automation and test in Europe, p.591-598, March 27-30, 2000, Paris, France[doi>10.1145/343647.343863]
G.-H. Asadi , V. S. Mehdi , B. Tahoori , D. Kaeli, Balancing Performance and Reliability in the Memory Hierarchy, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.269-279, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430581]
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
}}Baze, M. P., Buchner, S. P., and McMorrow, D. 2000. A digital CMOS design technique for SEU hardening. IEEE Trans. Nucl. Sci. 47, 6, 2603--2608.
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
G. Chen , M. Kandemir , M. J. Irwin , G. Memik, Compiler-directed selective data protection against soft errors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121000]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Jiri Gaisler, Evaluation of a 32-bit Microprocessor with Built-In Concurrent Error-Detection, Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS '97), p.42, June 25-27, 1997
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
}}Hazucha, P. and Svensson, C. 2000. Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. 47, 6, 2586--2594.
}}Hewlett Packard. HP iPAQ h4000 Series â€” System Specifications. Hewlett Packard.
Jie S. Hu , Feihui Li , Vijay Degalahal , Mahmut Kandemir , N. Vijaykrishnan , Mary J. Irwin, Compiler-Directed Instruction Duplication for Soft Error Detection, Proceedings of the conference on Design, Automation and Test in Europe, p.1056-1057, March 07-11, 2005[doi>10.1109/DATE.2005.98]
}}ITRS. 2005. International Technology Roadmap for Semiconductors 2005 Executive Summary. http://www.itrs.net/Links/2005ITRS/ExecSum2005.pdf.
Soontae Kim, Area-efficient error protection for caches, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
}}Krishnamohan, S. and Mahapatra, N. R. 2004. An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits. In Proceedings of the IEEE International SOC Conference (SOCC). 227--230.
}}Krueger, D., Francom, E., and Langsdorf, J. 2008. Circuit design for voltage scaling and SER immunity on a quad-core Itanium processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 94--95.
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Mitigating soft error failures for multimedia applications by selective data protection, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176810]
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Partially protected caches to reduce failures due to soft errors in multimedia applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1343-1347, September 2009[doi>10.1109/TVLSI.2008.2002427]
Jin-Fu Li , Yu-Jane Huang, An Error Detection and Correction Scheme for RAMs with Partial-Write Function, Proceedings of the 2005 IEEE International Workshop on Memory Technology, Design, and Testing, p.115-120, August 03-05, 2005[doi>10.1109/MTDT.2005.16]
Lin Li , Vijay Degalahal , N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin, Soft error and energy consumption interactions: a data cache perspective, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013273]
}}Liden, P., Dahlgren, P., Johansson, R., and Karlsson, J. 1994. On latching probability of particle induced transients in combinational networks. In Proceedings of the IEEE International Symposium on Fault-Tolerant Computing (FTCS).
Dominic Lucchetti , Steven K. Reinhardt , Peter M. Chen, ExtraVirt: detecting and recovering from transient processor faults, Proceedings of the twentieth ACM symposium on Operating systems principles, October 23-26, 2005, Brighton, United Kingdom[doi>10.1145/1095810.1118621]
}}Mastipuram, R. and Wee, E. C. 2004. Soft Errors' Impact on System Reliability. http://www.edn.com/article/CA454636.
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Kartik Mohanram , Nur A. Touba, Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.433, November 03-05, 2003
}}Mohr, K. and Clark, L. 2006. Delay and area efficient first-level cache soft error detection and correction. In Proceedings of the IEEE International Conference on Computer Design (ICCD).
Shubhendu S. Mukherjee , Joel Emer , Tryggve Fossum , Steven K. Reinhardt, Cache Scrubbing in Microprocessors: Myth or Necessity?, Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'04), p.37-42, March 03-05, 2004
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
}}Musseau, O. 1996. Single-event effects in SOI technologies and devices. IEEE Trans. Nucl. Sci. 43, 2, 603--613.
Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
Andre K. Nieuwland , Samir Jasarevic , Goran Jerin, Combinational Logic Soft Error Analysis and Protection, Proceedings of the 12th IEEE International  Symposium on On-Line Testing, p.99-104, July 10-12, 2006[doi>10.1109/IOLTS.2006.17]
}}Phelan, R. 2003. Addressing soft errors in ARM core-based designs. Tech. rep., ARM.
Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Nhon Quach, High Availability and Reliability in the Itanium Processor, IEEE Micro, v.20 n.5, p.61-69, September 2000[doi>10.1109/40.877951]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August , Shubhendu S. Mukherjee, Design and Evaluation of Hybrid Fault-Detection Systems, Proceedings of the 32nd annual international symposium on Computer Architecture, p.148-159, June 04-08, 2005[doi>10.1109/ISCA.2005.21]
}}Roche, P., Gasiot, G., Forbes, K., Oapos, Sullivan, V., and Ferlet, V. 2003. Comparisons of soft error rate for SRAMs in commercial SOI and bulk below the 130-nm technology node. IEEE Trans. Nucl. Sci. 50, 6.
}}Shivakumar, P. and Jouppi, N. 2001. CACTI 3.0: An integrated cache timing, power, and area model. Tech. rep. 2001/2, WRL.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
}}Stackhouse, B., Cherkauer, B., Gowan, M., Gronowski, P., and Lyles, C. 2008. A 65 nm 2-billion-transistor quad-core Itanium processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 92--93, 598.
Makoto Sugihara, SEU Vulnerability of Multiprocessor Systems and Task Scheduling for Heterogeneous Multiprocessor Systems, Proceedings of the 9th international symposium on Quality Electronic Design, p.757-762, March 17-19, 2008
Makoto Sugihara , Tohru Ishihara , Kazuaki Murakami, Task scheduling for reliable cache architectures of multiprocessor systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
}}Synopsys Inc. 2001. Design Compiler Reference Manual. Synopsys Inc., Mountain View, CA.
}}Wang, S., Hu, J., and Ziavras, S. G. 2006. On the characterization of data cache vulnerability in high-performance embedded microprocessors. In Proceedings of the IEEE International Conference on Embedded Computer Systems, Architecture, Modeling, and Simulation (SAMOS). 14--20.
}}Wrobel, F., Palau, J. M., Calvet, M. C., Bersillon, O., and Duarte, H. 2001. Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: Scaling effects on SEU and MBU cross sections. IEEE Trans. Nucl. Sci. 48, 6, 1946--1952.
Wei Zhang, Computing Cache Vulnerability to Transient Errors and Its Implication, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.427-435, October 03-05, 2005[doi>10.1109/DFTVS.2005.23]
Wei Zhang, Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability, IEEE Transactions on Computers, v.54 n.12, p.1547-1555, December 2005[doi>10.1109/TC.2005.202]
}}Zhang, W., Gurumurthi, S., Kandemir, M., and Sivasubramaniam, A. 2003. ICR: In-cache replication for enhancing data cache reliability. In Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).
Y. Zorian , V. A. Vardanian , K. Aleksanyan , K. Amirkhanyan, Impact of Soft Error Challenge on SoC Design, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.63-68, July 06-08, 2005[doi>10.1109/IOLTS.2005.36]
