Running: E:\CPUISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o E:/CPU Project/CPU_add_Interrupt_and_Exception/test_isim_beh.exe -prj E:/CPU Project/CPU_add_Interrupt_and_Exception/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CPU Project/CPU_add_Interrupt_and_Exception/mips.v" into library work
WARNING:HDLCompiler:568 - "Reg_PC.v" Line 37: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "Reg_PC.v" Line 41: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "EXT.v" Line 32: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "DataMemory.v" Line 94: Constant value is truncated to fit in <24> bits.
WARNING:HDLCompiler:568 - "DataMemory.v" Line 107: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:751 - "Level_Memory.v" Line 44: Redeclaration of ansi port WriteData is not allowed
WARNING:HDLCompiler:751 - "cpu.v" Line 43: Redeclaration of ansi port Instruction_M is not allowed
WARNING:HDLCompiler:751 - "cpu.v" Line 45: Redeclaration of ansi port MemAddr_M is not allowed
WARNING:HDLCompiler:751 - "cpu.v" Line 59: Redeclaration of ansi port IRQ_E_and_M is not allowed
Analyzing Verilog file "E:/CPU Project/CPU_add_Interrupt_and_Exception/test.v" into library work
Analyzing Verilog file "E:/CPUISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CP0
Compiling module Reg_PC
Compiling module InstructionMemory
Compiling module IFU
Compiling module Reg_IF_to_D
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module Level_Decode
Compiling module Reg_D_to_E
Compiling module ALU
Compiling module mult_and_div
Compiling module Level_Execute
Compiling module Reg_E_to_M
Compiling module DataMemory
Compiling module Level_Memory
Compiling module Reg_M_to_W
Compiling module Level_WriteBack
Compiling module Hizzard
Compiling module cpu
Compiling module bridge
Compiling module timer1
Compiling module timer2
Compiling module mips
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable E:/CPU Project/CPU_add_Interrupt_and_Exception/test_isim_beh.exe
Fuse Memory Usage: 31376 KB
Fuse CPU Usage: 937 ms
