INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Mux_8_to_1_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/ROM_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_12
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/new/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Semester 2/Computer Organization and Digital Design/Labs/Lab 9/Nanoprocessor1/Nanoprocessor1.srcs/sim_1/new/Nanoprocessor_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_Sim
