INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vl_rfs.v" into library dist_mem_gen_v8_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/实验/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
