Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:07:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30/post_place_timing_summary.rpt
| Design       : signed_div_30
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.881     -736.439                    497                 2075        0.075        0.000                      0                 2075        4.230        0.000                       0                  2171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.881     -736.439                    497                 2075        0.075        0.000                      0                 2075        4.230        0.000                       0                  2171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          497  Failing Endpoints,  Worst Slack       -1.881ns,  Total Violation     -736.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 div_replace/div_temp/denom16_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_replace/div_temp/numer_temp_7_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 8.039ns (67.885%)  route 3.803ns (32.115%))
  Logic Levels:           61  (CARRY4=54 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2170, unset)         0.704     0.704    div_replace/div_temp/clock
    SLICE_X63Y47         FDRE                                         r  div_replace/div_temp/denom16_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  div_replace/div_temp/denom16_reg[1]_replica/Q
                         net (fo=2, estimated)        0.596     1.641    div_replace/div_temp/denom16[1]_repN
    SLICE_X63Y48         LUT4 (Prop_lut4_I0_O)        0.097     1.738 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_95/O
                         net (fo=1, routed)           0.000     1.738    div_replace/div_temp/quo17_q_reg[11]_srl2_i_95_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.133 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_79/CO[3]
                         net (fo=1, estimated)        0.000     2.133    div_replace/div_temp/quo17_q_reg[11]_srl2_i_79_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.222 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_70/CO[3]
                         net (fo=1, estimated)        0.000     2.222    div_replace/div_temp/quo17_q_reg[11]_srl2_i_70_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.311 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_61/CO[3]
                         net (fo=1, estimated)        0.000     2.311    div_replace/div_temp/quo17_q_reg[11]_srl2_i_61_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.400 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_52/CO[3]
                         net (fo=1, estimated)        0.000     2.400    div_replace/div_temp/quo17_q_reg[11]_srl2_i_52_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.489 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_43/CO[3]
                         net (fo=1, estimated)        0.000     2.489    div_replace/div_temp/quo17_q_reg[11]_srl2_i_43_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.578 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     2.578    div_replace/div_temp/quo17_q_reg[11]_srl2_i_34_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.667 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_25/CO[3]
                         net (fo=1, estimated)        0.000     2.667    div_replace/div_temp/quo17_q_reg[11]_srl2_i_25_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_16/CO[3]
                         net (fo=1, estimated)        0.000     2.756    div_replace/div_temp/quo17_q_reg[11]_srl2_i_16_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_7/CO[3]
                         net (fo=1, estimated)        0.000     2.845    div_replace/div_temp/quo17_q_reg[11]_srl2_i_7_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.934 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.934    div_replace/div_temp/quo17_q_reg[11]_srl2_i_2_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.054 r  div_replace/div_temp/quo17_q_reg[11]_srl2_i_1/CO[1]
                         net (fo=549, estimated)      0.601     3.655    div_replace/div_temp/quo16_d[11]
    SLICE_X64Y53         LUT3 (Prop_lut3_I1_O)        0.257     3.912 r  div_replace/div_temp/numer_temp_7_q[14]_i_3/O
                         net (fo=5, estimated)        0.256     4.168    div_replace/div_temp/numer_temp_7_q[14]_i_3_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.247     4.415 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_91/O
                         net (fo=1, estimated)        0.230     4.645    div_replace/div_temp/quo17_q_reg[10]_srl2_i_91_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298     4.943 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_81/CO[3]
                         net (fo=1, estimated)        0.000     4.943    div_replace/div_temp/quo17_q_reg[10]_srl2_i_81_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.035 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_72/CO[3]
                         net (fo=1, estimated)        0.000     5.035    div_replace/div_temp/quo17_q_reg[10]_srl2_i_72_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.127 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_63/CO[3]
                         net (fo=1, estimated)        0.000     5.127    div_replace/div_temp/quo17_q_reg[10]_srl2_i_63_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.219 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_54/CO[3]
                         net (fo=1, estimated)        0.000     5.219    div_replace/div_temp/quo17_q_reg[10]_srl2_i_54_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.311 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_45/CO[3]
                         net (fo=1, estimated)        0.000     5.311    div_replace/div_temp/quo17_q_reg[10]_srl2_i_45_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.403 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_36/CO[3]
                         net (fo=1, estimated)        0.000     5.403    div_replace/div_temp/quo17_q_reg[10]_srl2_i_36_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.495 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_27/CO[3]
                         net (fo=1, estimated)        0.000     5.495    div_replace/div_temp/quo17_q_reg[10]_srl2_i_27_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.587 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_18/CO[3]
                         net (fo=1, estimated)        0.000     5.587    div_replace/div_temp/quo17_q_reg[10]_srl2_i_18_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.679 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_9/CO[3]
                         net (fo=1, estimated)        0.000     5.679    div_replace/div_temp/quo17_q_reg[10]_srl2_i_9_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.771 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     5.771    div_replace/div_temp/quo17_q_reg[10]_srl2_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.945 r  div_replace/div_temp/quo17_q_reg[10]_srl2_i_1/CO[2]
                         net (fo=345, estimated)      0.587     6.532    div_replace/div_temp/quo16_d[10]
    SLICE_X60Y58         LUT5 (Prop_lut5_I1_O)        0.223     6.755 r  div_replace/div_temp/numer_temp_7_q[11]_i_4/O
                         net (fo=8, estimated)        0.323     7.078    div_replace/div_temp/numer_temp_7_q[11]_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.097     7.175 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_96/O
                         net (fo=1, routed)           0.000     7.175    div_replace/div_temp/quo17_q_reg[9]_srl2_i_96_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.587 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_81/CO[3]
                         net (fo=1, estimated)        0.000     7.587    div_replace/div_temp/quo17_q_reg[9]_srl2_i_81_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.676 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_72/CO[3]
                         net (fo=1, estimated)        0.000     7.676    div_replace/div_temp/quo17_q_reg[9]_srl2_i_72_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.765 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_63/CO[3]
                         net (fo=1, estimated)        0.000     7.765    div_replace/div_temp/quo17_q_reg[9]_srl2_i_63_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.854 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_54/CO[3]
                         net (fo=1, estimated)        0.000     7.854    div_replace/div_temp/quo17_q_reg[9]_srl2_i_54_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.943 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_45/CO[3]
                         net (fo=1, estimated)        0.000     7.943    div_replace/div_temp/quo17_q_reg[9]_srl2_i_45_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.032 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_36/CO[3]
                         net (fo=1, estimated)        0.000     8.032    div_replace/div_temp/quo17_q_reg[9]_srl2_i_36_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.121 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_27/CO[3]
                         net (fo=1, estimated)        0.000     8.121    div_replace/div_temp/quo17_q_reg[9]_srl2_i_27_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.210 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_18/CO[3]
                         net (fo=1, estimated)        0.000     8.210    div_replace/div_temp/quo17_q_reg[9]_srl2_i_18_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.299 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_9/CO[3]
                         net (fo=1, estimated)        0.000     8.299    div_replace/div_temp/quo17_q_reg[9]_srl2_i_9_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.388 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.388    div_replace/div_temp/quo17_q_reg[9]_srl2_i_2_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.561 r  div_replace/div_temp/quo17_q_reg[9]_srl2_i_1/CO[2]
                         net (fo=331, estimated)      0.610     9.171    div_replace/div_temp/quo16_d[9]
    SLICE_X62Y64         LUT5 (Prop_lut5_I1_O)        0.237     9.408 r  div_replace/div_temp/numer_temp_7_q[12]_i_2/O
                         net (fo=4, estimated)        0.397     9.805    div_replace/div_temp/numer_temp_7_q[12]_i_2_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.197 r  div_replace/div_temp/numer_temp_7_q_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.197    div_replace/div_temp/numer_temp_7_q_reg[15]_i_2_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.286 r  div_replace/div_temp/numer_temp_7_q_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.286    div_replace/div_temp/numer_temp_7_q_reg[19]_i_2_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.375 r  div_replace/div_temp/numer_temp_7_q_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.375    div_replace/div_temp/numer_temp_7_q_reg[23]_i_2_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.464 r  div_replace/div_temp/numer_temp_7_q_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.464    div_replace/div_temp/numer_temp_7_q_reg[27]_i_2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.553 r  div_replace/div_temp/numer_temp_7_q_reg[31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.553    div_replace/div_temp/numer_temp_7_q_reg[31]_i_2_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.642 r  div_replace/div_temp/numer_temp_7_q_reg[35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.642    div_replace/div_temp/numer_temp_7_q_reg[35]_i_2_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.731 r  div_replace/div_temp/numer_temp_7_q_reg[39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.731    div_replace/div_temp/numer_temp_7_q_reg[39]_i_2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.820 r  div_replace/div_temp/numer_temp_7_q_reg[43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.820    div_replace/div_temp/numer_temp_7_q_reg[43]_i_2_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.909 r  div_replace/div_temp/numer_temp_7_q_reg[47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.909    div_replace/div_temp/numer_temp_7_q_reg[47]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.998 r  div_replace/div_temp/numer_temp_7_q_reg[51]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.998    div_replace/div_temp/numer_temp_7_q_reg[51]_i_2_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.087 r  div_replace/div_temp/numer_temp_7_q_reg[55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.087    div_replace/div_temp/numer_temp_7_q_reg[55]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.176 r  div_replace/div_temp/numer_temp_7_q_reg[59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.176    div_replace/div_temp/numer_temp_7_q_reg[59]_i_2_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.265 r  div_replace/div_temp/numer_temp_7_q_reg[63]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.265    div_replace/div_temp/numer_temp_7_q_reg[63]_i_2_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.354 r  div_replace/div_temp/numer_temp_7_q_reg[67]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.354    div_replace/div_temp/numer_temp_7_q_reg[67]_i_2_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.443 r  div_replace/div_temp/numer_temp_7_q_reg[71]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.443    div_replace/div_temp/numer_temp_7_q_reg[71]_i_2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.532 r  div_replace/div_temp/numer_temp_7_q_reg[75]_i_2/CO[3]
                         net (fo=1, estimated)        0.007    11.539    div_replace/div_temp/numer_temp_7_q_reg[75]_i_2_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  div_replace/div_temp/numer_temp_7_q_reg[79]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.628    div_replace/div_temp/numer_temp_7_q_reg[79]_i_2_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  div_replace/div_temp/numer_temp_7_q_reg[83]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.717    div_replace/div_temp/numer_temp_7_q_reg[83]_i_2_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.806 r  div_replace/div_temp/numer_temp_7_q_reg[87]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.806    div_replace/div_temp/numer_temp_7_q_reg[87]_i_2_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.895 r  div_replace/div_temp/numer_temp_7_q_reg[91]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.895    div_replace/div_temp/numer_temp_7_q_reg[91]_i_2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.125 r  div_replace/div_temp/numer_temp_7_q_reg[94]_i_2/O[1]
                         net (fo=1, estimated)        0.196    12.321    div_replace/div_temp/numer_temp_7_d0[85]
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.225    12.546 r  div_replace/div_temp/numer_temp_7_q[93]_i_1/O
                         net (fo=1, routed)           0.000    12.546    div_replace/div_temp/numer_temp_7_d[93]
    SLICE_X67Y79         FDRE                                         r  div_replace/div_temp/numer_temp_7_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2170, unset)         0.669    10.669    div_replace/div_temp/clock
    SLICE_X67Y79         FDRE                                         r  div_replace/div_temp/numer_temp_7_q_reg[93]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X67Y79         FDRE (Setup_fdre_C_D)        0.032    10.665    div_replace/div_temp/numer_temp_7_q_reg[93]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                 -1.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 div_replace/div_temp/numer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_replace/div_temp/numer_temp_3_q_reg[0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2170, unset)         0.411     0.411    div_replace/div_temp/clock
    SLICE_X55Y78         FDRE                                         r  div_replace/div_temp/numer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  div_replace/div_temp/numer_reg[0]/Q
                         net (fo=1, estimated)        0.072     0.624    div_replace/div_temp/numer_reg_n_0_[0]
    SLICE_X54Y78         SRLC32E                                      r  div_replace/div_temp/numer_temp_3_q_reg[0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2170, unset)         0.432     0.432    div_replace/div_temp/clock
    SLICE_X54Y78         SRLC32E                                      r  div_replace/div_temp/numer_temp_3_q_reg[0]_srl18/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X54Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    div_replace/div_temp/numer_temp_3_q_reg[0]_srl18
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X106Y48  div_replace/div_temp/denom0_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y80   div_replace/div_temp/numer_temp_7_q_reg[3]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y80   div_replace/div_temp/numer_temp_7_q_reg[3]_srl17/CLK



