library ieee;
use ieee.std_logic_1164.all;

entity bitextender is
    
    port (
        A: in std_logic_vector(3 downto 0);
        O: out std_logic_vector(12 downto 0)
    ) ;
end bitextender;
architecture behavior of bitextender is

begin
alu : process( A )
variable a := A(3);
begin

if a ='0' then
O <= "000000000"&A;
elsif a ='1' then 
O <=  "111111111"&A;
end if;

end process ; -- alu
end behavior;