#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 25 16:25:14 2022
# Process ID: 20547
# Current directory: /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1
# Command line: vivado -log pass_through_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pass_through_wrapper.tcl -notrace
# Log file: /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper.vdi
# Journal file: /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/vivado.jou
# Running On: jonathanb-ZenBook-UX534FTC-UX534FT, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 4, Host memory: 16567 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/jonathanb/.Xilinx/Vivado/Vivado_init.tcl'
source pass_through_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top pass_through_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/pass_through_axi_ethernet_0_1.dcp' for cell 'pass_through_i/axi_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_fifo_0/pass_through_axi_ethernet_0_fifo_0.dcp' for cell 'pass_through_i/axi_ethernet_0_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1.dcp' for cell 'pass_through_i/axi_ethernet_0_refclk'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_processing_system7_0_0/pass_through_processing_system7_0_0.dcp' for cell 'pass_through_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_rst_ps7_0_100M_1/pass_through_rst_ps7_0_100M_1.dcp' for cell 'pass_through_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_xbar_0/pass_through_xbar_0.dcp' for cell 'pass_through_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_auto_pc_0/pass_through_auto_pc_0.dcp' for cell 'pass_through_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_3/bd_7409_c_counter_binary_0_0.dcp' for cell 'pass_through_i/axi_ethernet_0/inst/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_2/bd_7409_c_shift_ram_0_0.dcp' for cell 'pass_through_i/axi_ethernet_0/inst/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/bd_7409_eth_buf_0.dcp' for cell 'pass_through_i/axi_ethernet_0/inst/eth_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0.dcp' for cell 'pass_through_i/axi_ethernet_0/inst/mac'
INFO: [Project 1-454] Reading design checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_5/bd_7409_util_vector_logic_0_0.dcp' for cell 'pass_through_i/axi_ethernet_0/inst/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2616.035 ; gain = 0.000 ; free physical = 4582 ; free virtual = 11400
INFO: [Netlist 29-17] Analyzing 664 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_processing_system7_0_0/pass_through_processing_system7_0_0.xdc] for cell 'pass_through_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_processing_system7_0_0/pass_through_processing_system7_0_0.xdc] for cell 'pass_through_i/processing_system7_0/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/bd_7409_eth_buf_0_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/bd_7409_eth_buf_0_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/pass_through_axi_ethernet_0_1_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/pass_through_axi_ethernet_0_1_board.xdc] for cell 'pass_through_i/axi_ethernet_0/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.xdc] for cell 'pass_through_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.xdc] for cell 'pass_through_i/axi_ethernet_0/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1_board.xdc] for cell 'pass_through_i/axi_ethernet_0_refclk/inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1_board.xdc] for cell 'pass_through_i/axi_ethernet_0_refclk/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1.xdc] for cell 'pass_through_i/axi_ethernet_0_refclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2858.906 ; gain = 186.844 ; free physical = 4070 ; free virtual = 10902
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_refclk_1/pass_through_axi_ethernet_0_refclk_1.xdc] for cell 'pass_through_i/axi_ethernet_0_refclk/inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_rst_ps7_0_100M_1/pass_through_rst_ps7_0_100M_1_board.xdc] for cell 'pass_through_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_rst_ps7_0_100M_1/pass_through_rst_ps7_0_100M_1_board.xdc] for cell 'pass_through_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_rst_ps7_0_100M_1/pass_through_rst_ps7_0_100M_1.xdc] for cell 'pass_through_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_rst_ps7_0_100M_1/pass_through_rst_ps7_0_100M_1.xdc] for cell 'pass_through_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/synth/bd_7409_eth_buf_0.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/synth/bd_7409_eth_buf_0.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_clocks.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pass_through_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_clocks.xdc:47]
INFO: [Vivado 12-3272] Current instance is the top level cell 'pass_through_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_clocks.xdc:48]
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/synth/bd_7409_mac_0_clocks.xdc] for cell 'pass_through_i/axi_ethernet_0/inst/mac/inst'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 41 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.969 ; gain = 0.000 ; free physical = 4074 ; free virtual = 10907
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 176 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2986.969 ; gain = 370.934 ; free physical = 4074 ; free virtual = 10907
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2986.969 ; gain = 0.000 ; free physical = 4066 ; free virtual = 10899

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 135b68d2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2986.969 ; gain = 0.000 ; free physical = 4060 ; free virtual = 10893

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM_i_1 into driver instance pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM_i_1 into driver instance pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM_i_1 into driver instance pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0 into driver instance pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a5704a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3845 ; free virtual = 10678
INFO: [Opt 31-389] Phase Retarget created 43 cells and removed 685 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d46f4c60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3845 ; free virtual = 10678
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 31 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199aae300

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 554 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199aae300

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 199aae300

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 199aae300

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              43  |             685  |                                             15  |
|  Constant propagation         |              15  |              31  |                                              0  |
|  Sweep                        |               0  |             554  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677
Ending Logic Optimization Task | Checksum: e12255ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.031 ; gain = 0.000 ; free physical = 3844 ; free virtual = 10677

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 3 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 109dc0c2f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3817 ; free virtual = 10654
Ending Power Optimization Task | Checksum: 109dc0c2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.211 ; gain = 355.180 ; free physical = 3823 ; free virtual = 10660

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 134f0fcdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3802 ; free virtual = 10639
Ending Final Cleanup Task | Checksum: 134f0fcdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3802 ; free virtual = 10639

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3802 ; free virtual = 10639
Ending Netlist Obfuscation Task | Checksum: 134f0fcdd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3802 ; free virtual = 10639
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3447.211 ; gain = 460.242 ; free physical = 3802 ; free virtual = 10639
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3787 ; free virtual = 10627
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pass_through_wrapper_drc_opted.rpt -pb pass_through_wrapper_drc_opted.pb -rpx pass_through_wrapper_drc_opted.rpx
Command: report_drc -file pass_through_wrapper_drc_opted.rpt -pb pass_through_wrapper_drc_opted.pb -rpx pass_through_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3713 ; free virtual = 10556
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 599e207c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3713 ; free virtual = 10556
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3713 ; free virtual = 10556

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1013230cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3741 ; free virtual = 10588

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8b2f4514

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 10597

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8b2f4514

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3749 ; free virtual = 10597
Phase 1 Placer Initialization | Checksum: 8b2f4514

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3748 ; free virtual = 10596

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c567883b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3735 ; free virtual = 10583

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 84f93617

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3734 ; free virtual = 10583

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 84f93617

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3734 ; free virtual = 10583

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 232 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 0 LUT, combined 99 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3700 ; free virtual = 10551

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             99  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             99  |                    99  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 19f1f7520

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3702 ; free virtual = 10553
Phase 2.4 Global Placement Core | Checksum: 1752484c0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3699 ; free virtual = 10551
Phase 2 Global Placement | Checksum: 1752484c0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3703 ; free virtual = 10554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e4c3cb0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3704 ; free virtual = 10556

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197e5d467

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3700 ; free virtual = 10552

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120d00ca1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3701 ; free virtual = 10553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1da40f40c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3701 ; free virtual = 10553

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ffcef568

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3694 ; free virtual = 10546

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e80d0c78

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3694 ; free virtual = 10546

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 70a63f4b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3694 ; free virtual = 10546
Phase 3 Detail Placement | Checksum: 70a63f4b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3694 ; free virtual = 10546

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 118b3fa3e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.496 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e961dd39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3689 ; free virtual = 10541
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13f546538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3689 ; free virtual = 10541
Phase 4.1.1.1 BUFG Insertion | Checksum: 118b3fa3e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3689 ; free virtual = 10541

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.925. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b4c22441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540
Phase 4.1 Post Commit Optimization | Checksum: 1b4c22441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4c22441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b4c22441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540
Phase 4.3 Placer Reporting | Checksum: 1b4c22441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24e4eebff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540
Ending Placer Task | Checksum: 166a19a65

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3688 ; free virtual = 10540
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3720 ; free virtual = 10572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3687 ; free virtual = 10558
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pass_through_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3699 ; free virtual = 10556
INFO: [runtcl-4] Executing : report_utilization -file pass_through_wrapper_utilization_placed.rpt -pb pass_through_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pass_through_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3708 ; free virtual = 10566
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3648 ; free virtual = 10524
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 73b84336 ConstDB: 0 ShapeSum: f2e9572f RouteDB: 0
Post Restoration Checksum: NetGraph: 9b68d791 NumContArr: ad7f1043 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 148e7e7d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3547 ; free virtual = 10410

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 148e7e7d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3549 ; free virtual = 10413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 148e7e7d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3513 ; free virtual = 10377

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 148e7e7d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3513 ; free virtual = 10377
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e81e0641

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3506 ; free virtual = 10370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=-0.351 | THS=-202.184|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10445
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10445
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22d16a5ac

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3500 ; free virtual = 10364

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22d16a5ac

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3447.211 ; gain = 0.000 ; free physical = 3500 ; free virtual = 10364
Phase 3 Initial Routing | Checksum: 1ff66a56c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3499 ; free virtual = 10363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 835
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10a3ec8a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e3bd272

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359
Phase 4 Rip-up And Reroute | Checksum: 18e3bd272

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18e3bd272

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18e3bd272

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359
Phase 5 Delay and Skew Optimization | Checksum: 18e3bd272

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3494 ; free virtual = 10359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1da7774ef

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3495 ; free virtual = 10359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164629cc3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3495 ; free virtual = 10359
Phase 6 Post Hold Fix | Checksum: 164629cc3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3495 ; free virtual = 10359

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.39329 %
  Global Horizontal Routing Utilization  = 2.61604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11694e462

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3448.086 ; gain = 0.875 ; free physical = 3495 ; free virtual = 10359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11694e462

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3450.086 ; gain = 2.875 ; free physical = 3493 ; free virtual = 10358

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a8c99df9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3498.109 ; gain = 50.898 ; free physical = 3492 ; free virtual = 10357

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a8c99df9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3498.109 ; gain = 50.898 ; free physical = 3495 ; free virtual = 10359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3498.109 ; gain = 50.898 ; free physical = 3540 ; free virtual = 10404

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3498.109 ; gain = 50.898 ; free physical = 3540 ; free virtual = 10405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3498.109 ; gain = 0.000 ; free physical = 3505 ; free virtual = 10393
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pass_through_wrapper_drc_routed.rpt -pb pass_through_wrapper_drc_routed.pb -rpx pass_through_wrapper_drc_routed.rpx
Command: report_drc -file pass_through_wrapper_drc_routed.rpt -pb pass_through_wrapper_drc_routed.pb -rpx pass_through_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pass_through_wrapper_methodology_drc_routed.rpt -pb pass_through_wrapper_methodology_drc_routed.pb -rpx pass_through_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pass_through_wrapper_methodology_drc_routed.rpt -pb pass_through_wrapper_methodology_drc_routed.pb -rpx pass_through_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/impl_1/pass_through_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pass_through_wrapper_power_routed.rpt -pb pass_through_wrapper_power_summary_routed.pb -rpx pass_through_wrapper_power_routed.rpx
Command: report_power -file pass_through_wrapper_power_routed.rpt -pb pass_through_wrapper_power_summary_routed.pb -rpx pass_through_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pass_through_wrapper_route_status.rpt -pb pass_through_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file pass_through_wrapper_timing_summary_routed.rpt -pb pass_through_wrapper_timing_summary_routed.pb -rpx pass_through_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pass_through_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pass_through_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pass_through_wrapper_bus_skew_routed.rpt -pb pass_through_wrapper_bus_skew_routed.pb -rpx pass_through_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst> is part of IP: <pass_through_i/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force pass_through_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core (<encrypted cellview>)
If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
INFO: [Common 17-206] Exiting Vivado at Wed May 25 16:27:14 2022...
