<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv40_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv40_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Ben Skeggs.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>

<span class="k">struct</span> <span class="n">nv40_graph_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grctx_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv40_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv40_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Initialise default context values */</span>
	<span class="n">nv40_grctx_fill</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">grctx</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">);</span>

	<span class="cm">/* init grctx pointer in ramfc, and on PFIFO if channel is</span>
<span class="cm">	 * already active there</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramfc</span><span class="p">,</span> <span class="mh">0x38</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003204</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000001f</span><span class="p">)</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0032e0</span><span class="p">,</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">grctx</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv40_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">inst</span> <span class="o">=</span> <span class="mh">0x01000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">grctx</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400720</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">)</span> <span class="o">==</span> <span class="n">inst</span><span class="p">)</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400330</span><span class="p">)</span> <span class="o">==</span> <span class="n">inst</span><span class="p">)</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400330</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400720</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Free the context resources */</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_graph_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span>
		      <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="n">u16</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">class</span>  <span class="o">=</span> <span class="n">class</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="cp">#ifndef __BIG_ENDIAN</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_insert</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">handle</span><span class="p">,</span> <span class="n">obj</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv40_graph_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
	<span class="k">case</span> <span class="mh">0x41</span>: <span class="cm">/* guess */</span>
	<span class="k">case</span> <span class="mh">0x42</span>:
	<span class="k">case</span> <span class="mh">0x43</span>:
	<span class="k">case</span> <span class="mh">0x45</span>: <span class="cm">/* guess */</span>
	<span class="k">case</span> <span class="mh">0x4e</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TSIZE1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TLIMIT1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TILE1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x44</span>:
	<span class="k">case</span> <span class="mh">0x4a</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV20_PGRAPH_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x46</span>:
	<span class="k">case</span> <span class="mh">0x47</span>:
	<span class="k">case</span> <span class="mh">0x49</span>:
	<span class="k">case</span> <span class="mh">0x4b</span>:
	<span class="k">case</span> <span class="mh">0x4c</span>:
	<span class="k">case</span> <span class="mh">0x67</span>:
	<span class="nl">default:</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV47_PGRAPH_TSIZE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV47_PGRAPH_TLIMIT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV47_PGRAPH_TILE</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TSIZE1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TLIMIT1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">limit</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_TILE1</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * G70		0x47</span>
<span class="cm"> * G71		0x49</span>
<span class="cm"> * NV45		0x48</span>
<span class="cm"> * G72[M]	0x46</span>
<span class="cm"> * G73		0x4b</span>
<span class="cm"> * C51_G7X	0x4c</span>
<span class="cm"> * C51		0x4e</span>
<span class="cm"> */</span>
<span class="kt">int</span>
<span class="nf">nv40_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv40_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vramsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>
			 <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>

	<span class="cm">/* generate and upload context program */</span>
	<span class="n">nv40_grctx_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">);</span>

	<span class="cm">/* No context present currently */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_CTXCTL_CUR</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span>   <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV40_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_1</span><span class="p">,</span> <span class="mh">0x401287c0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">,</span> <span class="mh">0xe0de8055</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_DEBUG_4</span><span class="p">,</span> <span class="mh">0x00008000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_LIMIT_VIOL_PIX</span><span class="p">,</span> <span class="mh">0x00be3c5f</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10010100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV10_PGRAPH_STATE</span>      <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1540</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">j</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="p">(</span><span class="n">j</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span> <span class="n">j</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="p">;</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405000</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009b0</span><span class="p">,</span> <span class="mh">0x83280fff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009b4</span><span class="p">,</span> <span class="mh">0x000000a0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400820</span><span class="p">,</span> <span class="mh">0x83280eff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="mh">0x000000a0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
	<span class="k">case</span> <span class="mh">0x45</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009b8</span><span class="p">,</span> <span class="mh">0x0078e366</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009bc</span><span class="p">,</span> <span class="mh">0x0000014c</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x41</span>:
	<span class="k">case</span> <span class="mh">0x42</span>: <span class="cm">/* pciid also 0x00Cx */</span>
	<span class="cm">/* case 0x0120: XXX (pciid) */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400828</span><span class="p">,</span> <span class="mh">0x007596ff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40082c</span><span class="p">,</span> <span class="mh">0x00000108</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x43</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400828</span><span class="p">,</span> <span class="mh">0x0072cb77</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40082c</span><span class="p">,</span> <span class="mh">0x00000108</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x44</span>:
	<span class="k">case</span> <span class="mh">0x46</span>: <span class="cm">/* G72 */</span>
	<span class="k">case</span> <span class="mh">0x4a</span>:
	<span class="k">case</span> <span class="mh">0x4c</span>: <span class="cm">/* G7x-based C51 */</span>
	<span class="k">case</span> <span class="mh">0x4e</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400860</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400864</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x47</span>: <span class="cm">/* G70 */</span>
	<span class="k">case</span> <span class="mh">0x49</span>: <span class="cm">/* G71 */</span>
	<span class="k">case</span> <span class="mh">0x4b</span>: <span class="cm">/* G73 */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400828</span><span class="p">,</span> <span class="mh">0x07830610</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40082c</span><span class="p">,</span> <span class="mh">0x0000016A</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400b38</span><span class="p">,</span> <span class="mh">0x2ffff800</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400b3c</span><span class="p">,</span> <span class="mh">0x00006000</span><span class="p">);</span>

	<span class="cm">/* Tiling related stuff. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x44</span>:
	<span class="k">case</span> <span class="mh">0x4a</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bc4</span><span class="p">,</span> <span class="mh">0x1003d888</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bbc</span><span class="p">,</span> <span class="mh">0xb7a7b500</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x46</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bc4</span><span class="p">,</span> <span class="mh">0x0000e024</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bbc</span><span class="p">,</span> <span class="mh">0xb7a7b520</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4c</span>:
	<span class="k">case</span> <span class="mh">0x4e</span>:
	<span class="k">case</span> <span class="mh">0x67</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bc4</span><span class="p">,</span> <span class="mh">0x1003d888</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400bbc</span><span class="p">,</span> <span class="mh">0xb7a7b540</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Turn all the tiling regions off. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv40_graph_set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* begin RAM config */</span>
	<span class="n">vramsz</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009A8</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4069A4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4069A8</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400820</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400824</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400864</span><span class="p">,</span> <span class="n">vramsz</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400868</span><span class="p">,</span> <span class="n">vramsz</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x41</span>:
		<span class="k">case</span> <span class="mh">0x42</span>:
		<span class="k">case</span> <span class="mh">0x43</span>:
		<span class="k">case</span> <span class="mh">0x45</span>:
		<span class="k">case</span> <span class="mh">0x4e</span>:
		<span class="k">case</span> <span class="mh">0x44</span>:
		<span class="k">case</span> <span class="mh">0x4a</span>:
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009F0</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4009F4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400DF0</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400DF4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4069F0</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG0</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4069F4</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PFB_CFG1</span><span class="p">));</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400840</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400844</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008A0</span><span class="p">,</span> <span class="n">vramsz</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008A4</span><span class="p">,</span> <span class="n">vramsz</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv40_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">inst</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0x01000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400720</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400784</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400310</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400304</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400300</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">insn</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400308</span><span class="p">);</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: ctxprog timeout 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv40_graph_isr_chid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">grctx</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">grctx</span> <span class="o">&amp;&amp;</span> <span class="n">grctx</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">==</span> <span class="n">inst</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv40_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">nsource</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSOURCE</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">nstatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSTATUS</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">inst</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40032c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x000fffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="n">nv40_graph_isr_chid</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_DATA</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400160</span> <span class="o">+</span> <span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">show</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsource</span> <span class="o">&amp;</span> <span class="n">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
					<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_ERROR</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsource</span> <span class="o">&amp;</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x402000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_ratelimit</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH -&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_intr</span><span class="p">,</span> <span class="n">show</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nsource:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_nsource</span><span class="p">,</span> <span class="n">nsource</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nstatus:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv10_graph_nstatus</span><span class="p">,</span> <span class="n">nstatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d (0x%08x) subc %d &quot;</span>
				     <span class="s">&quot;class 0x%04x mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv40_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv40_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_DEL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv40_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span><span class="p">;</span>

	<span class="n">pgraph</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pgraph</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv40_graph_destroy</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv40_graph_init</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv40_graph_fini</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv40_graph_context_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv40_graph_context_del</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nv40_graph_object_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">set_tile_region</span> <span class="o">=</span> <span class="n">nv40_graph_set_tile_region</span><span class="p">;</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nv40_graph_isr</span><span class="p">);</span>

	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* null */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* m2mf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* gdirect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x009f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* imageblit (nv12) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x008a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0089</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* sifm */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x3089</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* sifm (nv40) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0062</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf2d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x3062</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* surf2d (nv40) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0043</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* rop */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0012</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta1 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0072</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* beta4 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0019</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* cliprect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* pattern */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x309e</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* swzsurf */</span>

	<span class="cm">/* curie */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv44_graph_class</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4497</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4097</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
