#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 15:10:36 2020
# Process ID: 14992
# Current directory: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/top.vds
# Journal file: E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-1240] XILINX_TCLAPP_REPO is pointed to a location 'D:\Xilinx\Vivado\2018.1\data\XilinxTclStore' which does not exist or could not be read. The XilinxTclStore has been reverted to the installation area.
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.055 ; gain = 243.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:102]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:104]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:105]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:112]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:115]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:116]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:119]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:122]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:123]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:125]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:127]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:130]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:131]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:133]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:135]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:136]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:137]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:179]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:181]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:182]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:186]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:187]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:189]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (2#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (3#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (4#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1700]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:4783]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (5#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (6#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:4783]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7383]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (7#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7383]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7680]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (8#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7680]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (9#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2275]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2292]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2293]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2295]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2296]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_2' has 78 connections declared, but only 76 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (10#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1700]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_1' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2304]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7190]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (11#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (12#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7190]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_1' (13#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2304]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2504]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XOWISC' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7487]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (14#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XOWISC' (15#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7487]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (16#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2504]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2704]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5188]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (17#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (18#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5188]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7065]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (19#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7065]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7805]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (20#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:7805]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_3' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_3' (21#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_3' has 78 connections declared, but only 71 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:3246]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (22#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:2704]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (23#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_imgCapture_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_imgCapture_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_imgCapture_0' (24#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_imgCapture_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_vdma_imgCapture_Sobelx' of module 'design_1_axi_vdma_imgCapture_0' has 45 connections declared, but only 43 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1046]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_imgCapture1_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_imgCapture1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_imgCapture1_0' (25#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_imgCapture1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_vdma_imgCapture_Sobely' of module 'design_1_axi_vdma_imgCapture1_0' has 45 connections declared, but only 43 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1090]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_2' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_2' (26#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_vdma_memCopy' of module 'design_1_axi_vdma_0_2' has 67 connections declared, but only 64 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_1' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_1' (27#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_axi_vdma_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (28#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 3 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (29#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 256 connections declared, but only 223 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1249]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:3320]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OBU1DD' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5593]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OBU1DD' (30#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5593]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1FBREZ4' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5739]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1FBREZ4' (31#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5739]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_MVV5YQ' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5864]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_MVV5YQ' (32#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5864]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GHG26R' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5989]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GHG26R' (33#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:5989]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_PJ7QT3' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6114]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_PJ7QT3' (34#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6114]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1DRAFME' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6246]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1DRAFME' (35#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6246]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_OX6XV8' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6371]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_OX6XV8' (36#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6371]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1EMYTCL' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6496]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1EMYTCL' (37#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6496]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_I187ZX' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6628]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_I187ZX' (38#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6628]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1CFO1MB' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6760]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (39#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1CFO1MB' (40#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:6760]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_4' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_4' (41#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_xbar_4_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (27) of module 'design_1_xbar_4' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:4744]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (27) of module 'design_1_xbar_4' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:4748]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (42#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:3320]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_rst_processing_system7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (43#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/design_1_rst_processing_system7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' has 10 connections declared, but only 7 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:1684]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (44#1) [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (45#1) [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (46#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (47#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'SC30_v1_0_S00_AXI' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/SC30_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/SC30_v1_0_S00_AXI.v:717]
INFO: [Synth 8-6155] done synthesizing module 'SC30_v1_0_S00_AXI' (48#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/SC30_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_AWADDR' does not match port width (7) of module 'SC30_v1_0_S00_AXI' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:314]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_ARADDR' does not match port width (7) of module 'SC30_v1_0_S00_AXI' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:325]
INFO: [Synth 8-6157] synthesizing module 'Trgger' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:10]
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:13]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:15]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:28]
INFO: [Synth 8-226] default block is never used [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Trgger' (49#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/Trgger.v:10]
INFO: [Synth 8-6157] synthesizing module 'cmos_sampling' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:36]
WARNING: [Synth 8-6014] Unused sequential element href_reg_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:74]
WARNING: [Synth 8-6014] Unused sequential element href_count_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:82]
INFO: [Synth 8-6155] done synthesizing module 'cmos_sampling' (50#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/cmos_sampling.v:22]
INFO: [Synth 8-6157] synthesizing module 'video_caputure' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/video_caputure.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/video_caputure.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/video_caputure.v:39]
INFO: [Synth 8-6155] done synthesizing module 'video_caputure' (51#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/video_caputure.v:23]
INFO: [Synth 8-6157] synthesizing module 'isp_model_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:23]
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maxtri3x3_shift' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri3x3_shift.v:24]
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_maxtrix' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/fifo_maxtrix_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_maxtrix' (52#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/fifo_maxtrix_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly3_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri3x3_shift.v:114]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly3_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri3x3_shift.v:115]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly3_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri3x3_shift.v:116]
INFO: [Synth 8-6155] done synthesizing module 'maxtri3x3_shift' (53#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri3x3_shift.v:24]
INFO: [Synth 8-6157] synthesizing module 'dpc_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:23]
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element matrix_12_delay6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:292]
WARNING: [Synth 8-6014] Unused sequential element cols_count_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:355]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlast_reg_reg' and it is trimmed from '7' to '6' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tuser_reg_reg' and it is trimmed from '7' to '6' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:340]
INFO: [Synth 8-6155] done synthesizing module 'dpc_axis' (54#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:23]
INFO: [Synth 8-6157] synthesizing module 'gaus_filter_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:23]
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element cols_count_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:152]
WARNING: [Synth 8-3936] Found unconnected internal register 'guas_out_reg_reg' and it is trimmed from '16' to '10' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'guas_tmp1_reg' and it is trimmed from '16' to '10' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:113]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_out_reg_reg' and it is trimmed from '16' to '10' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_delay2_reg' and it is trimmed from '16' to '10' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_delay1_reg' and it is trimmed from '16' to '10' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gaus_filter_axis' (55#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:23]
INFO: [Synth 8-6157] synthesizing module 'gaus_sharp_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gaus_sharp_axis' (56#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:23]
INFO: [Synth 8-6157] synthesizing module 'histogram_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/histogram_axis.v:23]
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
	Parameter HL bound to: 2'b10 
	Parameter LH bound to: 2'b01 
	Parameter Init_State bound to: 2'b00 
	Parameter Count_State bound to: 2'b01 
	Parameter Proc_State bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/histogram_axis.v:229]
INFO: [Synth 8-6157] synthesizing module 'gray_count_bram' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/gray_count_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gray_count_bram' (57#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/gray_count_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'normalize_bram' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/normalize_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'normalize_bram' (58#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/normalize_bram_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdata_delay4_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/histogram_axis.v:118]
INFO: [Synth 8-6155] done synthesizing module 'histogram_axis' (59#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/histogram_axis.v:23]
WARNING: [Synth 8-7023] instance 'histogram_axis_i' of module 'histogram_axis' has 11 connections declared, but only 10 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:270]
WARNING: [Synth 8-6014] Unused sequential element dpc_threshold_dely_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:139]
WARNING: [Synth 8-3848] Net gaus2_filter_tlast in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:94]
WARNING: [Synth 8-3848] Net gaus2_filter_tuser in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:95]
WARNING: [Synth 8-3848] Net gaus2_filter_tvalid in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:96]
WARNING: [Synth 8-3848] Net gaus2_filter_tdata_gaus in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:97]
WARNING: [Synth 8-3848] Net histogram_axis_tready in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:115]
INFO: [Synth 8-6155] done synthesizing module 'isp_model_axis' (60#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/isp_model_axis.v:23]
INFO: [Synth 8-6157] synthesizing module 'opencv_model' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/opencv_model.v:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_axis' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel_axis.v:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel_axis.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel_axis.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel_axis.v:42]
INFO: [Synth 8-6157] synthesizing module 'maxtri7x7_fifo' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:43]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element line_buff_7_rd_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:200]
WARNING: [Synth 8-6014] Unused sequential element line_buff_7_wr_ctrl_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:280]
WARNING: [Synth 8-6014] Unused sequential element line_buff_7_rd_ctrl_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:281]
INFO: [Synth 8-4471] merging register 'line_buff_1_wr_ctrl_reg' into 's_axis_tvalid_dly3_reg' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:268]
WARNING: [Synth 8-6014] Unused sequential element line_buff_1_wr_ctrl_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:268]
INFO: [Synth 8-6155] done synthesizing module 'maxtri7x7_fifo' (61#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/maxtri7x7_fifo.v:43]
INFO: [Synth 8-6157] synthesizing module 'sobel3x3_algorithm' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:26]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:91]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:98]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:105]
WARNING: [Synth 8-6014] Unused sequential element matrix1_tdata_dly6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'sobel3x3_algorithm' (62#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:26]
INFO: [Synth 8-6157] synthesizing module 'sobel5x5_algorithm' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:102]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:105]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:108]
WARNING: [Synth 8-6014] Unused sequential element matrix2_tdata_dly7_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:119]
WARNING: [Synth 8-6014] Unused sequential element matrix2_tdata_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:120]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly7_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:102]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly7_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:105]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly7_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:108]
INFO: [Synth 8-4471] merging register 'matrix_data_x_6_reg[9:0]' into 'matrix2_tdata_dly6_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:138]
WARNING: [Synth 8-6014] Unused sequential element matrix_data_x_6_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:138]
INFO: [Synth 8-6155] done synthesizing module 'sobel5x5_algorithm' (63#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:22]
INFO: [Synth 8-6157] synthesizing module 'sobel7x7_algorithm' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 1024 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly10_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:104]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly10_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:106]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly10_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:108]
WARNING: [Synth 8-6014] Unused sequential element matrix3_tdata_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:119]
WARNING: [Synth 8-6014] Unused sequential element matrix3_tdata_dly9_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:120]
WARNING: [Synth 8-6014] Unused sequential element matrix3_tdata_dly10_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:121]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:104]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_dly9_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:104]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:106]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_dly9_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:106]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly8_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:108]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tvalid_dly9_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:108]
INFO: [Synth 8-4471] merging register 'tdata_raw_out_reg_reg[9:0]' into 'matrix_tdata_x_20_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:96]
WARNING: [Synth 8-6014] Unused sequential element tdata_raw_out_reg_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:96]
INFO: [Synth 8-6155] done synthesizing module 'sobel7x7_algorithm' (64#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_axis' (65#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel_axis.v:23]
WARNING: [Synth 8-6014] Unused sequential element resetn_dly1_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/opencv_model.v:74]
WARNING: [Synth 8-3848] Net s_axis_tready in module/entity opencv_model does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/opencv_model.v:41]
INFO: [Synth 8-6155] done synthesizing module 'opencv_model' (66#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/opencv_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_conv_model' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/data_conv_model.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_put_together' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/data_put_together.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_put_together' (67#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/data_put_together.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (68#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_0' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/axis_dwidth_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_0' (69#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/.Xil/Vivado-14992-VT2OB6D7ZB52FZ0/realtime/axis_dwidth_converter_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tready_reg_reg was removed.  [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/data_conv_model.v:92]
INFO: [Synth 8-6155] done synthesizing module 'data_conv_model' (70#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/data_conv_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'axis_switch' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/axis_switch.v:23]
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-3848] Net m_0_axis_tdata in module/entity axis_switch does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/axis_switch.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch' (71#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/axis_switch.v:23]
WARNING: [Synth 8-7023] instance 'axis_switch_i' of module 'axis_switch' has 20 connections declared, but only 19 given [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'isp_model_axis_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:390]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'opencv_model_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:412]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_conv_model_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:440]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_wrapper_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:199]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_switch_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:458]
WARNING: [Synth 8-3848] Net R0_reg0 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:92]
WARNING: [Synth 8-3848] Net R0_reg5 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:92]
WARNING: [Synth 8-3848] Net R0_reg6 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:92]
WARNING: [Synth 8-3848] Net R0_reg7 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:92]
WARNING: [Synth 8-3848] Net opencv_m_axis_tready in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:185]
INFO: [Synth 8-6155] done synthesizing module 'top' (72#1) [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/top.v:22]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[23]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[22]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[21]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[20]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[19]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[18]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[17]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[16]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[15]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[14]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[13]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[12]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[11]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[10]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[9]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[8]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[7]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[6]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[5]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[4]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[3]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[2]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[1]
WARNING: [Synth 8-3331] design axis_switch has unconnected port m_0_axis_tdata[0]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design opencv_model has unconnected port s_axis_tready
WARNING: [Synth 8-3331] design opencv_model has unconnected port resetn
WARNING: [Synth 8-3331] design opencv_model has unconnected port m_axis_tready
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[9]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[8]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[7]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[6]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[5]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[4]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[3]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[2]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[1]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[0]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.824 ; gain = 351.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.371 ; gain = 358.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.371 ; gain = 358.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1047.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture_0/design_1_axi_vdma_imgCapture_0/design_1_axi_vdma_imgCapture_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture_0/design_1_axi_vdma_imgCapture_0/design_1_axi_vdma_imgCapture_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_4_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_4_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/normalize_bram/normalize_bram/normalize_bram_in_context.xdc] for cell 'isp_model_axis_i/histogram_axis_i/norm_bram_i'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/normalize_bram/normalize_bram/normalize_bram_in_context.xdc] for cell 'isp_model_axis_i/histogram_axis_i/norm_bram_i'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'data_conv_model_i/fifo_0_i'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'data_conv_model_i/fifo_0_i'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/gray_count_bram/gray_count_bram/gray_count_bram_in_context.xdc] for cell 'isp_model_axis_i/histogram_axis_i/count_bram_i'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/gray_count_bram/gray_count_bram/gray_count_bram_in_context.xdc] for cell 'isp_model_axis_i/histogram_axis_i/count_bram_i'
Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0/axis_dwidth_converter_0_in_context.xdc] for cell 'data_conv_model_i/dconv_i'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0/axis_dwidth_converter_0_in_context.xdc] for cell 'data_conv_model_i/dconv_i'
Parsing XDC File [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'CMOS_FSYNC_IBUF'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'CMOS_PIXCLK_IBUF'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:83]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:111]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_fpga_0]'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:112]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:112]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_fpga_0]'. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc:112]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1181.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1181.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'data_conv_model_i/dconv_i' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  e:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_videoStream. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobelx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture_Sobely. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/histogram_axis_i/norm_bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_conv_model_i/fifo_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/histogram_axis_i/count_bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_conv_model_i/dconv_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'matrix_12_delay1_reg[9:0]' into 'matrix_11_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:287]
INFO: [Synth 8-4471] merging register 'cols_dpc_en_reg' into 'tvalid_out_reg_reg' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:130]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:139]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:149]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:179]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/dpc_axis.v:188]
INFO: [Synth 8-4471] merging register 'cols_gaus_en_reg' into 'tvalid_out_reg_reg' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:77]
INFO: [Synth 8-5546] ROM "line_buff_2_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_3_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_4_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_5_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_6_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:194]
INFO: [Synth 8-4471] merging register 'matrix2_tdata_dly2_reg[9:0]' into 'matrix_data_x6_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:113]
INFO: [Synth 8-4471] merging register 'matrix2_tdata_dly5_reg[9:0]' into 'matrix_data_x_12_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:113]
INFO: [Synth 8-4471] merging register 'matrix_data_y6_reg[9:0]' into 'matrix4_tdata_dly4_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:151]
INFO: [Synth 8-4471] merging register 'matrix_data_y_6_reg[9:0]' into 'matrix0_tdata_dly4_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:152]
INFO: [Synth 8-4471] merging register 'matrix_data_y12_reg[9:0]' into 'matrix3_tdata_dly4_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:155]
INFO: [Synth 8-4471] merging register 'matrix_data_y_12_reg[9:0]' into 'matrix1_tdata_dly4_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:156]
INFO: [Synth 8-4471] merging register 'matrix2_tdata_dly3_reg[9:0]' into 'matrix_data_x12_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:378]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:339]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:280]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:257]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:219]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel5x5_algorithm.v:164]
INFO: [Synth 8-4471] merging register 'matrix3_tdata_dly2_reg[9:0]' into 'matrix_tdata_x20_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:114]
INFO: [Synth 8-4471] merging register 'matrix3_tdata_dly7_reg[9:0]' into 'matrix_tdata_x_80_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:114]
INFO: [Synth 8-4471] merging register 'matrix3_tdata_dly4_reg[9:0]' into 'matrix_tdata_x100_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:114]
INFO: [Synth 8-4471] merging register 'matrix3_tdata_dly6_reg[9:0]' into 'matrix_tdata_x_100_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:114]
INFO: [Synth 8-4471] merging register 'matrix_tdata_y20_reg[9:0]' into 'matrix6_tdata_dly5_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:169]
INFO: [Synth 8-4471] merging register 'matrix_tdata_y_20_reg[9:0]' into 'matrix0_tdata_dly5_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:170]
INFO: [Synth 8-4471] merging register 'matrix5_tdata_dly5_reg[9:0]' into 'matrix_tdata_y80_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:116]
INFO: [Synth 8-4471] merging register 'matrix_tdata_y_80_reg[9:0]' into 'matrix1_tdata_dly5_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:180]
INFO: [Synth 8-4471] merging register 'matrix_tdata_y100_reg[9:0]' into 'matrix4_tdata_dly5_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:181]
INFO: [Synth 8-4471] merging register 'matrix_tdata_y_100_reg[9:0]' into 'matrix2_tdata_dly5_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:182]
INFO: [Synth 8-4471] merging register 'matrix3_tdata_dly3_reg[9:0]' into 'matrix_tdata_x80_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:114]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:612]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:569]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:552]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:535]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:501]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:484]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:450]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:417]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:394]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:353]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:335]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:301]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:283]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:264]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:227]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel7x7_algorithm.v:189]
INFO: [Synth 8-4471] merging register 'tran_1frame_reg' into 'triger0_reg' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/imports/new/axis_switch.v:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	  12 Input     23 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 56    
	   2 Input     19 Bit       Adders := 9     
	   4 Input     19 Bit       Adders := 4     
	   6 Input     18 Bit       Adders := 2     
	   9 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 63    
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 28    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 13    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 63    
	               10 Bit    Registers := 169   
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 236   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	  25 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 55    
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 43    
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module SC30_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 25    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	  25 Input     32 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 4     
Module Trgger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module cmos_sampling 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module video_caputure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module maxtri3x3_shift__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module dpc_axis 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 35    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 1     
Module maxtri3x3_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module gaus_filter_axis 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gaus_sharp_axis 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module histogram_axis 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module isp_model_axis 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module maxtri7x7_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
Module sobel3x3_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
Module sobel5x5_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   6 Input     18 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 18    
+---Registers : 
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 27    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
Module sobel7x7_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	  12 Input     23 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 55    
	   2 Input     19 Bit       Adders := 8     
	   4 Input     19 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 38    
+---Registers : 
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               19 Bit    Registers := 24    
	               11 Bit    Registers := 38    
	               10 Bit    Registers := 50    
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 54    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
Module sobel_axis 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module opencv_model 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module data_put_together 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_conv_model 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'guas_tmp0_reg' and it is trimmed from '16' to '14' bits. [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_filter_axis.v:105]
INFO: [Synth 8-4471] merging register 'sharp_factor_reg[7:0]' into 'sharp_factor_reg[7:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:63]
INFO: [Synth 8-4471] merging register 'data_abs_reg[19:0]' into 'data_abs_reg[19:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:80]
INFO: [Synth 8-4471] merging register 'data_abs_reg[19:0]' into 'data_abs_reg[19:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:80]
INFO: [Synth 8-4471] merging register 'data_raw_delay3_reg[9:0]' into 'data_raw_delay3_reg[9:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:67]
INFO: [Synth 8-4471] merging register 'data_factor_reg[19:0]' into 'data_factor_reg[19:0]' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/gaus_sharp_axis.v:92]
DSP Report: Generating DSP data_factor_reg, operation Mode is: (A2*B2)'.
DSP Report: register sharp_factor_reg is absorbed into DSP data_factor_reg.
DSP Report: register data_abs_reg is absorbed into DSP data_factor_reg.
DSP Report: register data_factor_reg is absorbed into DSP data_factor_reg.
DSP Report: operator data_factor0 is absorbed into DSP data_factor_reg.
DSP Report: Generating DSP data_tmp20, operation Mode is: C'+(A2*B2)'.
DSP Report: register sharp_factor_reg is absorbed into DSP data_tmp20.
DSP Report: register data_abs_reg is absorbed into DSP data_tmp20.
DSP Report: register data_raw_delay3_reg is absorbed into DSP data_tmp20.
DSP Report: register data_factor_reg is absorbed into DSP data_tmp20.
DSP Report: operator data_factor0 is absorbed into DSP data_tmp20.
DSP Report: operator data_tmp20 is absorbed into DSP data_tmp20.
INFO: [Synth 8-4471] merging register 'sobel3x3_algorithm_i/s_axis_tvalid_dly1_reg' into 'maxtri7x7_shift_i/line_buff_2_wr_ctrl_reg' [E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.srcs/sources_1/new/sobel3x3_algorithm.v:100]
INFO: [Synth 8-5546] ROM "maxtri7x7_shift_i/line_buff_2_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxtri7x7_shift_i/line_buff_3_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxtri7x7_shift_i/line_buff_4_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxtri7x7_shift_i/line_buff_5_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxtri7x7_shift_i/line_buff_6_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/histogram_axis_i/s_axis_tuser_delay2_reg' (FD) to 'isp_model_axis_i/histogram_axis_i/tuser_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2_wr_ctrl_reg' (FD) to 'isp_model_axis_i/dpc_axis_i/tvalid_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/histogram_axis_i/s_axis_tuser_delay3_reg' (FD) to 'isp_model_axis_i/histogram_axis_i/tuser_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/state_delay1_reg[0] )
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/histogram_axis_i/s_axis_tlast_delay5_reg' (FD) to 'isp_model_axis_i/histogram_axis_i/tlast_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tvalid_dly1_reg' (FD) to 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3_wr_ctrl_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/histogram_axis_i/tlast_reg_reg[1]' (FD) to 'isp_model_axis_i/histogram_axis_i/m_axis_tlast_reg_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[0]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[0]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[1]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[1]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2_wr_ctrl_reg' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/tvalid_delay0_reg'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/tvalid_reg_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/s_axis_tvalid_dly1_reg'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/tvalid_reg_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/s_axis_tvalid_dly2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/norm_reg1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/norm_reg1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\gaus_sharp_factor_dely_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\gaus_sharp_factor_dely_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\gaus_sharp_factor_dely_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\gaus_sharp_factor_dely_reg[7] )
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[2]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[2]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[3]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[3]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[4]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[4]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[5]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[5]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[6]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[6]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[7]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[7]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[8]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[8]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/matrix_gaus11_reg[9]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/data_raw_delay1_reg[9]'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/tvalid_reg_reg[0]' (FD) to 'isp_model_axis_i/gaus_filter_axis_i/tvalid_out_reg_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/gaus_filter_axis_i/tvalid_reg_reg[1]' (FD) to 'isp_model_axis_i/gaus_sharp_axis_i/tvalid_delay1_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_gaus_i/tvalid_reg_reg[0]' (FD) to 'isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tvalid_dly1_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_gaus_i/tvalid_reg_reg[1]' (FD) to 'isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tvalid_dly2_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/dpc_axis_i/tvalid_reg_reg[6]' (FD) to 'isp_model_axis_i/dpc_axis_i/tvalid_delay_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_dpc_i/tvalid_reg_reg[0]' (FD) to 'isp_model_axis_i/maxtri3x3_dpc_i/s_axis_tvalid_dly1_reg'
INFO: [Synth 8-3886] merging instance 'isp_model_axis_i/maxtri3x3_dpc_i/tvalid_reg_reg[1]' (FD) to 'isp_model_axis_i/maxtri3x3_dpc_i/s_axis_tvalid_dly2_reg'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix2_tdata_dly1_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly1_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly1_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly1_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly1_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly1_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly2_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly2_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix1_tdata_dly3_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix1_tdata_dly3_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly2_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x6_reg[9]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[3]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[4]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[4]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[5]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[5]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[6]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[6]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[7]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[7]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[8]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[8]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix0_tdata_dly2_reg[9]' (FD) to 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix0_tdata_dly2_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\dpc_axis_i/threshold_value_reg[9] )
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x12_reg[0]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly3_reg[0]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x12_reg[1]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly3_reg[1]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x12_reg[2]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly3_reg[2]'
INFO: [Synth 8-3886] merging instance 'opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_x12_reg[3]' (FD) to 'opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/matrix2_tdata_dly3_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/edge_sel_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/edge_sel_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (opencv_model_i/sobel_axis_i/\sobel3x3_algorithm_i/edge_sel_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_x6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_x2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_x4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_x12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_x8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x60_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x80_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x100_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_y6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_y2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_y4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_y12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/matrix_data_abs_y8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y60_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y80_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y100_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel3x3_algorithm_i/tdata_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/tdatax_out_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\tdatax_out_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel3x3_algorithm_i/tdatax_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel5x5_algorithm_i/tdatay_out_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\tdatay_out_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/\sobel3x3_algorithm_i/tdatay_out_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC30_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC30_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/state_delay2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/state_delay3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (isp_model_axis_i/\histogram_axis_i/state_delay4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x30_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_x60_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y30_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/\matrix_tdata_abs_y60_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gaus_sharp_axis | (A2*B2)'    | 20     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|gaus_sharp_axis | C'+(A2*B2)' | 20     | 8      | 10     | -      | 20     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1184.664 ; gain = 506.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1186.129 ; gain = 508.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1221.516 ; gain = 543.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|isp_model_axis  | dpc_axis_i/tlast_out_reg_reg                | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | dpc_axis_i/tuser_delay_reg                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | dpc_axis_i/tvalid_reg_reg[5]                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | dpc_axis_i/matrix_12_delay4_reg[9]          | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|isp_model_axis  | dpc_axis_i/data_Aver_delay3_reg[9]          | 4      | 10    | NO           | YES                | YES               | 10     | 0       | 
|isp_model_axis  | gaus_filter_axis_i/tlast_out_reg_reg        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_filter_axis_i/tuser_delay3_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_filter_axis_i/tvalid_out_reg_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_sharp_axis_i/tlast_delay5_reg          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_sharp_axis_i/tuser_delay5_reg          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_sharp_axis_i/tvalid_delay5_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | gaus_sharp_axis_i/data_gaus_delay4_reg[9]   | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|isp_model_axis  | histogram_axis_i/m_axis_tuser_reg_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | histogram_axis_i/s_axis_tvalid_delay3_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | histogram_axis_i/m_axis_tvalid_reg_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis  | histogram_axis_i/s_axis_tdata_delay3_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|isp_model_axis  | histogram_axis_i/tlast_reg_reg[0]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel5x5_algorithm_i/s_axis_tlast_dly6_reg  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel5x5_algorithm_i/tuser_out_reg_reg      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel5x5_algorithm_i/s_axis_tvalid_dly6_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel7x7_algorithm_i/s_axis_tlast_dly7_reg  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel7x7_algorithm_i/tuser_out_reg_reg      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel7x7_algorithm_i/s_axis_tvalid_dly7_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | maxtri7x7_shift_i/s_axis_tdata_dly2_reg[1]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|sobel_axis      | sobel3x3_algorithm_i/s_axis_tlast_dly5_reg  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel3x3_algorithm_i/tuser_out_reg_reg      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sobel_axis      | sobel3x3_algorithm_i/s_axis_tvalid_dly5_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|data_conv_model | fifo_0_s_axis_tvalid_reg                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|data_conv_model | fifo_0_s_axis_tdata_reg[31]                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+----------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |design_1_xbar_2                          |         1|
|2     |design_1_auto_pc_0                       |         1|
|3     |design_1_auto_pc_1                       |         1|
|4     |design_1_auto_pc_2                       |         1|
|5     |design_1_xbar_3                          |         1|
|6     |design_1_auto_pc_3                       |         1|
|7     |design_1_xbar_4                          |         1|
|8     |design_1_auto_pc_4                       |         1|
|9     |design_1_axi_gpio_0_1                    |         1|
|10    |design_1_axi_gpio_0_0                    |         1|
|11    |design_1_axi_gpio_2_0                    |         1|
|12    |design_1_axi_vdma_1_0                    |         1|
|13    |design_1_axi_vdma_imgCapture_0           |         1|
|14    |design_1_axi_vdma_imgCapture1_0          |         1|
|15    |design_1_axi_vdma_0_2                    |         1|
|16    |design_1_axi_vdma_0_1                    |         1|
|17    |design_1_clk_wiz_0_0                     |         1|
|18    |design_1_processing_system7_0_0          |         1|
|19    |design_1_rst_processing_system7_0_100M_0 |         1|
|20    |gray_count_bram                          |         1|
|21    |normalize_bram                           |         1|
|22    |fifo_maxtrix                             |        10|
|23    |fifo_generator_0                         |         1|
|24    |axis_dwidth_converter_0                  |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |axis_dwidth_converter_0                  |     1|
|2     |design_1_auto_pc_0                       |     1|
|3     |design_1_auto_pc_1                       |     1|
|4     |design_1_auto_pc_2                       |     1|
|5     |design_1_auto_pc_3                       |     1|
|6     |design_1_auto_pc_4                       |     1|
|7     |design_1_axi_gpio_0_0                    |     1|
|8     |design_1_axi_gpio_0_1                    |     1|
|9     |design_1_axi_gpio_2_0                    |     1|
|10    |design_1_axi_vdma_0_1                    |     1|
|11    |design_1_axi_vdma_0_2                    |     1|
|12    |design_1_axi_vdma_1_0                    |     1|
|13    |design_1_axi_vdma_imgCapture1_0          |     1|
|14    |design_1_axi_vdma_imgCapture_0           |     1|
|15    |design_1_clk_wiz_0_0                     |     1|
|16    |design_1_processing_system7_0_0          |     1|
|17    |design_1_rst_processing_system7_0_100M_0 |     1|
|18    |design_1_xbar_2                          |     1|
|19    |design_1_xbar_3                          |     1|
|20    |design_1_xbar_4                          |     1|
|21    |fifo_generator_0                         |     1|
|22    |fifo_maxtrix                             |     1|
|23    |fifo_maxtrix__10                         |     1|
|24    |fifo_maxtrix__11                         |     1|
|25    |fifo_maxtrix__12                         |     1|
|26    |fifo_maxtrix__13                         |     1|
|27    |fifo_maxtrix__14                         |     1|
|28    |fifo_maxtrix__15                         |     1|
|29    |fifo_maxtrix__16                         |     1|
|30    |fifo_maxtrix__17                         |     1|
|31    |fifo_maxtrix__18                         |     1|
|32    |gray_count_bram                          |     1|
|33    |normalize_bram                           |     1|
|34    |BUFG                                     |     1|
|35    |CARRY4                                   |   745|
|36    |DSP48E1_1                                |     2|
|37    |LUT1                                     |   151|
|38    |LUT2                                     |  1552|
|39    |LUT3                                     |  1030|
|40    |LUT4                                     |  1048|
|41    |LUT5                                     |   572|
|42    |LUT6                                     |   619|
|43    |MUXF7                                    |    64|
|44    |SRL16E                                   |    95|
|45    |FDRE                                     |  4223|
|46    |FDSE                                     |    17|
|47    |IBUF                                     |    14|
|48    |IOBUF                                    |     3|
|49    |OBUF                                     |     5|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------------------+------+
|      |Instance                              |Module                                     |Cells |
+------+--------------------------------------+-------------------------------------------+------+
|1     |top                                   |                                           | 15012|
|2     |  design_1_wrapper_i                  |design_1_wrapper                           |  4498|
|3     |    design_1_i                        |design_1                                   |  4495|
|4     |      axi_interconnect_0              |design_1_axi_interconnect_0_0              |   619|
|5     |        m00_couplers                  |m00_couplers_imp_1CA5Z32                   |   265|
|6     |      axi_interconnect_1              |design_1_axi_interconnect_0_1              |   135|
|7     |        s00_couplers                  |s00_couplers_imp_HS4N6K                    |   135|
|8     |      axi_interconnect_2              |design_1_axi_interconnect_1_0              |   135|
|9     |        s00_couplers                  |s00_couplers_imp_XOWISC                    |   135|
|10    |      axi_mem_intercon                |design_1_axi_mem_intercon_0                |   619|
|11    |        m00_couplers                  |m00_couplers_imp_1R706YB                   |   265|
|12    |      processing_system7_0_axi_periph |design_1_processing_system7_0_axi_periph_0 |  1217|
|13    |        s00_couplers                  |s00_couplers_imp_1CFO1MB                   |   177|
|14    |      xlconcat_0                      |design_1_xlconcat_0_0                      |     0|
|15    |  Trgger                              |Trgger                                     |   181|
|16    |  cmos_sampling_i                     |cmos_sampling                              |    24|
|17    |  vcap_i                              |video_caputure                             |    65|
|18    |  isp_model_axis_i                    |isp_model_axis                             |  2134|
|19    |    dpc_axis_i                        |dpc_axis                                   |   853|
|20    |    gaus_filter_axis_i                |gaus_filter_axis                           |   285|
|21    |    gaus_sharp_axis_i                 |gaus_sharp_axis                            |   282|
|22    |    histogram_axis_i                  |histogram_axis                             |   452|
|23    |    maxtri3x3_dpc_i                   |maxtri3x3_shift__xdcDup__1                 |   112|
|24    |    maxtri3x3_gaus_i                  |maxtri3x3_shift                            |   107|
|25    |  opencv_model_i                      |opencv_model                               |  6221|
|26    |    sobel_axis_i                      |sobel_axis                                 |  6154|
|27    |      maxtri7x7_shift_i               |maxtri7x7_fifo                             |   192|
|28    |      sobel3x3_algorithm_i            |sobel3x3_algorithm                         |   425|
|29    |      sobel5x5_algorithm_i            |sobel5x5_algorithm                         |  1421|
|30    |      sobel7x7_algorithm_i            |sobel7x7_algorithm                         |  4034|
|31    |  data_conv_model_i                   |data_conv_model                            |   431|
|32    |    data_put_together_i               |data_put_together                          |    63|
|33    |  axis_switch_i                       |axis_switch                                |    16|
|34    |  SC30_v1_0_S00_AXI_inst              |SC30_v1_0_S00_AXI                          |  1321|
+------+--------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1225.930 ; gain = 547.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1225.930 ; gain = 399.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1225.930 ; gain = 547.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1225.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 814 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1237.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
454 Infos, 188 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1237.012 ; gain = 881.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1237.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/SC130_3Channel/SC130_3Channel/SC130_3Channel.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 15:12:25 2020...
