#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 23 21:49:11 2015
# Process ID: 39414
# Log file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level.vdi
# Journal file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1654.176 ; gain = 499.656 ; free physical = 1951 ; free virtual = 13106
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:13]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1664.180 ; gain = 828.250 ; free physical = 1947 ; free virtual = 13100
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1683.414 ; gain = 2.922 ; free physical = 1944 ; free virtual = 13098

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "4f0aeb7f".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 23 21:51:53 2015
# Process ID: 39584
# Log file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level.vdi
# Journal file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1654.180 ; gain = 499.656 ; free physical = 1914 ; free virtual = 13091
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'i2c_scl_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_bar'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'i2c_sda_lsm'. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc:13]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1664.184 ; gain = 828.250 ; free physical = 1909 ; free virtual = 13084
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1683.418 ; gain = 2.922 ; free physical = 1906 ; free virtual = 13082

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "4f0aeb7f".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 23 22:02:58 2015
# Process ID: 39996
# Log file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level.vdi
# Journal file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: open_checkpoint /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level.dcp
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_board.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_board.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1654.211 ; gain = 499.656 ; free physical = 1721 ; free virtual = 12924
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_early.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_late.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/.Xil/Vivado-39996-ubuntu/dcp/top_level_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1656.211 ; gain = 2.000 ; free physical = 1719 ; free virtual = 12921
Restored from archive | CPU: 0.010000 secs | Memory: 0.012527 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1656.211 ; gain = 2.000 ; free physical = 1719 ; free virtual = 12921
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.211 ; gain = 840.293 ; free physical = 1719 ; free virtual = 12920
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1680.449 ; gain = 6.922 ; free physical = 1716 ; free virtual = 12916

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "4f0aeb7f".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1705.473 ; gain = 0.000 ; free physical = 1682 ; free virtual = 12889
Phase 1 Generate And Synthesize Debug Cores | Checksum: fbb8603e

Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1705.473 ; gain = 25.023 ; free physical = 1682 ; free virtual = 12889
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 104e571d8

Time (s): cpu = 00:02:33 ; elapsed = 00:02:34 . Memory (MB): peak = 1725.473 ; gain = 45.023 ; free physical = 1669 ; free virtual = 12876

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 648 cells.
Phase 3 Constant Propagation | Checksum: 1977e6126

Time (s): cpu = 00:02:35 ; elapsed = 00:02:36 . Memory (MB): peak = 1725.473 ; gain = 45.023 ; free physical = 1665 ; free virtual = 12872

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Ready.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 4779 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2482 unconnected cells.
Phase 4 Sweep | Checksum: 18730ef1d

Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1725.473 ; gain = 45.023 ; free physical = 1665 ; free virtual = 12872
Ending Logic Optimization Task | Checksum: 18730ef1d

Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1725.473 ; gain = 45.023 ; free physical = 1665 ; free virtual = 12872
Implement Debug Cores | Checksum: a1a8db7a
Logic Optimization | Checksum: 1a1d85849

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 48
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 123a63281

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1789.480 ; gain = 0.000 ; free physical = 1623 ; free virtual = 12831
Ending Power Optimization Task | Checksum: 123a63281

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1789.480 ; gain = 64.008 ; free physical = 1623 ; free virtual = 12831
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:44 . Memory (MB): peak = 1789.480 ; gain = 132.270 ; free physical = 1623 ; free virtual = 12831
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1805.480 ; gain = 0.000 ; free physical = 1622 ; free virtual = 12830
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 91d8b747

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1805.496 ; gain = 0.000 ; free physical = 1619 ; free virtual = 12828

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1805.496 ; gain = 0.000 ; free physical = 1619 ; free virtual = 12828
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1805.496 ; gain = 0.000 ; free physical = 1619 ; free virtual = 12828

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 26d552cc

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1805.496 ; gain = 0.000 ; free physical = 1619 ; free virtual = 12828
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 26d552cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 26d552cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 367efc04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c06fdef9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: e1b25597

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2.1.2.1 Place Init Design | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2.1.2 Build Placer Netlist Model | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2.1.3 Constrain Clocks/Macros | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2.1 Placer Initialization Core | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792
Phase 2 Placer Initialization | Checksum: e9e67633

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.492 ; gain = 27.996 ; free physical = 1583 ; free virtual = 12792

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 104234f8d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 104234f8d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 170230b94

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1573fbf6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1573fbf6a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 220e55eb4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1e8dd21f4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1583 ; free virtual = 12792

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 4.6 Small Shape Detail Placement | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: fec25bf9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 4 Detail Placement | Checksum: fec25bf9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11cd2ce64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 11cd2ce64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.965. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 5.2.2 Post Placement Optimization | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 5.2 Post Commit Optimization | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 5.5 Placer Reporting | Checksum: 1522fc1f9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 11b6dade2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 11b6dade2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
Ending Placer Task | Checksum: a91b85b9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1865.508 ; gain = 60.012 ; free physical = 1575 ; free virtual = 12784
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 1865.508 ; gain = 60.023 ; free physical = 1575 ; free virtual = 12784
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.508 ; gain = 0.000 ; free physical = 1565 ; free virtual = 12785
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1865.508 ; gain = 0.000 ; free physical = 1572 ; free virtual = 12783
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1865.508 ; gain = 0.000 ; free physical = 1572 ; free virtual = 12783
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1865.508 ; gain = 0.000 ; free physical = 1571 ; free virtual = 12783
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9962d50c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2016.477 ; gain = 150.969 ; free physical = 1410 ; free virtual = 12622

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9962d50c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2019.477 ; gain = 153.969 ; free physical = 1409 ; free virtual = 12621

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9962d50c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.477 ; gain = 172.969 ; free physical = 1391 ; free virtual = 12603
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2607da7a5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.05   | TNS=0      | WHS=-0.248 | THS=-250   |

Phase 2 Router Initialization | Checksum: 289cc8904

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123eca938

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c17d5623

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.76   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170fa4e99

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
Phase 4 Rip-up And Reroute | Checksum: 170fa4e99

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1919810e8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1919810e8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1919810e8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1857adb1e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1c020c05f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.598299 %
  Global Horizontal Routing Utilization  = 0.653701 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15c16fcf9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15c16fcf9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18d42f07e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 18d42f07e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2079.992 ; gain = 214.484 ; free physical = 1349 ; free virtual = 12560
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2079.992 ; gain = 0.000 ; free physical = 1336 ; free virtual = 12560
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 22:07:43 2015...
