
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001aa54  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a70  0801acf4  0801acf4  0001bcf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b764  0801b764  0001c764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b76c  0801b76c  0001c76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801b770  0801b770  0001c770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000174  24000000  0801b774  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00016028  24000180  0801b8e8  0001d180  2**5
                  ALLOC
  8 .ram_d1       00002000  240161c0  0801b8e8  0001d1c0  2**5
                  ALLOC
  9 ._user_heap_stack 00000600  240181c0  0801b8e8  0001d1c0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001d174  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003b50d  00000000  00000000  0001d1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00008a2d  00000000  00000000  000586af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000027b8  00000000  00000000  000610e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001e54  00000000  00000000  00063898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00042eb3  00000000  00000000  000656ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003ef8b  00000000  00000000  000a859f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016f3f9  00000000  00000000  000e752a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00256923  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a804  00000000  00000000  00256968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  0026116c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000180 	.word	0x24000180
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801acdc 	.word	0x0801acdc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000184 	.word	0x24000184
 80002dc:	0801acdc 	.word	0x0801acdc

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	460b      	mov	r3, r1
 80006e6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	2202      	movs	r2, #2
 80006f0:	2181      	movs	r1, #129	@ 0x81
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f003 fbdb 	bl	8003eae <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 80006f8:	2340      	movs	r3, #64	@ 0x40
 80006fa:	2202      	movs	r2, #2
 80006fc:	2101      	movs	r1, #1
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f003 fbd5 	bl	8003eae <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 8000704:	2340      	movs	r3, #64	@ 0x40
 8000706:	4a0f      	ldr	r2, [pc, #60]	@ (8000744 <USBD_MIDI_Init+0x68>)
 8000708:	2101      	movs	r1, #1
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f003 fcbe 	bl	800408c <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 8000710:	2010      	movs	r0, #16
 8000712:	f003 fcdd 	bl	80040d0 <USBD_static_malloc>
 8000716:	4602      	mov	r2, r0
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000724:	2b00      	cmp	r3, #0
 8000726:	d102      	bne.n	800072e <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
 800072c:	e004      	b.n	8000738 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000734:	2200      	movs	r2, #0
 8000736:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 8000738:	7bfb      	ldrb	r3, [r7, #15]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2400019c 	.word	0x2400019c

08000748 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 8000754:	2140      	movs	r1, #64	@ 0x40
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f003 fbcf 	bl	8003efa <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000762:	2b00      	cmp	r3, #0
 8000764:	d009      	beq.n	800077a <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800076c:	4618      	mov	r0, r3
 800076e:	f003 fcbd 	bl	80040ec <USBD_static_free>
    pdev->pClassData = NULL;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2200      	movs	r2, #0
 8000776:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800079c:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d044      	beq.n	8000834 <USBD_MIDI_Setup+0xb0>
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d171      	bne.n	8000892 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	785b      	ldrb	r3, [r3, #1]
 80007b2:	3b02      	subs	r3, #2
 80007b4:	2b09      	cmp	r3, #9
 80007b6:	d836      	bhi.n	8000826 <USBD_MIDI_Setup+0xa2>
 80007b8:	a201      	add	r2, pc, #4	@ (adr r2, 80007c0 <USBD_MIDI_Setup+0x3c>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	08000817 	.word	0x08000817
 80007c4:	080007f7 	.word	0x080007f7
 80007c8:	08000827 	.word	0x08000827
 80007cc:	08000827 	.word	0x08000827
 80007d0:	08000827 	.word	0x08000827
 80007d4:	08000827 	.word	0x08000827
 80007d8:	08000827 	.word	0x08000827
 80007dc:	08000827 	.word	0x08000827
 80007e0:	08000805 	.word	0x08000805
 80007e4:	080007e9 	.word	0x080007e9
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	885b      	ldrh	r3, [r3, #2]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	601a      	str	r2, [r3, #0]
        break;
 80007f4:	e01d      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 80007f6:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 80007f8:	2201      	movs	r2, #1
 80007fa:	4619      	mov	r1, r3
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f001 fb33 	bl	8001e68 <USBD_CtlSendData>
                          1);    
        break;
 8000802:	e016      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	885b      	ldrh	r3, [r3, #2]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	b2db      	uxtb	r3, r3
 800080e:	461a      	mov	r2, r3
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	605a      	str	r2, [r3, #4]
        break;
 8000814:	e00d      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 800081a:	2201      	movs	r2, #1
 800081c:	4619      	mov	r1, r3
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f001 fb22 	bl	8001e68 <USBD_CtlSendData>
                          1);        
        break;      
 8000824:	e005      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 8000826:	6839      	ldr	r1, [r7, #0]
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f001 faa0 	bl	8001d6e <USBD_CtlError>
        return USBD_FAIL; 
 800082e:	2303      	movs	r3, #3
 8000830:	e030      	b.n	8000894 <USBD_MIDI_Setup+0x110>
    }
    break;
 8000832:	e02e      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	785b      	ldrb	r3, [r3, #1]
 8000838:	2b0b      	cmp	r3, #11
 800083a:	d023      	beq.n	8000884 <USBD_MIDI_Setup+0x100>
 800083c:	2b0b      	cmp	r3, #11
 800083e:	dc28      	bgt.n	8000892 <USBD_MIDI_Setup+0x10e>
 8000840:	2b06      	cmp	r3, #6
 8000842:	d002      	beq.n	800084a <USBD_MIDI_Setup+0xc6>
 8000844:	2b0a      	cmp	r3, #10
 8000846:	d015      	beq.n	8000874 <USBD_MIDI_Setup+0xf0>
 8000848:	e023      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	885b      	ldrh	r3, [r3, #2]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	b29b      	uxth	r3, r3
 8000852:	2b21      	cmp	r3, #33	@ 0x21
 8000854:	d107      	bne.n	8000866 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <USBD_MIDI_Setup+0x118>)
 8000858:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	88db      	ldrh	r3, [r3, #6]
 800085e:	2b07      	cmp	r3, #7
 8000860:	bf28      	it	cs
 8000862:	2307      	movcs	r3, #7
 8000864:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 8000866:	8afb      	ldrh	r3, [r7, #22]
 8000868:	461a      	mov	r2, r3
 800086a:	6939      	ldr	r1, [r7, #16]
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f001 fafb 	bl	8001e68 <USBD_CtlSendData>
        break;
 8000872:	e00e      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 8000878:	2201      	movs	r2, #1
 800087a:	4619      	mov	r1, r3
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f001 faf3 	bl	8001e68 <USBD_CtlSendData>
                          1);
        break;
 8000882:	e006      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	885b      	ldrh	r3, [r3, #2]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	461a      	mov	r2, r3
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	609a      	str	r2, [r3, #8]
        break;
 8000890:	bf00      	nop
    }
  }
  return USBD_OK;
 8000892:	2300      	movs	r3, #0
}
 8000894:	4618      	mov	r0, r3
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2400004a 	.word	0x2400004a

080008a0 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80008ae:	7b1b      	ldrb	r3, [r3, #12]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	4613      	mov	r3, r2
 80008c8:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80008d0:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d10c      	bne.n	80008f8 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	7b1b      	ldrb	r3, [r3, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d108      	bne.n	80008f8 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	2201      	movs	r2, #1
 80008ea:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 80008ec:	88fb      	ldrh	r3, [r7, #6]
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	2181      	movs	r1, #129	@ 0x81
 80008f2:	68f8      	ldr	r0, [r7, #12]
 80008f4:	f003 fba9 	bl	800404a <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2253      	movs	r2, #83	@ 0x53
 8000910:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 8000912:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 8000914:	4618      	mov	r0, r3
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	24000038 	.word	0x24000038

08000924 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	460b      	mov	r3, r1
 800092e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000936:	2200      	movs	r2, #0
 8000938:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800093a:	f017 faa3 	bl	8017e84 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	460b      	mov	r3, r1
 8000952:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 8000954:	78fb      	ldrb	r3, [r7, #3]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d001      	beq.n	800095e <USBD_MIDI_DataOut+0x16>
 800095a:	2303      	movs	r3, #3
 800095c:	e015      	b.n	800098a <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8000964:	78fa      	ldrb	r2, [r7, #3]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f00a fb22 	bl	800afb2 <HAL_PCD_EP_GetRxCount>
 800096e:	4603      	mov	r3, r0
 8000970:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 8000972:	7bfb      	ldrb	r3, [r7, #15]
 8000974:	4619      	mov	r1, r3
 8000976:	4807      	ldr	r0, [pc, #28]	@ (8000994 <USBD_MIDI_DataOut+0x4c>)
 8000978:	f017 fa74 	bl	8017e64 <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 800097c:	2340      	movs	r3, #64	@ 0x40
 800097e:	4a05      	ldr	r2, [pc, #20]	@ (8000994 <USBD_MIDI_DataOut+0x4c>)
 8000980:	2101      	movs	r1, #1
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f003 fb82 	bl	800408c <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	2400019c 	.word	0x2400019c

08000998 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	220a      	movs	r2, #10
 80009a4:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 80009a6:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr
 80009b4:	2400008c 	.word	0x2400008c

080009b8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	4613      	mov	r3, r2
 80009c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d101      	bne.n	80009d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e01f      	b.n	8000a10 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2200      	movs	r2, #0
 80009d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2200      	movs	r2, #0
 80009dc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2200      	movs	r2, #0
 80009e4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d003      	beq.n	80009f6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	68ba      	ldr	r2, [r7, #8]
 80009f2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2201      	movs	r2, #1
 80009fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f003 f9e7 	bl	8003dd8 <USBD_LL_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3718      	adds	r7, #24
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8000a22:	2300      	movs	r3, #0
 8000a24:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d101      	bne.n	8000a30 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	e025      	b.n	8000a7c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	32ae      	adds	r2, #174	@ 0xae
 8000a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00f      	beq.n	8000a6c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	32ae      	adds	r2, #174	@ 0xae
 8000a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5c:	f107 020e 	add.w	r2, r7, #14
 8000a60:	4610      	mov	r0, r2
 8000a62:	4798      	blx	r3
 8000a64:	4602      	mov	r2, r0
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8000a72:	1c5a      	adds	r2, r3, #1
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f003 f9f3 	bl	8003e78 <USBD_LL_Start>
 8000a92:	4603      	mov	r3, r0
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000aa4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b084      	sub	sp, #16
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
 8000aba:	460b      	mov	r3, r1
 8000abc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d009      	beq.n	8000ae0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	78fa      	ldrb	r2, [r7, #3]
 8000ad6:	4611      	mov	r1, r2
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	4798      	blx	r3
 8000adc:	4603      	mov	r3, r0
 8000ade:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	460b      	mov	r3, r1
 8000af4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000af6:	2300      	movs	r3, #0
 8000af8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	78fa      	ldrb	r2, [r7, #3]
 8000b04:	4611      	mov	r1, r2
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	4798      	blx	r3
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8000b10:	2303      	movs	r3, #3
 8000b12:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b084      	sub	sp, #16
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b2e:	6839      	ldr	r1, [r7, #0]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f001 f8e2 	bl	8001cfa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000b44:	461a      	mov	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000b52:	f003 031f 	and.w	r3, r3, #31
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d01a      	beq.n	8000b90 <USBD_LL_SetupStage+0x72>
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d822      	bhi.n	8000ba4 <USBD_LL_SetupStage+0x86>
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <USBD_LL_SetupStage+0x4a>
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d00a      	beq.n	8000b7c <USBD_LL_SetupStage+0x5e>
 8000b66:	e01d      	b.n	8000ba4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b6e:	4619      	mov	r1, r3
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f000 fb0f 	bl	8001194 <USBD_StdDevReq>
 8000b76:	4603      	mov	r3, r0
 8000b78:	73fb      	strb	r3, [r7, #15]
      break;
 8000b7a:	e020      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b82:	4619      	mov	r1, r3
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f000 fb77 	bl	8001278 <USBD_StdItfReq>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8000b8e:	e016      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b96:	4619      	mov	r1, r3
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f000 fbd9 	bl	8001350 <USBD_StdEPReq>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	73fb      	strb	r3, [r7, #15]
      break;
 8000ba2:	e00c      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000baa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f003 f9c0 	bl	8003f38 <USBD_LL_StallEP>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	73fb      	strb	r3, [r7, #15]
      break;
 8000bbc:	bf00      	nop
  }

  return ret;
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	607a      	str	r2, [r7, #4]
 8000bd4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8000bda:	7afb      	ldrb	r3, [r7, #11]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d16e      	bne.n	8000cbe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8000be6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	f040 8098 	bne.w	8000d24 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d913      	bls.n	8000c28 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	1ad2      	subs	r2, r2, r3
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	4293      	cmp	r3, r2
 8000c18:	bf28      	it	cs
 8000c1a:	4613      	movcs	r3, r2
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	6879      	ldr	r1, [r7, #4]
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f001 f94d 	bl	8001ec0 <USBD_CtlContinueRx>
 8000c26:	e07d      	b.n	8000d24 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000c2e:	f003 031f 	and.w	r3, r3, #31
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d014      	beq.n	8000c60 <USBD_LL_DataOutStage+0x98>
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d81d      	bhi.n	8000c76 <USBD_LL_DataOutStage+0xae>
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d002      	beq.n	8000c44 <USBD_LL_DataOutStage+0x7c>
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d003      	beq.n	8000c4a <USBD_LL_DataOutStage+0x82>
 8000c42:	e018      	b.n	8000c76 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8000c44:	2300      	movs	r3, #0
 8000c46:	75bb      	strb	r3, [r7, #22]
            break;
 8000c48:	e018      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	4619      	mov	r1, r3
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f000 fa64 	bl	8001122 <USBD_CoreFindIF>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	75bb      	strb	r3, [r7, #22]
            break;
 8000c5e:	e00d      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	68f8      	ldr	r0, [r7, #12]
 8000c6c:	f000 fa66 	bl	800113c <USBD_CoreFindEP>
 8000c70:	4603      	mov	r3, r0
 8000c72:	75bb      	strb	r3, [r7, #22]
            break;
 8000c74:	e002      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	75bb      	strb	r3, [r7, #22]
            break;
 8000c7a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000c7c:	7dbb      	ldrb	r3, [r7, #22]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d119      	bne.n	8000cb6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	d113      	bne.n	8000cb6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000c8e:	7dba      	ldrb	r2, [r7, #22]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	32ae      	adds	r2, #174	@ 0xae
 8000c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c98:	691b      	ldr	r3, [r3, #16]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d00b      	beq.n	8000cb6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000c9e:	7dba      	ldrb	r2, [r7, #22]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8000ca6:	7dba      	ldrb	r2, [r7, #22]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	32ae      	adds	r2, #174	@ 0xae
 8000cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cb0:	691b      	ldr	r3, [r3, #16]
 8000cb2:	68f8      	ldr	r0, [r7, #12]
 8000cb4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8000cb6:	68f8      	ldr	r0, [r7, #12]
 8000cb8:	f001 f913 	bl	8001ee2 <USBD_CtlSendStatus>
 8000cbc:	e032      	b.n	8000d24 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8000cbe:	7afb      	ldrb	r3, [r7, #11]
 8000cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	68f8      	ldr	r0, [r7, #12]
 8000cca:	f000 fa37 	bl	800113c <USBD_CoreFindEP>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000cd2:	7dbb      	ldrb	r3, [r7, #22]
 8000cd4:	2bff      	cmp	r3, #255	@ 0xff
 8000cd6:	d025      	beq.n	8000d24 <USBD_LL_DataOutStage+0x15c>
 8000cd8:	7dbb      	ldrb	r3, [r7, #22]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d122      	bne.n	8000d24 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d117      	bne.n	8000d1a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8000cea:	7dba      	ldrb	r2, [r7, #22]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	32ae      	adds	r2, #174	@ 0xae
 8000cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00f      	beq.n	8000d1a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8000cfa:	7dba      	ldrb	r2, [r7, #22]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8000d02:	7dba      	ldrb	r2, [r7, #22]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	32ae      	adds	r2, #174	@ 0xae
 8000d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	7afa      	ldrb	r2, [r7, #11]
 8000d10:	4611      	mov	r1, r2
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	4798      	blx	r3
 8000d16:	4603      	mov	r3, r0
 8000d18:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8000d1a:	7dfb      	ldrb	r3, [r7, #23]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000d20:	7dfb      	ldrb	r3, [r7, #23]
 8000d22:	e000      	b.n	8000d26 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3718      	adds	r7, #24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	460b      	mov	r3, r1
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000d3c:	7afb      	ldrb	r3, [r7, #11]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d16f      	bne.n	8000e22 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	3314      	adds	r3, #20
 8000d46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d15a      	bne.n	8000e08 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d914      	bls.n	8000d88 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	689a      	ldr	r2, [r3, #8]
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	1ad2      	subs	r2, r2, r3
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	461a      	mov	r2, r3
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	68f8      	ldr	r0, [r7, #12]
 8000d76:	f001 f892 	bl	8001e9e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f003 f983 	bl	800408c <USBD_LL_PrepareReceive>
 8000d86:	e03f      	b.n	8000e08 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d11c      	bne.n	8000dce <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d316      	bcc.n	8000dce <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	685a      	ldr	r2, [r3, #4]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d20f      	bcs.n	8000dce <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f001 f873 	bl	8001e9e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f003 f960 	bl	800408c <USBD_LL_PrepareReceive>
 8000dcc:	e01c      	b.n	8000e08 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d10f      	bne.n	8000dfa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d009      	beq.n	8000dfa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	2200      	movs	r2, #0
 8000dea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	68f8      	ldr	r0, [r7, #12]
 8000df8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8000dfa:	2180      	movs	r1, #128	@ 0x80
 8000dfc:	68f8      	ldr	r0, [r7, #12]
 8000dfe:	f003 f89b 	bl	8003f38 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f001 f880 	bl	8001f08 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d03a      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f7ff fe42 	bl	8000a9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000e20:	e032      	b.n	8000e88 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000e22:	7afb      	ldrb	r3, [r7, #11]
 8000e24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f000 f985 	bl	800113c <USBD_CoreFindEP>
 8000e32:	4603      	mov	r3, r0
 8000e34:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000e36:	7dfb      	ldrb	r3, [r7, #23]
 8000e38:	2bff      	cmp	r3, #255	@ 0xff
 8000e3a:	d025      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d122      	bne.n	8000e88 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d11c      	bne.n	8000e88 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000e4e:	7dfa      	ldrb	r2, [r7, #23]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	32ae      	adds	r2, #174	@ 0xae
 8000e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d014      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000e5e:	7dfa      	ldrb	r2, [r7, #23]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8000e66:	7dfa      	ldrb	r2, [r7, #23]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	32ae      	adds	r2, #174	@ 0xae
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	7afa      	ldrb	r2, [r7, #11]
 8000e74:	4611      	mov	r1, r2
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	4798      	blx	r3
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000e7e:	7dbb      	ldrb	r3, [r7, #22]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000e84:	7dbb      	ldrb	r3, [r7, #22]
 8000e86:	e000      	b.n	8000e8a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d014      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d00e      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	6852      	ldr	r2, [r2, #4]
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	4611      	mov	r1, r2
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	4798      	blx	r3
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000ef8:	2340      	movs	r3, #64	@ 0x40
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f002 ffd5 	bl	8003eae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2201      	movs	r2, #1
 8000f08:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2240      	movs	r2, #64	@ 0x40
 8000f10:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000f14:	2340      	movs	r3, #64	@ 0x40
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	@ 0x80
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f002 ffc7 	bl	8003eae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2201      	movs	r2, #1
 8000f24:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2240      	movs	r2, #64	@ 0x40
 8000f2a:	621a      	str	r2, [r3, #32]

  return ret;
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	78fa      	ldrb	r2, [r7, #3]
 8000f46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	d006      	beq.n	8000f78 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	d106      	bne.n	8000fb0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d110      	bne.n	8000ff4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00b      	beq.n	8000ff4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d005      	beq.n	8000ff4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	32ae      	adds	r2, #174	@ 0xae
 8001014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d101      	bne.n	8001020 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800101c:	2303      	movs	r3, #3
 800101e:	e01c      	b.n	800105a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2b03      	cmp	r3, #3
 800102a:	d115      	bne.n	8001058 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	32ae      	adds	r2, #174	@ 0xae
 8001036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00b      	beq.n	8001058 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	32ae      	adds	r2, #174	@ 0xae
 800104a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104e:	6a1b      	ldr	r3, [r3, #32]
 8001050:	78fa      	ldrb	r2, [r7, #3]
 8001052:	4611      	mov	r1, r2
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	460b      	mov	r3, r1
 800106c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	32ae      	adds	r2, #174	@ 0xae
 8001078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d101      	bne.n	8001084 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8001080:	2303      	movs	r3, #3
 8001082:	e01c      	b.n	80010be <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b03      	cmp	r3, #3
 800108e:	d115      	bne.n	80010bc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	32ae      	adds	r2, #174	@ 0xae
 800109a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00b      	beq.n	80010bc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	32ae      	adds	r2, #174	@ 0xae
 80010ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b4:	78fa      	ldrb	r2, [r7, #3]
 80010b6:	4611      	mov	r1, r2
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2201      	movs	r2, #1
 80010ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d00e      	beq.n	8001118 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	6852      	ldr	r2, [r2, #4]
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	4611      	mov	r1, r2
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	4798      	blx	r3
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8001114:	2303      	movs	r3, #3
 8001116:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8001122:	b480      	push	{r7}
 8001124:	b083      	sub	sp, #12
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	460b      	mov	r3, r1
 800112c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800112e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8001130:	4618      	mov	r0, r3
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8001148:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8001156:	b480      	push	{r7}
 8001158:	b087      	sub	sp, #28
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	3301      	adds	r3, #1
 800116c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8001174:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b21a      	sxth	r2, r3
 800117c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001180:	4313      	orrs	r3, r2
 8001182:	b21b      	sxth	r3, r3
 8001184:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8001186:	89fb      	ldrh	r3, [r7, #14]
}
 8001188:	4618      	mov	r0, r3
 800118a:	371c      	adds	r7, #28
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80011aa:	2b40      	cmp	r3, #64	@ 0x40
 80011ac:	d005      	beq.n	80011ba <USBD_StdDevReq+0x26>
 80011ae:	2b40      	cmp	r3, #64	@ 0x40
 80011b0:	d857      	bhi.n	8001262 <USBD_StdDevReq+0xce>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00f      	beq.n	80011d6 <USBD_StdDevReq+0x42>
 80011b6:	2b20      	cmp	r3, #32
 80011b8:	d153      	bne.n	8001262 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	32ae      	adds	r2, #174	@ 0xae
 80011c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	6839      	ldr	r1, [r7, #0]
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	4798      	blx	r3
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]
      break;
 80011d4:	e04a      	b.n	800126c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	785b      	ldrb	r3, [r3, #1]
 80011da:	2b09      	cmp	r3, #9
 80011dc:	d83b      	bhi.n	8001256 <USBD_StdDevReq+0xc2>
 80011de:	a201      	add	r2, pc, #4	@ (adr r2, 80011e4 <USBD_StdDevReq+0x50>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	08001239 	.word	0x08001239
 80011e8:	0800124d 	.word	0x0800124d
 80011ec:	08001257 	.word	0x08001257
 80011f0:	08001243 	.word	0x08001243
 80011f4:	08001257 	.word	0x08001257
 80011f8:	08001217 	.word	0x08001217
 80011fc:	0800120d 	.word	0x0800120d
 8001200:	08001257 	.word	0x08001257
 8001204:	0800122f 	.word	0x0800122f
 8001208:	08001221 	.word	0x08001221
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800120c:	6839      	ldr	r1, [r7, #0]
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 fa3c 	bl	800168c <USBD_GetDescriptor>
          break;
 8001214:	e024      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8001216:	6839      	ldr	r1, [r7, #0]
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fbcb 	bl	80019b4 <USBD_SetAddress>
          break;
 800121e:	e01f      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 fc0a 	bl	8001a3c <USBD_SetConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	73fb      	strb	r3, [r7, #15]
          break;
 800122c:	e018      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800122e:	6839      	ldr	r1, [r7, #0]
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 fcad 	bl	8001b90 <USBD_GetConfig>
          break;
 8001236:	e013      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8001238:	6839      	ldr	r1, [r7, #0]
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 fcde 	bl	8001bfc <USBD_GetStatus>
          break;
 8001240:	e00e      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8001242:	6839      	ldr	r1, [r7, #0]
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fd0d 	bl	8001c64 <USBD_SetFeature>
          break;
 800124a:	e009      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800124c:	6839      	ldr	r1, [r7, #0]
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 fd31 	bl	8001cb6 <USBD_ClrFeature>
          break;
 8001254:	e004      	b.n	8001260 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 fd88 	bl	8001d6e <USBD_CtlError>
          break;
 800125e:	bf00      	nop
      }
      break;
 8001260:	e004      	b.n	800126c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8001262:	6839      	ldr	r1, [r7, #0]
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 fd82 	bl	8001d6e <USBD_CtlError>
      break;
 800126a:	bf00      	nop
  }

  return ret;
 800126c:	7bfb      	ldrb	r3, [r7, #15]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop

08001278 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800128e:	2b40      	cmp	r3, #64	@ 0x40
 8001290:	d005      	beq.n	800129e <USBD_StdItfReq+0x26>
 8001292:	2b40      	cmp	r3, #64	@ 0x40
 8001294:	d852      	bhi.n	800133c <USBD_StdItfReq+0xc4>
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <USBD_StdItfReq+0x26>
 800129a:	2b20      	cmp	r3, #32
 800129c:	d14e      	bne.n	800133c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	3b01      	subs	r3, #1
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d840      	bhi.n	800132e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	889b      	ldrh	r3, [r3, #4]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d836      	bhi.n	8001324 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4619      	mov	r1, r3
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ff2f 	bl	8001122 <USBD_CoreFindIF>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80012c8:	7bbb      	ldrb	r3, [r7, #14]
 80012ca:	2bff      	cmp	r3, #255	@ 0xff
 80012cc:	d01d      	beq.n	800130a <USBD_StdItfReq+0x92>
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d11a      	bne.n	800130a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80012d4:	7bba      	ldrb	r2, [r7, #14]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	32ae      	adds	r2, #174	@ 0xae
 80012da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00f      	beq.n	8001304 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80012e4:	7bba      	ldrb	r2, [r7, #14]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80012ec:	7bba      	ldrb	r2, [r7, #14]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	32ae      	adds	r2, #174	@ 0xae
 80012f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	4798      	blx	r3
 80012fe:	4603      	mov	r3, r0
 8001300:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001302:	e004      	b.n	800130e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8001304:	2303      	movs	r3, #3
 8001306:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001308:	e001      	b.n	800130e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800130a:	2303      	movs	r3, #3
 800130c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	88db      	ldrh	r3, [r3, #6]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d110      	bne.n	8001338 <USBD_StdItfReq+0xc0>
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10d      	bne.n	8001338 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 fde0 	bl	8001ee2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8001322:	e009      	b.n	8001338 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8001324:	6839      	ldr	r1, [r7, #0]
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 fd21 	bl	8001d6e <USBD_CtlError>
          break;
 800132c:	e004      	b.n	8001338 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800132e:	6839      	ldr	r1, [r7, #0]
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 fd1c 	bl	8001d6e <USBD_CtlError>
          break;
 8001336:	e000      	b.n	800133a <USBD_StdItfReq+0xc2>
          break;
 8001338:	bf00      	nop
      }
      break;
 800133a:	e004      	b.n	8001346 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800133c:	6839      	ldr	r1, [r7, #0]
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 fd15 	bl	8001d6e <USBD_CtlError>
      break;
 8001344:	bf00      	nop
  }

  return ret;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	889b      	ldrh	r3, [r3, #4]
 8001362:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800136c:	2b40      	cmp	r3, #64	@ 0x40
 800136e:	d007      	beq.n	8001380 <USBD_StdEPReq+0x30>
 8001370:	2b40      	cmp	r3, #64	@ 0x40
 8001372:	f200 817f 	bhi.w	8001674 <USBD_StdEPReq+0x324>
 8001376:	2b00      	cmp	r3, #0
 8001378:	d02a      	beq.n	80013d0 <USBD_StdEPReq+0x80>
 800137a:	2b20      	cmp	r3, #32
 800137c:	f040 817a 	bne.w	8001674 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8001380:	7bbb      	ldrb	r3, [r7, #14]
 8001382:	4619      	mov	r1, r3
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fed9 	bl	800113c <USBD_CoreFindEP>
 800138a:	4603      	mov	r3, r0
 800138c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	2bff      	cmp	r3, #255	@ 0xff
 8001392:	f000 8174 	beq.w	800167e <USBD_StdEPReq+0x32e>
 8001396:	7b7b      	ldrb	r3, [r7, #13]
 8001398:	2b00      	cmp	r3, #0
 800139a:	f040 8170 	bne.w	800167e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800139e:	7b7a      	ldrb	r2, [r7, #13]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80013a6:	7b7a      	ldrb	r2, [r7, #13]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	32ae      	adds	r2, #174	@ 0xae
 80013ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f000 8163 	beq.w	800167e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80013b8:	7b7a      	ldrb	r2, [r7, #13]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	32ae      	adds	r2, #174	@ 0xae
 80013be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	6839      	ldr	r1, [r7, #0]
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	4798      	blx	r3
 80013ca:	4603      	mov	r3, r0
 80013cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80013ce:	e156      	b.n	800167e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	785b      	ldrb	r3, [r3, #1]
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d008      	beq.n	80013ea <USBD_StdEPReq+0x9a>
 80013d8:	2b03      	cmp	r3, #3
 80013da:	f300 8145 	bgt.w	8001668 <USBD_StdEPReq+0x318>
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 809b 	beq.w	800151a <USBD_StdEPReq+0x1ca>
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d03c      	beq.n	8001462 <USBD_StdEPReq+0x112>
 80013e8:	e13e      	b.n	8001668 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d002      	beq.n	80013fc <USBD_StdEPReq+0xac>
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	d016      	beq.n	8001428 <USBD_StdEPReq+0xd8>
 80013fa:	e02c      	b.n	8001456 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80013fc:	7bbb      	ldrb	r3, [r7, #14]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00d      	beq.n	800141e <USBD_StdEPReq+0xce>
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	2b80      	cmp	r3, #128	@ 0x80
 8001406:	d00a      	beq.n	800141e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001408:	7bbb      	ldrb	r3, [r7, #14]
 800140a:	4619      	mov	r1, r3
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f002 fd93 	bl	8003f38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8001412:	2180      	movs	r1, #128	@ 0x80
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f002 fd8f 	bl	8003f38 <USBD_LL_StallEP>
 800141a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800141c:	e020      	b.n	8001460 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800141e:	6839      	ldr	r1, [r7, #0]
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 fca4 	bl	8001d6e <USBD_CtlError>
              break;
 8001426:	e01b      	b.n	8001460 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	885b      	ldrh	r3, [r3, #2]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d10e      	bne.n	800144e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00b      	beq.n	800144e <USBD_StdEPReq+0xfe>
 8001436:	7bbb      	ldrb	r3, [r7, #14]
 8001438:	2b80      	cmp	r3, #128	@ 0x80
 800143a:	d008      	beq.n	800144e <USBD_StdEPReq+0xfe>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	88db      	ldrh	r3, [r3, #6]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d104      	bne.n	800144e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	4619      	mov	r1, r3
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f002 fd75 	bl	8003f38 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 fd47 	bl	8001ee2 <USBD_CtlSendStatus>

              break;
 8001454:	e004      	b.n	8001460 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8001456:	6839      	ldr	r1, [r7, #0]
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fc88 	bl	8001d6e <USBD_CtlError>
              break;
 800145e:	bf00      	nop
          }
          break;
 8001460:	e107      	b.n	8001672 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001468:	b2db      	uxtb	r3, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d002      	beq.n	8001474 <USBD_StdEPReq+0x124>
 800146e:	2b03      	cmp	r3, #3
 8001470:	d016      	beq.n	80014a0 <USBD_StdEPReq+0x150>
 8001472:	e04b      	b.n	800150c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8001474:	7bbb      	ldrb	r3, [r7, #14]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <USBD_StdEPReq+0x146>
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	2b80      	cmp	r3, #128	@ 0x80
 800147e:	d00a      	beq.n	8001496 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001480:	7bbb      	ldrb	r3, [r7, #14]
 8001482:	4619      	mov	r1, r3
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f002 fd57 	bl	8003f38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800148a:	2180      	movs	r1, #128	@ 0x80
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f002 fd53 	bl	8003f38 <USBD_LL_StallEP>
 8001492:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8001494:	e040      	b.n	8001518 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 fc68 	bl	8001d6e <USBD_CtlError>
              break;
 800149e:	e03b      	b.n	8001518 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	885b      	ldrh	r3, [r3, #2]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d136      	bne.n	8001516 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d004      	beq.n	80014bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	4619      	mov	r1, r3
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f002 fd5d 	bl	8003f76 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 fd10 	bl	8001ee2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4619      	mov	r1, r3
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fe38 	bl	800113c <USBD_CoreFindEP>
 80014cc:	4603      	mov	r3, r0
 80014ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80014d0:	7b7b      	ldrb	r3, [r7, #13]
 80014d2:	2bff      	cmp	r3, #255	@ 0xff
 80014d4:	d01f      	beq.n	8001516 <USBD_StdEPReq+0x1c6>
 80014d6:	7b7b      	ldrb	r3, [r7, #13]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d11c      	bne.n	8001516 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80014dc:	7b7a      	ldrb	r2, [r7, #13]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80014e4:	7b7a      	ldrb	r2, [r7, #13]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	32ae      	adds	r2, #174	@ 0xae
 80014ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d010      	beq.n	8001516 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80014f4:	7b7a      	ldrb	r2, [r7, #13]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	32ae      	adds	r2, #174	@ 0xae
 80014fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	6839      	ldr	r1, [r7, #0]
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	4798      	blx	r3
 8001506:	4603      	mov	r3, r0
 8001508:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800150a:	e004      	b.n	8001516 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800150c:	6839      	ldr	r1, [r7, #0]
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 fc2d 	bl	8001d6e <USBD_CtlError>
              break;
 8001514:	e000      	b.n	8001518 <USBD_StdEPReq+0x1c8>
              break;
 8001516:	bf00      	nop
          }
          break;
 8001518:	e0ab      	b.n	8001672 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d002      	beq.n	800152c <USBD_StdEPReq+0x1dc>
 8001526:	2b03      	cmp	r3, #3
 8001528:	d032      	beq.n	8001590 <USBD_StdEPReq+0x240>
 800152a:	e097      	b.n	800165c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800152c:	7bbb      	ldrb	r3, [r7, #14]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d007      	beq.n	8001542 <USBD_StdEPReq+0x1f2>
 8001532:	7bbb      	ldrb	r3, [r7, #14]
 8001534:	2b80      	cmp	r3, #128	@ 0x80
 8001536:	d004      	beq.n	8001542 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8001538:	6839      	ldr	r1, [r7, #0]
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 fc17 	bl	8001d6e <USBD_CtlError>
                break;
 8001540:	e091      	b.n	8001666 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001546:	2b00      	cmp	r3, #0
 8001548:	da0b      	bge.n	8001562 <USBD_StdEPReq+0x212>
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	3310      	adds	r3, #16
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	3304      	adds	r3, #4
 8001560:	e00b      	b.n	800157a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001562:	7bbb      	ldrb	r3, [r7, #14]
 8001564:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	3304      	adds	r3, #4
 800157a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2202      	movs	r2, #2
 8001586:	4619      	mov	r1, r3
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f000 fc6d 	bl	8001e68 <USBD_CtlSendData>
              break;
 800158e:	e06a      	b.n	8001666 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8001590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001594:	2b00      	cmp	r3, #0
 8001596:	da11      	bge.n	80015bc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	f003 020f 	and.w	r2, r3, #15
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	440b      	add	r3, r1
 80015aa:	3324      	adds	r3, #36	@ 0x24
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d117      	bne.n	80015e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80015b2:	6839      	ldr	r1, [r7, #0]
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 fbda 	bl	8001d6e <USBD_CtlError>
                  break;
 80015ba:	e054      	b.n	8001666 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	f003 020f 	and.w	r2, r3, #15
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	4613      	mov	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d104      	bne.n	80015e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80015d8:	6839      	ldr	r1, [r7, #0]
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 fbc7 	bl	8001d6e <USBD_CtlError>
                  break;
 80015e0:	e041      	b.n	8001666 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80015e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	da0b      	bge.n	8001602 <USBD_StdEPReq+0x2b2>
 80015ea:	7bbb      	ldrb	r3, [r7, #14]
 80015ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	3310      	adds	r3, #16
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	3304      	adds	r3, #4
 8001600:	e00b      	b.n	800161a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001602:	7bbb      	ldrb	r3, [r7, #14]
 8001604:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	4413      	add	r3, r2
 8001618:	3304      	adds	r3, #4
 800161a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800161c:	7bbb      	ldrb	r3, [r7, #14]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <USBD_StdEPReq+0x2d8>
 8001622:	7bbb      	ldrb	r3, [r7, #14]
 8001624:	2b80      	cmp	r3, #128	@ 0x80
 8001626:	d103      	bne.n	8001630 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	e00e      	b.n	800164e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8001630:	7bbb      	ldrb	r3, [r7, #14]
 8001632:	4619      	mov	r1, r3
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f002 fcbd 	bl	8003fb4 <USBD_LL_IsStallEP>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d003      	beq.n	8001648 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2201      	movs	r2, #1
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	e002      	b.n	800164e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2202      	movs	r2, #2
 8001652:	4619      	mov	r1, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 fc07 	bl	8001e68 <USBD_CtlSendData>
              break;
 800165a:	e004      	b.n	8001666 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800165c:	6839      	ldr	r1, [r7, #0]
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 fb85 	bl	8001d6e <USBD_CtlError>
              break;
 8001664:	bf00      	nop
          }
          break;
 8001666:	e004      	b.n	8001672 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8001668:	6839      	ldr	r1, [r7, #0]
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 fb7f 	bl	8001d6e <USBD_CtlError>
          break;
 8001670:	bf00      	nop
      }
      break;
 8001672:	e005      	b.n	8001680 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8001674:	6839      	ldr	r1, [r7, #0]
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 fb79 	bl	8001d6e <USBD_CtlError>
      break;
 800167c:	e000      	b.n	8001680 <USBD_StdEPReq+0x330>
      break;
 800167e:	bf00      	nop
  }

  return ret;
 8001680:	7bfb      	ldrb	r3, [r7, #15]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	885b      	ldrh	r3, [r3, #2]
 80016a6:	0a1b      	lsrs	r3, r3, #8
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	3b01      	subs	r3, #1
 80016ac:	2b0e      	cmp	r3, #14
 80016ae:	f200 8152 	bhi.w	8001956 <USBD_GetDescriptor+0x2ca>
 80016b2:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <USBD_GetDescriptor+0x2c>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	08001729 	.word	0x08001729
 80016bc:	08001741 	.word	0x08001741
 80016c0:	08001781 	.word	0x08001781
 80016c4:	08001957 	.word	0x08001957
 80016c8:	08001957 	.word	0x08001957
 80016cc:	080018f7 	.word	0x080018f7
 80016d0:	08001923 	.word	0x08001923
 80016d4:	08001957 	.word	0x08001957
 80016d8:	08001957 	.word	0x08001957
 80016dc:	08001957 	.word	0x08001957
 80016e0:	08001957 	.word	0x08001957
 80016e4:	08001957 	.word	0x08001957
 80016e8:	08001957 	.word	0x08001957
 80016ec:	08001957 	.word	0x08001957
 80016f0:	080016f5 	.word	0x080016f5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d00b      	beq.n	8001718 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	7c12      	ldrb	r2, [r2, #16]
 800170c:	f107 0108 	add.w	r1, r7, #8
 8001710:	4610      	mov	r0, r2
 8001712:	4798      	blx	r3
 8001714:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001716:	e126      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001718:	6839      	ldr	r1, [r7, #0]
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 fb27 	bl	8001d6e <USBD_CtlError>
        err++;
 8001720:	7afb      	ldrb	r3, [r7, #11]
 8001722:	3301      	adds	r3, #1
 8001724:	72fb      	strb	r3, [r7, #11]
      break;
 8001726:	e11e      	b.n	8001966 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	7c12      	ldrb	r2, [r2, #16]
 8001734:	f107 0108 	add.w	r1, r7, #8
 8001738:	4610      	mov	r0, r2
 800173a:	4798      	blx	r3
 800173c:	60f8      	str	r0, [r7, #12]
      break;
 800173e:	e112      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	7c1b      	ldrb	r3, [r3, #16]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10d      	bne.n	8001764 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800174e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001750:	f107 0208 	add.w	r2, r7, #8
 8001754:	4610      	mov	r0, r2
 8001756:	4798      	blx	r3
 8001758:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	3301      	adds	r3, #1
 800175e:	2202      	movs	r2, #2
 8001760:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8001762:	e100      	b.n	8001966 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800176a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176c:	f107 0208 	add.w	r2, r7, #8
 8001770:	4610      	mov	r0, r2
 8001772:	4798      	blx	r3
 8001774:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	3301      	adds	r3, #1
 800177a:	2202      	movs	r2, #2
 800177c:	701a      	strb	r2, [r3, #0]
      break;
 800177e:	e0f2      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	885b      	ldrh	r3, [r3, #2]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b05      	cmp	r3, #5
 8001788:	f200 80ac 	bhi.w	80018e4 <USBD_GetDescriptor+0x258>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <USBD_GetDescriptor+0x108>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017ad 	.word	0x080017ad
 8001798:	080017e1 	.word	0x080017e1
 800179c:	08001815 	.word	0x08001815
 80017a0:	08001849 	.word	0x08001849
 80017a4:	0800187d 	.word	0x0800187d
 80017a8:	080018b1 	.word	0x080018b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	7c12      	ldrb	r2, [r2, #16]
 80017c4:	f107 0108 	add.w	r1, r7, #8
 80017c8:	4610      	mov	r0, r2
 80017ca:	4798      	blx	r3
 80017cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80017ce:	e091      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80017d0:	6839      	ldr	r1, [r7, #0]
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 facb 	bl	8001d6e <USBD_CtlError>
            err++;
 80017d8:	7afb      	ldrb	r3, [r7, #11]
 80017da:	3301      	adds	r3, #1
 80017dc:	72fb      	strb	r3, [r7, #11]
          break;
 80017de:	e089      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00b      	beq.n	8001804 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	7c12      	ldrb	r2, [r2, #16]
 80017f8:	f107 0108 	add.w	r1, r7, #8
 80017fc:	4610      	mov	r0, r2
 80017fe:	4798      	blx	r3
 8001800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001802:	e077      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001804:	6839      	ldr	r1, [r7, #0]
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 fab1 	bl	8001d6e <USBD_CtlError>
            err++;
 800180c:	7afb      	ldrb	r3, [r7, #11]
 800180e:	3301      	adds	r3, #1
 8001810:	72fb      	strb	r3, [r7, #11]
          break;
 8001812:	e06f      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00b      	beq.n	8001838 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	7c12      	ldrb	r2, [r2, #16]
 800182c:	f107 0108 	add.w	r1, r7, #8
 8001830:	4610      	mov	r0, r2
 8001832:	4798      	blx	r3
 8001834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001836:	e05d      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 fa97 	bl	8001d6e <USBD_CtlError>
            err++;
 8001840:	7afb      	ldrb	r3, [r7, #11]
 8001842:	3301      	adds	r3, #1
 8001844:	72fb      	strb	r3, [r7, #11]
          break;
 8001846:	e055      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00b      	beq.n	800186c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	7c12      	ldrb	r2, [r2, #16]
 8001860:	f107 0108 	add.w	r1, r7, #8
 8001864:	4610      	mov	r0, r2
 8001866:	4798      	blx	r3
 8001868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800186a:	e043      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 fa7d 	bl	8001d6e <USBD_CtlError>
            err++;
 8001874:	7afb      	ldrb	r3, [r7, #11]
 8001876:	3301      	adds	r3, #1
 8001878:	72fb      	strb	r3, [r7, #11]
          break;
 800187a:	e03b      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00b      	beq.n	80018a0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	7c12      	ldrb	r2, [r2, #16]
 8001894:	f107 0108 	add.w	r1, r7, #8
 8001898:	4610      	mov	r0, r2
 800189a:	4798      	blx	r3
 800189c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800189e:	e029      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80018a0:	6839      	ldr	r1, [r7, #0]
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fa63 	bl	8001d6e <USBD_CtlError>
            err++;
 80018a8:	7afb      	ldrb	r3, [r7, #11]
 80018aa:	3301      	adds	r3, #1
 80018ac:	72fb      	strb	r3, [r7, #11]
          break;
 80018ae:	e021      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00b      	beq.n	80018d4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	7c12      	ldrb	r2, [r2, #16]
 80018c8:	f107 0108 	add.w	r1, r7, #8
 80018cc:	4610      	mov	r0, r2
 80018ce:	4798      	blx	r3
 80018d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80018d2:	e00f      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 fa49 	bl	8001d6e <USBD_CtlError>
            err++;
 80018dc:	7afb      	ldrb	r3, [r7, #11]
 80018de:	3301      	adds	r3, #1
 80018e0:	72fb      	strb	r3, [r7, #11]
          break;
 80018e2:	e007      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80018e4:	6839      	ldr	r1, [r7, #0]
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 fa41 	bl	8001d6e <USBD_CtlError>
          err++;
 80018ec:	7afb      	ldrb	r3, [r7, #11]
 80018ee:	3301      	adds	r3, #1
 80018f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80018f2:	bf00      	nop
      }
      break;
 80018f4:	e037      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	7c1b      	ldrb	r3, [r3, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001906:	f107 0208 	add.w	r2, r7, #8
 800190a:	4610      	mov	r0, r2
 800190c:	4798      	blx	r3
 800190e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001910:	e029      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001912:	6839      	ldr	r1, [r7, #0]
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 fa2a 	bl	8001d6e <USBD_CtlError>
        err++;
 800191a:	7afb      	ldrb	r3, [r7, #11]
 800191c:	3301      	adds	r3, #1
 800191e:	72fb      	strb	r3, [r7, #11]
      break;
 8001920:	e021      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	7c1b      	ldrb	r3, [r3, #16]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10d      	bne.n	8001946 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f107 0208 	add.w	r2, r7, #8
 8001936:	4610      	mov	r0, r2
 8001938:	4798      	blx	r3
 800193a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	3301      	adds	r3, #1
 8001940:	2207      	movs	r2, #7
 8001942:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001944:	e00f      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001946:	6839      	ldr	r1, [r7, #0]
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 fa10 	bl	8001d6e <USBD_CtlError>
        err++;
 800194e:	7afb      	ldrb	r3, [r7, #11]
 8001950:	3301      	adds	r3, #1
 8001952:	72fb      	strb	r3, [r7, #11]
      break;
 8001954:	e007      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8001956:	6839      	ldr	r1, [r7, #0]
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 fa08 	bl	8001d6e <USBD_CtlError>
      err++;
 800195e:	7afb      	ldrb	r3, [r7, #11]
 8001960:	3301      	adds	r3, #1
 8001962:	72fb      	strb	r3, [r7, #11]
      break;
 8001964:	bf00      	nop
  }

  if (err != 0U)
 8001966:	7afb      	ldrb	r3, [r7, #11]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d11e      	bne.n	80019aa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	88db      	ldrh	r3, [r3, #6]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d016      	beq.n	80019a2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8001974:	893b      	ldrh	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00e      	beq.n	8001998 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	88da      	ldrh	r2, [r3, #6]
 800197e:	893b      	ldrh	r3, [r7, #8]
 8001980:	4293      	cmp	r3, r2
 8001982:	bf28      	it	cs
 8001984:	4613      	movcs	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800198a:	893b      	ldrh	r3, [r7, #8]
 800198c:	461a      	mov	r2, r3
 800198e:	68f9      	ldr	r1, [r7, #12]
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 fa69 	bl	8001e68 <USBD_CtlSendData>
 8001996:	e009      	b.n	80019ac <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8001998:	6839      	ldr	r1, [r7, #0]
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 f9e7 	bl	8001d6e <USBD_CtlError>
 80019a0:	e004      	b.n	80019ac <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa9d 	bl	8001ee2 <USBD_CtlSendStatus>
 80019a8:	e000      	b.n	80019ac <USBD_GetDescriptor+0x320>
    return;
 80019aa:	bf00      	nop
  }
}
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop

080019b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	889b      	ldrh	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d131      	bne.n	8001a2a <USBD_SetAddress+0x76>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	88db      	ldrh	r3, [r3, #6]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d12d      	bne.n	8001a2a <USBD_SetAddress+0x76>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	885b      	ldrh	r3, [r3, #2]
 80019d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d4:	d829      	bhi.n	8001a2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	885b      	ldrh	r3, [r3, #2]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d104      	bne.n	80019f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 f9bc 	bl	8001d6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019f6:	e01d      	b.n	8001a34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7bfa      	ldrb	r2, [r7, #15]
 80019fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	4619      	mov	r1, r3
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f002 fb01 	bl	800400c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 fa69 	bl	8001ee2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d004      	beq.n	8001a20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2202      	movs	r2, #2
 8001a1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a1e:	e009      	b.n	8001a34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a28:	e004      	b.n	8001a34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8001a2a:	6839      	ldr	r1, [r7, #0]
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f99e 	bl	8001d6e <USBD_CtlError>
  }
}
 8001a32:	bf00      	nop
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	885b      	ldrh	r3, [r3, #2]
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b4e      	ldr	r3, [pc, #312]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8001a54:	4b4d      	ldr	r3, [pc, #308]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d905      	bls.n	8001a68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8001a5c:	6839      	ldr	r1, [r7, #0]
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 f985 	bl	8001d6e <USBD_CtlError>
    return USBD_FAIL;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e08c      	b.n	8001b82 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d002      	beq.n	8001a7a <USBD_SetConfig+0x3e>
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d029      	beq.n	8001acc <USBD_SetConfig+0x90>
 8001a78:	e075      	b.n	8001b66 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8001a7a:	4b44      	ldr	r3, [pc, #272]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d020      	beq.n	8001ac4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8001a82:	4b42      	ldr	r3, [pc, #264]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff f80d 	bl	8000ab2 <USBD_SetClassConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d008      	beq.n	8001ab4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8001aa2:	6839      	ldr	r1, [r7, #0]
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 f962 	bl	8001d6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2202      	movs	r2, #2
 8001aae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001ab2:	e065      	b.n	8001b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 fa14 	bl	8001ee2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2203      	movs	r2, #3
 8001abe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001ac2:	e05d      	b.n	8001b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fa0c 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001aca:	e059      	b.n	8001b80 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8001acc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d112      	bne.n	8001afa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001ae6:	4b29      	ldr	r3, [pc, #164]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	4619      	mov	r1, r3
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7fe fffc 	bl	8000aea <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f9f5 	bl	8001ee2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001af8:	e042      	b.n	8001b80 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8001afa:	4b24      	ldr	r3, [pc, #144]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d02a      	beq.n	8001b5e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	4619      	mov	r1, r3
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7fe ffea 	bl	8000aea <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8001b16:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7fe ffc3 	bl	8000ab2 <USBD_SetClassConfig>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00f      	beq.n	8001b56 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8001b36:	6839      	ldr	r1, [r7, #0]
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f918 	bl	8001d6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	4619      	mov	r1, r3
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7fe ffcf 	bl	8000aea <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001b54:	e014      	b.n	8001b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 f9c3 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001b5c:	e010      	b.n	8001b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f9bf 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001b64:	e00c      	b.n	8001b80 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8001b66:	6839      	ldr	r1, [r7, #0]
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f900 	bl	8001d6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	4619      	mov	r1, r3
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7fe ffb8 	bl	8000aea <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8001b7e:	bf00      	nop
  }

  return ret;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	240001dc 	.word	0x240001dc

08001b90 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	88db      	ldrh	r3, [r3, #6]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d004      	beq.n	8001bac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8001ba2:	6839      	ldr	r1, [r7, #0]
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f8e2 	bl	8001d6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8001baa:	e023      	b.n	8001bf4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	dc02      	bgt.n	8001bbe <USBD_GetConfig+0x2e>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	dc03      	bgt.n	8001bc4 <USBD_GetConfig+0x34>
 8001bbc:	e015      	b.n	8001bea <USBD_GetConfig+0x5a>
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d00b      	beq.n	8001bda <USBD_GetConfig+0x4a>
 8001bc2:	e012      	b.n	8001bea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3308      	adds	r3, #8
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f948 	bl	8001e68 <USBD_CtlSendData>
        break;
 8001bd8:	e00c      	b.n	8001bf4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	2201      	movs	r2, #1
 8001be0:	4619      	mov	r1, r3
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f940 	bl	8001e68 <USBD_CtlSendData>
        break;
 8001be8:	e004      	b.n	8001bf4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f000 f8be 	bl	8001d6e <USBD_CtlError>
        break;
 8001bf2:	bf00      	nop
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d81e      	bhi.n	8001c52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	88db      	ldrh	r3, [r3, #6]
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d004      	beq.n	8001c26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8001c1c:	6839      	ldr	r1, [r7, #0]
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f8a5 	bl	8001d6e <USBD_CtlError>
        break;
 8001c24:	e01a      	b.n	8001c5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	f043 0202 	orr.w	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	330c      	adds	r3, #12
 8001c46:	2202      	movs	r2, #2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f90c 	bl	8001e68 <USBD_CtlSendData>
      break;
 8001c50:	e004      	b.n	8001c5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8001c52:	6839      	ldr	r1, [r7, #0]
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f88a 	bl	8001d6e <USBD_CtlError>
      break;
 8001c5a:	bf00      	nop
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	885b      	ldrh	r3, [r3, #2]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f92f 	bl	8001ee2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001c84:	e013      	b.n	8001cae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	885b      	ldrh	r3, [r3, #2]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d10b      	bne.n	8001ca6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	889b      	ldrh	r3, [r3, #4]
 8001c92:	0a1b      	lsrs	r3, r3, #8
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f91f 	bl	8001ee2 <USBD_CtlSendStatus>
}
 8001ca4:	e003      	b.n	8001cae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8001ca6:	6839      	ldr	r1, [r7, #0]
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f860 	bl	8001d6e <USBD_CtlError>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d80b      	bhi.n	8001ce6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	885b      	ldrh	r3, [r3, #2]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d10c      	bne.n	8001cf0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f8ff 	bl	8001ee2 <USBD_CtlSendStatus>
      }
      break;
 8001ce4:	e004      	b.n	8001cf0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8001ce6:	6839      	ldr	r1, [r7, #0]
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f840 	bl	8001d6e <USBD_CtlError>
      break;
 8001cee:	e000      	b.n	8001cf2 <USBD_ClrFeature+0x3c>
      break;
 8001cf0:	bf00      	nop
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b084      	sub	sp, #16
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
 8001d02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	781a      	ldrb	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3301      	adds	r3, #1
 8001d14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	781a      	ldrb	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	3301      	adds	r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f7ff fa16 	bl	8001156 <SWAPBYTE>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	3301      	adds	r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001d3e:	68f8      	ldr	r0, [r7, #12]
 8001d40:	f7ff fa09 	bl	8001156 <SWAPBYTE>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3301      	adds	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f7ff f9fc 	bl	8001156 <SWAPBYTE>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	461a      	mov	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	80da      	strh	r2, [r3, #6]
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f002 f8dc 	bl	8003f38 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001d80:	2100      	movs	r1, #0
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f002 f8d8 	bl	8003f38 <USBD_LL_StallEP>
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d042      	beq.n	8001e2c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8001daa:	6938      	ldr	r0, [r7, #16]
 8001dac:	f000 f842 	bl	8001e34 <USBD_GetLen>
 8001db0:	4603      	mov	r3, r0
 8001db2:	3301      	adds	r3, #1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001dba:	d808      	bhi.n	8001dce <USBD_GetString+0x3e>
 8001dbc:	6938      	ldr	r0, [r7, #16]
 8001dbe:	f000 f839 	bl	8001e34 <USBD_GetLen>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	e001      	b.n	8001dd2 <USBD_GetString+0x42>
 8001dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	68ba      	ldr	r2, [r7, #8]
 8001dda:	4413      	add	r3, r2
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	7812      	ldrb	r2, [r2, #0]
 8001de0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001de2:	7dfb      	ldrb	r3, [r7, #23]
 8001de4:	3301      	adds	r3, #1
 8001de6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8001de8:	7dfb      	ldrb	r3, [r7, #23]
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4413      	add	r3, r2
 8001dee:	2203      	movs	r2, #3
 8001df0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	3301      	adds	r3, #1
 8001df6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8001df8:	e013      	b.n	8001e22 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	4413      	add	r3, r2
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	7812      	ldrb	r2, [r2, #0]
 8001e04:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	613b      	str	r3, [r7, #16]
    idx++;
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8001e12:	7dfb      	ldrb	r3, [r7, #23]
 8001e14:	68ba      	ldr	r2, [r7, #8]
 8001e16:	4413      	add	r3, r2
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
    idx++;
 8001e1c:	7dfb      	ldrb	r3, [r7, #23]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1e7      	bne.n	8001dfa <USBD_GetString+0x6a>
 8001e2a:	e000      	b.n	8001e2e <USBD_GetString+0x9e>
    return;
 8001e2c:	bf00      	nop
  }
}
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8001e44:	e005      	b.n	8001e52 <USBD_GetLen+0x1e>
  {
    len++;
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f5      	bne.n	8001e46 <USBD_GetLen+0x12>
  }

  return len;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2202      	movs	r2, #2
 8001e78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f002 f8db 	bl	800404a <USBD_LL_Transmit>

  return USBD_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b084      	sub	sp, #16
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	2100      	movs	r1, #0
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f002 f8ca 	bl	800404a <USBD_LL_Transmit>

  return USBD_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f002 f8da 	bl	800408c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2204      	movs	r2, #4
 8001eee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f002 f8a6 	bl	800404a <USBD_LL_Transmit>

  return USBD_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2205      	movs	r2, #5
 8001f14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001f18:	2300      	movs	r3, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f002 f8b4 	bl	800408c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b084      	sub	sp, #16
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8001f42:	2302      	movs	r3, #2
 8001f44:	e029      	b.n	8001f9a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	79fa      	ldrb	r2, [r7, #7]
 8001f4a:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f81f 	bl	8001fa2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f002 fab8 	bl	8004508 <USBH_LL_Init>

  return USBH_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b084      	sub	sp, #16
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	e00a      	b.n	8001fc6 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b0f      	cmp	r3, #15
 8001fca:	d9f1      	bls.n	8001fb0 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e009      	b.n	8001fe6 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fec:	d3f1      	bcc.n	8001fd2 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2240      	movs	r2, #64	@ 0x40
 8002012:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	331c      	adds	r3, #28
 800203e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002042:	2100      	movs	r1, #0
 8002044:	4618      	mov	r0, r3
 8002046:	f018 f9cb 	bl	801a3e0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f018 f9c2 	bl	801a3e0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002062:	2212      	movs	r2, #18
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f018 f9ba 	bl	801a3e0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002072:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f018 f9b1 	bl	801a3e0 <memset>

  return USBH_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d018      	beq.n	80020ce <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d810      	bhi.n	80020c8 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 80020ac:	1c59      	adds	r1, r3, #1
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
 80020c6:	e004      	b.n	80020d2 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80020c8:	2302      	movs	r3, #2
 80020ca:	73fb      	strb	r3, [r7, #15]
 80020cc:	e001      	b.n	80020d2 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80020ce:	2302      	movs	r3, #2
 80020d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d204      	bcs.n	8002106 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	78fa      	ldrb	r2, [r7, #3]
 8002100:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8002104:	e001      	b.n	800210a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8002106:	2302      	movs	r3, #2
 8002108:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800210a:	7bfb      	ldrb	r3, [r7, #15]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f002 fa33 	bl	800458c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8002126:	2101      	movs	r1, #1
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f002 fb4c 	bl	80047c6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af04      	add	r7, sp, #16
 800213e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8002140:	2302      	movs	r3, #2
 8002142:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b01      	cmp	r3, #1
 8002152:	d102      	bne.n	800215a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2203      	movs	r2, #3
 8002158:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b0b      	cmp	r3, #11
 8002162:	f200 81c0 	bhi.w	80024e6 <USBH_Process+0x3ae>
 8002166:	a201      	add	r2, pc, #4	@ (adr r2, 800216c <USBH_Process+0x34>)
 8002168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216c:	0800219d 	.word	0x0800219d
 8002170:	080021cf 	.word	0x080021cf
 8002174:	08002239 	.word	0x08002239
 8002178:	08002481 	.word	0x08002481
 800217c:	080024e7 	.word	0x080024e7
 8002180:	080022d9 	.word	0x080022d9
 8002184:	08002427 	.word	0x08002427
 8002188:	0800230f 	.word	0x0800230f
 800218c:	0800232f 	.word	0x0800232f
 8002190:	0800234d 	.word	0x0800234d
 8002194:	08002391 	.word	0x08002391
 8002198:	08002469 	.word	0x08002469
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 81a0 	beq.w	80024ea <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80021b0:	20c8      	movs	r0, #200	@ 0xc8
 80021b2:	f002 fb49 	bl	8004848 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f002 fa45 	bl	8004646 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80021cc:	e18d      	b.n	80024ea <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d107      	bne.n	80021ea <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2202      	movs	r2, #2
 80021e6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80021e8:	e18e      	b.n	8002508 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 80021f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021f4:	d914      	bls.n	8002220 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80021fc:	3301      	adds	r3, #1
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800220c:	2b03      	cmp	r3, #3
 800220e:	d903      	bls.n	8002218 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	220d      	movs	r2, #13
 8002214:	701a      	strb	r2, [r3, #0]
      break;
 8002216:	e177      	b.n	8002508 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
      break;
 800221e:	e173      	b.n	8002508 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8002226:	f103 020a 	add.w	r2, r3, #10
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8002230:	200a      	movs	r0, #10
 8002232:	f002 fb09 	bl	8004848 <USBH_Delay>
      break;
 8002236:	e167      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800223e:	2b00      	cmp	r3, #0
 8002240:	d005      	beq.n	800224e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002248:	2104      	movs	r1, #4
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800224e:	2064      	movs	r0, #100	@ 0x64
 8002250:	f002 fafa 	bl	8004848 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f002 f9cf 	bl	80045f8 <USBH_LL_GetSpeed>
 800225a:	4603      	mov	r3, r0
 800225c:	461a      	mov	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2205      	movs	r2, #5
 8002268:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800226a:	2100      	movs	r1, #0
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f001 faa6 	bl	80037be <USBH_AllocPipe>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f001 fa9e 	bl	80037be <USBH_AllocPipe>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7919      	ldrb	r1, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800229e:	9202      	str	r2, [sp, #8]
 80022a0:	2200      	movs	r2, #0
 80022a2:	9201      	str	r2, [sp, #4]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	4603      	mov	r3, r0
 80022a8:	2280      	movs	r2, #128	@ 0x80
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f001 fa58 	bl	8003760 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7959      	ldrb	r1, [r3, #5]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80022c4:	9202      	str	r2, [sp, #8]
 80022c6:	2200      	movs	r2, #0
 80022c8:	9201      	str	r2, [sp, #4]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	4603      	mov	r3, r0
 80022ce:	2200      	movs	r2, #0
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f001 fa45 	bl	8003760 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80022d6:	e117      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 f91b 	bl	8002514 <USBH_HandleEnum>
 80022de:	4603      	mov	r3, r0
 80022e0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80022e2:	7bbb      	ldrb	r3, [r7, #14]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f040 8101 	bne.w	80024ee <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d103      	bne.n	8002306 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2208      	movs	r2, #8
 8002302:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002304:	e0f3      	b.n	80024ee <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2207      	movs	r2, #7
 800230a:	701a      	strb	r2, [r3, #0]
      break;
 800230c:	e0ef      	b.n	80024ee <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 80ec 	beq.w	80024f2 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002320:	2101      	movs	r1, #1
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2208      	movs	r2, #8
 800232a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800232c:	e0e1      	b.n	80024f2 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8002334:	4619      	mov	r1, r3
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fc43 	bl	8002bc2 <USBH_SetCfg>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 80d9 	bne.w	80024f6 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2209      	movs	r2, #9
 8002348:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800234a:	e0d4      	b.n	80024f6 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	2b00      	cmp	r3, #0
 8002358:	d016      	beq.n	8002388 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800235a:	2101      	movs	r1, #1
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fc53 	bl	8002c08 <USBH_SetFeature>
 8002362:	4603      	mov	r3, r0
 8002364:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002366:	7bbb      	ldrb	r3, [r7, #14]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d103      	bne.n	8002376 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	220a      	movs	r2, #10
 8002372:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002374:	e0c1      	b.n	80024fa <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8002376:	7bbb      	ldrb	r3, [r7, #14]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b03      	cmp	r3, #3
 800237c:	f040 80bd 	bne.w	80024fa <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	220a      	movs	r2, #10
 8002384:	701a      	strb	r2, [r3, #0]
      break;
 8002386:	e0b8      	b.n	80024fa <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	220a      	movs	r2, #10
 800238c:	701a      	strb	r2, [r3, #0]
      break;
 800238e:	e0b4      	b.n	80024fa <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 80b1 	beq.w	80024fe <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]
 80023a8:	e01a      	b.n	80023e0 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	791a      	ldrb	r2, [r3, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d10a      	bne.n	80023da <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 80023d8:	e005      	b.n	80023e6 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	3301      	adds	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	2b05      	cmp	r3, #5
 80023e4:	d9e1      	bls.n	80023aa <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d016      	beq.n	800241e <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d109      	bne.n	8002416 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2206      	movs	r2, #6
 8002406:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800240e:	2103      	movs	r1, #3
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002414:	e073      	b.n	80024fe <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	220d      	movs	r2, #13
 800241a:	701a      	strb	r2, [r3, #0]
      break;
 800241c:	e06f      	b.n	80024fe <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	220d      	movs	r2, #13
 8002422:	701a      	strb	r2, [r3, #0]
      break;
 8002424:	e06b      	b.n	80024fe <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800242c:	2b00      	cmp	r3, #0
 800242e:	d017      	beq.n	8002460 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	4798      	blx	r3
 800243c:	4603      	mov	r3, r0
 800243e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002440:	7bbb      	ldrb	r3, [r7, #14]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	220b      	movs	r2, #11
 800244c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800244e:	e058      	b.n	8002502 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8002450:	7bbb      	ldrb	r3, [r7, #14]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d154      	bne.n	8002502 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	220d      	movs	r2, #13
 800245c:	701a      	strb	r2, [r3, #0]
      break;
 800245e:	e050      	b.n	8002502 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	220d      	movs	r2, #13
 8002464:	701a      	strb	r2, [r3, #0]
      break;
 8002466:	e04c      	b.n	8002502 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800246e:	2b00      	cmp	r3, #0
 8002470:	d049      	beq.n	8002506 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	4798      	blx	r3
      }
      break;
 800247e:	e042      	b.n	8002506 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff fd8a 	bl	8001fa2 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002494:	2b00      	cmp	r3, #0
 8002496:	d009      	beq.n	80024ac <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80024bc:	2105      	movs	r1, #5
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d107      	bne.n	80024de <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff fe1e 	bl	8002118 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80024dc:	e014      	b.n	8002508 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f002 f854 	bl	800458c <USBH_LL_Start>
      break;
 80024e4:	e010      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 80024e6:	bf00      	nop
 80024e8:	e00e      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024ea:	bf00      	nop
 80024ec:	e00c      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024ee:	bf00      	nop
 80024f0:	e00a      	b.n	8002508 <USBH_Process+0x3d0>
    break;
 80024f2:	bf00      	nop
 80024f4:	e008      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024f6:	bf00      	nop
 80024f8:	e006      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024fa:	bf00      	nop
 80024fc:	e004      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024fe:	bf00      	nop
 8002500:	e002      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 8002502:	bf00      	nop
 8002504:	e000      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 8002506:	bf00      	nop
  }
  return USBH_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop

08002514 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af04      	add	r7, sp, #16
 800251a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8002520:	2301      	movs	r3, #1
 8002522:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	785b      	ldrb	r3, [r3, #1]
 8002528:	2b07      	cmp	r3, #7
 800252a:	f200 81bd 	bhi.w	80028a8 <USBH_HandleEnum+0x394>
 800252e:	a201      	add	r2, pc, #4	@ (adr r2, 8002534 <USBH_HandleEnum+0x20>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	08002555 	.word	0x08002555
 8002538:	0800260f 	.word	0x0800260f
 800253c:	08002679 	.word	0x08002679
 8002540:	08002703 	.word	0x08002703
 8002544:	0800276d 	.word	0x0800276d
 8002548:	080027dd 	.word	0x080027dd
 800254c:	08002823 	.word	0x08002823
 8002550:	08002869 	.word	0x08002869
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8002554:	2108      	movs	r1, #8
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 fa50 	bl	80029fc <USBH_Get_DevDesc>
 800255c:	4603      	mov	r3, r0
 800255e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002560:	7bbb      	ldrb	r3, [r7, #14]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d12e      	bne.n	80025c4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7919      	ldrb	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800258a:	9202      	str	r2, [sp, #8]
 800258c:	2200      	movs	r2, #0
 800258e:	9201      	str	r2, [sp, #4]
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	4603      	mov	r3, r0
 8002594:	2280      	movs	r2, #128	@ 0x80
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f001 f8e2 	bl	8003760 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	7959      	ldrb	r1, [r3, #5]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80025b0:	9202      	str	r2, [sp, #8]
 80025b2:	2200      	movs	r2, #0
 80025b4:	9201      	str	r2, [sp, #4]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	4603      	mov	r3, r0
 80025ba:	2200      	movs	r2, #0
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f001 f8cf 	bl	8003760 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80025c2:	e173      	b.n	80028ac <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80025c4:	7bbb      	ldrb	r3, [r7, #14]
 80025c6:	2b03      	cmp	r3, #3
 80025c8:	f040 8170 	bne.w	80028ac <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025d2:	3301      	adds	r3, #1
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d903      	bls.n	80025ee <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	220d      	movs	r2, #13
 80025ea:	701a      	strb	r2, [r3, #0]
      break;
 80025ec:	e15e      	b.n	80028ac <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	795b      	ldrb	r3, [r3, #5]
 80025f2:	4619      	mov	r1, r3
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f001 f904 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	791b      	ldrb	r3, [r3, #4]
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f001 f8fe 	bl	8003802 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
      break;
 800260c:	e14e      	b.n	80028ac <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800260e:	2112      	movs	r1, #18
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 f9f3 	bl	80029fc <USBH_Get_DevDesc>
 8002616:	4603      	mov	r3, r0
 8002618:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800261a:	7bbb      	ldrb	r3, [r7, #14]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8002626:	e143      	b.n	80028b0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002628:	7bbb      	ldrb	r3, [r7, #14]
 800262a:	2b03      	cmp	r3, #3
 800262c:	f040 8140 	bne.w	80028b0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002636:	3301      	adds	r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002646:	2b03      	cmp	r3, #3
 8002648:	d903      	bls.n	8002652 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	220d      	movs	r2, #13
 800264e:	701a      	strb	r2, [r3, #0]
      break;
 8002650:	e12e      	b.n	80028b0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	795b      	ldrb	r3, [r3, #5]
 8002656:	4619      	mov	r1, r3
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f001 f8d2 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	791b      	ldrb	r3, [r3, #4]
 8002662:	4619      	mov	r1, r3
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f001 f8cc 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
      break;
 8002676:	e11b      	b.n	80028b0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8002678:	2101      	movs	r1, #1
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fa7d 	bl	8002b7a <USBH_SetAddress>
 8002680:	4603      	mov	r3, r0
 8002682:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002684:	7bbb      	ldrb	r3, [r7, #14]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d130      	bne.n	80026ec <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800268a:	2002      	movs	r0, #2
 800268c:	f002 f8dc 	bl	8004848 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2203      	movs	r2, #3
 800269c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7919      	ldrb	r1, [r3, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80026b2:	9202      	str	r2, [sp, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4603      	mov	r3, r0
 80026bc:	2280      	movs	r2, #128	@ 0x80
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f001 f84e 	bl	8003760 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7959      	ldrb	r1, [r3, #5]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026d8:	9202      	str	r2, [sp, #8]
 80026da:	2200      	movs	r2, #0
 80026dc:	9201      	str	r2, [sp, #4]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	4603      	mov	r3, r0
 80026e2:	2200      	movs	r2, #0
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f001 f83b 	bl	8003760 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80026ea:	e0e3      	b.n	80028b4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80026ec:	7bbb      	ldrb	r3, [r7, #14]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	f040 80e0 	bne.w	80028b4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	220d      	movs	r2, #13
 80026f8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	705a      	strb	r2, [r3, #1]
      break;
 8002700:	e0d8      	b.n	80028b4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8002702:	2109      	movs	r1, #9
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f9a5 	bl	8002a54 <USBH_Get_CfgDesc>
 800270a:	4603      	mov	r3, r0
 800270c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800270e:	7bbb      	ldrb	r3, [r7, #14]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d103      	bne.n	800271c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2204      	movs	r2, #4
 8002718:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800271a:	e0cd      	b.n	80028b8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800271c:	7bbb      	ldrb	r3, [r7, #14]
 800271e:	2b03      	cmp	r3, #3
 8002720:	f040 80ca 	bne.w	80028b8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800272a:	3301      	adds	r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800273a:	2b03      	cmp	r3, #3
 800273c:	d903      	bls.n	8002746 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	220d      	movs	r2, #13
 8002742:	701a      	strb	r2, [r3, #0]
      break;
 8002744:	e0b8      	b.n	80028b8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	795b      	ldrb	r3, [r3, #5]
 800274a:	4619      	mov	r1, r3
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f001 f858 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	791b      	ldrb	r3, [r3, #4]
 8002756:	4619      	mov	r1, r3
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f001 f852 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
      break;
 800276a:	e0a5      	b.n	80028b8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f96d 	bl	8002a54 <USBH_Get_CfgDesc>
 800277a:	4603      	mov	r3, r0
 800277c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800277e:	7bbb      	ldrb	r3, [r7, #14]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d103      	bne.n	800278c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2205      	movs	r2, #5
 8002788:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800278a:	e097      	b.n	80028bc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800278c:	7bbb      	ldrb	r3, [r7, #14]
 800278e:	2b03      	cmp	r3, #3
 8002790:	f040 8094 	bne.w	80028bc <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800279a:	3301      	adds	r3, #1
 800279c:	b2da      	uxtb	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d903      	bls.n	80027b6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	220d      	movs	r2, #13
 80027b2:	701a      	strb	r2, [r3, #0]
      break;
 80027b4:	e082      	b.n	80028bc <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	795b      	ldrb	r3, [r3, #5]
 80027ba:	4619      	mov	r1, r3
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f001 f820 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	791b      	ldrb	r3, [r3, #4]
 80027c6:	4619      	mov	r1, r3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f001 f81a 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
      break;
 80027da:	e06f      	b.n	80028bc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d019      	beq.n	800281a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027f2:	23ff      	movs	r3, #255	@ 0xff
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 f957 	bl	8002aa8 <USBH_Get_StringDesc>
 80027fa:	4603      	mov	r3, r0
 80027fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80027fe:	7bbb      	ldrb	r3, [r7, #14]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d103      	bne.n	800280c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2206      	movs	r2, #6
 8002808:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800280a:	e059      	b.n	80028c0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800280c:	7bbb      	ldrb	r3, [r7, #14]
 800280e:	2b03      	cmp	r3, #3
 8002810:	d156      	bne.n	80028c0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2206      	movs	r2, #6
 8002816:	705a      	strb	r2, [r3, #1]
      break;
 8002818:	e052      	b.n	80028c0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2206      	movs	r2, #6
 800281e:	705a      	strb	r2, [r3, #1]
      break;
 8002820:	e04e      	b.n	80028c0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8002828:	2b00      	cmp	r3, #0
 800282a:	d019      	beq.n	8002860 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8002838:	23ff      	movs	r3, #255	@ 0xff
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f934 	bl	8002aa8 <USBH_Get_StringDesc>
 8002840:	4603      	mov	r3, r0
 8002842:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8002844:	7bbb      	ldrb	r3, [r7, #14]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d103      	bne.n	8002852 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2207      	movs	r2, #7
 800284e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002850:	e038      	b.n	80028c4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002852:	7bbb      	ldrb	r3, [r7, #14]
 8002854:	2b03      	cmp	r3, #3
 8002856:	d135      	bne.n	80028c4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2207      	movs	r2, #7
 800285c:	705a      	strb	r2, [r3, #1]
      break;
 800285e:	e031      	b.n	80028c4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2207      	movs	r2, #7
 8002864:	705a      	strb	r2, [r3, #1]
      break;
 8002866:	e02d      	b.n	80028c4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800286e:	2b00      	cmp	r3, #0
 8002870:	d017      	beq.n	80028a2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800287e:	23ff      	movs	r3, #255	@ 0xff
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f911 	bl	8002aa8 <USBH_Get_StringDesc>
 8002886:	4603      	mov	r3, r0
 8002888:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800288a:	7bbb      	ldrb	r3, [r7, #14]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d102      	bne.n	8002896 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8002894:	e018      	b.n	80028c8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002896:	7bbb      	ldrb	r3, [r7, #14]
 8002898:	2b03      	cmp	r3, #3
 800289a:	d115      	bne.n	80028c8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800289c:	2300      	movs	r3, #0
 800289e:	73fb      	strb	r3, [r7, #15]
      break;
 80028a0:	e012      	b.n	80028c8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
      break;
 80028a6:	e00f      	b.n	80028c8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80028a8:	bf00      	nop
 80028aa:	e00e      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028ac:	bf00      	nop
 80028ae:	e00c      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b0:	bf00      	nop
 80028b2:	e00a      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b4:	bf00      	nop
 80028b6:	e008      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b8:	bf00      	nop
 80028ba:	e006      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028bc:	bf00      	nop
 80028be:	e004      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c0:	bf00      	nop
 80028c2:	e002      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c4:	bf00      	nop
 80028c6:	e000      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c8:	bf00      	nop
  }
  return Status;
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 f804 	bl	8002916 <USBH_HandleSof>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b082      	sub	sp, #8
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b0b      	cmp	r3, #11
 8002926:	d10a      	bne.n	800293e <USBH_HandleSof+0x28>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
  }
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8002956:	bf00      	nop
}
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800297a:	bf00      	nop
}
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f001 fdf4 	bl	80045c2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	791b      	ldrb	r3, [r3, #4]
 80029de:	4619      	mov	r1, r3
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 ff0e 	bl	8003802 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	795b      	ldrb	r3, [r3, #5]
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 ff08 	bl	8003802 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8002a08:	887b      	ldrh	r3, [r7, #2]
 8002a0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a0e:	d901      	bls.n	8002a14 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e01b      	b.n	8002a4c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002a1a:	887b      	ldrh	r3, [r7, #2]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a24:	2100      	movs	r1, #0
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f872 	bl	8002b10 <USBH_GetDescriptor>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d109      	bne.n	8002a4a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002a3c:	887a      	ldrh	r2, [r7, #2]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f929 	bl	8002c98 <USBH_ParseDevDesc>
 8002a46:	4603      	mov	r3, r0
 8002a48:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	331c      	adds	r3, #28
 8002a64:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8002a66:	887b      	ldrh	r3, [r7, #2]
 8002a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a6c:	d901      	bls.n	8002a72 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e016      	b.n	8002aa0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8002a72:	887b      	ldrh	r3, [r7, #2]
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f846 	bl	8002b10 <USBH_GetDescriptor>
 8002a84:	4603      	mov	r3, r0
 8002a86:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d107      	bne.n	8002a9e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8002a8e:	887b      	ldrh	r3, [r7, #2]
 8002a90:	461a      	mov	r2, r3
 8002a92:	68b9      	ldr	r1, [r7, #8]
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f9af 	bl	8002df8 <USBH_ParseCfgDesc>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	72fb      	strb	r3, [r7, #11]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8002abc:	893b      	ldrh	r3, [r7, #8]
 8002abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ac2:	d802      	bhi.n	8002aca <USBH_Get_StringDesc+0x22>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e01c      	b.n	8002b08 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8002ace:	7afb      	ldrb	r3, [r7, #11]
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002ad6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002ade:	893b      	ldrh	r3, [r7, #8]
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f812 	bl	8002b10 <USBH_GetDescriptor>
 8002aec:	4603      	mov	r3, r0
 8002aee:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d107      	bne.n	8002b06 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002afc:	893a      	ldrh	r2, [r7, #8]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fb8c 	bl	800321e <USBH_ParseStringDesc>
  }

  return status;
 8002b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	72fb      	strb	r3, [r7, #11]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	789b      	ldrb	r3, [r3, #2]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d11c      	bne.n	8002b64 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8002b2a:	7afb      	ldrb	r3, [r7, #11]
 8002b2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2206      	movs	r2, #6
 8002b3a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	893a      	ldrh	r2, [r7, #8]
 8002b40:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8002b42:	893b      	ldrh	r3, [r7, #8]
 8002b44:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002b48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b4c:	d104      	bne.n	8002b58 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f240 4209 	movw	r2, #1033	@ 0x409
 8002b54:	829a      	strh	r2, [r3, #20]
 8002b56:	e002      	b.n	8002b5e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8b3a      	ldrh	r2, [r7, #24]
 8002b62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8002b64:	8b3b      	ldrh	r3, [r7, #24]
 8002b66:	461a      	mov	r2, r3
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 fba4 	bl	80032b8 <USBH_CtlReq>
 8002b70:	4603      	mov	r3, r0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b082      	sub	sp, #8
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	460b      	mov	r3, r1
 8002b84:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	789b      	ldrb	r3, [r3, #2]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d10f      	bne.n	8002bae <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2205      	movs	r2, #5
 8002b98:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8002b9a:	78fb      	ldrb	r3, [r7, #3]
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fb80 	bl	80032b8 <USBH_CtlReq>
 8002bb8:	4603      	mov	r3, r0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	460b      	mov	r3, r1
 8002bcc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	789b      	ldrb	r3, [r3, #2]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d10e      	bne.n	8002bf4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2209      	movs	r2, #9
 8002be0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	887a      	ldrh	r2, [r7, #2]
 8002be6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fb5d 	bl	80032b8 <USBH_CtlReq>
 8002bfe:	4603      	mov	r3, r0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	789b      	ldrb	r3, [r3, #2]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d10f      	bne.n	8002c3c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2203      	movs	r2, #3
 8002c26:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fb39 	bl	80032b8 <USBH_CtlReq>
 8002c46:	4603      	mov	r3, r0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	789b      	ldrb	r3, [r3, #2]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d10f      	bne.n	8002c84 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2100      	movs	r1, #0
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fb15 	bl	80032b8 <USBH_CtlReq>
 8002c8e:	4603      	mov	r3, r0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b087      	sub	sp, #28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002cac:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e094      	b.n	8002de6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	781a      	ldrb	r2, [r3, #0]
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	785a      	ldrb	r2, [r3, #1]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	3302      	adds	r3, #2
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	3303      	adds	r3, #3
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	791a      	ldrb	r2, [r3, #4]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	795a      	ldrb	r2, [r3, #5]
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	799a      	ldrb	r2, [r3, #6]
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	79da      	ldrb	r2, [r3, #7]
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d004      	beq.n	8002d1a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d11b      	bne.n	8002d52 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	79db      	ldrb	r3, [r3, #7]
 8002d1e:	2b20      	cmp	r3, #32
 8002d20:	dc0f      	bgt.n	8002d42 <USBH_ParseDevDesc+0xaa>
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	db0f      	blt.n	8002d46 <USBH_ParseDevDesc+0xae>
 8002d26:	3b08      	subs	r3, #8
 8002d28:	4a32      	ldr	r2, [pc, #200]	@ (8002df4 <USBH_ParseDevDesc+0x15c>)
 8002d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	bf14      	ite	ne
 8002d36:	2301      	movne	r3, #1
 8002d38:	2300      	moveq	r3, #0
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d106      	bne.n	8002d4e <USBH_ParseDevDesc+0xb6>
 8002d40:	e001      	b.n	8002d46 <USBH_ParseDevDesc+0xae>
 8002d42:	2b40      	cmp	r3, #64	@ 0x40
 8002d44:	d003      	beq.n	8002d4e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2208      	movs	r2, #8
 8002d4a:	71da      	strb	r2, [r3, #7]
        break;
 8002d4c:	e000      	b.n	8002d50 <USBH_ParseDevDesc+0xb8>
        break;
 8002d4e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8002d50:	e00e      	b.n	8002d70 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d107      	bne.n	8002d6c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	79db      	ldrb	r3, [r3, #7]
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d005      	beq.n	8002d70 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	2208      	movs	r2, #8
 8002d68:	71da      	strb	r2, [r3, #7]
 8002d6a:	e001      	b.n	8002d70 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d936      	bls.n	8002de4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3308      	adds	r3, #8
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	3309      	adds	r3, #9
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	021b      	lsls	r3, r3, #8
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	330a      	adds	r3, #10
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	330b      	adds	r3, #11
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	4313      	orrs	r3, r2
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	330c      	adds	r3, #12
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	330d      	adds	r3, #13
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	7b9a      	ldrb	r2, [r3, #14]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	7bda      	ldrb	r2, [r3, #15]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	7c1a      	ldrb	r2, [r3, #16]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	7c5a      	ldrb	r2, [r3, #17]
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8002de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	01000101 	.word	0x01000101

08002df8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08c      	sub	sp, #48	@ 0x30
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	4613      	mov	r3, r2
 8002e04:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002e0c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8002e26:	2302      	movs	r3, #2
 8002e28:	e0de      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8002e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b09      	cmp	r3, #9
 8002e34:	d002      	beq.n	8002e3c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8002e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e38:	2209      	movs	r2, #9
 8002e3a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	781a      	ldrb	r2, [r3, #0]
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	785a      	ldrb	r2, [r3, #1]
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	3302      	adds	r3, #2
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	461a      	mov	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	3303      	adds	r3, #3
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e66:	bf28      	it	cs
 8002e68:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	791a      	ldrb	r2, [r3, #4]
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	795a      	ldrb	r2, [r3, #5]
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	799a      	ldrb	r2, [r3, #6]
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	79da      	ldrb	r2, [r3, #7]
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	7a1a      	ldrb	r2, [r3, #8]
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	2b09      	cmp	r3, #9
 8002e9e:	f240 80a1 	bls.w	8002fe4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8002ea2:	2309      	movs	r3, #9
 8002ea4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002eaa:	e085      	b.n	8002fb8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002eac:	f107 0316 	add.w	r3, r7, #22
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eb4:	f000 f9e6 	bl	8003284 <USBH_GetNextDesc>
 8002eb8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8002eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d17a      	bne.n	8002fb8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8002ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b09      	cmp	r3, #9
 8002ec8:	d002      	beq.n	8002ed0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	2209      	movs	r2, #9
 8002ece:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8002ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ed4:	2232      	movs	r2, #50	@ 0x32
 8002ed6:	fb02 f303 	mul.w	r3, r2, r3
 8002eda:	3308      	adds	r3, #8
 8002edc:	6a3a      	ldr	r2, [r7, #32]
 8002ede:	4413      	add	r3, r2
 8002ee0:	3302      	adds	r3, #2
 8002ee2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8002ee4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ee6:	69f8      	ldr	r0, [r7, #28]
 8002ee8:	f000 f882 	bl	8002ff0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002ef6:	e043      	b.n	8002f80 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002ef8:	f107 0316 	add.w	r3, r7, #22
 8002efc:	4619      	mov	r1, r3
 8002efe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f00:	f000 f9c0 	bl	8003284 <USBH_GetNextDesc>
 8002f04:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f08:	785b      	ldrb	r3, [r3, #1]
 8002f0a:	2b05      	cmp	r3, #5
 8002f0c:	d138      	bne.n	8002f80 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	795b      	ldrb	r3, [r3, #5]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d113      	bne.n	8002f3e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d003      	beq.n	8002f26 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	799b      	ldrb	r3, [r3, #6]
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d10b      	bne.n	8002f3e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	79db      	ldrb	r3, [r3, #7]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10b      	bne.n	8002f46 <USBH_ParseCfgDesc+0x14e>
 8002f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b09      	cmp	r3, #9
 8002f34:	d007      	beq.n	8002f46 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8002f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f38:	2209      	movs	r2, #9
 8002f3a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f3c:	e003      	b.n	8002f46 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8002f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f40:	2207      	movs	r2, #7
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e000      	b.n	8002f48 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f46:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8002f48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f4c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f50:	3201      	adds	r2, #1
 8002f52:	00d2      	lsls	r2, r2, #3
 8002f54:	2132      	movs	r1, #50	@ 0x32
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	6a3a      	ldr	r2, [r7, #32]
 8002f60:	4413      	add	r3, r2
 8002f62:	3304      	adds	r3, #4
 8002f64:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8002f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f68:	69b9      	ldr	r1, [r7, #24]
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 f86f 	bl	800304e <USBH_ParseEPDesc>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8002f76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002f80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d80a      	bhi.n	8002f9e <USBH_ParseCfgDesc+0x1a6>
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	791b      	ldrb	r3, [r3, #4]
 8002f8c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d204      	bcs.n	8002f9e <USBH_ParseCfgDesc+0x1a6>
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	885a      	ldrh	r2, [r3, #2]
 8002f98:	8afb      	ldrh	r3, [r7, #22]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d8ac      	bhi.n	8002ef8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	791b      	ldrb	r3, [r3, #4]
 8002fa2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d201      	bcs.n	8002fae <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e01c      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8002fae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d805      	bhi.n	8002fcc <USBH_ParseCfgDesc+0x1d4>
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	885a      	ldrh	r2, [r3, #2]
 8002fc4:	8afb      	ldrh	r3, [r7, #22]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	f63f af70 	bhi.w	8002eac <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	791b      	ldrb	r3, [r3, #4]
 8002fd0:	2b05      	cmp	r3, #5
 8002fd2:	bf28      	it	cs
 8002fd4:	2305      	movcs	r3, #5
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d201      	bcs.n	8002fe4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e001      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8002fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3730      	adds	r7, #48	@ 0x30
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	781a      	ldrb	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	785a      	ldrb	r2, [r3, #1]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	789a      	ldrb	r2, [r3, #2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	78da      	ldrb	r2, [r3, #3]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	791a      	ldrb	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	795a      	ldrb	r2, [r3, #5]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	799a      	ldrb	r2, [r3, #6]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	79da      	ldrb	r2, [r3, #7]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	7a1a      	ldrb	r2, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	721a      	strb	r2, [r3, #8]
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800304e:	b480      	push	{r7}
 8003050:	b087      	sub	sp, #28
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	781a      	ldrb	r2, [r3, #0]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	785a      	ldrb	r2, [r3, #1]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	789a      	ldrb	r2, [r3, #2]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	78da      	ldrb	r2, [r3, #3]
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3305      	adds	r3, #5
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	021b      	lsls	r3, r3, #8
 800308e:	b29b      	uxth	r3, r3
 8003090:	4313      	orrs	r3, r2
 8003092:	b29a      	uxth	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	799a      	ldrb	r2, [r3, #6]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	889b      	ldrh	r3, [r3, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d009      	beq.n	80030bc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80030ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b0:	d804      	bhi.n	80030bc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80030b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ba:	d901      	bls.n	80030c0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80030bc:	2303      	movs	r3, #3
 80030be:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d136      	bne.n	8003138 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	78db      	ldrb	r3, [r3, #3]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d108      	bne.n	80030e8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	889b      	ldrh	r3, [r3, #4]
 80030da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030de:	f240 8097 	bls.w	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030e2:	2303      	movs	r3, #3
 80030e4:	75fb      	strb	r3, [r7, #23]
 80030e6:	e093      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	78db      	ldrb	r3, [r3, #3]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	889b      	ldrh	r3, [r3, #4]
 80030f8:	2b40      	cmp	r3, #64	@ 0x40
 80030fa:	f240 8089 	bls.w	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030fe:	2303      	movs	r3, #3
 8003100:	75fb      	strb	r3, [r7, #23]
 8003102:	e085      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	78db      	ldrb	r3, [r3, #3]
 8003108:	f003 0303 	and.w	r3, r3, #3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d005      	beq.n	800311c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	78db      	ldrb	r3, [r3, #3]
 8003114:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8003118:	2b03      	cmp	r3, #3
 800311a:	d10a      	bne.n	8003132 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <USBH_ParseEPDesc+0xde>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	799b      	ldrb	r3, [r3, #6]
 8003128:	2b10      	cmp	r3, #16
 800312a:	d970      	bls.n	800320e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800312c:	2303      	movs	r3, #3
 800312e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8003130:	e06d      	b.n	800320e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003132:	2303      	movs	r3, #3
 8003134:	75fb      	strb	r3, [r7, #23]
 8003136:	e06b      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800313e:	2b01      	cmp	r3, #1
 8003140:	d13c      	bne.n	80031bc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	78db      	ldrb	r3, [r3, #3]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d005      	beq.n	800315a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	78db      	ldrb	r3, [r3, #3]
 8003152:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	889b      	ldrh	r3, [r3, #4]
 800315e:	2b40      	cmp	r3, #64	@ 0x40
 8003160:	d956      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8003162:	2303      	movs	r3, #3
 8003164:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8003166:	e053      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	78db      	ldrb	r3, [r3, #3]
 800316c:	f003 0303 	and.w	r3, r3, #3
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10e      	bne.n	8003192 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	799b      	ldrb	r3, [r3, #6]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8003180:	2b10      	cmp	r3, #16
 8003182:	d803      	bhi.n	800318c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8003188:	2b40      	cmp	r3, #64	@ 0x40
 800318a:	d941      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800318c:	2303      	movs	r3, #3
 800318e:	75fb      	strb	r3, [r7, #23]
 8003190:	e03e      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	78db      	ldrb	r3, [r3, #3]
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	2b03      	cmp	r3, #3
 800319c:	d10b      	bne.n	80031b6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	799b      	ldrb	r3, [r3, #6]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <USBH_ParseEPDesc+0x162>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	889b      	ldrh	r3, [r3, #4]
 80031aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ae:	d32f      	bcc.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031b0:	2303      	movs	r3, #3
 80031b2:	75fb      	strb	r3, [r7, #23]
 80031b4:	e02c      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80031b6:	2303      	movs	r3, #3
 80031b8:	75fb      	strb	r3, [r7, #23]
 80031ba:	e029      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d120      	bne.n	8003208 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	78db      	ldrb	r3, [r3, #3]
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	889b      	ldrh	r3, [r3, #4]
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d01a      	beq.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031da:	2303      	movs	r3, #3
 80031dc:	75fb      	strb	r3, [r7, #23]
 80031de:	e017      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	78db      	ldrb	r3, [r3, #3]
 80031e4:	f003 0303 	and.w	r3, r3, #3
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d10a      	bne.n	8003202 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	799b      	ldrb	r3, [r3, #6]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <USBH_ParseEPDesc+0x1ae>
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	889b      	ldrh	r3, [r3, #4]
 80031f8:	2b08      	cmp	r3, #8
 80031fa:	d909      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031fc:	2303      	movs	r3, #3
 80031fe:	75fb      	strb	r3, [r7, #23]
 8003200:	e006      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003202:	2303      	movs	r3, #3
 8003204:	75fb      	strb	r3, [r7, #23]
 8003206:	e003      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8003208:	2303      	movs	r3, #3
 800320a:	75fb      	strb	r3, [r7, #23]
 800320c:	e000      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800320e:	bf00      	nop
  }

  return status;
 8003210:	7dfb      	ldrb	r3, [r7, #23]
}
 8003212:	4618      	mov	r0, r3
 8003214:	371c      	adds	r7, #28
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800321e:	b480      	push	{r7}
 8003220:	b087      	sub	sp, #28
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	4613      	mov	r3, r2
 800322a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	3301      	adds	r3, #1
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d120      	bne.n	8003278 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	1e9a      	subs	r2, r3, #2
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	4293      	cmp	r3, r2
 8003240:	bf28      	it	cs
 8003242:	4613      	movcs	r3, r2
 8003244:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	3302      	adds	r3, #2
 800324a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800324c:	2300      	movs	r3, #0
 800324e:	82fb      	strh	r3, [r7, #22]
 8003250:	e00b      	b.n	800326a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8003252:	8afb      	ldrh	r3, [r7, #22]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	781a      	ldrb	r2, [r3, #0]
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	3301      	adds	r3, #1
 8003262:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8003264:	8afb      	ldrh	r3, [r7, #22]
 8003266:	3302      	adds	r3, #2
 8003268:	82fb      	strh	r3, [r7, #22]
 800326a:	8afa      	ldrh	r2, [r7, #22]
 800326c:	8abb      	ldrh	r3, [r7, #20]
 800326e:	429a      	cmp	r2, r3
 8003270:	d3ef      	bcc.n	8003252 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2200      	movs	r2, #0
 8003276:	701a      	strb	r2, [r3, #0]
  }
}
 8003278:	bf00      	nop
 800327a:	371c      	adds	r7, #28
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	7812      	ldrb	r2, [r2, #0]
 8003296:	4413      	add	r3, r2
 8003298:	b29a      	uxth	r2, r3
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80032aa:	68fb      	ldr	r3, [r7, #12]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	4613      	mov	r3, r2
 80032c4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80032c6:	2301      	movs	r3, #1
 80032c8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	789b      	ldrb	r3, [r3, #2]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d002      	beq.n	80032d8 <USBH_CtlReq+0x20>
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d00f      	beq.n	80032f6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80032d6:	e027      	b.n	8003328 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	88fa      	ldrh	r2, [r7, #6]
 80032e2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2202      	movs	r2, #2
 80032ee:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80032f0:	2301      	movs	r3, #1
 80032f2:	75fb      	strb	r3, [r7, #23]
      break;
 80032f4:	e018      	b.n	8003328 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f81c 	bl	8003334 <USBH_HandleControl>
 80032fc:	4603      	mov	r3, r0
 80032fe:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <USBH_CtlReq+0x54>
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d106      	bne.n	800331a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	761a      	strb	r2, [r3, #24]
      break;
 8003318:	e005      	b.n	8003326 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800331a:	7dfb      	ldrb	r3, [r7, #23]
 800331c:	2b02      	cmp	r3, #2
 800331e:	d102      	bne.n	8003326 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	709a      	strb	r2, [r3, #2]
      break;
 8003326:	bf00      	nop
  }
  return status;
 8003328:	7dfb      	ldrb	r3, [r7, #23]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3718      	adds	r7, #24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af02      	add	r7, sp, #8
 800333a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8003340:	2300      	movs	r3, #0
 8003342:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	7e1b      	ldrb	r3, [r3, #24]
 8003348:	3b01      	subs	r3, #1
 800334a:	2b0a      	cmp	r3, #10
 800334c:	f200 8157 	bhi.w	80035fe <USBH_HandleControl+0x2ca>
 8003350:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <USBH_HandleControl+0x24>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	08003385 	.word	0x08003385
 800335c:	0800339f 	.word	0x0800339f
 8003360:	08003409 	.word	0x08003409
 8003364:	0800342f 	.word	0x0800342f
 8003368:	08003469 	.word	0x08003469
 800336c:	08003493 	.word	0x08003493
 8003370:	080034e5 	.word	0x080034e5
 8003374:	08003507 	.word	0x08003507
 8003378:	08003543 	.word	0x08003543
 800337c:	08003569 	.word	0x08003569
 8003380:	080035a7 	.word	0x080035a7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f103 0110 	add.w	r1, r3, #16
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	795b      	ldrb	r3, [r3, #5]
 800338e:	461a      	mov	r2, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f945 	bl	8003620 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2202      	movs	r2, #2
 800339a:	761a      	strb	r2, [r3, #24]
      break;
 800339c:	e13a      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	795b      	ldrb	r3, [r3, #5]
 80033a2:	4619      	mov	r1, r3
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f001 f9fb 	bl	80047a0 <USBH_LL_GetURBState>
 80033aa:	4603      	mov	r3, r0
 80033ac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80033ae:	7bbb      	ldrb	r3, [r7, #14]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d11e      	bne.n	80033f2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7c1b      	ldrb	r3, [r3, #16]
 80033b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80033bc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8adb      	ldrh	r3, [r3, #22]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80033c6:	7b7b      	ldrb	r3, [r7, #13]
 80033c8:	2b80      	cmp	r3, #128	@ 0x80
 80033ca:	d103      	bne.n	80033d4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2203      	movs	r2, #3
 80033d0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80033d2:	e116      	b.n	8003602 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2205      	movs	r2, #5
 80033d8:	761a      	strb	r2, [r3, #24]
      break;
 80033da:	e112      	b.n	8003602 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80033dc:	7b7b      	ldrb	r3, [r7, #13]
 80033de:	2b80      	cmp	r3, #128	@ 0x80
 80033e0:	d103      	bne.n	80033ea <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2209      	movs	r2, #9
 80033e6:	761a      	strb	r2, [r3, #24]
      break;
 80033e8:	e10b      	b.n	8003602 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2207      	movs	r2, #7
 80033ee:	761a      	strb	r2, [r3, #24]
      break;
 80033f0:	e107      	b.n	8003602 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80033f2:	7bbb      	ldrb	r3, [r7, #14]
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d003      	beq.n	8003400 <USBH_HandleControl+0xcc>
 80033f8:	7bbb      	ldrb	r3, [r7, #14]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	f040 8101 	bne.w	8003602 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	220b      	movs	r2, #11
 8003404:	761a      	strb	r2, [r3, #24]
      break;
 8003406:	e0fc      	b.n	8003602 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800340e:	b29a      	uxth	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	899a      	ldrh	r2, [r3, #12]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	791b      	ldrb	r3, [r3, #4]
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f93c 	bl	800369e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2204      	movs	r2, #4
 800342a:	761a      	strb	r2, [r3, #24]
      break;
 800342c:	e0f2      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	791b      	ldrb	r3, [r3, #4]
 8003432:	4619      	mov	r1, r3
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f001 f9b3 	bl	80047a0 <USBH_LL_GetURBState>
 800343a:	4603      	mov	r3, r0
 800343c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800343e:	7bbb      	ldrb	r3, [r7, #14]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d103      	bne.n	800344c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2209      	movs	r2, #9
 8003448:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800344a:	e0dc      	b.n	8003606 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800344c:	7bbb      	ldrb	r3, [r7, #14]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d102      	bne.n	8003458 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8003452:	2303      	movs	r3, #3
 8003454:	73fb      	strb	r3, [r7, #15]
      break;
 8003456:	e0d6      	b.n	8003606 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8003458:	7bbb      	ldrb	r3, [r7, #14]
 800345a:	2b04      	cmp	r3, #4
 800345c:	f040 80d3 	bne.w	8003606 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	220b      	movs	r2, #11
 8003464:	761a      	strb	r2, [r3, #24]
      break;
 8003466:	e0ce      	b.n	8003606 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	899a      	ldrh	r2, [r3, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	795b      	ldrb	r3, [r3, #5]
 8003474:	2001      	movs	r0, #1
 8003476:	9000      	str	r0, [sp, #0]
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f8eb 	bl	8003654 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8003484:	b29a      	uxth	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2206      	movs	r2, #6
 800348e:	761a      	strb	r2, [r3, #24]
      break;
 8003490:	e0c0      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	795b      	ldrb	r3, [r3, #5]
 8003496:	4619      	mov	r1, r3
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f001 f981 	bl	80047a0 <USBH_LL_GetURBState>
 800349e:	4603      	mov	r3, r0
 80034a0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80034a2:	7bbb      	ldrb	r3, [r7, #14]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d103      	bne.n	80034b0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2207      	movs	r2, #7
 80034ac:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80034ae:	e0ac      	b.n	800360a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80034b0:	7bbb      	ldrb	r3, [r7, #14]
 80034b2:	2b05      	cmp	r3, #5
 80034b4:	d105      	bne.n	80034c2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	220c      	movs	r2, #12
 80034ba:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80034bc:	2303      	movs	r3, #3
 80034be:	73fb      	strb	r3, [r7, #15]
      break;
 80034c0:	e0a3      	b.n	800360a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80034c2:	7bbb      	ldrb	r3, [r7, #14]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d103      	bne.n	80034d0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2205      	movs	r2, #5
 80034cc:	761a      	strb	r2, [r3, #24]
      break;
 80034ce:	e09c      	b.n	800360a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80034d0:	7bbb      	ldrb	r3, [r7, #14]
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	f040 8099 	bne.w	800360a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	220b      	movs	r2, #11
 80034dc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80034de:	2302      	movs	r3, #2
 80034e0:	73fb      	strb	r3, [r7, #15]
      break;
 80034e2:	e092      	b.n	800360a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	791b      	ldrb	r3, [r3, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	2100      	movs	r1, #0
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f8d6 	bl	800369e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2208      	movs	r2, #8
 8003502:	761a      	strb	r2, [r3, #24]

      break;
 8003504:	e086      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	791b      	ldrb	r3, [r3, #4]
 800350a:	4619      	mov	r1, r3
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f001 f947 	bl	80047a0 <USBH_LL_GetURBState>
 8003512:	4603      	mov	r3, r0
 8003514:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8003516:	7bbb      	ldrb	r3, [r7, #14]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d105      	bne.n	8003528 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	220d      	movs	r2, #13
 8003520:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003526:	e072      	b.n	800360e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8003528:	7bbb      	ldrb	r3, [r7, #14]
 800352a:	2b04      	cmp	r3, #4
 800352c:	d103      	bne.n	8003536 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	220b      	movs	r2, #11
 8003532:	761a      	strb	r2, [r3, #24]
      break;
 8003534:	e06b      	b.n	800360e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8003536:	7bbb      	ldrb	r3, [r7, #14]
 8003538:	2b05      	cmp	r3, #5
 800353a:	d168      	bne.n	800360e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800353c:	2303      	movs	r3, #3
 800353e:	73fb      	strb	r3, [r7, #15]
      break;
 8003540:	e065      	b.n	800360e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	795b      	ldrb	r3, [r3, #5]
 8003546:	2201      	movs	r2, #1
 8003548:	9200      	str	r2, [sp, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	2100      	movs	r1, #0
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f880 	bl	8003654 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800355a:	b29a      	uxth	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	220a      	movs	r2, #10
 8003564:	761a      	strb	r2, [r3, #24]
      break;
 8003566:	e055      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	795b      	ldrb	r3, [r3, #5]
 800356c:	4619      	mov	r1, r3
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f001 f916 	bl	80047a0 <USBH_LL_GetURBState>
 8003574:	4603      	mov	r3, r0
 8003576:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8003578:	7bbb      	ldrb	r3, [r7, #14]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d105      	bne.n	800358a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	220d      	movs	r2, #13
 8003586:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003588:	e043      	b.n	8003612 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800358a:	7bbb      	ldrb	r3, [r7, #14]
 800358c:	2b02      	cmp	r3, #2
 800358e:	d103      	bne.n	8003598 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2209      	movs	r2, #9
 8003594:	761a      	strb	r2, [r3, #24]
      break;
 8003596:	e03c      	b.n	8003612 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8003598:	7bbb      	ldrb	r3, [r7, #14]
 800359a:	2b04      	cmp	r3, #4
 800359c:	d139      	bne.n	8003612 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	220b      	movs	r2, #11
 80035a2:	761a      	strb	r2, [r3, #24]
      break;
 80035a4:	e035      	b.n	8003612 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	7e5b      	ldrb	r3, [r3, #25]
 80035aa:	3301      	adds	r3, #1
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	765a      	strb	r2, [r3, #25]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	7e5b      	ldrb	r3, [r3, #25]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d806      	bhi.n	80035c8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80035c6:	e025      	b.n	8003614 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80035ce:	2106      	movs	r1, #6
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	795b      	ldrb	r3, [r3, #5]
 80035de:	4619      	mov	r1, r3
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f90e 	bl	8003802 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	791b      	ldrb	r3, [r3, #4]
 80035ea:	4619      	mov	r1, r3
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f908 	bl	8003802 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80035f8:	2302      	movs	r3, #2
 80035fa:	73fb      	strb	r3, [r7, #15]
      break;
 80035fc:	e00a      	b.n	8003614 <USBH_HandleControl+0x2e0>

    default:
      break;
 80035fe:	bf00      	nop
 8003600:	e008      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003602:	bf00      	nop
 8003604:	e006      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003606:	bf00      	nop
 8003608:	e004      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 800360a:	bf00      	nop
 800360c:	e002      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 800360e:	bf00      	nop
 8003610:	e000      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003612:	bf00      	nop
  }

  return status;
 8003614:	7bfb      	ldrb	r3, [r7, #15]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop

08003620 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af04      	add	r7, sp, #16
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	4613      	mov	r3, r2
 800362c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800362e:	79f9      	ldrb	r1, [r7, #7]
 8003630:	2300      	movs	r3, #0
 8003632:	9303      	str	r3, [sp, #12]
 8003634:	2308      	movs	r3, #8
 8003636:	9302      	str	r3, [sp, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	2300      	movs	r3, #0
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	2300      	movs	r3, #0
 8003642:	2200      	movs	r2, #0
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f001 f87a 	bl	800473e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af04      	add	r7, sp, #16
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	4611      	mov	r1, r2
 8003660:	461a      	mov	r2, r3
 8003662:	460b      	mov	r3, r1
 8003664:	80fb      	strh	r3, [r7, #6]
 8003666:	4613      	mov	r3, r2
 8003668:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003678:	7979      	ldrb	r1, [r7, #5]
 800367a:	7e3b      	ldrb	r3, [r7, #24]
 800367c:	9303      	str	r3, [sp, #12]
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	9302      	str	r3, [sp, #8]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	9301      	str	r3, [sp, #4]
 8003686:	2301      	movs	r3, #1
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	2300      	movs	r3, #0
 800368c:	2200      	movs	r2, #0
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f001 f855 	bl	800473e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b088      	sub	sp, #32
 80036a2:	af04      	add	r7, sp, #16
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	4611      	mov	r1, r2
 80036aa:	461a      	mov	r2, r3
 80036ac:	460b      	mov	r3, r1
 80036ae:	80fb      	strh	r3, [r7, #6]
 80036b0:	4613      	mov	r3, r2
 80036b2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80036b4:	7979      	ldrb	r1, [r7, #5]
 80036b6:	2300      	movs	r3, #0
 80036b8:	9303      	str	r3, [sp, #12]
 80036ba:	88fb      	ldrh	r3, [r7, #6]
 80036bc:	9302      	str	r3, [sp, #8]
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2301      	movs	r3, #1
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	2201      	movs	r2, #1
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f001 f837 	bl	800473e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80036d0:	2300      	movs	r3, #0

}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b088      	sub	sp, #32
 80036de:	af04      	add	r7, sp, #16
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	4611      	mov	r1, r2
 80036e6:	461a      	mov	r2, r3
 80036e8:	460b      	mov	r3, r1
 80036ea:	80fb      	strh	r3, [r7, #6]
 80036ec:	4613      	mov	r3, r2
 80036ee:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80036fe:	7979      	ldrb	r1, [r7, #5]
 8003700:	7e3b      	ldrb	r3, [r7, #24]
 8003702:	9303      	str	r3, [sp, #12]
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	9302      	str	r3, [sp, #8]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	2301      	movs	r3, #1
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2302      	movs	r3, #2
 8003712:	2200      	movs	r2, #0
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f001 f812 	bl	800473e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af04      	add	r7, sp, #16
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	4611      	mov	r1, r2
 8003730:	461a      	mov	r2, r3
 8003732:	460b      	mov	r3, r1
 8003734:	80fb      	strh	r3, [r7, #6]
 8003736:	4613      	mov	r3, r2
 8003738:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800373a:	7979      	ldrb	r1, [r7, #5]
 800373c:	2300      	movs	r3, #0
 800373e:	9303      	str	r3, [sp, #12]
 8003740:	88fb      	ldrh	r3, [r7, #6]
 8003742:	9302      	str	r3, [sp, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	9301      	str	r3, [sp, #4]
 8003748:	2301      	movs	r3, #1
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	2302      	movs	r3, #2
 800374e:	2201      	movs	r2, #1
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 fff4 	bl	800473e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af04      	add	r7, sp, #16
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	4608      	mov	r0, r1
 800376a:	4611      	mov	r1, r2
 800376c:	461a      	mov	r2, r3
 800376e:	4603      	mov	r3, r0
 8003770:	70fb      	strb	r3, [r7, #3]
 8003772:	460b      	mov	r3, r1
 8003774:	70bb      	strb	r3, [r7, #2]
 8003776:	4613      	mov	r3, r2
 8003778:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800377a:	7878      	ldrb	r0, [r7, #1]
 800377c:	78ba      	ldrb	r2, [r7, #2]
 800377e:	78f9      	ldrb	r1, [r7, #3]
 8003780:	8b3b      	ldrh	r3, [r7, #24]
 8003782:	9302      	str	r3, [sp, #8]
 8003784:	7d3b      	ldrb	r3, [r7, #20]
 8003786:	9301      	str	r3, [sp, #4]
 8003788:	7c3b      	ldrb	r3, [r7, #16]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	4603      	mov	r3, r0
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 ff87 	bl	80046a2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
 80037a6:	460b      	mov	r3, r1
 80037a8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80037aa:	78fb      	ldrb	r3, [r7, #3]
 80037ac:	4619      	mov	r1, r3
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 ffa6 	bl	8004700 <USBH_LL_ClosePipe>

  return USBH_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b084      	sub	sp, #16
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	460b      	mov	r3, r1
 80037c8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f839 	bl	8003842 <USBH_GetFreePipe>
 80037d0:	4603      	mov	r3, r0
 80037d2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80037d4:	89fb      	ldrh	r3, [r7, #14]
 80037d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00b      	beq.n	80037f6 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	89fb      	ldrh	r3, [r7, #14]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80037f6:	89fb      	ldrh	r3, [r7, #14]
 80037f8:	b2db      	uxtb	r3, r3
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
 800380a:	460b      	mov	r3, r1
 800380c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800380e:	78fb      	ldrb	r3, [r7, #3]
 8003810:	2b0f      	cmp	r3, #15
 8003812:	d80f      	bhi.n	8003834 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	78fb      	ldrb	r3, [r7, #3]
 8003824:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8003842:	b480      	push	{r7}
 8003844:	b085      	sub	sp, #20
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800384e:	2300      	movs	r3, #0
 8003850:	73fb      	strb	r3, [r7, #15]
 8003852:	e010      	b.n	8003876 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8003854:	7bfb      	ldrb	r3, [r7, #15]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800386a:	7bfb      	ldrb	r3, [r7, #15]
 800386c:	b29b      	uxth	r3, r3
 800386e:	e007      	b.n	8003880 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	3301      	adds	r3, #1
 8003874:	73fb      	strb	r3, [r7, #15]
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	d9eb      	bls.n	8003854 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800387c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003890:	2200      	movs	r2, #0
 8003892:	490f      	ldr	r1, [pc, #60]	@ (80038d0 <MX_USB_DEVICE_Init+0x44>)
 8003894:	480f      	ldr	r0, [pc, #60]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 8003896:	f7fd f88f 	bl	80009b8 <USBD_Init>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80038a0:	f013 fea4 	bl	80175ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 80038a4:	490c      	ldr	r1, [pc, #48]	@ (80038d8 <MX_USB_DEVICE_Init+0x4c>)
 80038a6:	480b      	ldr	r0, [pc, #44]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 80038a8:	f7fd f8b6 	bl	8000a18 <USBD_RegisterClass>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80038b2:	f013 fe9b 	bl	80175ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80038b6:	4807      	ldr	r0, [pc, #28]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 80038b8:	f7fd f8e4 	bl	8000a84 <USBD_Start>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80038c2:	f013 fe93 	bl	80175ec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80038c6:	f007 ff2d 	bl	800b724 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	24000098 	.word	0x24000098
 80038d4:	240001e0 	.word	0x240001e0
 80038d8:	24000000 	.word	0x24000000

080038dc <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7fc fd05 	bl	80002f4 <strlen>
 80038ea:	4603      	mov	r3, r0
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	230a      	movs	r3, #10
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4803      	ldr	r0, [pc, #12]	@ (8003900 <uart_log+0x24>)
 80038f4:	f00e f8e3 	bl	8011abe <HAL_UART_Transmit>
}
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	24015cdc 	.word	0x24015cdc

08003904 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b09c      	sub	sp, #112	@ 0x70
 8003908:	af02      	add	r7, sp, #8
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	460b      	mov	r3, r1
 800390e:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	f107 0008 	add.w	r0, r7, #8
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a06      	ldr	r2, [pc, #24]	@ (8003934 <uart_log_status+0x30>)
 800391c:	2160      	movs	r1, #96	@ 0x60
 800391e:	f016 fced 	bl	801a2fc <sniprintf>
  uart_log(buffer);
 8003922:	f107 0308 	add.w	r3, r7, #8
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ffd8 	bl	80038dc <uart_log>
}
 800392c:	bf00      	nop
 800392e:	3768      	adds	r7, #104	@ 0x68
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	0801acf4 	.word	0x0801acf4

08003938 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 800393e:	4821      	ldr	r0, [pc, #132]	@ (80039c4 <MX_USB_HOST_Init+0x8c>)
 8003940:	f7ff ffcc 	bl	80038dc <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 8003944:	4820      	ldr	r0, [pc, #128]	@ (80039c8 <MX_USB_HOST_Init+0x90>)
 8003946:	f7ff ffc9 	bl	80038dc <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 800394a:	2200      	movs	r2, #0
 800394c:	491f      	ldr	r1, [pc, #124]	@ (80039cc <MX_USB_HOST_Init+0x94>)
 800394e:	4820      	ldr	r0, [pc, #128]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 8003950:	f7fe faed 	bl	8001f2e <USBH_Init>
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	4619      	mov	r1, r3
 800395c:	481d      	ldr	r0, [pc, #116]	@ (80039d4 <MX_USB_HOST_Init+0x9c>)
 800395e:	f7ff ffd1 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 8003968:	f013 fe40 	bl	80175ec <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 800396c:	481a      	ldr	r0, [pc, #104]	@ (80039d8 <MX_USB_HOST_Init+0xa0>)
 800396e:	f7ff ffb5 	bl	80038dc <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 8003972:	491a      	ldr	r1, [pc, #104]	@ (80039dc <MX_USB_HOST_Init+0xa4>)
 8003974:	4816      	ldr	r0, [pc, #88]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 8003976:	f7fe fb87 	bl	8002088 <USBH_RegisterClass>
 800397a:	4603      	mov	r3, r0
 800397c:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	4619      	mov	r1, r3
 8003982:	4817      	ldr	r0, [pc, #92]	@ (80039e0 <MX_USB_HOST_Init+0xa8>)
 8003984:	f7ff ffbe 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 800398e:	f013 fe2d 	bl	80175ec <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 8003992:	4814      	ldr	r0, [pc, #80]	@ (80039e4 <MX_USB_HOST_Init+0xac>)
 8003994:	f7ff ffa2 	bl	80038dc <uart_log>
  status = USBH_Start(&hUsbHostHS);
 8003998:	480d      	ldr	r0, [pc, #52]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 800399a:	f7fe fbbd 	bl	8002118 <USBH_Start>
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4810      	ldr	r0, [pc, #64]	@ (80039e8 <MX_USB_HOST_Init+0xb0>)
 80039a8:	f7ff ffac 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 80039b2:	f013 fe1b 	bl	80175ec <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 80039b6:	480d      	ldr	r0, [pc, #52]	@ (80039ec <MX_USB_HOST_Init+0xb4>)
 80039b8:	f7ff ff90 	bl	80038dc <uart_log>
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	0801ad04 	.word	0x0801ad04
 80039c8:	0801ad24 	.word	0x0801ad24
 80039cc:	08003a61 	.word	0x08003a61
 80039d0:	240004bc 	.word	0x240004bc
 80039d4:	0801ad3c 	.word	0x0801ad3c
 80039d8:	0801ad50 	.word	0x0801ad50
 80039dc:	24000104 	.word	0x24000104
 80039e0:	0801ad74 	.word	0x0801ad74
 80039e4:	0801ad94 	.word	0x0801ad94
 80039e8:	0801adb0 	.word	0x0801adb0
 80039ec:	0801adc8 	.word	0x0801adc8

080039f0 <usb_host_tasklet_poll_bounded>:
{
  USBH_Process(&hUsbHostHS);
}

void usb_host_tasklet_poll_bounded(uint32_t max_packets)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_usb_host_poll_count++;
 80039f8:	4b16      	ldr	r3, [pc, #88]	@ (8003a54 <usb_host_tasklet_poll_bounded+0x64>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	3301      	adds	r3, #1
 80039fe:	4a15      	ldr	r2, [pc, #84]	@ (8003a54 <usb_host_tasklet_poll_bounded+0x64>)
 8003a00:	6013      	str	r3, [r2, #0]
#endif
  uint32_t n = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
  for (; n < max_packets; n++)
 8003a06:	e00a      	b.n	8003a1e <usb_host_tasklet_poll_bounded+0x2e>
  {
    USBH_Process(&hUsbHostHS);
 8003a08:	4813      	ldr	r0, [pc, #76]	@ (8003a58 <usb_host_tasklet_poll_bounded+0x68>)
 8003a0a:	f7fe fb95 	bl	8002138 <USBH_Process>
    if (hUsbHostHS.gState == HOST_IDLE)
 8003a0e:	4b12      	ldr	r3, [pc, #72]	@ (8003a58 <usb_host_tasklet_poll_bounded+0x68>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <usb_host_tasklet_poll_bounded+0x38>
  for (; n < max_packets; n++)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d3f0      	bcc.n	8003a08 <usb_host_tasklet_poll_bounded+0x18>
 8003a26:	e000      	b.n	8003a2a <usb_host_tasklet_poll_bounded+0x3a>
    {
      break;
 8003a28:	bf00      	nop
    }
  }

  if ((max_packets > 0U) && (n >= max_packets) && (hUsbHostHS.gState != HOST_IDLE))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00d      	beq.n	8003a4c <usb_host_tasklet_poll_bounded+0x5c>
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d309      	bcc.n	8003a4c <usb_host_tasklet_poll_bounded+0x5c>
 8003a38:	4b07      	ldr	r3, [pc, #28]	@ (8003a58 <usb_host_tasklet_poll_bounded+0x68>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d004      	beq.n	8003a4c <usb_host_tasklet_poll_bounded+0x5c>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    usb_budget_hit_count++;
 8003a42:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <usb_host_tasklet_poll_bounded+0x6c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	3301      	adds	r3, #1
 8003a48:	4a04      	ldr	r2, [pc, #16]	@ (8003a5c <usb_host_tasklet_poll_bounded+0x6c>)
 8003a4a:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8003a4c:	bf00      	nop
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	2400949c 	.word	0x2400949c
 8003a58:	240004bc 	.word	0x240004bc
 8003a5c:	240094a4 	.word	0x240094a4

08003a60 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 8003a6c:	78fb      	ldrb	r3, [r7, #3]
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	2b05      	cmp	r3, #5
 8003a72:	d833      	bhi.n	8003adc <USBH_UserProcess+0x7c>
 8003a74:	a201      	add	r2, pc, #4	@ (adr r2, 8003a7c <USBH_UserProcess+0x1c>)
 8003a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7a:	bf00      	nop
 8003a7c:	08003a95 	.word	0x08003a95
 8003a80:	08003aab 	.word	0x08003aab
 8003a84:	08003ab9 	.word	0x08003ab9
 8003a88:	08003ac1 	.word	0x08003ac1
 8003a8c:	08003a9d 	.word	0x08003a9d
 8003a90:	08003acf 	.word	0x08003acf
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 8003a94:	4815      	ldr	r0, [pc, #84]	@ (8003aec <USBH_UserProcess+0x8c>)
 8003a96:	f7ff ff21 	bl	80038dc <uart_log>
    break;
 8003a9a:	e023      	b.n	8003ae4 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 8003a9c:	4814      	ldr	r0, [pc, #80]	@ (8003af0 <USBH_UserProcess+0x90>)
 8003a9e:	f7ff ff1d 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003aa2:	4b14      	ldr	r3, [pc, #80]	@ (8003af4 <USBH_UserProcess+0x94>)
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	701a      	strb	r2, [r3, #0]
    break;
 8003aa8:	e01c      	b.n	8003ae4 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 8003aaa:	4813      	ldr	r0, [pc, #76]	@ (8003af8 <USBH_UserProcess+0x98>)
 8003aac:	f7ff ff16 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_READY;
 8003ab0:	4b10      	ldr	r3, [pc, #64]	@ (8003af4 <USBH_UserProcess+0x94>)
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	701a      	strb	r2, [r3, #0]
    break;
 8003ab6:	e015      	b.n	8003ae4 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8003ab8:	4810      	ldr	r0, [pc, #64]	@ (8003afc <USBH_UserProcess+0x9c>)
 8003aba:	f7ff ff0f 	bl	80038dc <uart_log>
    break;
 8003abe:	e011      	b.n	8003ae4 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8003ac0:	480f      	ldr	r0, [pc, #60]	@ (8003b00 <USBH_UserProcess+0xa0>)
 8003ac2:	f7ff ff0b 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_START;
 8003ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8003af4 <USBH_UserProcess+0x94>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	701a      	strb	r2, [r3, #0]
    break;
 8003acc:	e00a      	b.n	8003ae4 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 8003ace:	480d      	ldr	r0, [pc, #52]	@ (8003b04 <USBH_UserProcess+0xa4>)
 8003ad0:	f7ff ff04 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003ad4:	4b07      	ldr	r3, [pc, #28]	@ (8003af4 <USBH_UserProcess+0x94>)
 8003ad6:	2203      	movs	r2, #3
 8003ad8:	701a      	strb	r2, [r3, #0]
    break;
 8003ada:	e003      	b.n	8003ae4 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 8003adc:	480a      	ldr	r0, [pc, #40]	@ (8003b08 <USBH_UserProcess+0xa8>)
 8003ade:	f7ff fefd 	bl	80038dc <uart_log>
    break;
 8003ae2:	bf00      	nop
  }
}
 8003ae4:	bf00      	nop
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	0801ade8 	.word	0x0801ade8
 8003af0:	0801ae0c 	.word	0x0801ae0c
 8003af4:	2400096c 	.word	0x2400096c
 8003af8:	0801ae28 	.word	0x0801ae28
 8003afc:	0801ae44 	.word	0x0801ae44
 8003b00:	0801ae60 	.word	0x0801ae60
 8003b04:	0801ae78 	.word	0x0801ae78
 8003b08:	0801ae98 	.word	0x0801ae98

08003b0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b0ba      	sub	sp, #232	@ 0xe8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b14:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b24:	f107 0310 	add.w	r3, r7, #16
 8003b28:	22c0      	movs	r2, #192	@ 0xc0
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f016 fc57 	bl	801a3e0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a2c      	ldr	r2, [pc, #176]	@ (8003be8 <HAL_PCD_MspInit+0xdc>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d151      	bne.n	8003be0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003b3c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003b40:	f04f 0300 	mov.w	r3, #0
 8003b44:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003b48:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003b4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b50:	f107 0310 	add.w	r3, r7, #16
 8003b54:	4618      	mov	r0, r3
 8003b56:	f008 fddb 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8003b60:	f013 fd44 	bl	80175ec <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8003b64:	f007 fdde 	bl	800b724 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b68:	4b20      	ldr	r3, [pc, #128]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003b70:	f043 0301 	orr.w	r3, r3, #1
 8003b74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b78:	4b1c      	ldr	r3, [pc, #112]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003b86:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003b8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003ba0:	230a      	movs	r3, #10
 8003ba2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003baa:	4619      	mov	r1, r3
 8003bac:	4810      	ldr	r0, [pc, #64]	@ (8003bf0 <HAL_PCD_MspInit+0xe4>)
 8003bae:	f003 fe9d 	bl	80078ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003bb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003bb8:	4a0c      	ldr	r2, [pc, #48]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003bba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003bbe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bec <HAL_PCD_MspInit+0xe0>)
 8003bc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003bc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	2065      	movs	r0, #101	@ 0x65
 8003bd6:	f001 f80c 	bl	8004bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003bda:	2065      	movs	r0, #101	@ 0x65
 8003bdc:	f001 f823 	bl	8004c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003be0:	bf00      	nop
 8003be2:	37e8      	adds	r7, #232	@ 0xe8
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40080000 	.word	0x40080000
 8003bec:	58024400 	.word	0x58024400
 8003bf0:	58020000 	.word	0x58020000

08003bf4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4610      	mov	r0, r2
 8003c0c:	f7fc ff87 	bl	8000b1e <USBD_LL_SetupStage>
}
 8003c10:	bf00      	nop
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	460b      	mov	r3, r1
 8003c22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	78fb      	ldrb	r3, [r7, #3]
 8003c40:	4619      	mov	r1, r3
 8003c42:	f7fc ffc1 	bl	8000bc8 <USBD_LL_DataOutStage>
}
 8003c46:	bf00      	nop
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
 8003c56:	460b      	mov	r3, r1
 8003c58:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3320      	adds	r3, #32
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	78fb      	ldrb	r3, [r7, #3]
 8003c74:	4619      	mov	r1, r3
 8003c76:	f7fd f85a 	bl	8000d2e <USBD_LL_DataInStage>
}
 8003c7a:	bf00      	nop
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fd f994 	bl	8000fbe <USBD_LL_SOF>
}
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b084      	sub	sp, #16
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	79db      	ldrb	r3, [r3, #7]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d102      	bne.n	8003cb8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	73fb      	strb	r3, [r7, #15]
 8003cb6:	e008      	b.n	8003cca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	79db      	ldrb	r3, [r3, #7]
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d102      	bne.n	8003cc6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	73fb      	strb	r3, [r7, #15]
 8003cc4:	e001      	b.n	8003cca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003cc6:	f013 fc91 	bl	80175ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003cd0:	7bfa      	ldrb	r2, [r7, #15]
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fd f92e 	bl	8000f36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fd f8d6 	bl	8000e92 <USBD_LL_Reset>
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fd f929 	bl	8000f56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6812      	ldr	r2, [r2, #0]
 8003d12:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7adb      	ldrb	r3, [r3, #11]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003d24:	4b04      	ldr	r3, [pc, #16]	@ (8003d38 <HAL_PCD_SuspendCallback+0x48>)
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	4a03      	ldr	r2, [pc, #12]	@ (8003d38 <HAL_PCD_SuspendCallback+0x48>)
 8003d2a:	f043 0306 	orr.w	r3, r3, #6
 8003d2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003d30:	bf00      	nop
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fd f91f 	bl	8000f8e <USBD_LL_Resume>
}
 8003d50:	bf00      	nop
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d6a:	78fa      	ldrb	r2, [r7, #3]
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fd f977 	bl	8001062 <USBD_LL_IsoOUTIncomplete>
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	460b      	mov	r3, r1
 8003d86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd f933 	bl	8000ffe <USBD_LL_IsoINIncomplete>
}
 8003d98:	bf00      	nop
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fd f989 	bl	80010c6 <USBD_LL_DevConnected>
}
 8003db4:	bf00      	nop
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7fd f986 	bl	80010dc <USBD_LL_DevDisconnected>
}
 8003dd0:	bf00      	nop
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d13e      	bne.n	8003e66 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8003de8:	4a21      	ldr	r2, [pc, #132]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a1f      	ldr	r2, [pc, #124]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003df4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003df8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8003e74 <USBD_LL_Init+0x9c>)
 8003dfc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e00:	2209      	movs	r2, #9
 8003e02:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003e04:	4b1a      	ldr	r3, [pc, #104]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e06:	2202      	movs	r2, #2
 8003e08:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003e0a:	4b19      	ldr	r3, [pc, #100]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003e10:	4b17      	ldr	r3, [pc, #92]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e12:	2202      	movs	r2, #2
 8003e14:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003e16:	4b16      	ldr	r3, [pc, #88]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003e1c:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003e22:	4b13      	ldr	r3, [pc, #76]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003e28:	4b11      	ldr	r3, [pc, #68]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003e2e:	4b10      	ldr	r3, [pc, #64]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003e34:	4b0e      	ldr	r3, [pc, #56]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003e3a:	480d      	ldr	r0, [pc, #52]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e3c:	f006 f997 	bl	800a16e <HAL_PCD_Init>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003e46:	f013 fbd1 	bl	80175ec <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	4808      	ldr	r0, [pc, #32]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e4e:	f007 fbee 	bl	800b62e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8003e52:	2240      	movs	r2, #64	@ 0x40
 8003e54:	2100      	movs	r1, #0
 8003e56:	4806      	ldr	r0, [pc, #24]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e58:	f007 fba2 	bl	800b5a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8003e5c:	2280      	movs	r2, #128	@ 0x80
 8003e5e:	2101      	movs	r1, #1
 8003e60:	4803      	ldr	r0, [pc, #12]	@ (8003e70 <USBD_LL_Init+0x98>)
 8003e62:	f007 fb9d 	bl	800b5a0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	24000970 	.word	0x24000970
 8003e74:	40080000 	.word	0x40080000

08003e78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f006 fa79 	bl	800a386 <HAL_PCD_Start>
 8003e94:	4603      	mov	r3, r0
 8003e96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f930 	bl	8004100 <USBD_Get_USB_Status>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003ea4:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b084      	sub	sp, #16
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	4608      	mov	r0, r1
 8003eb8:	4611      	mov	r1, r2
 8003eba:	461a      	mov	r2, r3
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	70fb      	strb	r3, [r7, #3]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	70bb      	strb	r3, [r7, #2]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003ed6:	78bb      	ldrb	r3, [r7, #2]
 8003ed8:	883a      	ldrh	r2, [r7, #0]
 8003eda:	78f9      	ldrb	r1, [r7, #3]
 8003edc:	f006 ff7a 	bl	800add4 <HAL_PCD_EP_Open>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f90a 	bl	8004100 <USBD_Get_USB_Status>
 8003eec:	4603      	mov	r3, r0
 8003eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	460b      	mov	r3, r1
 8003f04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	4611      	mov	r1, r2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f006 ffc5 	bl	800aea8 <HAL_PCD_EP_Close>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 f8eb 	bl	8004100 <USBD_Get_USB_Status>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003f2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f52:	78fa      	ldrb	r2, [r7, #3]
 8003f54:	4611      	mov	r1, r2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f007 f87d 	bl	800b056 <HAL_PCD_EP_SetStall>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f60:	7bfb      	ldrb	r3, [r7, #15]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f8cc 	bl	8004100 <USBD_Get_USB_Status>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003f6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b084      	sub	sp, #16
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
 8003f7e:	460b      	mov	r3, r1
 8003f80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	4611      	mov	r1, r2
 8003f94:	4618      	mov	r0, r3
 8003f96:	f007 f8c1 	bl	800b11c <HAL_PCD_EP_ClrStall>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 f8ad 	bl	8004100 <USBD_Get_USB_Status>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003faa:	7bbb      	ldrb	r3, [r7, #14]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003fc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8003fc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	da0b      	bge.n	8003fe8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8003fd0:	78fb      	ldrb	r3, [r7, #3]
 8003fd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003fd6:	68f9      	ldr	r1, [r7, #12]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	3316      	adds	r3, #22
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	e00b      	b.n	8004000 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8003fe8:	78fb      	ldrb	r3, [r7, #3]
 8003fea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003fee:	68f9      	ldr	r1, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8003ffe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004000:	4618      	mov	r0, r3
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	460b      	mov	r3, r1
 8004016:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004018:	2300      	movs	r3, #0
 800401a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	4611      	mov	r1, r2
 800402a:	4618      	mov	r0, r3
 800402c:	f006 feae 	bl	800ad8c <HAL_PCD_SetAddress>
 8004030:	4603      	mov	r3, r0
 8004032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004034:	7bfb      	ldrb	r3, [r7, #15]
 8004036:	4618      	mov	r0, r3
 8004038:	f000 f862 	bl	8004100 <USBD_Get_USB_Status>
 800403c:	4603      	mov	r3, r0
 800403e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004040:	7bbb      	ldrb	r3, [r7, #14]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	460b      	mov	r3, r1
 8004058:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800405a:	2300      	movs	r3, #0
 800405c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004068:	7af9      	ldrb	r1, [r7, #11]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	f006 ffb8 	bl	800afe2 <HAL_PCD_EP_Transmit>
 8004072:	4603      	mov	r3, r0
 8004074:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004076:	7dfb      	ldrb	r3, [r7, #23]
 8004078:	4618      	mov	r0, r3
 800407a:	f000 f841 	bl	8004100 <USBD_Get_USB_Status>
 800407e:	4603      	mov	r3, r0
 8004080:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8004082:	7dbb      	ldrb	r3, [r7, #22]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	607a      	str	r2, [r7, #4]
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	460b      	mov	r3, r1
 800409a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800409c:	2300      	movs	r3, #0
 800409e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80040aa:	7af9      	ldrb	r1, [r7, #11]
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	f006 ff44 	bl	800af3c <HAL_PCD_EP_Receive>
 80040b4:	4603      	mov	r3, r0
 80040b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 f820 	bl	8004100 <USBD_Get_USB_Status>
 80040c0:	4603      	mov	r3, r0
 80040c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80040c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
	...

080040d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80040d8:	4b03      	ldr	r3, [pc, #12]	@ (80040e8 <USBD_static_malloc+0x18>)
}
 80040da:	4618      	mov	r0, r3
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	24000e54 	.word	0x24000e54

080040ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800410e:	79fb      	ldrb	r3, [r7, #7]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d817      	bhi.n	8004144 <USBD_Get_USB_Status+0x44>
 8004114:	a201      	add	r2, pc, #4	@ (adr r2, 800411c <USBD_Get_USB_Status+0x1c>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	0800412d 	.word	0x0800412d
 8004120:	08004133 	.word	0x08004133
 8004124:	08004139 	.word	0x08004139
 8004128:	0800413f 	.word	0x0800413f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	73fb      	strb	r3, [r7, #15]
    break;
 8004130:	e00b      	b.n	800414a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8004132:	2303      	movs	r3, #3
 8004134:	73fb      	strb	r3, [r7, #15]
    break;
 8004136:	e008      	b.n	800414a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
    break;
 800413c:	e005      	b.n	800414a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800413e:	2303      	movs	r3, #3
 8004140:	73fb      	strb	r3, [r7, #15]
    break;
 8004142:	e002      	b.n	800414a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8004144:	2303      	movs	r3, #3
 8004146:	73fb      	strb	r3, [r7, #15]
    break;
 8004148:	bf00      	nop
  }
  return usb_status;
 800414a:	7bfb      	ldrb	r3, [r7, #15]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	6039      	str	r1, [r7, #0]
 8004162:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	2212      	movs	r2, #18
 8004168:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800416a:	4b03      	ldr	r3, [pc, #12]	@ (8004178 <USBD_FS_DeviceDescriptor+0x20>)
}
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	240000b8 	.word	0x240000b8

0800417c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	6039      	str	r1, [r7, #0]
 8004186:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2204      	movs	r2, #4
 800418c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800418e:	4b03      	ldr	r3, [pc, #12]	@ (800419c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004190:	4618      	mov	r0, r3
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	240000cc 	.word	0x240000cc

080041a0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	4603      	mov	r3, r0
 80041a8:	6039      	str	r1, [r7, #0]
 80041aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80041ac:	79fb      	ldrb	r3, [r7, #7]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d105      	bne.n	80041be <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	4907      	ldr	r1, [pc, #28]	@ (80041d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80041b6:	4808      	ldr	r0, [pc, #32]	@ (80041d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80041b8:	f7fd fdea 	bl	8001d90 <USBD_GetString>
 80041bc:	e004      	b.n	80041c8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	4904      	ldr	r1, [pc, #16]	@ (80041d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80041c2:	4805      	ldr	r0, [pc, #20]	@ (80041d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80041c4:	f7fd fde4 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 80041c8:	4b02      	ldr	r3, [pc, #8]	@ (80041d4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	24000e68 	.word	0x24000e68
 80041d8:	0801aeb4 	.word	0x0801aeb4

080041dc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	4603      	mov	r3, r0
 80041e4:	6039      	str	r1, [r7, #0]
 80041e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	4904      	ldr	r1, [pc, #16]	@ (80041fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80041ec:	4804      	ldr	r0, [pc, #16]	@ (8004200 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80041ee:	f7fd fdcf 	bl	8001d90 <USBD_GetString>
  return USBD_StrDesc;
 80041f2:	4b02      	ldr	r3, [pc, #8]	@ (80041fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	24000e68 	.word	0x24000e68
 8004200:	0801aec4 	.word	0x0801aec4

08004204 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	6039      	str	r1, [r7, #0]
 800420e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	221a      	movs	r2, #26
 8004214:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8004216:	f000 f843 	bl	80042a0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800421a:	4b02      	ldr	r3, [pc, #8]	@ (8004224 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800421c:	4618      	mov	r0, r3
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	240000d0 	.word	0x240000d0

08004228 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	6039      	str	r1, [r7, #0]
 8004232:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d105      	bne.n	8004246 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	4907      	ldr	r1, [pc, #28]	@ (800425c <USBD_FS_ConfigStrDescriptor+0x34>)
 800423e:	4808      	ldr	r0, [pc, #32]	@ (8004260 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004240:	f7fd fda6 	bl	8001d90 <USBD_GetString>
 8004244:	e004      	b.n	8004250 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	4904      	ldr	r1, [pc, #16]	@ (800425c <USBD_FS_ConfigStrDescriptor+0x34>)
 800424a:	4805      	ldr	r0, [pc, #20]	@ (8004260 <USBD_FS_ConfigStrDescriptor+0x38>)
 800424c:	f7fd fda0 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004250:	4b02      	ldr	r3, [pc, #8]	@ (800425c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	24000e68 	.word	0x24000e68
 8004260:	0801aed8 	.word	0x0801aed8

08004264 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	4603      	mov	r3, r0
 800426c:	6039      	str	r1, [r7, #0]
 800426e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d105      	bne.n	8004282 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	4907      	ldr	r1, [pc, #28]	@ (8004298 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800427a:	4808      	ldr	r0, [pc, #32]	@ (800429c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800427c:	f7fd fd88 	bl	8001d90 <USBD_GetString>
 8004280:	e004      	b.n	800428c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	4904      	ldr	r1, [pc, #16]	@ (8004298 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004286:	4805      	ldr	r0, [pc, #20]	@ (800429c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004288:	f7fd fd82 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800428c:	4b02      	ldr	r3, [pc, #8]	@ (8004298 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	24000e68 	.word	0x24000e68
 800429c:	0801aee4 	.word	0x0801aee4

080042a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80042a6:	4b0f      	ldr	r3, [pc, #60]	@ (80042e4 <Get_SerialNum+0x44>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80042ac:	4b0e      	ldr	r3, [pc, #56]	@ (80042e8 <Get_SerialNum+0x48>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <Get_SerialNum+0x4c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4413      	add	r3, r2
 80042be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d009      	beq.n	80042da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80042c6:	2208      	movs	r2, #8
 80042c8:	4909      	ldr	r1, [pc, #36]	@ (80042f0 <Get_SerialNum+0x50>)
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 f814 	bl	80042f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80042d0:	2204      	movs	r2, #4
 80042d2:	4908      	ldr	r1, [pc, #32]	@ (80042f4 <Get_SerialNum+0x54>)
 80042d4:	68b8      	ldr	r0, [r7, #8]
 80042d6:	f000 f80f 	bl	80042f8 <IntToUnicode>
  }
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	1ff1e800 	.word	0x1ff1e800
 80042e8:	1ff1e804 	.word	0x1ff1e804
 80042ec:	1ff1e808 	.word	0x1ff1e808
 80042f0:	240000d2 	.word	0x240000d2
 80042f4:	240000e2 	.word	0x240000e2

080042f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	4613      	mov	r3, r2
 8004304:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800430a:	2300      	movs	r3, #0
 800430c:	75fb      	strb	r3, [r7, #23]
 800430e:	e027      	b.n	8004360 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	0f1b      	lsrs	r3, r3, #28
 8004314:	2b09      	cmp	r3, #9
 8004316:	d80b      	bhi.n	8004330 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	0f1b      	lsrs	r3, r3, #28
 800431c:	b2da      	uxtb	r2, r3
 800431e:	7dfb      	ldrb	r3, [r7, #23]
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	4619      	mov	r1, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	440b      	add	r3, r1
 8004328:	3230      	adds	r2, #48	@ 0x30
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	701a      	strb	r2, [r3, #0]
 800432e:	e00a      	b.n	8004346 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	0f1b      	lsrs	r3, r3, #28
 8004334:	b2da      	uxtb	r2, r3
 8004336:	7dfb      	ldrb	r3, [r7, #23]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	4619      	mov	r1, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	440b      	add	r3, r1
 8004340:	3237      	adds	r2, #55	@ 0x37
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800434c:	7dfb      	ldrb	r3, [r7, #23]
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	3301      	adds	r3, #1
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	4413      	add	r3, r2
 8004356:	2200      	movs	r2, #0
 8004358:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800435a:	7dfb      	ldrb	r3, [r7, #23]
 800435c:	3301      	adds	r3, #1
 800435e:	75fb      	strb	r3, [r7, #23]
 8004360:	7dfa      	ldrb	r2, [r7, #23]
 8004362:	79fb      	ldrb	r3, [r7, #7]
 8004364:	429a      	cmp	r2, r3
 8004366:	d3d3      	bcc.n	8004310 <IntToUnicode+0x18>
  }
}
 8004368:	bf00      	nop
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
	...

08004378 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b0ba      	sub	sp, #232	@ 0xe8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004390:	f107 0310 	add.w	r3, r7, #16
 8004394:	22c0      	movs	r2, #192	@ 0xc0
 8004396:	2100      	movs	r1, #0
 8004398:	4618      	mov	r0, r3
 800439a:	f016 f821 	bl	801a3e0 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004454 <HAL_HCD_MspInit+0xdc>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d151      	bne.n	800444c <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80043a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80043ac:	f04f 0300 	mov.w	r3, #0
 80043b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80043b4:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80043b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80043bc:	f107 0310 	add.w	r3, r7, #16
 80043c0:	4618      	mov	r0, r3
 80043c2:	f008 f9a5 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 80043cc:	f013 f90e 	bl	80175ec <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80043d0:	f007 f9a8 	bl	800b724 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043d4:	4b20      	ldr	r3, [pc, #128]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 80043d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043da:	4a1f      	ldr	r2, [pc, #124]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 80043dc:	f043 0302 	orr.w	r3, r3, #2
 80043e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 80043e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80043f2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80043f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fa:	2302      	movs	r3, #2
 80043fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004400:	2300      	movs	r3, #0
 8004402:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004406:	2300      	movs	r3, #0
 8004408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 800440c:	230c      	movs	r3, #12
 800440e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004412:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004416:	4619      	mov	r1, r3
 8004418:	4810      	ldr	r0, [pc, #64]	@ (800445c <HAL_HCD_MspInit+0xe4>)
 800441a:	f003 fa67 	bl	80078ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800441e:	4b0e      	ldr	r3, [pc, #56]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 8004420:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004424:	4a0c      	ldr	r2, [pc, #48]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 8004426:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800442a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800442e:	4b0a      	ldr	r3, [pc, #40]	@ (8004458 <HAL_HCD_MspInit+0xe0>)
 8004430:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800443c:	2200      	movs	r2, #0
 800443e:	2100      	movs	r1, #0
 8004440:	204d      	movs	r0, #77	@ 0x4d
 8004442:	f000 fbd6 	bl	8004bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8004446:	204d      	movs	r0, #77	@ 0x4d
 8004448:	f000 fbed 	bl	8004c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800444c:	bf00      	nop
 800444e:	37e8      	adds	r7, #232	@ 0xe8
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40040000 	.word	0x40040000
 8004458:	58024400 	.word	0x58024400
 800445c:	58020400 	.word	0x58020400

08004460 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe fa3f 	bl	80028f2 <USBH_LL_IncTimer>
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe fa7b 	bl	8002986 <USBH_LL_Connect>
}
 8004490:	bf00      	nop
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fe fa84 	bl	80029b4 <USBH_LL_Disconnect>
}
 80044ac:	bf00      	nop
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	460b      	mov	r3, r1
 80044be:	70fb      	strb	r3, [r7, #3]
 80044c0:	4613      	mov	r3, r2
 80044c2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fe fa31 	bl	8002946 <USBH_LL_PortEnabled>
}
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fe fa31 	bl	8002962 <USBH_LL_PortDisabled>
}
 8004500:	bf00      	nop
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 8004516:	2b00      	cmp	r3, #0
 8004518:	d12f      	bne.n	800457a <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800451a:	4a1a      	ldr	r2, [pc, #104]	@ (8004584 <USBH_LL_Init+0x7c>)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a17      	ldr	r2, [pc, #92]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004526:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800452a:	4b16      	ldr	r3, [pc, #88]	@ (8004584 <USBH_LL_Init+0x7c>)
 800452c:	4a16      	ldr	r2, [pc, #88]	@ (8004588 <USBH_LL_Init+0x80>)
 800452e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8004530:	4b14      	ldr	r3, [pc, #80]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004532:	2210      	movs	r2, #16
 8004534:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8004536:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004538:	2201      	movs	r2, #1
 800453a:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800453c:	4b11      	ldr	r3, [pc, #68]	@ (8004584 <USBH_LL_Init+0x7c>)
 800453e:	2200      	movs	r2, #0
 8004540:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8004542:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004544:	2202      	movs	r2, #2
 8004546:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8004548:	4b0e      	ldr	r3, [pc, #56]	@ (8004584 <USBH_LL_Init+0x7c>)
 800454a:	2200      	movs	r2, #0
 800454c:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800454e:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004550:	2200      	movs	r2, #0
 8004552:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8004554:	4b0b      	ldr	r3, [pc, #44]	@ (8004584 <USBH_LL_Init+0x7c>)
 8004556:	2200      	movs	r2, #0
 8004558:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800455a:	480a      	ldr	r0, [pc, #40]	@ (8004584 <USBH_LL_Init+0x7c>)
 800455c:	f003 fba9 	bl	8007cb2 <HAL_HCD_Init>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 8004566:	f013 f841 	bl	80175ec <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800456a:	4806      	ldr	r0, [pc, #24]	@ (8004584 <USBH_LL_Init+0x7c>)
 800456c:	f004 f800 	bl	8008570 <HAL_HCD_GetCurrentFrame>
 8004570:	4603      	mov	r3, r0
 8004572:	4619      	mov	r1, r3
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fe f9ad 	bl	80028d4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	24001068 	.word	0x24001068
 8004588:	40040000 	.word	0x40040000

0800458c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004594:	2300      	movs	r3, #0
 8004596:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004598:	2300      	movs	r3, #0
 800459a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80045a2:	4618      	mov	r0, r3
 80045a4:	f003 ff6c 	bl	8008480 <HAL_HCD_Start>
 80045a8:	4603      	mov	r3, r0
 80045aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f956 	bl	8004860 <USBH_Get_USB_Status>
 80045b4:	4603      	mov	r3, r0
 80045b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80045b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80045ca:	2300      	movs	r3, #0
 80045cc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80045d8:	4618      	mov	r0, r3
 80045da:	f003 ff74 	bl	80084c6 <HAL_HCD_Stop>
 80045de:	4603      	mov	r3, r0
 80045e0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 f93b 	bl	8004860 <USBH_Get_USB_Status>
 80045ea:	4603      	mov	r3, r0
 80045ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80045ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8004600:	2301      	movs	r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800460a:	4618      	mov	r0, r3
 800460c:	f003 ffbe 	bl	800858c <HAL_HCD_GetCurrentSpeed>
 8004610:	4603      	mov	r3, r0
 8004612:	2b02      	cmp	r3, #2
 8004614:	d00c      	beq.n	8004630 <USBH_LL_GetSpeed+0x38>
 8004616:	2b02      	cmp	r3, #2
 8004618:	d80d      	bhi.n	8004636 <USBH_LL_GetSpeed+0x3e>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <USBH_LL_GetSpeed+0x2c>
 800461e:	2b01      	cmp	r3, #1
 8004620:	d003      	beq.n	800462a <USBH_LL_GetSpeed+0x32>
 8004622:	e008      	b.n	8004636 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8004624:	2300      	movs	r3, #0
 8004626:	73fb      	strb	r3, [r7, #15]
    break;
 8004628:	e008      	b.n	800463c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
    break;
 800462e:	e005      	b.n	800463c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8004630:	2302      	movs	r3, #2
 8004632:	73fb      	strb	r3, [r7, #15]
    break;
 8004634:	e002      	b.n	800463c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
    break;
 800463a:	bf00      	nop
  }
  return  speed;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800464e:	2300      	movs	r3, #0
 8004650:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800465c:	4618      	mov	r0, r3
 800465e:	f003 ff4f 	bl	8008500 <HAL_HCD_ResetPort>
 8004662:	4603      	mov	r3, r0
 8004664:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004666:	7bfb      	ldrb	r3, [r7, #15]
 8004668:	4618      	mov	r0, r3
 800466a:	f000 f8f9 	bl	8004860 <USBH_Get_USB_Status>
 800466e:	4603      	mov	r3, r0
 8004670:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004672:	7bbb      	ldrb	r3, [r7, #14]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800468e:	78fa      	ldrb	r2, [r7, #3]
 8004690:	4611      	mov	r1, r2
 8004692:	4618      	mov	r0, r3
 8004694:	f003 ff57 	bl	8008546 <HAL_HCD_HC_GetXferCount>
 8004698:	4603      	mov	r3, r0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80046a2:	b590      	push	{r4, r7, lr}
 80046a4:	b089      	sub	sp, #36	@ 0x24
 80046a6:	af04      	add	r7, sp, #16
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	4608      	mov	r0, r1
 80046ac:	4611      	mov	r1, r2
 80046ae:	461a      	mov	r2, r3
 80046b0:	4603      	mov	r3, r0
 80046b2:	70fb      	strb	r3, [r7, #3]
 80046b4:	460b      	mov	r3, r1
 80046b6:	70bb      	strb	r3, [r7, #2]
 80046b8:	4613      	mov	r3, r2
 80046ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80046bc:	2300      	movs	r3, #0
 80046be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80046c0:	2300      	movs	r3, #0
 80046c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 80046ca:	787c      	ldrb	r4, [r7, #1]
 80046cc:	78ba      	ldrb	r2, [r7, #2]
 80046ce:	78f9      	ldrb	r1, [r7, #3]
 80046d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80046d2:	9302      	str	r3, [sp, #8]
 80046d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	4623      	mov	r3, r4
 80046e2:	f003 fb43 	bl	8007d6c <HAL_HCD_HC_Init>
 80046e6:	4603      	mov	r3, r0
 80046e8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 f8b7 	bl	8004860 <USBH_Get_USB_Status>
 80046f2:	4603      	mov	r3, r0
 80046f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80046f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd90      	pop	{r4, r7, pc}

08004700 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004710:	2300      	movs	r3, #0
 8004712:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800471a:	78fa      	ldrb	r2, [r7, #3]
 800471c:	4611      	mov	r1, r2
 800471e:	4618      	mov	r0, r3
 8004720:	f003 fbdc 	bl	8007edc <HAL_HCD_HC_Halt>
 8004724:	4603      	mov	r3, r0
 8004726:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004728:	7bfb      	ldrb	r3, [r7, #15]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f898 	bl	8004860 <USBH_Get_USB_Status>
 8004730:	4603      	mov	r3, r0
 8004732:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004734:	7bbb      	ldrb	r3, [r7, #14]
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800473e:	b590      	push	{r4, r7, lr}
 8004740:	b089      	sub	sp, #36	@ 0x24
 8004742:	af04      	add	r7, sp, #16
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	4608      	mov	r0, r1
 8004748:	4611      	mov	r1, r2
 800474a:	461a      	mov	r2, r3
 800474c:	4603      	mov	r3, r0
 800474e:	70fb      	strb	r3, [r7, #3]
 8004750:	460b      	mov	r3, r1
 8004752:	70bb      	strb	r3, [r7, #2]
 8004754:	4613      	mov	r3, r2
 8004756:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004758:	2300      	movs	r3, #0
 800475a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800475c:	2300      	movs	r3, #0
 800475e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 8004766:	787c      	ldrb	r4, [r7, #1]
 8004768:	78ba      	ldrb	r2, [r7, #2]
 800476a:	78f9      	ldrb	r1, [r7, #3]
 800476c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004770:	9303      	str	r3, [sp, #12]
 8004772:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004774:	9302      	str	r3, [sp, #8]
 8004776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004778:	9301      	str	r3, [sp, #4]
 800477a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	4623      	mov	r3, r4
 8004782:	f003 fbcf 	bl	8007f24 <HAL_HCD_HC_SubmitRequest>
 8004786:	4603      	mov	r3, r0
 8004788:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	4618      	mov	r0, r3
 800478e:	f000 f867 	bl	8004860 <USBH_Get_USB_Status>
 8004792:	4603      	mov	r3, r0
 8004794:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004796:	7bbb      	ldrb	r3, [r7, #14]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	bd90      	pop	{r4, r7, pc}

080047a0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f003 feb0 	bl	800851c <HAL_HCD_HC_GetURBState>
 80047bc:	4603      	mov	r3, r0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b082      	sub	sp, #8
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
 80047ce:	460b      	mov	r3, r1
 80047d0:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 80047d2:	20c8      	movs	r0, #200	@ 0xc8
 80047d4:	f000 f902 	bl	80049dc <HAL_Delay>
  return USBH_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b085      	sub	sp, #20
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	460b      	mov	r3, r1
 80047ec:	70fb      	strb	r3, [r7, #3]
 80047ee:	4613      	mov	r3, r2
 80047f0:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80047f8:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80047fa:	78fa      	ldrb	r2, [r7, #3]
 80047fc:	68f9      	ldr	r1, [r7, #12]
 80047fe:	4613      	mov	r3, r2
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	1a9b      	subs	r3, r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	3317      	adds	r3, #23
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	68f9      	ldr	r1, [r7, #12]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	333c      	adds	r3, #60	@ 0x3c
 8004820:	78ba      	ldrb	r2, [r7, #2]
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	e009      	b.n	800483a <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	68f9      	ldr	r1, [r7, #12]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	333d      	adds	r3, #61	@ 0x3d
 8004836:	78ba      	ldrb	r2, [r7, #2]
 8004838:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f8c3 	bl	80049dc <HAL_Delay>
}
 8004856:	bf00      	nop
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	4603      	mov	r3, r0
 8004868:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800486a:	2300      	movs	r3, #0
 800486c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	2b03      	cmp	r3, #3
 8004872:	d817      	bhi.n	80048a4 <USBH_Get_USB_Status+0x44>
 8004874:	a201      	add	r2, pc, #4	@ (adr r2, 800487c <USBH_Get_USB_Status+0x1c>)
 8004876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800487a:	bf00      	nop
 800487c:	0800488d 	.word	0x0800488d
 8004880:	08004893 	.word	0x08004893
 8004884:	08004899 	.word	0x08004899
 8004888:	0800489f 	.word	0x0800489f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800488c:	2300      	movs	r3, #0
 800488e:	73fb      	strb	r3, [r7, #15]
    break;
 8004890:	e00b      	b.n	80048aa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8004892:	2302      	movs	r3, #2
 8004894:	73fb      	strb	r3, [r7, #15]
    break;
 8004896:	e008      	b.n	80048aa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
    break;
 800489c:	e005      	b.n	80048aa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800489e:	2302      	movs	r3, #2
 80048a0:	73fb      	strb	r3, [r7, #15]
    break;
 80048a2:	e002      	b.n	80048aa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80048a4:	2302      	movs	r3, #2
 80048a6:	73fb      	strb	r3, [r7, #15]
    break;
 80048a8:	bf00      	nop
  }
  return usb_status;
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3714      	adds	r7, #20
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048be:	2003      	movs	r0, #3
 80048c0:	f000 f98c 	bl	8004bdc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80048c4:	f007 fd4e 	bl	800c364 <HAL_RCC_GetSysClockFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b15      	ldr	r3, [pc, #84]	@ (8004920 <HAL_Init+0x68>)
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	0a1b      	lsrs	r3, r3, #8
 80048d0:	f003 030f 	and.w	r3, r3, #15
 80048d4:	4913      	ldr	r1, [pc, #76]	@ (8004924 <HAL_Init+0x6c>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	fa22 f303 	lsr.w	r3, r2, r3
 80048e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80048e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004920 <HAL_Init+0x68>)
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	4a0e      	ldr	r2, [pc, #56]	@ (8004924 <HAL_Init+0x6c>)
 80048ec:	5cd3      	ldrb	r3, [r2, r3]
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	fa22 f303 	lsr.w	r3, r2, r3
 80048f8:	4a0b      	ldr	r2, [pc, #44]	@ (8004928 <HAL_Init+0x70>)
 80048fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048fc:	4a0b      	ldr	r2, [pc, #44]	@ (800492c <HAL_Init+0x74>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004902:	200f      	movs	r0, #15
 8004904:	f000 f814 	bl	8004930 <HAL_InitTick>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e002      	b.n	8004918 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004912:	f014 fe31 	bl	8019578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	58024400 	.word	0x58024400
 8004924:	0801b720 	.word	0x0801b720
 8004928:	24000100 	.word	0x24000100
 800492c:	240000fc 	.word	0x240000fc

08004930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004938:	4b15      	ldr	r3, [pc, #84]	@ (8004990 <HAL_InitTick+0x60>)
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e021      	b.n	8004988 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004944:	4b13      	ldr	r3, [pc, #76]	@ (8004994 <HAL_InitTick+0x64>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b11      	ldr	r3, [pc, #68]	@ (8004990 <HAL_InitTick+0x60>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	4619      	mov	r1, r3
 800494e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004952:	fbb3 f3f1 	udiv	r3, r3, r1
 8004956:	fbb2 f3f3 	udiv	r3, r2, r3
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f971 	bl	8004c42 <HAL_SYSTICK_Config>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e00e      	b.n	8004988 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b0f      	cmp	r3, #15
 800496e:	d80a      	bhi.n	8004986 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004970:	2200      	movs	r2, #0
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	f04f 30ff 	mov.w	r0, #4294967295
 8004978:	f000 f93b 	bl	8004bf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800497c:	4a06      	ldr	r2, [pc, #24]	@ (8004998 <HAL_InitTick+0x68>)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004982:	2300      	movs	r3, #0
 8004984:	e000      	b.n	8004988 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
}
 8004988:	4618      	mov	r0, r3
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	240000f0 	.word	0x240000f0
 8004994:	240000fc 	.word	0x240000fc
 8004998:	240000ec 	.word	0x240000ec

0800499c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80049a0:	4b06      	ldr	r3, [pc, #24]	@ (80049bc <HAL_IncTick+0x20>)
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	461a      	mov	r2, r3
 80049a6:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <HAL_IncTick+0x24>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4413      	add	r3, r2
 80049ac:	4a04      	ldr	r2, [pc, #16]	@ (80049c0 <HAL_IncTick+0x24>)
 80049ae:	6013      	str	r3, [r2, #0]
}
 80049b0:	bf00      	nop
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	240000f0 	.word	0x240000f0
 80049c0:	24001448 	.word	0x24001448

080049c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049c4:	b480      	push	{r7}
 80049c6:	af00      	add	r7, sp, #0
  return uwTick;
 80049c8:	4b03      	ldr	r3, [pc, #12]	@ (80049d8 <HAL_GetTick+0x14>)
 80049ca:	681b      	ldr	r3, [r3, #0]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	24001448 	.word	0x24001448

080049dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049e4:	f7ff ffee 	bl	80049c4 <HAL_GetTick>
 80049e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f4:	d005      	beq.n	8004a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <HAL_Delay+0x44>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	461a      	mov	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4413      	add	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a02:	bf00      	nop
 8004a04:	f7ff ffde 	bl	80049c4 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d8f7      	bhi.n	8004a04 <HAL_Delay+0x28>
  {
  }
}
 8004a14:	bf00      	nop
 8004a16:	bf00      	nop
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	240000f0 	.word	0x240000f0

08004a24 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004a28:	4b03      	ldr	r3, [pc, #12]	@ (8004a38 <HAL_GetREVID+0x14>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	0c1b      	lsrs	r3, r3, #16
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	5c001000 	.word	0x5c001000

08004a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <__NVIC_SetPriorityGrouping+0x40>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a58:	4013      	ands	r3, r2
 8004a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a64:	4b06      	ldr	r3, [pc, #24]	@ (8004a80 <__NVIC_SetPriorityGrouping+0x44>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a6a:	4a04      	ldr	r2, [pc, #16]	@ (8004a7c <__NVIC_SetPriorityGrouping+0x40>)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	60d3      	str	r3, [r2, #12]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	e000ed00 	.word	0xe000ed00
 8004a80:	05fa0000 	.word	0x05fa0000

08004a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a88:	4b04      	ldr	r3, [pc, #16]	@ (8004a9c <__NVIC_GetPriorityGrouping+0x18>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	0a1b      	lsrs	r3, r3, #8
 8004a8e:	f003 0307 	and.w	r3, r3, #7
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	e000ed00 	.word	0xe000ed00

08004aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	db0b      	blt.n	8004aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ab2:	88fb      	ldrh	r3, [r7, #6]
 8004ab4:	f003 021f 	and.w	r2, r3, #31
 8004ab8:	4907      	ldr	r1, [pc, #28]	@ (8004ad8 <__NVIC_EnableIRQ+0x38>)
 8004aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004abe:	095b      	lsrs	r3, r3, #5
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8004ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	e000e100 	.word	0xe000e100

08004adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	6039      	str	r1, [r7, #0]
 8004ae6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004ae8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	db0a      	blt.n	8004b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	490c      	ldr	r1, [pc, #48]	@ (8004b28 <__NVIC_SetPriority+0x4c>)
 8004af6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004afa:	0112      	lsls	r2, r2, #4
 8004afc:	b2d2      	uxtb	r2, r2
 8004afe:	440b      	add	r3, r1
 8004b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b04:	e00a      	b.n	8004b1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	4908      	ldr	r1, [pc, #32]	@ (8004b2c <__NVIC_SetPriority+0x50>)
 8004b0c:	88fb      	ldrh	r3, [r7, #6]
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	3b04      	subs	r3, #4
 8004b14:	0112      	lsls	r2, r2, #4
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	440b      	add	r3, r1
 8004b1a:	761a      	strb	r2, [r3, #24]
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	e000e100 	.word	0xe000e100
 8004b2c:	e000ed00 	.word	0xe000ed00

08004b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b089      	sub	sp, #36	@ 0x24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	f1c3 0307 	rsb	r3, r3, #7
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	bf28      	it	cs
 8004b4e:	2304      	movcs	r3, #4
 8004b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	3304      	adds	r3, #4
 8004b56:	2b06      	cmp	r3, #6
 8004b58:	d902      	bls.n	8004b60 <NVIC_EncodePriority+0x30>
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	3b03      	subs	r3, #3
 8004b5e:	e000      	b.n	8004b62 <NVIC_EncodePriority+0x32>
 8004b60:	2300      	movs	r3, #0
 8004b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b64:	f04f 32ff 	mov.w	r2, #4294967295
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6e:	43da      	mvns	r2, r3
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	401a      	ands	r2, r3
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b78:	f04f 31ff 	mov.w	r1, #4294967295
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b82:	43d9      	mvns	r1, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b88:	4313      	orrs	r3, r2
         );
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3724      	adds	r7, #36	@ 0x24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
	...

08004b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ba8:	d301      	bcc.n	8004bae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004baa:	2301      	movs	r3, #1
 8004bac:	e00f      	b.n	8004bce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bae:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd8 <SysTick_Config+0x40>)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bb6:	210f      	movs	r1, #15
 8004bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bbc:	f7ff ff8e 	bl	8004adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <SysTick_Config+0x40>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bc6:	4b04      	ldr	r3, [pc, #16]	@ (8004bd8 <SysTick_Config+0x40>)
 8004bc8:	2207      	movs	r2, #7
 8004bca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	e000e010 	.word	0xe000e010

08004bdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f7ff ff29 	bl	8004a3c <__NVIC_SetPriorityGrouping>
}
 8004bea:	bf00      	nop
 8004bec:	3708      	adds	r7, #8
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b086      	sub	sp, #24
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	60b9      	str	r1, [r7, #8]
 8004bfc:	607a      	str	r2, [r7, #4]
 8004bfe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c00:	f7ff ff40 	bl	8004a84 <__NVIC_GetPriorityGrouping>
 8004c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	68b9      	ldr	r1, [r7, #8]
 8004c0a:	6978      	ldr	r0, [r7, #20]
 8004c0c:	f7ff ff90 	bl	8004b30 <NVIC_EncodePriority>
 8004c10:	4602      	mov	r2, r0
 8004c12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c16:	4611      	mov	r1, r2
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff ff5f 	bl	8004adc <__NVIC_SetPriority>
}
 8004c1e:	bf00      	nop
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b082      	sub	sp, #8
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff ff33 	bl	8004aa0 <__NVIC_EnableIRQ>
}
 8004c3a:	bf00      	nop
 8004c3c:	3708      	adds	r7, #8
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b082      	sub	sp, #8
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff ffa4 	bl	8004b98 <SysTick_Config>
 8004c50:	4603      	mov	r3, r0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
	...

08004c5c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004c64:	f7ff feae 	bl	80049c4 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d101      	bne.n	8004c74 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e316      	b.n	80052a2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a66      	ldr	r2, [pc, #408]	@ (8004e14 <HAL_DMA_Init+0x1b8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d04a      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a65      	ldr	r2, [pc, #404]	@ (8004e18 <HAL_DMA_Init+0x1bc>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d045      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a63      	ldr	r2, [pc, #396]	@ (8004e1c <HAL_DMA_Init+0x1c0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d040      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a62      	ldr	r2, [pc, #392]	@ (8004e20 <HAL_DMA_Init+0x1c4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d03b      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a60      	ldr	r2, [pc, #384]	@ (8004e24 <HAL_DMA_Init+0x1c8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d036      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a5f      	ldr	r2, [pc, #380]	@ (8004e28 <HAL_DMA_Init+0x1cc>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d031      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a5d      	ldr	r2, [pc, #372]	@ (8004e2c <HAL_DMA_Init+0x1d0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d02c      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a5c      	ldr	r2, [pc, #368]	@ (8004e30 <HAL_DMA_Init+0x1d4>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d027      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a5a      	ldr	r2, [pc, #360]	@ (8004e34 <HAL_DMA_Init+0x1d8>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d022      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a59      	ldr	r2, [pc, #356]	@ (8004e38 <HAL_DMA_Init+0x1dc>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d01d      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a57      	ldr	r2, [pc, #348]	@ (8004e3c <HAL_DMA_Init+0x1e0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d018      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a56      	ldr	r2, [pc, #344]	@ (8004e40 <HAL_DMA_Init+0x1e4>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d013      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a54      	ldr	r2, [pc, #336]	@ (8004e44 <HAL_DMA_Init+0x1e8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00e      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a53      	ldr	r2, [pc, #332]	@ (8004e48 <HAL_DMA_Init+0x1ec>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d009      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a51      	ldr	r2, [pc, #324]	@ (8004e4c <HAL_DMA_Init+0x1f0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d004      	beq.n	8004d14 <HAL_DMA_Init+0xb8>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a50      	ldr	r2, [pc, #320]	@ (8004e50 <HAL_DMA_Init+0x1f4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d101      	bne.n	8004d18 <HAL_DMA_Init+0xbc>
 8004d14:	2301      	movs	r3, #1
 8004d16:	e000      	b.n	8004d1a <HAL_DMA_Init+0xbe>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 813b 	beq.w	8004f96 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a37      	ldr	r2, [pc, #220]	@ (8004e14 <HAL_DMA_Init+0x1b8>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d04a      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a36      	ldr	r2, [pc, #216]	@ (8004e18 <HAL_DMA_Init+0x1bc>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d045      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a34      	ldr	r2, [pc, #208]	@ (8004e1c <HAL_DMA_Init+0x1c0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d040      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a33      	ldr	r2, [pc, #204]	@ (8004e20 <HAL_DMA_Init+0x1c4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d03b      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a31      	ldr	r2, [pc, #196]	@ (8004e24 <HAL_DMA_Init+0x1c8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d036      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a30      	ldr	r2, [pc, #192]	@ (8004e28 <HAL_DMA_Init+0x1cc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d031      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a2e      	ldr	r2, [pc, #184]	@ (8004e2c <HAL_DMA_Init+0x1d0>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d02c      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8004e30 <HAL_DMA_Init+0x1d4>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d027      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a2b      	ldr	r2, [pc, #172]	@ (8004e34 <HAL_DMA_Init+0x1d8>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d022      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a2a      	ldr	r2, [pc, #168]	@ (8004e38 <HAL_DMA_Init+0x1dc>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d01d      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a28      	ldr	r2, [pc, #160]	@ (8004e3c <HAL_DMA_Init+0x1e0>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d018      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a27      	ldr	r2, [pc, #156]	@ (8004e40 <HAL_DMA_Init+0x1e4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d013      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a25      	ldr	r2, [pc, #148]	@ (8004e44 <HAL_DMA_Init+0x1e8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00e      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a24      	ldr	r2, [pc, #144]	@ (8004e48 <HAL_DMA_Init+0x1ec>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d009      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a22      	ldr	r2, [pc, #136]	@ (8004e4c <HAL_DMA_Init+0x1f0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <HAL_DMA_Init+0x174>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a21      	ldr	r2, [pc, #132]	@ (8004e50 <HAL_DMA_Init+0x1f4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d108      	bne.n	8004de2 <HAL_DMA_Init+0x186>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0201 	bic.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	e007      	b.n	8004df2 <HAL_DMA_Init+0x196>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 0201 	bic.w	r2, r2, #1
 8004df0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004df2:	e02f      	b.n	8004e54 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004df4:	f7ff fde6 	bl	80049c4 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b05      	cmp	r3, #5
 8004e00:	d928      	bls.n	8004e54 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2220      	movs	r2, #32
 8004e06:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e246      	b.n	80052a2 <HAL_DMA_Init+0x646>
 8004e14:	40020010 	.word	0x40020010
 8004e18:	40020028 	.word	0x40020028
 8004e1c:	40020040 	.word	0x40020040
 8004e20:	40020058 	.word	0x40020058
 8004e24:	40020070 	.word	0x40020070
 8004e28:	40020088 	.word	0x40020088
 8004e2c:	400200a0 	.word	0x400200a0
 8004e30:	400200b8 	.word	0x400200b8
 8004e34:	40020410 	.word	0x40020410
 8004e38:	40020428 	.word	0x40020428
 8004e3c:	40020440 	.word	0x40020440
 8004e40:	40020458 	.word	0x40020458
 8004e44:	40020470 	.word	0x40020470
 8004e48:	40020488 	.word	0x40020488
 8004e4c:	400204a0 	.word	0x400204a0
 8004e50:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1c8      	bne.n	8004df4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	4b83      	ldr	r3, [pc, #524]	@ (800507c <HAL_DMA_Init+0x420>)
 8004e6e:	4013      	ands	r3, r2
 8004e70:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004e7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e86:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e92:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d107      	bne.n	8004eb8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004eb8:	4b71      	ldr	r3, [pc, #452]	@ (8005080 <HAL_DMA_Init+0x424>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b71      	ldr	r3, [pc, #452]	@ (8005084 <HAL_DMA_Init+0x428>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ec4:	d328      	bcc.n	8004f18 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b28      	cmp	r3, #40	@ 0x28
 8004ecc:	d903      	bls.n	8004ed6 <HAL_DMA_Init+0x27a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ed4:	d917      	bls.n	8004f06 <HAL_DMA_Init+0x2aa>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b3e      	cmp	r3, #62	@ 0x3e
 8004edc:	d903      	bls.n	8004ee6 <HAL_DMA_Init+0x28a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2b42      	cmp	r3, #66	@ 0x42
 8004ee4:	d90f      	bls.n	8004f06 <HAL_DMA_Init+0x2aa>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b46      	cmp	r3, #70	@ 0x46
 8004eec:	d903      	bls.n	8004ef6 <HAL_DMA_Init+0x29a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b48      	cmp	r3, #72	@ 0x48
 8004ef4:	d907      	bls.n	8004f06 <HAL_DMA_Init+0x2aa>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b4e      	cmp	r3, #78	@ 0x4e
 8004efc:	d905      	bls.n	8004f0a <HAL_DMA_Init+0x2ae>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b52      	cmp	r3, #82	@ 0x52
 8004f04:	d801      	bhi.n	8004f0a <HAL_DMA_Init+0x2ae>
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <HAL_DMA_Init+0x2b0>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f16:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f023 0307 	bic.w	r3, r3, #7
 8004f2e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d117      	bne.n	8004f72 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00e      	beq.n	8004f72 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f002 fb3f 	bl	80075d8 <DMA_CheckFifoParam>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d008      	beq.n	8004f72 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2240      	movs	r2, #64	@ 0x40
 8004f64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e197      	b.n	80052a2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f002 fa7a 	bl	8007474 <DMA_CalcBaseAndBitshift>
 8004f80:	4603      	mov	r3, r0
 8004f82:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f88:	f003 031f 	and.w	r3, r3, #31
 8004f8c:	223f      	movs	r2, #63	@ 0x3f
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	609a      	str	r2, [r3, #8]
 8004f94:	e0cd      	b.n	8005132 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8005088 <HAL_DMA_Init+0x42c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d022      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a39      	ldr	r2, [pc, #228]	@ (800508c <HAL_DMA_Init+0x430>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a38      	ldr	r2, [pc, #224]	@ (8005090 <HAL_DMA_Init+0x434>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d018      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a36      	ldr	r2, [pc, #216]	@ (8005094 <HAL_DMA_Init+0x438>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d013      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a35      	ldr	r2, [pc, #212]	@ (8005098 <HAL_DMA_Init+0x43c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00e      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a33      	ldr	r2, [pc, #204]	@ (800509c <HAL_DMA_Init+0x440>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d009      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a32      	ldr	r2, [pc, #200]	@ (80050a0 <HAL_DMA_Init+0x444>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d004      	beq.n	8004fe6 <HAL_DMA_Init+0x38a>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a30      	ldr	r2, [pc, #192]	@ (80050a4 <HAL_DMA_Init+0x448>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d101      	bne.n	8004fea <HAL_DMA_Init+0x38e>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <HAL_DMA_Init+0x390>
 8004fea:	2300      	movs	r3, #0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 8097 	beq.w	8005120 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a24      	ldr	r2, [pc, #144]	@ (8005088 <HAL_DMA_Init+0x42c>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d021      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a22      	ldr	r2, [pc, #136]	@ (800508c <HAL_DMA_Init+0x430>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d01c      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a21      	ldr	r2, [pc, #132]	@ (8005090 <HAL_DMA_Init+0x434>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d017      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1f      	ldr	r2, [pc, #124]	@ (8005094 <HAL_DMA_Init+0x438>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d012      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a1e      	ldr	r2, [pc, #120]	@ (8005098 <HAL_DMA_Init+0x43c>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00d      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1c      	ldr	r2, [pc, #112]	@ (800509c <HAL_DMA_Init+0x440>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d008      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a1b      	ldr	r2, [pc, #108]	@ (80050a0 <HAL_DMA_Init+0x444>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d003      	beq.n	8005040 <HAL_DMA_Init+0x3e4>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a19      	ldr	r2, [pc, #100]	@ (80050a4 <HAL_DMA_Init+0x448>)
 800503e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	4b13      	ldr	r3, [pc, #76]	@ (80050a8 <HAL_DMA_Init+0x44c>)
 800505c:	4013      	ands	r3, r2
 800505e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2b40      	cmp	r3, #64	@ 0x40
 8005066:	d021      	beq.n	80050ac <HAL_DMA_Init+0x450>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2b80      	cmp	r3, #128	@ 0x80
 800506e:	d102      	bne.n	8005076 <HAL_DMA_Init+0x41a>
 8005070:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005074:	e01b      	b.n	80050ae <HAL_DMA_Init+0x452>
 8005076:	2300      	movs	r3, #0
 8005078:	e019      	b.n	80050ae <HAL_DMA_Init+0x452>
 800507a:	bf00      	nop
 800507c:	fe10803f 	.word	0xfe10803f
 8005080:	5c001000 	.word	0x5c001000
 8005084:	ffff0000 	.word	0xffff0000
 8005088:	58025408 	.word	0x58025408
 800508c:	5802541c 	.word	0x5802541c
 8005090:	58025430 	.word	0x58025430
 8005094:	58025444 	.word	0x58025444
 8005098:	58025458 	.word	0x58025458
 800509c:	5802546c 	.word	0x5802546c
 80050a0:	58025480 	.word	0x58025480
 80050a4:	58025494 	.word	0x58025494
 80050a8:	fffe000f 	.word	0xfffe000f
 80050ac:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	68d2      	ldr	r2, [r2, #12]
 80050b2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80050b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80050bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80050c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80050cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80050d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80050dc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	4b6e      	ldr	r3, [pc, #440]	@ (80052ac <HAL_DMA_Init+0x650>)
 80050f4:	4413      	add	r3, r2
 80050f6:	4a6e      	ldr	r2, [pc, #440]	@ (80052b0 <HAL_DMA_Init+0x654>)
 80050f8:	fba2 2303 	umull	r2, r3, r2, r3
 80050fc:	091b      	lsrs	r3, r3, #4
 80050fe:	009a      	lsls	r2, r3, #2
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f002 f9b5 	bl	8007474 <DMA_CalcBaseAndBitshift>
 800510a:	4603      	mov	r3, r0
 800510c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	2201      	movs	r2, #1
 8005118:	409a      	lsls	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	605a      	str	r2, [r3, #4]
 800511e:	e008      	b.n	8005132 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2240      	movs	r2, #64	@ 0x40
 8005124:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2203      	movs	r2, #3
 800512a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e0b7      	b.n	80052a2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a5f      	ldr	r2, [pc, #380]	@ (80052b4 <HAL_DMA_Init+0x658>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d072      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a5d      	ldr	r2, [pc, #372]	@ (80052b8 <HAL_DMA_Init+0x65c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d06d      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a5c      	ldr	r2, [pc, #368]	@ (80052bc <HAL_DMA_Init+0x660>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d068      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a5a      	ldr	r2, [pc, #360]	@ (80052c0 <HAL_DMA_Init+0x664>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d063      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a59      	ldr	r2, [pc, #356]	@ (80052c4 <HAL_DMA_Init+0x668>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d05e      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a57      	ldr	r2, [pc, #348]	@ (80052c8 <HAL_DMA_Init+0x66c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d059      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a56      	ldr	r2, [pc, #344]	@ (80052cc <HAL_DMA_Init+0x670>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d054      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a54      	ldr	r2, [pc, #336]	@ (80052d0 <HAL_DMA_Init+0x674>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d04f      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a53      	ldr	r2, [pc, #332]	@ (80052d4 <HAL_DMA_Init+0x678>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d04a      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a51      	ldr	r2, [pc, #324]	@ (80052d8 <HAL_DMA_Init+0x67c>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d045      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a50      	ldr	r2, [pc, #320]	@ (80052dc <HAL_DMA_Init+0x680>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d040      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a4e      	ldr	r2, [pc, #312]	@ (80052e0 <HAL_DMA_Init+0x684>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d03b      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a4d      	ldr	r2, [pc, #308]	@ (80052e4 <HAL_DMA_Init+0x688>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d036      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a4b      	ldr	r2, [pc, #300]	@ (80052e8 <HAL_DMA_Init+0x68c>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d031      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a4a      	ldr	r2, [pc, #296]	@ (80052ec <HAL_DMA_Init+0x690>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d02c      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a48      	ldr	r2, [pc, #288]	@ (80052f0 <HAL_DMA_Init+0x694>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d027      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a47      	ldr	r2, [pc, #284]	@ (80052f4 <HAL_DMA_Init+0x698>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d022      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a45      	ldr	r2, [pc, #276]	@ (80052f8 <HAL_DMA_Init+0x69c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d01d      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a44      	ldr	r2, [pc, #272]	@ (80052fc <HAL_DMA_Init+0x6a0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d018      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a42      	ldr	r2, [pc, #264]	@ (8005300 <HAL_DMA_Init+0x6a4>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d013      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a41      	ldr	r2, [pc, #260]	@ (8005304 <HAL_DMA_Init+0x6a8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d00e      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a3f      	ldr	r2, [pc, #252]	@ (8005308 <HAL_DMA_Init+0x6ac>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d009      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a3e      	ldr	r2, [pc, #248]	@ (800530c <HAL_DMA_Init+0x6b0>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d004      	beq.n	8005222 <HAL_DMA_Init+0x5c6>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a3c      	ldr	r2, [pc, #240]	@ (8005310 <HAL_DMA_Init+0x6b4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d101      	bne.n	8005226 <HAL_DMA_Init+0x5ca>
 8005222:	2301      	movs	r3, #1
 8005224:	e000      	b.n	8005228 <HAL_DMA_Init+0x5cc>
 8005226:	2300      	movs	r3, #0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d032      	beq.n	8005292 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f002 fa4f 	bl	80076d0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	2b80      	cmp	r3, #128	@ 0x80
 8005238:	d102      	bne.n	8005240 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005254:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d010      	beq.n	8005280 <HAL_DMA_Init+0x624>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b08      	cmp	r3, #8
 8005264:	d80c      	bhi.n	8005280 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f002 facc 	bl	8007804 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800527c:	605a      	str	r2, [r3, #4]
 800527e:	e008      	b.n	8005292 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3718      	adds	r7, #24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	a7fdabf8 	.word	0xa7fdabf8
 80052b0:	cccccccd 	.word	0xcccccccd
 80052b4:	40020010 	.word	0x40020010
 80052b8:	40020028 	.word	0x40020028
 80052bc:	40020040 	.word	0x40020040
 80052c0:	40020058 	.word	0x40020058
 80052c4:	40020070 	.word	0x40020070
 80052c8:	40020088 	.word	0x40020088
 80052cc:	400200a0 	.word	0x400200a0
 80052d0:	400200b8 	.word	0x400200b8
 80052d4:	40020410 	.word	0x40020410
 80052d8:	40020428 	.word	0x40020428
 80052dc:	40020440 	.word	0x40020440
 80052e0:	40020458 	.word	0x40020458
 80052e4:	40020470 	.word	0x40020470
 80052e8:	40020488 	.word	0x40020488
 80052ec:	400204a0 	.word	0x400204a0
 80052f0:	400204b8 	.word	0x400204b8
 80052f4:	58025408 	.word	0x58025408
 80052f8:	5802541c 	.word	0x5802541c
 80052fc:	58025430 	.word	0x58025430
 8005300:	58025444 	.word	0x58025444
 8005304:	58025458 	.word	0x58025458
 8005308:	5802546c 	.word	0x5802546c
 800530c:	58025480 	.word	0x58025480
 8005310:	58025494 	.word	0x58025494

08005314 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
 8005320:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005322:	2300      	movs	r3, #0
 8005324:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d101      	bne.n	8005330 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e226      	b.n	800577e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_DMA_Start_IT+0x2a>
 800533a:	2302      	movs	r3, #2
 800533c:	e21f      	b.n	800577e <HAL_DMA_Start_IT+0x46a>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b01      	cmp	r3, #1
 8005350:	f040 820a 	bne.w	8005768 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a68      	ldr	r2, [pc, #416]	@ (8005508 <HAL_DMA_Start_IT+0x1f4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d04a      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a66      	ldr	r2, [pc, #408]	@ (800550c <HAL_DMA_Start_IT+0x1f8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d045      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a65      	ldr	r2, [pc, #404]	@ (8005510 <HAL_DMA_Start_IT+0x1fc>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d040      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a63      	ldr	r2, [pc, #396]	@ (8005514 <HAL_DMA_Start_IT+0x200>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d03b      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a62      	ldr	r2, [pc, #392]	@ (8005518 <HAL_DMA_Start_IT+0x204>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d036      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a60      	ldr	r2, [pc, #384]	@ (800551c <HAL_DMA_Start_IT+0x208>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d031      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a5f      	ldr	r2, [pc, #380]	@ (8005520 <HAL_DMA_Start_IT+0x20c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d02c      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a5d      	ldr	r2, [pc, #372]	@ (8005524 <HAL_DMA_Start_IT+0x210>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d027      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a5c      	ldr	r2, [pc, #368]	@ (8005528 <HAL_DMA_Start_IT+0x214>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d022      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a5a      	ldr	r2, [pc, #360]	@ (800552c <HAL_DMA_Start_IT+0x218>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d01d      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a59      	ldr	r2, [pc, #356]	@ (8005530 <HAL_DMA_Start_IT+0x21c>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d018      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a57      	ldr	r2, [pc, #348]	@ (8005534 <HAL_DMA_Start_IT+0x220>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d013      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a56      	ldr	r2, [pc, #344]	@ (8005538 <HAL_DMA_Start_IT+0x224>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00e      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a54      	ldr	r2, [pc, #336]	@ (800553c <HAL_DMA_Start_IT+0x228>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d009      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a53      	ldr	r2, [pc, #332]	@ (8005540 <HAL_DMA_Start_IT+0x22c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d004      	beq.n	8005402 <HAL_DMA_Start_IT+0xee>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a51      	ldr	r2, [pc, #324]	@ (8005544 <HAL_DMA_Start_IT+0x230>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d108      	bne.n	8005414 <HAL_DMA_Start_IT+0x100>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0201 	bic.w	r2, r2, #1
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	e007      	b.n	8005424 <HAL_DMA_Start_IT+0x110>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	68b9      	ldr	r1, [r7, #8]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f001 fe76 	bl	800711c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a34      	ldr	r2, [pc, #208]	@ (8005508 <HAL_DMA_Start_IT+0x1f4>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d04a      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a33      	ldr	r2, [pc, #204]	@ (800550c <HAL_DMA_Start_IT+0x1f8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d045      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a31      	ldr	r2, [pc, #196]	@ (8005510 <HAL_DMA_Start_IT+0x1fc>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d040      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a30      	ldr	r2, [pc, #192]	@ (8005514 <HAL_DMA_Start_IT+0x200>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d03b      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a2e      	ldr	r2, [pc, #184]	@ (8005518 <HAL_DMA_Start_IT+0x204>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d036      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a2d      	ldr	r2, [pc, #180]	@ (800551c <HAL_DMA_Start_IT+0x208>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d031      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a2b      	ldr	r2, [pc, #172]	@ (8005520 <HAL_DMA_Start_IT+0x20c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d02c      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a2a      	ldr	r2, [pc, #168]	@ (8005524 <HAL_DMA_Start_IT+0x210>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d027      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a28      	ldr	r2, [pc, #160]	@ (8005528 <HAL_DMA_Start_IT+0x214>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d022      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a27      	ldr	r2, [pc, #156]	@ (800552c <HAL_DMA_Start_IT+0x218>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d01d      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a25      	ldr	r2, [pc, #148]	@ (8005530 <HAL_DMA_Start_IT+0x21c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d018      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a24      	ldr	r2, [pc, #144]	@ (8005534 <HAL_DMA_Start_IT+0x220>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d013      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a22      	ldr	r2, [pc, #136]	@ (8005538 <HAL_DMA_Start_IT+0x224>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00e      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a21      	ldr	r2, [pc, #132]	@ (800553c <HAL_DMA_Start_IT+0x228>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d009      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005540 <HAL_DMA_Start_IT+0x22c>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d004      	beq.n	80054d0 <HAL_DMA_Start_IT+0x1bc>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005544 <HAL_DMA_Start_IT+0x230>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d101      	bne.n	80054d4 <HAL_DMA_Start_IT+0x1c0>
 80054d0:	2301      	movs	r3, #1
 80054d2:	e000      	b.n	80054d6 <HAL_DMA_Start_IT+0x1c2>
 80054d4:	2300      	movs	r3, #0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d036      	beq.n	8005548 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f023 021e 	bic.w	r2, r3, #30
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0216 	orr.w	r2, r2, #22
 80054ec:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d03e      	beq.n	8005574 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f042 0208 	orr.w	r2, r2, #8
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	e035      	b.n	8005574 <HAL_DMA_Start_IT+0x260>
 8005508:	40020010 	.word	0x40020010
 800550c:	40020028 	.word	0x40020028
 8005510:	40020040 	.word	0x40020040
 8005514:	40020058 	.word	0x40020058
 8005518:	40020070 	.word	0x40020070
 800551c:	40020088 	.word	0x40020088
 8005520:	400200a0 	.word	0x400200a0
 8005524:	400200b8 	.word	0x400200b8
 8005528:	40020410 	.word	0x40020410
 800552c:	40020428 	.word	0x40020428
 8005530:	40020440 	.word	0x40020440
 8005534:	40020458 	.word	0x40020458
 8005538:	40020470 	.word	0x40020470
 800553c:	40020488 	.word	0x40020488
 8005540:	400204a0 	.word	0x400204a0
 8005544:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f023 020e 	bic.w	r2, r3, #14
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 020a 	orr.w	r2, r2, #10
 800555a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005560:	2b00      	cmp	r3, #0
 8005562:	d007      	beq.n	8005574 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0204 	orr.w	r2, r2, #4
 8005572:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a83      	ldr	r2, [pc, #524]	@ (8005788 <HAL_DMA_Start_IT+0x474>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d072      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a82      	ldr	r2, [pc, #520]	@ (800578c <HAL_DMA_Start_IT+0x478>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d06d      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a80      	ldr	r2, [pc, #512]	@ (8005790 <HAL_DMA_Start_IT+0x47c>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d068      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a7f      	ldr	r2, [pc, #508]	@ (8005794 <HAL_DMA_Start_IT+0x480>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d063      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a7d      	ldr	r2, [pc, #500]	@ (8005798 <HAL_DMA_Start_IT+0x484>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d05e      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a7c      	ldr	r2, [pc, #496]	@ (800579c <HAL_DMA_Start_IT+0x488>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d059      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a7a      	ldr	r2, [pc, #488]	@ (80057a0 <HAL_DMA_Start_IT+0x48c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d054      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a79      	ldr	r2, [pc, #484]	@ (80057a4 <HAL_DMA_Start_IT+0x490>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d04f      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a77      	ldr	r2, [pc, #476]	@ (80057a8 <HAL_DMA_Start_IT+0x494>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d04a      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a76      	ldr	r2, [pc, #472]	@ (80057ac <HAL_DMA_Start_IT+0x498>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d045      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a74      	ldr	r2, [pc, #464]	@ (80057b0 <HAL_DMA_Start_IT+0x49c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d040      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a73      	ldr	r2, [pc, #460]	@ (80057b4 <HAL_DMA_Start_IT+0x4a0>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d03b      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a71      	ldr	r2, [pc, #452]	@ (80057b8 <HAL_DMA_Start_IT+0x4a4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d036      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a70      	ldr	r2, [pc, #448]	@ (80057bc <HAL_DMA_Start_IT+0x4a8>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d031      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a6e      	ldr	r2, [pc, #440]	@ (80057c0 <HAL_DMA_Start_IT+0x4ac>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d02c      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a6d      	ldr	r2, [pc, #436]	@ (80057c4 <HAL_DMA_Start_IT+0x4b0>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d027      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a6b      	ldr	r2, [pc, #428]	@ (80057c8 <HAL_DMA_Start_IT+0x4b4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d022      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a6a      	ldr	r2, [pc, #424]	@ (80057cc <HAL_DMA_Start_IT+0x4b8>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d01d      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a68      	ldr	r2, [pc, #416]	@ (80057d0 <HAL_DMA_Start_IT+0x4bc>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d018      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a67      	ldr	r2, [pc, #412]	@ (80057d4 <HAL_DMA_Start_IT+0x4c0>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d013      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a65      	ldr	r2, [pc, #404]	@ (80057d8 <HAL_DMA_Start_IT+0x4c4>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d00e      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a64      	ldr	r2, [pc, #400]	@ (80057dc <HAL_DMA_Start_IT+0x4c8>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d009      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a62      	ldr	r2, [pc, #392]	@ (80057e0 <HAL_DMA_Start_IT+0x4cc>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d004      	beq.n	8005664 <HAL_DMA_Start_IT+0x350>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a61      	ldr	r2, [pc, #388]	@ (80057e4 <HAL_DMA_Start_IT+0x4d0>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d101      	bne.n	8005668 <HAL_DMA_Start_IT+0x354>
 8005664:	2301      	movs	r3, #1
 8005666:	e000      	b.n	800566a <HAL_DMA_Start_IT+0x356>
 8005668:	2300      	movs	r3, #0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d01a      	beq.n	80056a4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005686:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800568a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800569e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056a2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a37      	ldr	r2, [pc, #220]	@ (8005788 <HAL_DMA_Start_IT+0x474>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d04a      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a36      	ldr	r2, [pc, #216]	@ (800578c <HAL_DMA_Start_IT+0x478>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d045      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a34      	ldr	r2, [pc, #208]	@ (8005790 <HAL_DMA_Start_IT+0x47c>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d040      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a33      	ldr	r2, [pc, #204]	@ (8005794 <HAL_DMA_Start_IT+0x480>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d03b      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a31      	ldr	r2, [pc, #196]	@ (8005798 <HAL_DMA_Start_IT+0x484>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d036      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a30      	ldr	r2, [pc, #192]	@ (800579c <HAL_DMA_Start_IT+0x488>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d031      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a2e      	ldr	r2, [pc, #184]	@ (80057a0 <HAL_DMA_Start_IT+0x48c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d02c      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a2d      	ldr	r2, [pc, #180]	@ (80057a4 <HAL_DMA_Start_IT+0x490>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d027      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a2b      	ldr	r2, [pc, #172]	@ (80057a8 <HAL_DMA_Start_IT+0x494>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d022      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a2a      	ldr	r2, [pc, #168]	@ (80057ac <HAL_DMA_Start_IT+0x498>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d01d      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a28      	ldr	r2, [pc, #160]	@ (80057b0 <HAL_DMA_Start_IT+0x49c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d018      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a27      	ldr	r2, [pc, #156]	@ (80057b4 <HAL_DMA_Start_IT+0x4a0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d013      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a25      	ldr	r2, [pc, #148]	@ (80057b8 <HAL_DMA_Start_IT+0x4a4>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d00e      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a24      	ldr	r2, [pc, #144]	@ (80057bc <HAL_DMA_Start_IT+0x4a8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d009      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a22      	ldr	r2, [pc, #136]	@ (80057c0 <HAL_DMA_Start_IT+0x4ac>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_DMA_Start_IT+0x430>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a21      	ldr	r2, [pc, #132]	@ (80057c4 <HAL_DMA_Start_IT+0x4b0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d108      	bne.n	8005756 <HAL_DMA_Start_IT+0x442>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	e012      	b.n	800577c <HAL_DMA_Start_IT+0x468>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f042 0201 	orr.w	r2, r2, #1
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	e009      	b.n	800577c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800576e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800577c:	7dfb      	ldrb	r3, [r7, #23]
}
 800577e:	4618      	mov	r0, r3
 8005780:	3718      	adds	r7, #24
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	40020010 	.word	0x40020010
 800578c:	40020028 	.word	0x40020028
 8005790:	40020040 	.word	0x40020040
 8005794:	40020058 	.word	0x40020058
 8005798:	40020070 	.word	0x40020070
 800579c:	40020088 	.word	0x40020088
 80057a0:	400200a0 	.word	0x400200a0
 80057a4:	400200b8 	.word	0x400200b8
 80057a8:	40020410 	.word	0x40020410
 80057ac:	40020428 	.word	0x40020428
 80057b0:	40020440 	.word	0x40020440
 80057b4:	40020458 	.word	0x40020458
 80057b8:	40020470 	.word	0x40020470
 80057bc:	40020488 	.word	0x40020488
 80057c0:	400204a0 	.word	0x400204a0
 80057c4:	400204b8 	.word	0x400204b8
 80057c8:	58025408 	.word	0x58025408
 80057cc:	5802541c 	.word	0x5802541c
 80057d0:	58025430 	.word	0x58025430
 80057d4:	58025444 	.word	0x58025444
 80057d8:	58025458 	.word	0x58025458
 80057dc:	5802546c 	.word	0x5802546c
 80057e0:	58025480 	.word	0x58025480
 80057e4:	58025494 	.word	0x58025494

080057e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b086      	sub	sp, #24
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80057f0:	f7ff f8e8 	bl	80049c4 <HAL_GetTick>
 80057f4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e2dc      	b.n	8005dba <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d008      	beq.n	800581e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2280      	movs	r2, #128	@ 0x80
 8005810:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e2cd      	b.n	8005dba <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a76      	ldr	r2, [pc, #472]	@ (80059fc <HAL_DMA_Abort+0x214>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d04a      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a74      	ldr	r2, [pc, #464]	@ (8005a00 <HAL_DMA_Abort+0x218>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d045      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a73      	ldr	r2, [pc, #460]	@ (8005a04 <HAL_DMA_Abort+0x21c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d040      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a71      	ldr	r2, [pc, #452]	@ (8005a08 <HAL_DMA_Abort+0x220>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d03b      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a70      	ldr	r2, [pc, #448]	@ (8005a0c <HAL_DMA_Abort+0x224>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d036      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a6e      	ldr	r2, [pc, #440]	@ (8005a10 <HAL_DMA_Abort+0x228>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d031      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a6d      	ldr	r2, [pc, #436]	@ (8005a14 <HAL_DMA_Abort+0x22c>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d02c      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a6b      	ldr	r2, [pc, #428]	@ (8005a18 <HAL_DMA_Abort+0x230>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d027      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a6a      	ldr	r2, [pc, #424]	@ (8005a1c <HAL_DMA_Abort+0x234>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d022      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a68      	ldr	r2, [pc, #416]	@ (8005a20 <HAL_DMA_Abort+0x238>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d01d      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a67      	ldr	r2, [pc, #412]	@ (8005a24 <HAL_DMA_Abort+0x23c>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d018      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a65      	ldr	r2, [pc, #404]	@ (8005a28 <HAL_DMA_Abort+0x240>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a64      	ldr	r2, [pc, #400]	@ (8005a2c <HAL_DMA_Abort+0x244>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d00e      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a62      	ldr	r2, [pc, #392]	@ (8005a30 <HAL_DMA_Abort+0x248>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d009      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a61      	ldr	r2, [pc, #388]	@ (8005a34 <HAL_DMA_Abort+0x24c>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d004      	beq.n	80058be <HAL_DMA_Abort+0xd6>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a5f      	ldr	r2, [pc, #380]	@ (8005a38 <HAL_DMA_Abort+0x250>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d101      	bne.n	80058c2 <HAL_DMA_Abort+0xda>
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <HAL_DMA_Abort+0xdc>
 80058c2:	2300      	movs	r3, #0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d013      	beq.n	80058f0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 021e 	bic.w	r2, r2, #30
 80058d6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695a      	ldr	r2, [r3, #20]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058e6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	617b      	str	r3, [r7, #20]
 80058ee:	e00a      	b.n	8005906 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f022 020e 	bic.w	r2, r2, #14
 80058fe:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a3c      	ldr	r2, [pc, #240]	@ (80059fc <HAL_DMA_Abort+0x214>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d072      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a3a      	ldr	r2, [pc, #232]	@ (8005a00 <HAL_DMA_Abort+0x218>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d06d      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a39      	ldr	r2, [pc, #228]	@ (8005a04 <HAL_DMA_Abort+0x21c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d068      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a37      	ldr	r2, [pc, #220]	@ (8005a08 <HAL_DMA_Abort+0x220>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d063      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a36      	ldr	r2, [pc, #216]	@ (8005a0c <HAL_DMA_Abort+0x224>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d05e      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a34      	ldr	r2, [pc, #208]	@ (8005a10 <HAL_DMA_Abort+0x228>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d059      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a33      	ldr	r2, [pc, #204]	@ (8005a14 <HAL_DMA_Abort+0x22c>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d054      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a31      	ldr	r2, [pc, #196]	@ (8005a18 <HAL_DMA_Abort+0x230>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d04f      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a30      	ldr	r2, [pc, #192]	@ (8005a1c <HAL_DMA_Abort+0x234>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d04a      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a2e      	ldr	r2, [pc, #184]	@ (8005a20 <HAL_DMA_Abort+0x238>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d045      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a24 <HAL_DMA_Abort+0x23c>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d040      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a2b      	ldr	r2, [pc, #172]	@ (8005a28 <HAL_DMA_Abort+0x240>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d03b      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a2a      	ldr	r2, [pc, #168]	@ (8005a2c <HAL_DMA_Abort+0x244>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d036      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a28      	ldr	r2, [pc, #160]	@ (8005a30 <HAL_DMA_Abort+0x248>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d031      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a27      	ldr	r2, [pc, #156]	@ (8005a34 <HAL_DMA_Abort+0x24c>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d02c      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a25      	ldr	r2, [pc, #148]	@ (8005a38 <HAL_DMA_Abort+0x250>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d027      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a24      	ldr	r2, [pc, #144]	@ (8005a3c <HAL_DMA_Abort+0x254>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d022      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a22      	ldr	r2, [pc, #136]	@ (8005a40 <HAL_DMA_Abort+0x258>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d01d      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a21      	ldr	r2, [pc, #132]	@ (8005a44 <HAL_DMA_Abort+0x25c>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d018      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a48 <HAL_DMA_Abort+0x260>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d013      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a1e      	ldr	r2, [pc, #120]	@ (8005a4c <HAL_DMA_Abort+0x264>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d00e      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a1c      	ldr	r2, [pc, #112]	@ (8005a50 <HAL_DMA_Abort+0x268>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d009      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a54 <HAL_DMA_Abort+0x26c>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d004      	beq.n	80059f6 <HAL_DMA_Abort+0x20e>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a19      	ldr	r2, [pc, #100]	@ (8005a58 <HAL_DMA_Abort+0x270>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d132      	bne.n	8005a5c <HAL_DMA_Abort+0x274>
 80059f6:	2301      	movs	r3, #1
 80059f8:	e031      	b.n	8005a5e <HAL_DMA_Abort+0x276>
 80059fa:	bf00      	nop
 80059fc:	40020010 	.word	0x40020010
 8005a00:	40020028 	.word	0x40020028
 8005a04:	40020040 	.word	0x40020040
 8005a08:	40020058 	.word	0x40020058
 8005a0c:	40020070 	.word	0x40020070
 8005a10:	40020088 	.word	0x40020088
 8005a14:	400200a0 	.word	0x400200a0
 8005a18:	400200b8 	.word	0x400200b8
 8005a1c:	40020410 	.word	0x40020410
 8005a20:	40020428 	.word	0x40020428
 8005a24:	40020440 	.word	0x40020440
 8005a28:	40020458 	.word	0x40020458
 8005a2c:	40020470 	.word	0x40020470
 8005a30:	40020488 	.word	0x40020488
 8005a34:	400204a0 	.word	0x400204a0
 8005a38:	400204b8 	.word	0x400204b8
 8005a3c:	58025408 	.word	0x58025408
 8005a40:	5802541c 	.word	0x5802541c
 8005a44:	58025430 	.word	0x58025430
 8005a48:	58025444 	.word	0x58025444
 8005a4c:	58025458 	.word	0x58025458
 8005a50:	5802546c 	.word	0x5802546c
 8005a54:	58025480 	.word	0x58025480
 8005a58:	58025494 	.word	0x58025494
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a70:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a6d      	ldr	r2, [pc, #436]	@ (8005c2c <HAL_DMA_Abort+0x444>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d04a      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a6b      	ldr	r2, [pc, #428]	@ (8005c30 <HAL_DMA_Abort+0x448>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d045      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a6a      	ldr	r2, [pc, #424]	@ (8005c34 <HAL_DMA_Abort+0x44c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d040      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a68      	ldr	r2, [pc, #416]	@ (8005c38 <HAL_DMA_Abort+0x450>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d03b      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a67      	ldr	r2, [pc, #412]	@ (8005c3c <HAL_DMA_Abort+0x454>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d036      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a65      	ldr	r2, [pc, #404]	@ (8005c40 <HAL_DMA_Abort+0x458>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d031      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a64      	ldr	r2, [pc, #400]	@ (8005c44 <HAL_DMA_Abort+0x45c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d02c      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a62      	ldr	r2, [pc, #392]	@ (8005c48 <HAL_DMA_Abort+0x460>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d027      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a61      	ldr	r2, [pc, #388]	@ (8005c4c <HAL_DMA_Abort+0x464>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d022      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a5f      	ldr	r2, [pc, #380]	@ (8005c50 <HAL_DMA_Abort+0x468>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d01d      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a5e      	ldr	r2, [pc, #376]	@ (8005c54 <HAL_DMA_Abort+0x46c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d018      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a5c      	ldr	r2, [pc, #368]	@ (8005c58 <HAL_DMA_Abort+0x470>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d013      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a5b      	ldr	r2, [pc, #364]	@ (8005c5c <HAL_DMA_Abort+0x474>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00e      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a59      	ldr	r2, [pc, #356]	@ (8005c60 <HAL_DMA_Abort+0x478>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d009      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a58      	ldr	r2, [pc, #352]	@ (8005c64 <HAL_DMA_Abort+0x47c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d004      	beq.n	8005b12 <HAL_DMA_Abort+0x32a>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a56      	ldr	r2, [pc, #344]	@ (8005c68 <HAL_DMA_Abort+0x480>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d108      	bne.n	8005b24 <HAL_DMA_Abort+0x33c>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0201 	bic.w	r2, r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e007      	b.n	8005b34 <HAL_DMA_Abort+0x34c>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0201 	bic.w	r2, r2, #1
 8005b32:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b34:	e013      	b.n	8005b5e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b36:	f7fe ff45 	bl	80049c4 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b05      	cmp	r3, #5
 8005b42:	d90c      	bls.n	8005b5e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e12d      	b.n	8005dba <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1e5      	bne.n	8005b36 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8005c2c <HAL_DMA_Abort+0x444>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d04a      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a2d      	ldr	r2, [pc, #180]	@ (8005c30 <HAL_DMA_Abort+0x448>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d045      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a2c      	ldr	r2, [pc, #176]	@ (8005c34 <HAL_DMA_Abort+0x44c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d040      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8005c38 <HAL_DMA_Abort+0x450>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d03b      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a29      	ldr	r2, [pc, #164]	@ (8005c3c <HAL_DMA_Abort+0x454>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d036      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a27      	ldr	r2, [pc, #156]	@ (8005c40 <HAL_DMA_Abort+0x458>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d031      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a26      	ldr	r2, [pc, #152]	@ (8005c44 <HAL_DMA_Abort+0x45c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d02c      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a24      	ldr	r2, [pc, #144]	@ (8005c48 <HAL_DMA_Abort+0x460>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d027      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a23      	ldr	r2, [pc, #140]	@ (8005c4c <HAL_DMA_Abort+0x464>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d022      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a21      	ldr	r2, [pc, #132]	@ (8005c50 <HAL_DMA_Abort+0x468>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d01d      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a20      	ldr	r2, [pc, #128]	@ (8005c54 <HAL_DMA_Abort+0x46c>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d018      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8005c58 <HAL_DMA_Abort+0x470>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d013      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1d      	ldr	r2, [pc, #116]	@ (8005c5c <HAL_DMA_Abort+0x474>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00e      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c60 <HAL_DMA_Abort+0x478>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d009      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8005c64 <HAL_DMA_Abort+0x47c>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d004      	beq.n	8005c0a <HAL_DMA_Abort+0x422>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a18      	ldr	r2, [pc, #96]	@ (8005c68 <HAL_DMA_Abort+0x480>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d101      	bne.n	8005c0e <HAL_DMA_Abort+0x426>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e000      	b.n	8005c10 <HAL_DMA_Abort+0x428>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d02b      	beq.n	8005c6c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c18:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c1e:	f003 031f 	and.w	r3, r3, #31
 8005c22:	223f      	movs	r2, #63	@ 0x3f
 8005c24:	409a      	lsls	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	609a      	str	r2, [r3, #8]
 8005c2a:	e02a      	b.n	8005c82 <HAL_DMA_Abort+0x49a>
 8005c2c:	40020010 	.word	0x40020010
 8005c30:	40020028 	.word	0x40020028
 8005c34:	40020040 	.word	0x40020040
 8005c38:	40020058 	.word	0x40020058
 8005c3c:	40020070 	.word	0x40020070
 8005c40:	40020088 	.word	0x40020088
 8005c44:	400200a0 	.word	0x400200a0
 8005c48:	400200b8 	.word	0x400200b8
 8005c4c:	40020410 	.word	0x40020410
 8005c50:	40020428 	.word	0x40020428
 8005c54:	40020440 	.word	0x40020440
 8005c58:	40020458 	.word	0x40020458
 8005c5c:	40020470 	.word	0x40020470
 8005c60:	40020488 	.word	0x40020488
 8005c64:	400204a0 	.word	0x400204a0
 8005c68:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c70:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c76:	f003 031f 	and.w	r3, r3, #31
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	409a      	lsls	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a4f      	ldr	r2, [pc, #316]	@ (8005dc4 <HAL_DMA_Abort+0x5dc>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d072      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a4d      	ldr	r2, [pc, #308]	@ (8005dc8 <HAL_DMA_Abort+0x5e0>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d06d      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a4c      	ldr	r2, [pc, #304]	@ (8005dcc <HAL_DMA_Abort+0x5e4>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d068      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a4a      	ldr	r2, [pc, #296]	@ (8005dd0 <HAL_DMA_Abort+0x5e8>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d063      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a49      	ldr	r2, [pc, #292]	@ (8005dd4 <HAL_DMA_Abort+0x5ec>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d05e      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a47      	ldr	r2, [pc, #284]	@ (8005dd8 <HAL_DMA_Abort+0x5f0>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d059      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a46      	ldr	r2, [pc, #280]	@ (8005ddc <HAL_DMA_Abort+0x5f4>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d054      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a44      	ldr	r2, [pc, #272]	@ (8005de0 <HAL_DMA_Abort+0x5f8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d04f      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a43      	ldr	r2, [pc, #268]	@ (8005de4 <HAL_DMA_Abort+0x5fc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d04a      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a41      	ldr	r2, [pc, #260]	@ (8005de8 <HAL_DMA_Abort+0x600>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d045      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a40      	ldr	r2, [pc, #256]	@ (8005dec <HAL_DMA_Abort+0x604>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d040      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a3e      	ldr	r2, [pc, #248]	@ (8005df0 <HAL_DMA_Abort+0x608>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d03b      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a3d      	ldr	r2, [pc, #244]	@ (8005df4 <HAL_DMA_Abort+0x60c>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d036      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a3b      	ldr	r2, [pc, #236]	@ (8005df8 <HAL_DMA_Abort+0x610>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d031      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a3a      	ldr	r2, [pc, #232]	@ (8005dfc <HAL_DMA_Abort+0x614>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d02c      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a38      	ldr	r2, [pc, #224]	@ (8005e00 <HAL_DMA_Abort+0x618>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d027      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a37      	ldr	r2, [pc, #220]	@ (8005e04 <HAL_DMA_Abort+0x61c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d022      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a35      	ldr	r2, [pc, #212]	@ (8005e08 <HAL_DMA_Abort+0x620>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d01d      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a34      	ldr	r2, [pc, #208]	@ (8005e0c <HAL_DMA_Abort+0x624>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d018      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a32      	ldr	r2, [pc, #200]	@ (8005e10 <HAL_DMA_Abort+0x628>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d013      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a31      	ldr	r2, [pc, #196]	@ (8005e14 <HAL_DMA_Abort+0x62c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00e      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a2f      	ldr	r2, [pc, #188]	@ (8005e18 <HAL_DMA_Abort+0x630>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d009      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a2e      	ldr	r2, [pc, #184]	@ (8005e1c <HAL_DMA_Abort+0x634>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d004      	beq.n	8005d72 <HAL_DMA_Abort+0x58a>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a2c      	ldr	r2, [pc, #176]	@ (8005e20 <HAL_DMA_Abort+0x638>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d101      	bne.n	8005d76 <HAL_DMA_Abort+0x58e>
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <HAL_DMA_Abort+0x590>
 8005d76:	2300      	movs	r3, #0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d015      	beq.n	8005da8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d84:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00c      	beq.n	8005da8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d9c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005da6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3718      	adds	r7, #24
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	40020010 	.word	0x40020010
 8005dc8:	40020028 	.word	0x40020028
 8005dcc:	40020040 	.word	0x40020040
 8005dd0:	40020058 	.word	0x40020058
 8005dd4:	40020070 	.word	0x40020070
 8005dd8:	40020088 	.word	0x40020088
 8005ddc:	400200a0 	.word	0x400200a0
 8005de0:	400200b8 	.word	0x400200b8
 8005de4:	40020410 	.word	0x40020410
 8005de8:	40020428 	.word	0x40020428
 8005dec:	40020440 	.word	0x40020440
 8005df0:	40020458 	.word	0x40020458
 8005df4:	40020470 	.word	0x40020470
 8005df8:	40020488 	.word	0x40020488
 8005dfc:	400204a0 	.word	0x400204a0
 8005e00:	400204b8 	.word	0x400204b8
 8005e04:	58025408 	.word	0x58025408
 8005e08:	5802541c 	.word	0x5802541c
 8005e0c:	58025430 	.word	0x58025430
 8005e10:	58025444 	.word	0x58025444
 8005e14:	58025458 	.word	0x58025458
 8005e18:	5802546c 	.word	0x5802546c
 8005e1c:	58025480 	.word	0x58025480
 8005e20:	58025494 	.word	0x58025494

08005e24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e237      	b.n	80062a6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d004      	beq.n	8005e4c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2280      	movs	r2, #128	@ 0x80
 8005e46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e22c      	b.n	80062a6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a5c      	ldr	r2, [pc, #368]	@ (8005fc4 <HAL_DMA_Abort_IT+0x1a0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d04a      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a5b      	ldr	r2, [pc, #364]	@ (8005fc8 <HAL_DMA_Abort_IT+0x1a4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d045      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a59      	ldr	r2, [pc, #356]	@ (8005fcc <HAL_DMA_Abort_IT+0x1a8>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d040      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a58      	ldr	r2, [pc, #352]	@ (8005fd0 <HAL_DMA_Abort_IT+0x1ac>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d03b      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a56      	ldr	r2, [pc, #344]	@ (8005fd4 <HAL_DMA_Abort_IT+0x1b0>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d036      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a55      	ldr	r2, [pc, #340]	@ (8005fd8 <HAL_DMA_Abort_IT+0x1b4>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d031      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a53      	ldr	r2, [pc, #332]	@ (8005fdc <HAL_DMA_Abort_IT+0x1b8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d02c      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a52      	ldr	r2, [pc, #328]	@ (8005fe0 <HAL_DMA_Abort_IT+0x1bc>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d027      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a50      	ldr	r2, [pc, #320]	@ (8005fe4 <HAL_DMA_Abort_IT+0x1c0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d022      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a4f      	ldr	r2, [pc, #316]	@ (8005fe8 <HAL_DMA_Abort_IT+0x1c4>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d01d      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a4d      	ldr	r2, [pc, #308]	@ (8005fec <HAL_DMA_Abort_IT+0x1c8>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d018      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a4c      	ldr	r2, [pc, #304]	@ (8005ff0 <HAL_DMA_Abort_IT+0x1cc>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d013      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a4a      	ldr	r2, [pc, #296]	@ (8005ff4 <HAL_DMA_Abort_IT+0x1d0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d00e      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a49      	ldr	r2, [pc, #292]	@ (8005ff8 <HAL_DMA_Abort_IT+0x1d4>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d009      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a47      	ldr	r2, [pc, #284]	@ (8005ffc <HAL_DMA_Abort_IT+0x1d8>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d004      	beq.n	8005eec <HAL_DMA_Abort_IT+0xc8>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a46      	ldr	r2, [pc, #280]	@ (8006000 <HAL_DMA_Abort_IT+0x1dc>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d101      	bne.n	8005ef0 <HAL_DMA_Abort_IT+0xcc>
 8005eec:	2301      	movs	r3, #1
 8005eee:	e000      	b.n	8005ef2 <HAL_DMA_Abort_IT+0xce>
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f000 8086 	beq.w	8006004 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2204      	movs	r2, #4
 8005efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a2f      	ldr	r2, [pc, #188]	@ (8005fc4 <HAL_DMA_Abort_IT+0x1a0>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d04a      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc8 <HAL_DMA_Abort_IT+0x1a4>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d045      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a2c      	ldr	r2, [pc, #176]	@ (8005fcc <HAL_DMA_Abort_IT+0x1a8>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d040      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a2b      	ldr	r2, [pc, #172]	@ (8005fd0 <HAL_DMA_Abort_IT+0x1ac>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d03b      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a29      	ldr	r2, [pc, #164]	@ (8005fd4 <HAL_DMA_Abort_IT+0x1b0>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d036      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a28      	ldr	r2, [pc, #160]	@ (8005fd8 <HAL_DMA_Abort_IT+0x1b4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d031      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a26      	ldr	r2, [pc, #152]	@ (8005fdc <HAL_DMA_Abort_IT+0x1b8>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d02c      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a25      	ldr	r2, [pc, #148]	@ (8005fe0 <HAL_DMA_Abort_IT+0x1bc>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d027      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a23      	ldr	r2, [pc, #140]	@ (8005fe4 <HAL_DMA_Abort_IT+0x1c0>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d022      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a22      	ldr	r2, [pc, #136]	@ (8005fe8 <HAL_DMA_Abort_IT+0x1c4>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d01d      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a20      	ldr	r2, [pc, #128]	@ (8005fec <HAL_DMA_Abort_IT+0x1c8>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d018      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1f      	ldr	r2, [pc, #124]	@ (8005ff0 <HAL_DMA_Abort_IT+0x1cc>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d013      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ff4 <HAL_DMA_Abort_IT+0x1d0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00e      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a1c      	ldr	r2, [pc, #112]	@ (8005ff8 <HAL_DMA_Abort_IT+0x1d4>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d009      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1a      	ldr	r2, [pc, #104]	@ (8005ffc <HAL_DMA_Abort_IT+0x1d8>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d004      	beq.n	8005fa0 <HAL_DMA_Abort_IT+0x17c>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a19      	ldr	r2, [pc, #100]	@ (8006000 <HAL_DMA_Abort_IT+0x1dc>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d108      	bne.n	8005fb2 <HAL_DMA_Abort_IT+0x18e>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0201 	bic.w	r2, r2, #1
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	e178      	b.n	80062a4 <HAL_DMA_Abort_IT+0x480>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0201 	bic.w	r2, r2, #1
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e16f      	b.n	80062a4 <HAL_DMA_Abort_IT+0x480>
 8005fc4:	40020010 	.word	0x40020010
 8005fc8:	40020028 	.word	0x40020028
 8005fcc:	40020040 	.word	0x40020040
 8005fd0:	40020058 	.word	0x40020058
 8005fd4:	40020070 	.word	0x40020070
 8005fd8:	40020088 	.word	0x40020088
 8005fdc:	400200a0 	.word	0x400200a0
 8005fe0:	400200b8 	.word	0x400200b8
 8005fe4:	40020410 	.word	0x40020410
 8005fe8:	40020428 	.word	0x40020428
 8005fec:	40020440 	.word	0x40020440
 8005ff0:	40020458 	.word	0x40020458
 8005ff4:	40020470 	.word	0x40020470
 8005ff8:	40020488 	.word	0x40020488
 8005ffc:	400204a0 	.word	0x400204a0
 8006000:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 020e 	bic.w	r2, r2, #14
 8006012:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a6c      	ldr	r2, [pc, #432]	@ (80061cc <HAL_DMA_Abort_IT+0x3a8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d04a      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a6b      	ldr	r2, [pc, #428]	@ (80061d0 <HAL_DMA_Abort_IT+0x3ac>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d045      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a69      	ldr	r2, [pc, #420]	@ (80061d4 <HAL_DMA_Abort_IT+0x3b0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d040      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a68      	ldr	r2, [pc, #416]	@ (80061d8 <HAL_DMA_Abort_IT+0x3b4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d03b      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a66      	ldr	r2, [pc, #408]	@ (80061dc <HAL_DMA_Abort_IT+0x3b8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d036      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a65      	ldr	r2, [pc, #404]	@ (80061e0 <HAL_DMA_Abort_IT+0x3bc>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d031      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a63      	ldr	r2, [pc, #396]	@ (80061e4 <HAL_DMA_Abort_IT+0x3c0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d02c      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a62      	ldr	r2, [pc, #392]	@ (80061e8 <HAL_DMA_Abort_IT+0x3c4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d027      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a60      	ldr	r2, [pc, #384]	@ (80061ec <HAL_DMA_Abort_IT+0x3c8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d022      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a5f      	ldr	r2, [pc, #380]	@ (80061f0 <HAL_DMA_Abort_IT+0x3cc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d01d      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a5d      	ldr	r2, [pc, #372]	@ (80061f4 <HAL_DMA_Abort_IT+0x3d0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d018      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a5c      	ldr	r2, [pc, #368]	@ (80061f8 <HAL_DMA_Abort_IT+0x3d4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d013      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a5a      	ldr	r2, [pc, #360]	@ (80061fc <HAL_DMA_Abort_IT+0x3d8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00e      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a59      	ldr	r2, [pc, #356]	@ (8006200 <HAL_DMA_Abort_IT+0x3dc>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d009      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a57      	ldr	r2, [pc, #348]	@ (8006204 <HAL_DMA_Abort_IT+0x3e0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <HAL_DMA_Abort_IT+0x290>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a56      	ldr	r2, [pc, #344]	@ (8006208 <HAL_DMA_Abort_IT+0x3e4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d108      	bne.n	80060c6 <HAL_DMA_Abort_IT+0x2a2>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0201 	bic.w	r2, r2, #1
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	e007      	b.n	80060d6 <HAL_DMA_Abort_IT+0x2b2>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0201 	bic.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a3c      	ldr	r2, [pc, #240]	@ (80061cc <HAL_DMA_Abort_IT+0x3a8>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d072      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a3a      	ldr	r2, [pc, #232]	@ (80061d0 <HAL_DMA_Abort_IT+0x3ac>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d06d      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a39      	ldr	r2, [pc, #228]	@ (80061d4 <HAL_DMA_Abort_IT+0x3b0>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d068      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a37      	ldr	r2, [pc, #220]	@ (80061d8 <HAL_DMA_Abort_IT+0x3b4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d063      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a36      	ldr	r2, [pc, #216]	@ (80061dc <HAL_DMA_Abort_IT+0x3b8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d05e      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a34      	ldr	r2, [pc, #208]	@ (80061e0 <HAL_DMA_Abort_IT+0x3bc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d059      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a33      	ldr	r2, [pc, #204]	@ (80061e4 <HAL_DMA_Abort_IT+0x3c0>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d054      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a31      	ldr	r2, [pc, #196]	@ (80061e8 <HAL_DMA_Abort_IT+0x3c4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d04f      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a30      	ldr	r2, [pc, #192]	@ (80061ec <HAL_DMA_Abort_IT+0x3c8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d04a      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a2e      	ldr	r2, [pc, #184]	@ (80061f0 <HAL_DMA_Abort_IT+0x3cc>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d045      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a2d      	ldr	r2, [pc, #180]	@ (80061f4 <HAL_DMA_Abort_IT+0x3d0>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d040      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a2b      	ldr	r2, [pc, #172]	@ (80061f8 <HAL_DMA_Abort_IT+0x3d4>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d03b      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a2a      	ldr	r2, [pc, #168]	@ (80061fc <HAL_DMA_Abort_IT+0x3d8>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d036      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a28      	ldr	r2, [pc, #160]	@ (8006200 <HAL_DMA_Abort_IT+0x3dc>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d031      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a27      	ldr	r2, [pc, #156]	@ (8006204 <HAL_DMA_Abort_IT+0x3e0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d02c      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a25      	ldr	r2, [pc, #148]	@ (8006208 <HAL_DMA_Abort_IT+0x3e4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d027      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a24      	ldr	r2, [pc, #144]	@ (800620c <HAL_DMA_Abort_IT+0x3e8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d022      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a22      	ldr	r2, [pc, #136]	@ (8006210 <HAL_DMA_Abort_IT+0x3ec>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d01d      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a21      	ldr	r2, [pc, #132]	@ (8006214 <HAL_DMA_Abort_IT+0x3f0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d018      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1f      	ldr	r2, [pc, #124]	@ (8006218 <HAL_DMA_Abort_IT+0x3f4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d013      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a1e      	ldr	r2, [pc, #120]	@ (800621c <HAL_DMA_Abort_IT+0x3f8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d00e      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006220 <HAL_DMA_Abort_IT+0x3fc>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d009      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006224 <HAL_DMA_Abort_IT+0x400>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d004      	beq.n	80061c6 <HAL_DMA_Abort_IT+0x3a2>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a19      	ldr	r2, [pc, #100]	@ (8006228 <HAL_DMA_Abort_IT+0x404>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d132      	bne.n	800622c <HAL_DMA_Abort_IT+0x408>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e031      	b.n	800622e <HAL_DMA_Abort_IT+0x40a>
 80061ca:	bf00      	nop
 80061cc:	40020010 	.word	0x40020010
 80061d0:	40020028 	.word	0x40020028
 80061d4:	40020040 	.word	0x40020040
 80061d8:	40020058 	.word	0x40020058
 80061dc:	40020070 	.word	0x40020070
 80061e0:	40020088 	.word	0x40020088
 80061e4:	400200a0 	.word	0x400200a0
 80061e8:	400200b8 	.word	0x400200b8
 80061ec:	40020410 	.word	0x40020410
 80061f0:	40020428 	.word	0x40020428
 80061f4:	40020440 	.word	0x40020440
 80061f8:	40020458 	.word	0x40020458
 80061fc:	40020470 	.word	0x40020470
 8006200:	40020488 	.word	0x40020488
 8006204:	400204a0 	.word	0x400204a0
 8006208:	400204b8 	.word	0x400204b8
 800620c:	58025408 	.word	0x58025408
 8006210:	5802541c 	.word	0x5802541c
 8006214:	58025430 	.word	0x58025430
 8006218:	58025444 	.word	0x58025444
 800621c:	58025458 	.word	0x58025458
 8006220:	5802546c 	.word	0x5802546c
 8006224:	58025480 	.word	0x58025480
 8006228:	58025494 	.word	0x58025494
 800622c:	2300      	movs	r3, #0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d028      	beq.n	8006284 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800623c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006240:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006246:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800624c:	f003 031f 	and.w	r3, r3, #31
 8006250:	2201      	movs	r2, #1
 8006252:	409a      	lsls	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006260:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00c      	beq.n	8006284 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006278:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006282:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006298:	2b00      	cmp	r3, #0
 800629a:	d003      	beq.n	80062a4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop

080062b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08a      	sub	sp, #40	@ 0x28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80062bc:	4b67      	ldr	r3, [pc, #412]	@ (800645c <HAL_DMA_IRQHandler+0x1ac>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a67      	ldr	r2, [pc, #412]	@ (8006460 <HAL_DMA_IRQHandler+0x1b0>)
 80062c2:	fba2 2303 	umull	r2, r3, r2, r3
 80062c6:	0a9b      	lsrs	r3, r3, #10
 80062c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ce:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a5f      	ldr	r2, [pc, #380]	@ (8006464 <HAL_DMA_IRQHandler+0x1b4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d04a      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a5d      	ldr	r2, [pc, #372]	@ (8006468 <HAL_DMA_IRQHandler+0x1b8>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d045      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a5c      	ldr	r2, [pc, #368]	@ (800646c <HAL_DMA_IRQHandler+0x1bc>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d040      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a5a      	ldr	r2, [pc, #360]	@ (8006470 <HAL_DMA_IRQHandler+0x1c0>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d03b      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a59      	ldr	r2, [pc, #356]	@ (8006474 <HAL_DMA_IRQHandler+0x1c4>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d036      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a57      	ldr	r2, [pc, #348]	@ (8006478 <HAL_DMA_IRQHandler+0x1c8>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d031      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a56      	ldr	r2, [pc, #344]	@ (800647c <HAL_DMA_IRQHandler+0x1cc>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d02c      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a54      	ldr	r2, [pc, #336]	@ (8006480 <HAL_DMA_IRQHandler+0x1d0>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d027      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a53      	ldr	r2, [pc, #332]	@ (8006484 <HAL_DMA_IRQHandler+0x1d4>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d022      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a51      	ldr	r2, [pc, #324]	@ (8006488 <HAL_DMA_IRQHandler+0x1d8>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d01d      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a50      	ldr	r2, [pc, #320]	@ (800648c <HAL_DMA_IRQHandler+0x1dc>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d018      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a4e      	ldr	r2, [pc, #312]	@ (8006490 <HAL_DMA_IRQHandler+0x1e0>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a4d      	ldr	r2, [pc, #308]	@ (8006494 <HAL_DMA_IRQHandler+0x1e4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d00e      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a4b      	ldr	r2, [pc, #300]	@ (8006498 <HAL_DMA_IRQHandler+0x1e8>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d009      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a4a      	ldr	r2, [pc, #296]	@ (800649c <HAL_DMA_IRQHandler+0x1ec>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d004      	beq.n	8006382 <HAL_DMA_IRQHandler+0xd2>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a48      	ldr	r2, [pc, #288]	@ (80064a0 <HAL_DMA_IRQHandler+0x1f0>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d101      	bne.n	8006386 <HAL_DMA_IRQHandler+0xd6>
 8006382:	2301      	movs	r3, #1
 8006384:	e000      	b.n	8006388 <HAL_DMA_IRQHandler+0xd8>
 8006386:	2300      	movs	r3, #0
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 842b 	beq.w	8006be4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006392:	f003 031f 	and.w	r3, r3, #31
 8006396:	2208      	movs	r2, #8
 8006398:	409a      	lsls	r2, r3
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	4013      	ands	r3, r2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 80a2 	beq.w	80064e8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006464 <HAL_DMA_IRQHandler+0x1b4>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d04a      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a2d      	ldr	r2, [pc, #180]	@ (8006468 <HAL_DMA_IRQHandler+0x1b8>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d045      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a2b      	ldr	r2, [pc, #172]	@ (800646c <HAL_DMA_IRQHandler+0x1bc>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d040      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006470 <HAL_DMA_IRQHandler+0x1c0>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d03b      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a28      	ldr	r2, [pc, #160]	@ (8006474 <HAL_DMA_IRQHandler+0x1c4>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d036      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a27      	ldr	r2, [pc, #156]	@ (8006478 <HAL_DMA_IRQHandler+0x1c8>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d031      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a25      	ldr	r2, [pc, #148]	@ (800647c <HAL_DMA_IRQHandler+0x1cc>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d02c      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a24      	ldr	r2, [pc, #144]	@ (8006480 <HAL_DMA_IRQHandler+0x1d0>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d027      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a22      	ldr	r2, [pc, #136]	@ (8006484 <HAL_DMA_IRQHandler+0x1d4>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d022      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a21      	ldr	r2, [pc, #132]	@ (8006488 <HAL_DMA_IRQHandler+0x1d8>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d01d      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a1f      	ldr	r2, [pc, #124]	@ (800648c <HAL_DMA_IRQHandler+0x1dc>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d018      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a1e      	ldr	r2, [pc, #120]	@ (8006490 <HAL_DMA_IRQHandler+0x1e0>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d013      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a1c      	ldr	r2, [pc, #112]	@ (8006494 <HAL_DMA_IRQHandler+0x1e4>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d00e      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a1b      	ldr	r2, [pc, #108]	@ (8006498 <HAL_DMA_IRQHandler+0x1e8>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d009      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a19      	ldr	r2, [pc, #100]	@ (800649c <HAL_DMA_IRQHandler+0x1ec>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d004      	beq.n	8006444 <HAL_DMA_IRQHandler+0x194>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a18      	ldr	r2, [pc, #96]	@ (80064a0 <HAL_DMA_IRQHandler+0x1f0>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d12f      	bne.n	80064a4 <HAL_DMA_IRQHandler+0x1f4>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	2b00      	cmp	r3, #0
 8006450:	bf14      	ite	ne
 8006452:	2301      	movne	r3, #1
 8006454:	2300      	moveq	r3, #0
 8006456:	b2db      	uxtb	r3, r3
 8006458:	e02e      	b.n	80064b8 <HAL_DMA_IRQHandler+0x208>
 800645a:	bf00      	nop
 800645c:	240000fc 	.word	0x240000fc
 8006460:	1b4e81b5 	.word	0x1b4e81b5
 8006464:	40020010 	.word	0x40020010
 8006468:	40020028 	.word	0x40020028
 800646c:	40020040 	.word	0x40020040
 8006470:	40020058 	.word	0x40020058
 8006474:	40020070 	.word	0x40020070
 8006478:	40020088 	.word	0x40020088
 800647c:	400200a0 	.word	0x400200a0
 8006480:	400200b8 	.word	0x400200b8
 8006484:	40020410 	.word	0x40020410
 8006488:	40020428 	.word	0x40020428
 800648c:	40020440 	.word	0x40020440
 8006490:	40020458 	.word	0x40020458
 8006494:	40020470 	.word	0x40020470
 8006498:	40020488 	.word	0x40020488
 800649c:	400204a0 	.word	0x400204a0
 80064a0:	400204b8 	.word	0x400204b8
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0308 	and.w	r3, r3, #8
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	bf14      	ite	ne
 80064b2:	2301      	movne	r3, #1
 80064b4:	2300      	moveq	r3, #0
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d015      	beq.n	80064e8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0204 	bic.w	r2, r2, #4
 80064ca:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d0:	f003 031f 	and.w	r3, r3, #31
 80064d4:	2208      	movs	r2, #8
 80064d6:	409a      	lsls	r2, r3
 80064d8:	6a3b      	ldr	r3, [r7, #32]
 80064da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e0:	f043 0201 	orr.w	r2, r3, #1
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ec:	f003 031f 	and.w	r3, r3, #31
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	fa22 f303 	lsr.w	r3, r2, r3
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d06e      	beq.n	80065dc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a69      	ldr	r2, [pc, #420]	@ (80066a8 <HAL_DMA_IRQHandler+0x3f8>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d04a      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a67      	ldr	r2, [pc, #412]	@ (80066ac <HAL_DMA_IRQHandler+0x3fc>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d045      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a66      	ldr	r2, [pc, #408]	@ (80066b0 <HAL_DMA_IRQHandler+0x400>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d040      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a64      	ldr	r2, [pc, #400]	@ (80066b4 <HAL_DMA_IRQHandler+0x404>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d03b      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a63      	ldr	r2, [pc, #396]	@ (80066b8 <HAL_DMA_IRQHandler+0x408>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d036      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a61      	ldr	r2, [pc, #388]	@ (80066bc <HAL_DMA_IRQHandler+0x40c>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d031      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a60      	ldr	r2, [pc, #384]	@ (80066c0 <HAL_DMA_IRQHandler+0x410>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d02c      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a5e      	ldr	r2, [pc, #376]	@ (80066c4 <HAL_DMA_IRQHandler+0x414>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d027      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a5d      	ldr	r2, [pc, #372]	@ (80066c8 <HAL_DMA_IRQHandler+0x418>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d022      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a5b      	ldr	r2, [pc, #364]	@ (80066cc <HAL_DMA_IRQHandler+0x41c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d01d      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a5a      	ldr	r2, [pc, #360]	@ (80066d0 <HAL_DMA_IRQHandler+0x420>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d018      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a58      	ldr	r2, [pc, #352]	@ (80066d4 <HAL_DMA_IRQHandler+0x424>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d013      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a57      	ldr	r2, [pc, #348]	@ (80066d8 <HAL_DMA_IRQHandler+0x428>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00e      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a55      	ldr	r2, [pc, #340]	@ (80066dc <HAL_DMA_IRQHandler+0x42c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d009      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a54      	ldr	r2, [pc, #336]	@ (80066e0 <HAL_DMA_IRQHandler+0x430>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d004      	beq.n	800659e <HAL_DMA_IRQHandler+0x2ee>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a52      	ldr	r2, [pc, #328]	@ (80066e4 <HAL_DMA_IRQHandler+0x434>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d10a      	bne.n	80065b4 <HAL_DMA_IRQHandler+0x304>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bf14      	ite	ne
 80065ac:	2301      	movne	r3, #1
 80065ae:	2300      	moveq	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	e003      	b.n	80065bc <HAL_DMA_IRQHandler+0x30c>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2300      	movs	r3, #0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00d      	beq.n	80065dc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c4:	f003 031f 	and.w	r3, r3, #31
 80065c8:	2201      	movs	r2, #1
 80065ca:	409a      	lsls	r2, r3
 80065cc:	6a3b      	ldr	r3, [r7, #32]
 80065ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d4:	f043 0202 	orr.w	r2, r3, #2
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e0:	f003 031f 	and.w	r3, r3, #31
 80065e4:	2204      	movs	r2, #4
 80065e6:	409a      	lsls	r2, r3
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	4013      	ands	r3, r2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 808f 	beq.w	8006710 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a2c      	ldr	r2, [pc, #176]	@ (80066a8 <HAL_DMA_IRQHandler+0x3f8>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d04a      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a2a      	ldr	r2, [pc, #168]	@ (80066ac <HAL_DMA_IRQHandler+0x3fc>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d045      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a29      	ldr	r2, [pc, #164]	@ (80066b0 <HAL_DMA_IRQHandler+0x400>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d040      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a27      	ldr	r2, [pc, #156]	@ (80066b4 <HAL_DMA_IRQHandler+0x404>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d03b      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a26      	ldr	r2, [pc, #152]	@ (80066b8 <HAL_DMA_IRQHandler+0x408>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d036      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a24      	ldr	r2, [pc, #144]	@ (80066bc <HAL_DMA_IRQHandler+0x40c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d031      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a23      	ldr	r2, [pc, #140]	@ (80066c0 <HAL_DMA_IRQHandler+0x410>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d02c      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a21      	ldr	r2, [pc, #132]	@ (80066c4 <HAL_DMA_IRQHandler+0x414>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d027      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a20      	ldr	r2, [pc, #128]	@ (80066c8 <HAL_DMA_IRQHandler+0x418>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d022      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a1e      	ldr	r2, [pc, #120]	@ (80066cc <HAL_DMA_IRQHandler+0x41c>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d01d      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a1d      	ldr	r2, [pc, #116]	@ (80066d0 <HAL_DMA_IRQHandler+0x420>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d018      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1b      	ldr	r2, [pc, #108]	@ (80066d4 <HAL_DMA_IRQHandler+0x424>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d013      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1a      	ldr	r2, [pc, #104]	@ (80066d8 <HAL_DMA_IRQHandler+0x428>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d00e      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a18      	ldr	r2, [pc, #96]	@ (80066dc <HAL_DMA_IRQHandler+0x42c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d009      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a17      	ldr	r2, [pc, #92]	@ (80066e0 <HAL_DMA_IRQHandler+0x430>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d004      	beq.n	8006692 <HAL_DMA_IRQHandler+0x3e2>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a15      	ldr	r2, [pc, #84]	@ (80066e4 <HAL_DMA_IRQHandler+0x434>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d12a      	bne.n	80066e8 <HAL_DMA_IRQHandler+0x438>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b00      	cmp	r3, #0
 800669e:	bf14      	ite	ne
 80066a0:	2301      	movne	r3, #1
 80066a2:	2300      	moveq	r3, #0
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	e023      	b.n	80066f0 <HAL_DMA_IRQHandler+0x440>
 80066a8:	40020010 	.word	0x40020010
 80066ac:	40020028 	.word	0x40020028
 80066b0:	40020040 	.word	0x40020040
 80066b4:	40020058 	.word	0x40020058
 80066b8:	40020070 	.word	0x40020070
 80066bc:	40020088 	.word	0x40020088
 80066c0:	400200a0 	.word	0x400200a0
 80066c4:	400200b8 	.word	0x400200b8
 80066c8:	40020410 	.word	0x40020410
 80066cc:	40020428 	.word	0x40020428
 80066d0:	40020440 	.word	0x40020440
 80066d4:	40020458 	.word	0x40020458
 80066d8:	40020470 	.word	0x40020470
 80066dc:	40020488 	.word	0x40020488
 80066e0:	400204a0 	.word	0x400204a0
 80066e4:	400204b8 	.word	0x400204b8
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2300      	movs	r3, #0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00d      	beq.n	8006710 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f8:	f003 031f 	and.w	r3, r3, #31
 80066fc:	2204      	movs	r2, #4
 80066fe:	409a      	lsls	r2, r3
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006708:	f043 0204 	orr.w	r2, r3, #4
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006714:	f003 031f 	and.w	r3, r3, #31
 8006718:	2210      	movs	r2, #16
 800671a:	409a      	lsls	r2, r3
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	4013      	ands	r3, r2
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 80a6 	beq.w	8006872 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a85      	ldr	r2, [pc, #532]	@ (8006940 <HAL_DMA_IRQHandler+0x690>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d04a      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a83      	ldr	r2, [pc, #524]	@ (8006944 <HAL_DMA_IRQHandler+0x694>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d045      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a82      	ldr	r2, [pc, #520]	@ (8006948 <HAL_DMA_IRQHandler+0x698>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d040      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a80      	ldr	r2, [pc, #512]	@ (800694c <HAL_DMA_IRQHandler+0x69c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d03b      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a7f      	ldr	r2, [pc, #508]	@ (8006950 <HAL_DMA_IRQHandler+0x6a0>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d036      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a7d      	ldr	r2, [pc, #500]	@ (8006954 <HAL_DMA_IRQHandler+0x6a4>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d031      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a7c      	ldr	r2, [pc, #496]	@ (8006958 <HAL_DMA_IRQHandler+0x6a8>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d02c      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a7a      	ldr	r2, [pc, #488]	@ (800695c <HAL_DMA_IRQHandler+0x6ac>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d027      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a79      	ldr	r2, [pc, #484]	@ (8006960 <HAL_DMA_IRQHandler+0x6b0>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d022      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a77      	ldr	r2, [pc, #476]	@ (8006964 <HAL_DMA_IRQHandler+0x6b4>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d01d      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a76      	ldr	r2, [pc, #472]	@ (8006968 <HAL_DMA_IRQHandler+0x6b8>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d018      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a74      	ldr	r2, [pc, #464]	@ (800696c <HAL_DMA_IRQHandler+0x6bc>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d013      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a73      	ldr	r2, [pc, #460]	@ (8006970 <HAL_DMA_IRQHandler+0x6c0>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d00e      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a71      	ldr	r2, [pc, #452]	@ (8006974 <HAL_DMA_IRQHandler+0x6c4>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d009      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a70      	ldr	r2, [pc, #448]	@ (8006978 <HAL_DMA_IRQHandler+0x6c8>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d004      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x516>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a6e      	ldr	r2, [pc, #440]	@ (800697c <HAL_DMA_IRQHandler+0x6cc>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d10a      	bne.n	80067dc <HAL_DMA_IRQHandler+0x52c>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0308 	and.w	r3, r3, #8
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	bf14      	ite	ne
 80067d4:	2301      	movne	r3, #1
 80067d6:	2300      	moveq	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	e009      	b.n	80067f0 <HAL_DMA_IRQHandler+0x540>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0304 	and.w	r3, r3, #4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	bf14      	ite	ne
 80067ea:	2301      	movne	r3, #1
 80067ec:	2300      	moveq	r3, #0
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d03e      	beq.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067f8:	f003 031f 	and.w	r3, r3, #31
 80067fc:	2210      	movs	r2, #16
 80067fe:	409a      	lsls	r2, r3
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d018      	beq.n	8006844 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d108      	bne.n	8006832 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006824:	2b00      	cmp	r3, #0
 8006826:	d024      	beq.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	4798      	blx	r3
 8006830:	e01f      	b.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006836:	2b00      	cmp	r3, #0
 8006838:	d01b      	beq.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	4798      	blx	r3
 8006842:	e016      	b.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684e:	2b00      	cmp	r3, #0
 8006850:	d107      	bne.n	8006862 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0208 	bic.w	r2, r2, #8
 8006860:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006876:	f003 031f 	and.w	r3, r3, #31
 800687a:	2220      	movs	r2, #32
 800687c:	409a      	lsls	r2, r3
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	4013      	ands	r3, r2
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 8110 	beq.w	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a2c      	ldr	r2, [pc, #176]	@ (8006940 <HAL_DMA_IRQHandler+0x690>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d04a      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a2b      	ldr	r2, [pc, #172]	@ (8006944 <HAL_DMA_IRQHandler+0x694>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d045      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a29      	ldr	r2, [pc, #164]	@ (8006948 <HAL_DMA_IRQHandler+0x698>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d040      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a28      	ldr	r2, [pc, #160]	@ (800694c <HAL_DMA_IRQHandler+0x69c>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d03b      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a26      	ldr	r2, [pc, #152]	@ (8006950 <HAL_DMA_IRQHandler+0x6a0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d036      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a25      	ldr	r2, [pc, #148]	@ (8006954 <HAL_DMA_IRQHandler+0x6a4>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d031      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a23      	ldr	r2, [pc, #140]	@ (8006958 <HAL_DMA_IRQHandler+0x6a8>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d02c      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a22      	ldr	r2, [pc, #136]	@ (800695c <HAL_DMA_IRQHandler+0x6ac>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d027      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a20      	ldr	r2, [pc, #128]	@ (8006960 <HAL_DMA_IRQHandler+0x6b0>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d022      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006964 <HAL_DMA_IRQHandler+0x6b4>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d01d      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006968 <HAL_DMA_IRQHandler+0x6b8>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d018      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a1c      	ldr	r2, [pc, #112]	@ (800696c <HAL_DMA_IRQHandler+0x6bc>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d013      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a1a      	ldr	r2, [pc, #104]	@ (8006970 <HAL_DMA_IRQHandler+0x6c0>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d00e      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a19      	ldr	r2, [pc, #100]	@ (8006974 <HAL_DMA_IRQHandler+0x6c4>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d009      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a17      	ldr	r2, [pc, #92]	@ (8006978 <HAL_DMA_IRQHandler+0x6c8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d004      	beq.n	8006928 <HAL_DMA_IRQHandler+0x678>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a16      	ldr	r2, [pc, #88]	@ (800697c <HAL_DMA_IRQHandler+0x6cc>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d12b      	bne.n	8006980 <HAL_DMA_IRQHandler+0x6d0>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0310 	and.w	r3, r3, #16
 8006932:	2b00      	cmp	r3, #0
 8006934:	bf14      	ite	ne
 8006936:	2301      	movne	r3, #1
 8006938:	2300      	moveq	r3, #0
 800693a:	b2db      	uxtb	r3, r3
 800693c:	e02a      	b.n	8006994 <HAL_DMA_IRQHandler+0x6e4>
 800693e:	bf00      	nop
 8006940:	40020010 	.word	0x40020010
 8006944:	40020028 	.word	0x40020028
 8006948:	40020040 	.word	0x40020040
 800694c:	40020058 	.word	0x40020058
 8006950:	40020070 	.word	0x40020070
 8006954:	40020088 	.word	0x40020088
 8006958:	400200a0 	.word	0x400200a0
 800695c:	400200b8 	.word	0x400200b8
 8006960:	40020410 	.word	0x40020410
 8006964:	40020428 	.word	0x40020428
 8006968:	40020440 	.word	0x40020440
 800696c:	40020458 	.word	0x40020458
 8006970:	40020470 	.word	0x40020470
 8006974:	40020488 	.word	0x40020488
 8006978:	400204a0 	.word	0x400204a0
 800697c:	400204b8 	.word	0x400204b8
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	bf14      	ite	ne
 800698e:	2301      	movne	r3, #1
 8006990:	2300      	moveq	r3, #0
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8087 	beq.w	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800699e:	f003 031f 	and.w	r3, r3, #31
 80069a2:	2220      	movs	r2, #32
 80069a4:	409a      	lsls	r2, r3
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b04      	cmp	r3, #4
 80069b4:	d139      	bne.n	8006a2a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 0216 	bic.w	r2, r2, #22
 80069c4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	695a      	ldr	r2, [r3, #20]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069d4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d103      	bne.n	80069e6 <HAL_DMA_IRQHandler+0x736>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f022 0208 	bic.w	r2, r2, #8
 80069f4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069fa:	f003 031f 	and.w	r3, r3, #31
 80069fe:	223f      	movs	r2, #63	@ 0x3f
 8006a00:	409a      	lsls	r2, r3
 8006a02:	6a3b      	ldr	r3, [r7, #32]
 8006a04:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 834a 	beq.w	80070b4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	4798      	blx	r3
          }
          return;
 8006a28:	e344      	b.n	80070b4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d018      	beq.n	8006a6a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d108      	bne.n	8006a58 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d02c      	beq.n	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	4798      	blx	r3
 8006a56:	e027      	b.n	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d023      	beq.n	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	4798      	blx	r3
 8006a68:	e01e      	b.n	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d10f      	bne.n	8006a98 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0210 	bic.w	r2, r2, #16
 8006a86:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d003      	beq.n	8006aa8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 8306 	beq.w	80070be <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 8088 	beq.w	8006bd0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a7a      	ldr	r2, [pc, #488]	@ (8006cb8 <HAL_DMA_IRQHandler+0xa08>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d04a      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a79      	ldr	r2, [pc, #484]	@ (8006cbc <HAL_DMA_IRQHandler+0xa0c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d045      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a77      	ldr	r2, [pc, #476]	@ (8006cc0 <HAL_DMA_IRQHandler+0xa10>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d040      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a76      	ldr	r2, [pc, #472]	@ (8006cc4 <HAL_DMA_IRQHandler+0xa14>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d03b      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a74      	ldr	r2, [pc, #464]	@ (8006cc8 <HAL_DMA_IRQHandler+0xa18>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d036      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a73      	ldr	r2, [pc, #460]	@ (8006ccc <HAL_DMA_IRQHandler+0xa1c>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d031      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a71      	ldr	r2, [pc, #452]	@ (8006cd0 <HAL_DMA_IRQHandler+0xa20>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d02c      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a70      	ldr	r2, [pc, #448]	@ (8006cd4 <HAL_DMA_IRQHandler+0xa24>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d027      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a6e      	ldr	r2, [pc, #440]	@ (8006cd8 <HAL_DMA_IRQHandler+0xa28>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d022      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a6d      	ldr	r2, [pc, #436]	@ (8006cdc <HAL_DMA_IRQHandler+0xa2c>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d01d      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a6b      	ldr	r2, [pc, #428]	@ (8006ce0 <HAL_DMA_IRQHandler+0xa30>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d018      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a6a      	ldr	r2, [pc, #424]	@ (8006ce4 <HAL_DMA_IRQHandler+0xa34>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d013      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a68      	ldr	r2, [pc, #416]	@ (8006ce8 <HAL_DMA_IRQHandler+0xa38>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d00e      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a67      	ldr	r2, [pc, #412]	@ (8006cec <HAL_DMA_IRQHandler+0xa3c>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d009      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a65      	ldr	r2, [pc, #404]	@ (8006cf0 <HAL_DMA_IRQHandler+0xa40>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d004      	beq.n	8006b68 <HAL_DMA_IRQHandler+0x8b8>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a64      	ldr	r2, [pc, #400]	@ (8006cf4 <HAL_DMA_IRQHandler+0xa44>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d108      	bne.n	8006b7a <HAL_DMA_IRQHandler+0x8ca>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 0201 	bic.w	r2, r2, #1
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	e007      	b.n	8006b8a <HAL_DMA_IRQHandler+0x8da>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0201 	bic.w	r2, r2, #1
 8006b88:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d307      	bcc.n	8006ba6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0301 	and.w	r3, r3, #1
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1f2      	bne.n	8006b8a <HAL_DMA_IRQHandler+0x8da>
 8006ba4:	e000      	b.n	8006ba8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006ba6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0301 	and.w	r3, r3, #1
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d004      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2203      	movs	r2, #3
 8006bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006bbe:	e003      	b.n	8006bc8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 8272 	beq.w	80070be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	4798      	blx	r3
 8006be2:	e26c      	b.n	80070be <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a43      	ldr	r2, [pc, #268]	@ (8006cf8 <HAL_DMA_IRQHandler+0xa48>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d022      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a42      	ldr	r2, [pc, #264]	@ (8006cfc <HAL_DMA_IRQHandler+0xa4c>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d01d      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a40      	ldr	r2, [pc, #256]	@ (8006d00 <HAL_DMA_IRQHandler+0xa50>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d018      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a3f      	ldr	r2, [pc, #252]	@ (8006d04 <HAL_DMA_IRQHandler+0xa54>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d013      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a3d      	ldr	r2, [pc, #244]	@ (8006d08 <HAL_DMA_IRQHandler+0xa58>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d00e      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a3c      	ldr	r2, [pc, #240]	@ (8006d0c <HAL_DMA_IRQHandler+0xa5c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d009      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a3a      	ldr	r2, [pc, #232]	@ (8006d10 <HAL_DMA_IRQHandler+0xa60>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d004      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x984>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a39      	ldr	r2, [pc, #228]	@ (8006d14 <HAL_DMA_IRQHandler+0xa64>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d101      	bne.n	8006c38 <HAL_DMA_IRQHandler+0x988>
 8006c34:	2301      	movs	r3, #1
 8006c36:	e000      	b.n	8006c3a <HAL_DMA_IRQHandler+0x98a>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 823f 	beq.w	80070be <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4c:	f003 031f 	and.w	r3, r3, #31
 8006c50:	2204      	movs	r2, #4
 8006c52:	409a      	lsls	r2, r3
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	4013      	ands	r3, r2
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 80cd 	beq.w	8006df8 <HAL_DMA_IRQHandler+0xb48>
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80c7 	beq.w	8006df8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c6e:	f003 031f 	and.w	r3, r3, #31
 8006c72:	2204      	movs	r2, #4
 8006c74:	409a      	lsls	r2, r3
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d049      	beq.n	8006d18 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d109      	bne.n	8006ca2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 8210 	beq.w	80070b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ca0:	e20a      	b.n	80070b8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f000 8206 	beq.w	80070b8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006cb4:	e200      	b.n	80070b8 <HAL_DMA_IRQHandler+0xe08>
 8006cb6:	bf00      	nop
 8006cb8:	40020010 	.word	0x40020010
 8006cbc:	40020028 	.word	0x40020028
 8006cc0:	40020040 	.word	0x40020040
 8006cc4:	40020058 	.word	0x40020058
 8006cc8:	40020070 	.word	0x40020070
 8006ccc:	40020088 	.word	0x40020088
 8006cd0:	400200a0 	.word	0x400200a0
 8006cd4:	400200b8 	.word	0x400200b8
 8006cd8:	40020410 	.word	0x40020410
 8006cdc:	40020428 	.word	0x40020428
 8006ce0:	40020440 	.word	0x40020440
 8006ce4:	40020458 	.word	0x40020458
 8006ce8:	40020470 	.word	0x40020470
 8006cec:	40020488 	.word	0x40020488
 8006cf0:	400204a0 	.word	0x400204a0
 8006cf4:	400204b8 	.word	0x400204b8
 8006cf8:	58025408 	.word	0x58025408
 8006cfc:	5802541c 	.word	0x5802541c
 8006d00:	58025430 	.word	0x58025430
 8006d04:	58025444 	.word	0x58025444
 8006d08:	58025458 	.word	0x58025458
 8006d0c:	5802546c 	.word	0x5802546c
 8006d10:	58025480 	.word	0x58025480
 8006d14:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	f003 0320 	and.w	r3, r3, #32
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d160      	bne.n	8006de4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a7f      	ldr	r2, [pc, #508]	@ (8006f24 <HAL_DMA_IRQHandler+0xc74>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d04a      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a7d      	ldr	r2, [pc, #500]	@ (8006f28 <HAL_DMA_IRQHandler+0xc78>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d045      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a7c      	ldr	r2, [pc, #496]	@ (8006f2c <HAL_DMA_IRQHandler+0xc7c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d040      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a7a      	ldr	r2, [pc, #488]	@ (8006f30 <HAL_DMA_IRQHandler+0xc80>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d03b      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a79      	ldr	r2, [pc, #484]	@ (8006f34 <HAL_DMA_IRQHandler+0xc84>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d036      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a77      	ldr	r2, [pc, #476]	@ (8006f38 <HAL_DMA_IRQHandler+0xc88>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d031      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a76      	ldr	r2, [pc, #472]	@ (8006f3c <HAL_DMA_IRQHandler+0xc8c>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d02c      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a74      	ldr	r2, [pc, #464]	@ (8006f40 <HAL_DMA_IRQHandler+0xc90>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d027      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a73      	ldr	r2, [pc, #460]	@ (8006f44 <HAL_DMA_IRQHandler+0xc94>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d022      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a71      	ldr	r2, [pc, #452]	@ (8006f48 <HAL_DMA_IRQHandler+0xc98>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d01d      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a70      	ldr	r2, [pc, #448]	@ (8006f4c <HAL_DMA_IRQHandler+0xc9c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d018      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a6e      	ldr	r2, [pc, #440]	@ (8006f50 <HAL_DMA_IRQHandler+0xca0>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d013      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a6d      	ldr	r2, [pc, #436]	@ (8006f54 <HAL_DMA_IRQHandler+0xca4>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d00e      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a6b      	ldr	r2, [pc, #428]	@ (8006f58 <HAL_DMA_IRQHandler+0xca8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d009      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a6a      	ldr	r2, [pc, #424]	@ (8006f5c <HAL_DMA_IRQHandler+0xcac>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d004      	beq.n	8006dc2 <HAL_DMA_IRQHandler+0xb12>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a68      	ldr	r2, [pc, #416]	@ (8006f60 <HAL_DMA_IRQHandler+0xcb0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d108      	bne.n	8006dd4 <HAL_DMA_IRQHandler+0xb24>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 0208 	bic.w	r2, r2, #8
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	e007      	b.n	8006de4 <HAL_DMA_IRQHandler+0xb34>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f022 0204 	bic.w	r2, r2, #4
 8006de2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 8165 	beq.w	80070b8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006df6:	e15f      	b.n	80070b8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dfc:	f003 031f 	and.w	r3, r3, #31
 8006e00:	2202      	movs	r2, #2
 8006e02:	409a      	lsls	r2, r3
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	4013      	ands	r3, r2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 80c5 	beq.w	8006f98 <HAL_DMA_IRQHandler+0xce8>
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 80bf 	beq.w	8006f98 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e1e:	f003 031f 	and.w	r3, r3, #31
 8006e22:	2202      	movs	r2, #2
 8006e24:	409a      	lsls	r2, r3
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d018      	beq.n	8006e66 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d109      	bne.n	8006e52 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 813a 	beq.w	80070bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e50:	e134      	b.n	80070bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f000 8130 	beq.w	80070bc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e64:	e12a      	b.n	80070bc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f040 8089 	bne.w	8006f84 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a2b      	ldr	r2, [pc, #172]	@ (8006f24 <HAL_DMA_IRQHandler+0xc74>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d04a      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a29      	ldr	r2, [pc, #164]	@ (8006f28 <HAL_DMA_IRQHandler+0xc78>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d045      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a28      	ldr	r2, [pc, #160]	@ (8006f2c <HAL_DMA_IRQHandler+0xc7c>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d040      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a26      	ldr	r2, [pc, #152]	@ (8006f30 <HAL_DMA_IRQHandler+0xc80>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d03b      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a25      	ldr	r2, [pc, #148]	@ (8006f34 <HAL_DMA_IRQHandler+0xc84>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d036      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a23      	ldr	r2, [pc, #140]	@ (8006f38 <HAL_DMA_IRQHandler+0xc88>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d031      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a22      	ldr	r2, [pc, #136]	@ (8006f3c <HAL_DMA_IRQHandler+0xc8c>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d02c      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a20      	ldr	r2, [pc, #128]	@ (8006f40 <HAL_DMA_IRQHandler+0xc90>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d027      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a1f      	ldr	r2, [pc, #124]	@ (8006f44 <HAL_DMA_IRQHandler+0xc94>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d022      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f48 <HAL_DMA_IRQHandler+0xc98>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d01d      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a1c      	ldr	r2, [pc, #112]	@ (8006f4c <HAL_DMA_IRQHandler+0xc9c>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d018      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f50 <HAL_DMA_IRQHandler+0xca0>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d013      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a19      	ldr	r2, [pc, #100]	@ (8006f54 <HAL_DMA_IRQHandler+0xca4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d00e      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a17      	ldr	r2, [pc, #92]	@ (8006f58 <HAL_DMA_IRQHandler+0xca8>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d009      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a16      	ldr	r2, [pc, #88]	@ (8006f5c <HAL_DMA_IRQHandler+0xcac>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d004      	beq.n	8006f12 <HAL_DMA_IRQHandler+0xc62>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a14      	ldr	r2, [pc, #80]	@ (8006f60 <HAL_DMA_IRQHandler+0xcb0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d128      	bne.n	8006f64 <HAL_DMA_IRQHandler+0xcb4>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f022 0214 	bic.w	r2, r2, #20
 8006f20:	601a      	str	r2, [r3, #0]
 8006f22:	e027      	b.n	8006f74 <HAL_DMA_IRQHandler+0xcc4>
 8006f24:	40020010 	.word	0x40020010
 8006f28:	40020028 	.word	0x40020028
 8006f2c:	40020040 	.word	0x40020040
 8006f30:	40020058 	.word	0x40020058
 8006f34:	40020070 	.word	0x40020070
 8006f38:	40020088 	.word	0x40020088
 8006f3c:	400200a0 	.word	0x400200a0
 8006f40:	400200b8 	.word	0x400200b8
 8006f44:	40020410 	.word	0x40020410
 8006f48:	40020428 	.word	0x40020428
 8006f4c:	40020440 	.word	0x40020440
 8006f50:	40020458 	.word	0x40020458
 8006f54:	40020470 	.word	0x40020470
 8006f58:	40020488 	.word	0x40020488
 8006f5c:	400204a0 	.word	0x400204a0
 8006f60:	400204b8 	.word	0x400204b8
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f022 020a 	bic.w	r2, r2, #10
 8006f72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 8097 	beq.w	80070bc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f96:	e091      	b.n	80070bc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f9c:	f003 031f 	and.w	r3, r3, #31
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	409a      	lsls	r2, r3
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	f000 8088 	beq.w	80070be <HAL_DMA_IRQHandler+0xe0e>
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f003 0308 	and.w	r3, r3, #8
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 8082 	beq.w	80070be <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a41      	ldr	r2, [pc, #260]	@ (80070c4 <HAL_DMA_IRQHandler+0xe14>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d04a      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a3f      	ldr	r2, [pc, #252]	@ (80070c8 <HAL_DMA_IRQHandler+0xe18>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d045      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a3e      	ldr	r2, [pc, #248]	@ (80070cc <HAL_DMA_IRQHandler+0xe1c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d040      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80070d0 <HAL_DMA_IRQHandler+0xe20>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d03b      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a3b      	ldr	r2, [pc, #236]	@ (80070d4 <HAL_DMA_IRQHandler+0xe24>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d036      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a39      	ldr	r2, [pc, #228]	@ (80070d8 <HAL_DMA_IRQHandler+0xe28>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d031      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a38      	ldr	r2, [pc, #224]	@ (80070dc <HAL_DMA_IRQHandler+0xe2c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d02c      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a36      	ldr	r2, [pc, #216]	@ (80070e0 <HAL_DMA_IRQHandler+0xe30>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d027      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a35      	ldr	r2, [pc, #212]	@ (80070e4 <HAL_DMA_IRQHandler+0xe34>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d022      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a33      	ldr	r2, [pc, #204]	@ (80070e8 <HAL_DMA_IRQHandler+0xe38>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d01d      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a32      	ldr	r2, [pc, #200]	@ (80070ec <HAL_DMA_IRQHandler+0xe3c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d018      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a30      	ldr	r2, [pc, #192]	@ (80070f0 <HAL_DMA_IRQHandler+0xe40>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d013      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a2f      	ldr	r2, [pc, #188]	@ (80070f4 <HAL_DMA_IRQHandler+0xe44>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00e      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a2d      	ldr	r2, [pc, #180]	@ (80070f8 <HAL_DMA_IRQHandler+0xe48>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d009      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a2c      	ldr	r2, [pc, #176]	@ (80070fc <HAL_DMA_IRQHandler+0xe4c>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d004      	beq.n	800705a <HAL_DMA_IRQHandler+0xdaa>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a2a      	ldr	r2, [pc, #168]	@ (8007100 <HAL_DMA_IRQHandler+0xe50>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d108      	bne.n	800706c <HAL_DMA_IRQHandler+0xdbc>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f022 021c 	bic.w	r2, r2, #28
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	e007      	b.n	800707c <HAL_DMA_IRQHandler+0xdcc>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 020e 	bic.w	r2, r2, #14
 800707a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007080:	f003 031f 	and.w	r3, r3, #31
 8007084:	2201      	movs	r2, #1
 8007086:	409a      	lsls	r2, r3
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d009      	beq.n	80070be <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	4798      	blx	r3
 80070b2:	e004      	b.n	80070be <HAL_DMA_IRQHandler+0xe0e>
          return;
 80070b4:	bf00      	nop
 80070b6:	e002      	b.n	80070be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070b8:	bf00      	nop
 80070ba:	e000      	b.n	80070be <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070bc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80070be:	3728      	adds	r7, #40	@ 0x28
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	40020010 	.word	0x40020010
 80070c8:	40020028 	.word	0x40020028
 80070cc:	40020040 	.word	0x40020040
 80070d0:	40020058 	.word	0x40020058
 80070d4:	40020070 	.word	0x40020070
 80070d8:	40020088 	.word	0x40020088
 80070dc:	400200a0 	.word	0x400200a0
 80070e0:	400200b8 	.word	0x400200b8
 80070e4:	40020410 	.word	0x40020410
 80070e8:	40020428 	.word	0x40020428
 80070ec:	40020440 	.word	0x40020440
 80070f0:	40020458 	.word	0x40020458
 80070f4:	40020470 	.word	0x40020470
 80070f8:	40020488 	.word	0x40020488
 80070fc:	400204a0 	.word	0x400204a0
 8007100:	400204b8 	.word	0x400204b8

08007104 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007110:	4618      	mov	r0, r3
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800712e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007134:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a7f      	ldr	r2, [pc, #508]	@ (8007338 <DMA_SetConfig+0x21c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d072      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a7d      	ldr	r2, [pc, #500]	@ (800733c <DMA_SetConfig+0x220>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d06d      	beq.n	8007226 <DMA_SetConfig+0x10a>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a7c      	ldr	r2, [pc, #496]	@ (8007340 <DMA_SetConfig+0x224>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d068      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a7a      	ldr	r2, [pc, #488]	@ (8007344 <DMA_SetConfig+0x228>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d063      	beq.n	8007226 <DMA_SetConfig+0x10a>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a79      	ldr	r2, [pc, #484]	@ (8007348 <DMA_SetConfig+0x22c>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d05e      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a77      	ldr	r2, [pc, #476]	@ (800734c <DMA_SetConfig+0x230>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d059      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a76      	ldr	r2, [pc, #472]	@ (8007350 <DMA_SetConfig+0x234>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d054      	beq.n	8007226 <DMA_SetConfig+0x10a>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a74      	ldr	r2, [pc, #464]	@ (8007354 <DMA_SetConfig+0x238>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d04f      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a73      	ldr	r2, [pc, #460]	@ (8007358 <DMA_SetConfig+0x23c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d04a      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a71      	ldr	r2, [pc, #452]	@ (800735c <DMA_SetConfig+0x240>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d045      	beq.n	8007226 <DMA_SetConfig+0x10a>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a70      	ldr	r2, [pc, #448]	@ (8007360 <DMA_SetConfig+0x244>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d040      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a6e      	ldr	r2, [pc, #440]	@ (8007364 <DMA_SetConfig+0x248>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d03b      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a6d      	ldr	r2, [pc, #436]	@ (8007368 <DMA_SetConfig+0x24c>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d036      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a6b      	ldr	r2, [pc, #428]	@ (800736c <DMA_SetConfig+0x250>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d031      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a6a      	ldr	r2, [pc, #424]	@ (8007370 <DMA_SetConfig+0x254>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d02c      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a68      	ldr	r2, [pc, #416]	@ (8007374 <DMA_SetConfig+0x258>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d027      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a67      	ldr	r2, [pc, #412]	@ (8007378 <DMA_SetConfig+0x25c>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d022      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a65      	ldr	r2, [pc, #404]	@ (800737c <DMA_SetConfig+0x260>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d01d      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a64      	ldr	r2, [pc, #400]	@ (8007380 <DMA_SetConfig+0x264>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d018      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a62      	ldr	r2, [pc, #392]	@ (8007384 <DMA_SetConfig+0x268>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d013      	beq.n	8007226 <DMA_SetConfig+0x10a>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a61      	ldr	r2, [pc, #388]	@ (8007388 <DMA_SetConfig+0x26c>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d00e      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a5f      	ldr	r2, [pc, #380]	@ (800738c <DMA_SetConfig+0x270>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d009      	beq.n	8007226 <DMA_SetConfig+0x10a>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a5e      	ldr	r2, [pc, #376]	@ (8007390 <DMA_SetConfig+0x274>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d004      	beq.n	8007226 <DMA_SetConfig+0x10a>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a5c      	ldr	r2, [pc, #368]	@ (8007394 <DMA_SetConfig+0x278>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d101      	bne.n	800722a <DMA_SetConfig+0x10e>
 8007226:	2301      	movs	r3, #1
 8007228:	e000      	b.n	800722c <DMA_SetConfig+0x110>
 800722a:	2300      	movs	r3, #0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00d      	beq.n	800724c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007238:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800723e:	2b00      	cmp	r3, #0
 8007240:	d004      	beq.n	800724c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800724a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a39      	ldr	r2, [pc, #228]	@ (8007338 <DMA_SetConfig+0x21c>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d04a      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a38      	ldr	r2, [pc, #224]	@ (800733c <DMA_SetConfig+0x220>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d045      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a36      	ldr	r2, [pc, #216]	@ (8007340 <DMA_SetConfig+0x224>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d040      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a35      	ldr	r2, [pc, #212]	@ (8007344 <DMA_SetConfig+0x228>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d03b      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a33      	ldr	r2, [pc, #204]	@ (8007348 <DMA_SetConfig+0x22c>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d036      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a32      	ldr	r2, [pc, #200]	@ (800734c <DMA_SetConfig+0x230>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d031      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a30      	ldr	r2, [pc, #192]	@ (8007350 <DMA_SetConfig+0x234>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d02c      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a2f      	ldr	r2, [pc, #188]	@ (8007354 <DMA_SetConfig+0x238>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d027      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007358 <DMA_SetConfig+0x23c>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d022      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a2c      	ldr	r2, [pc, #176]	@ (800735c <DMA_SetConfig+0x240>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d01d      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a2a      	ldr	r2, [pc, #168]	@ (8007360 <DMA_SetConfig+0x244>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d018      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a29      	ldr	r2, [pc, #164]	@ (8007364 <DMA_SetConfig+0x248>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d013      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a27      	ldr	r2, [pc, #156]	@ (8007368 <DMA_SetConfig+0x24c>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00e      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a26      	ldr	r2, [pc, #152]	@ (800736c <DMA_SetConfig+0x250>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d009      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a24      	ldr	r2, [pc, #144]	@ (8007370 <DMA_SetConfig+0x254>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d004      	beq.n	80072ec <DMA_SetConfig+0x1d0>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a23      	ldr	r2, [pc, #140]	@ (8007374 <DMA_SetConfig+0x258>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d101      	bne.n	80072f0 <DMA_SetConfig+0x1d4>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <DMA_SetConfig+0x1d6>
 80072f0:	2300      	movs	r3, #0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d059      	beq.n	80073aa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072fa:	f003 031f 	and.w	r3, r3, #31
 80072fe:	223f      	movs	r2, #63	@ 0x3f
 8007300:	409a      	lsls	r2, r3
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007314:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	683a      	ldr	r2, [r7, #0]
 800731c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	2b40      	cmp	r3, #64	@ 0x40
 8007324:	d138      	bne.n	8007398 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68ba      	ldr	r2, [r7, #8]
 8007334:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007336:	e086      	b.n	8007446 <DMA_SetConfig+0x32a>
 8007338:	40020010 	.word	0x40020010
 800733c:	40020028 	.word	0x40020028
 8007340:	40020040 	.word	0x40020040
 8007344:	40020058 	.word	0x40020058
 8007348:	40020070 	.word	0x40020070
 800734c:	40020088 	.word	0x40020088
 8007350:	400200a0 	.word	0x400200a0
 8007354:	400200b8 	.word	0x400200b8
 8007358:	40020410 	.word	0x40020410
 800735c:	40020428 	.word	0x40020428
 8007360:	40020440 	.word	0x40020440
 8007364:	40020458 	.word	0x40020458
 8007368:	40020470 	.word	0x40020470
 800736c:	40020488 	.word	0x40020488
 8007370:	400204a0 	.word	0x400204a0
 8007374:	400204b8 	.word	0x400204b8
 8007378:	58025408 	.word	0x58025408
 800737c:	5802541c 	.word	0x5802541c
 8007380:	58025430 	.word	0x58025430
 8007384:	58025444 	.word	0x58025444
 8007388:	58025458 	.word	0x58025458
 800738c:	5802546c 	.word	0x5802546c
 8007390:	58025480 	.word	0x58025480
 8007394:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	60da      	str	r2, [r3, #12]
}
 80073a8:	e04d      	b.n	8007446 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a29      	ldr	r2, [pc, #164]	@ (8007454 <DMA_SetConfig+0x338>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d022      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a27      	ldr	r2, [pc, #156]	@ (8007458 <DMA_SetConfig+0x33c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d01d      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a26      	ldr	r2, [pc, #152]	@ (800745c <DMA_SetConfig+0x340>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d018      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a24      	ldr	r2, [pc, #144]	@ (8007460 <DMA_SetConfig+0x344>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d013      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a23      	ldr	r2, [pc, #140]	@ (8007464 <DMA_SetConfig+0x348>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d00e      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a21      	ldr	r2, [pc, #132]	@ (8007468 <DMA_SetConfig+0x34c>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d009      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a20      	ldr	r2, [pc, #128]	@ (800746c <DMA_SetConfig+0x350>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d004      	beq.n	80073fa <DMA_SetConfig+0x2de>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a1e      	ldr	r2, [pc, #120]	@ (8007470 <DMA_SetConfig+0x354>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d101      	bne.n	80073fe <DMA_SetConfig+0x2e2>
 80073fa:	2301      	movs	r3, #1
 80073fc:	e000      	b.n	8007400 <DMA_SetConfig+0x2e4>
 80073fe:	2300      	movs	r3, #0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d020      	beq.n	8007446 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007408:	f003 031f 	and.w	r3, r3, #31
 800740c:	2201      	movs	r2, #1
 800740e:	409a      	lsls	r2, r3
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	683a      	ldr	r2, [r7, #0]
 800741a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	2b40      	cmp	r3, #64	@ 0x40
 8007422:	d108      	bne.n	8007436 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	60da      	str	r2, [r3, #12]
}
 8007434:	e007      	b.n	8007446 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	60da      	str	r2, [r3, #12]
}
 8007446:	bf00      	nop
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	58025408 	.word	0x58025408
 8007458:	5802541c 	.word	0x5802541c
 800745c:	58025430 	.word	0x58025430
 8007460:	58025444 	.word	0x58025444
 8007464:	58025458 	.word	0x58025458
 8007468:	5802546c 	.word	0x5802546c
 800746c:	58025480 	.word	0x58025480
 8007470:	58025494 	.word	0x58025494

08007474 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a42      	ldr	r2, [pc, #264]	@ (800758c <DMA_CalcBaseAndBitshift+0x118>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d04a      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a41      	ldr	r2, [pc, #260]	@ (8007590 <DMA_CalcBaseAndBitshift+0x11c>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d045      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a3f      	ldr	r2, [pc, #252]	@ (8007594 <DMA_CalcBaseAndBitshift+0x120>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d040      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a3e      	ldr	r2, [pc, #248]	@ (8007598 <DMA_CalcBaseAndBitshift+0x124>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d03b      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a3c      	ldr	r2, [pc, #240]	@ (800759c <DMA_CalcBaseAndBitshift+0x128>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d036      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a3b      	ldr	r2, [pc, #236]	@ (80075a0 <DMA_CalcBaseAndBitshift+0x12c>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d031      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a39      	ldr	r2, [pc, #228]	@ (80075a4 <DMA_CalcBaseAndBitshift+0x130>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d02c      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a38      	ldr	r2, [pc, #224]	@ (80075a8 <DMA_CalcBaseAndBitshift+0x134>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d027      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a36      	ldr	r2, [pc, #216]	@ (80075ac <DMA_CalcBaseAndBitshift+0x138>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d022      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a35      	ldr	r2, [pc, #212]	@ (80075b0 <DMA_CalcBaseAndBitshift+0x13c>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d01d      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a33      	ldr	r2, [pc, #204]	@ (80075b4 <DMA_CalcBaseAndBitshift+0x140>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d018      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a32      	ldr	r2, [pc, #200]	@ (80075b8 <DMA_CalcBaseAndBitshift+0x144>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d013      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a30      	ldr	r2, [pc, #192]	@ (80075bc <DMA_CalcBaseAndBitshift+0x148>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d00e      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a2f      	ldr	r2, [pc, #188]	@ (80075c0 <DMA_CalcBaseAndBitshift+0x14c>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d009      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a2d      	ldr	r2, [pc, #180]	@ (80075c4 <DMA_CalcBaseAndBitshift+0x150>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d004      	beq.n	800751c <DMA_CalcBaseAndBitshift+0xa8>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a2c      	ldr	r2, [pc, #176]	@ (80075c8 <DMA_CalcBaseAndBitshift+0x154>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d101      	bne.n	8007520 <DMA_CalcBaseAndBitshift+0xac>
 800751c:	2301      	movs	r3, #1
 800751e:	e000      	b.n	8007522 <DMA_CalcBaseAndBitshift+0xae>
 8007520:	2300      	movs	r3, #0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d024      	beq.n	8007570 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	b2db      	uxtb	r3, r3
 800752c:	3b10      	subs	r3, #16
 800752e:	4a27      	ldr	r2, [pc, #156]	@ (80075cc <DMA_CalcBaseAndBitshift+0x158>)
 8007530:	fba2 2303 	umull	r2, r3, r2, r3
 8007534:	091b      	lsrs	r3, r3, #4
 8007536:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	4a24      	ldr	r2, [pc, #144]	@ (80075d0 <DMA_CalcBaseAndBitshift+0x15c>)
 8007540:	5cd3      	ldrb	r3, [r2, r3]
 8007542:	461a      	mov	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b03      	cmp	r3, #3
 800754c:	d908      	bls.n	8007560 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	461a      	mov	r2, r3
 8007554:	4b1f      	ldr	r3, [pc, #124]	@ (80075d4 <DMA_CalcBaseAndBitshift+0x160>)
 8007556:	4013      	ands	r3, r2
 8007558:	1d1a      	adds	r2, r3, #4
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	659a      	str	r2, [r3, #88]	@ 0x58
 800755e:	e00d      	b.n	800757c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	461a      	mov	r2, r3
 8007566:	4b1b      	ldr	r3, [pc, #108]	@ (80075d4 <DMA_CalcBaseAndBitshift+0x160>)
 8007568:	4013      	ands	r3, r2
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	6593      	str	r3, [r2, #88]	@ 0x58
 800756e:	e005      	b.n	800757c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007580:	4618      	mov	r0, r3
 8007582:	3714      	adds	r7, #20
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	40020010 	.word	0x40020010
 8007590:	40020028 	.word	0x40020028
 8007594:	40020040 	.word	0x40020040
 8007598:	40020058 	.word	0x40020058
 800759c:	40020070 	.word	0x40020070
 80075a0:	40020088 	.word	0x40020088
 80075a4:	400200a0 	.word	0x400200a0
 80075a8:	400200b8 	.word	0x400200b8
 80075ac:	40020410 	.word	0x40020410
 80075b0:	40020428 	.word	0x40020428
 80075b4:	40020440 	.word	0x40020440
 80075b8:	40020458 	.word	0x40020458
 80075bc:	40020470 	.word	0x40020470
 80075c0:	40020488 	.word	0x40020488
 80075c4:	400204a0 	.word	0x400204a0
 80075c8:	400204b8 	.word	0x400204b8
 80075cc:	aaaaaaab 	.word	0xaaaaaaab
 80075d0:	0801b4e0 	.word	0x0801b4e0
 80075d4:	fffffc00 	.word	0xfffffc00

080075d8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075e0:	2300      	movs	r3, #0
 80075e2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d120      	bne.n	800762e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d858      	bhi.n	80076a6 <DMA_CheckFifoParam+0xce>
 80075f4:	a201      	add	r2, pc, #4	@ (adr r2, 80075fc <DMA_CheckFifoParam+0x24>)
 80075f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075fa:	bf00      	nop
 80075fc:	0800760d 	.word	0x0800760d
 8007600:	0800761f 	.word	0x0800761f
 8007604:	0800760d 	.word	0x0800760d
 8007608:	080076a7 	.word	0x080076a7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007610:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d048      	beq.n	80076aa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800761c:	e045      	b.n	80076aa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007622:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007626:	d142      	bne.n	80076ae <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800762c:	e03f      	b.n	80076ae <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007636:	d123      	bne.n	8007680 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763c:	2b03      	cmp	r3, #3
 800763e:	d838      	bhi.n	80076b2 <DMA_CheckFifoParam+0xda>
 8007640:	a201      	add	r2, pc, #4	@ (adr r2, 8007648 <DMA_CheckFifoParam+0x70>)
 8007642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007646:	bf00      	nop
 8007648:	08007659 	.word	0x08007659
 800764c:	0800765f 	.word	0x0800765f
 8007650:	08007659 	.word	0x08007659
 8007654:	08007671 	.word	0x08007671
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	73fb      	strb	r3, [r7, #15]
        break;
 800765c:	e030      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007662:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d025      	beq.n	80076b6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800766e:	e022      	b.n	80076b6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007674:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007678:	d11f      	bne.n	80076ba <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800767e:	e01c      	b.n	80076ba <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007684:	2b02      	cmp	r3, #2
 8007686:	d902      	bls.n	800768e <DMA_CheckFifoParam+0xb6>
 8007688:	2b03      	cmp	r3, #3
 800768a:	d003      	beq.n	8007694 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800768c:	e018      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	73fb      	strb	r3, [r7, #15]
        break;
 8007692:	e015      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00e      	beq.n	80076be <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	73fb      	strb	r3, [r7, #15]
    break;
 80076a4:	e00b      	b.n	80076be <DMA_CheckFifoParam+0xe6>
        break;
 80076a6:	bf00      	nop
 80076a8:	e00a      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        break;
 80076aa:	bf00      	nop
 80076ac:	e008      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        break;
 80076ae:	bf00      	nop
 80076b0:	e006      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        break;
 80076b2:	bf00      	nop
 80076b4:	e004      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        break;
 80076b6:	bf00      	nop
 80076b8:	e002      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
        break;
 80076ba:	bf00      	nop
 80076bc:	e000      	b.n	80076c0 <DMA_CheckFifoParam+0xe8>
    break;
 80076be:	bf00      	nop
    }
  }

  return status;
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop

080076d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a38      	ldr	r2, [pc, #224]	@ (80077c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d022      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a36      	ldr	r2, [pc, #216]	@ (80077c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d01d      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a35      	ldr	r2, [pc, #212]	@ (80077cc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d018      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a33      	ldr	r2, [pc, #204]	@ (80077d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d013      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a32      	ldr	r2, [pc, #200]	@ (80077d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d00e      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a30      	ldr	r2, [pc, #192]	@ (80077d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d009      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a2f      	ldr	r2, [pc, #188]	@ (80077dc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d004      	beq.n	800772e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a2d      	ldr	r2, [pc, #180]	@ (80077e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d101      	bne.n	8007732 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800772e:	2301      	movs	r3, #1
 8007730:	e000      	b.n	8007734 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007732:	2300      	movs	r3, #0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d01a      	beq.n	800776e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	b2db      	uxtb	r3, r3
 800773e:	3b08      	subs	r3, #8
 8007740:	4a28      	ldr	r2, [pc, #160]	@ (80077e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007742:	fba2 2303 	umull	r2, r3, r2, r3
 8007746:	091b      	lsrs	r3, r3, #4
 8007748:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	4b26      	ldr	r3, [pc, #152]	@ (80077e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	461a      	mov	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a24      	ldr	r2, [pc, #144]	@ (80077ec <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800775c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f003 031f 	and.w	r3, r3, #31
 8007764:	2201      	movs	r2, #1
 8007766:	409a      	lsls	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800776c:	e024      	b.n	80077b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	b2db      	uxtb	r3, r3
 8007774:	3b10      	subs	r3, #16
 8007776:	4a1e      	ldr	r2, [pc, #120]	@ (80077f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007778:	fba2 2303 	umull	r2, r3, r2, r3
 800777c:	091b      	lsrs	r3, r3, #4
 800777e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	4a1c      	ldr	r2, [pc, #112]	@ (80077f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d806      	bhi.n	8007796 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	4a1b      	ldr	r2, [pc, #108]	@ (80077f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d902      	bls.n	8007796 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	3308      	adds	r3, #8
 8007794:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	4b18      	ldr	r3, [pc, #96]	@ (80077fc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800779a:	4413      	add	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	461a      	mov	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a16      	ldr	r2, [pc, #88]	@ (8007800 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80077a8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f003 031f 	and.w	r3, r3, #31
 80077b0:	2201      	movs	r2, #1
 80077b2:	409a      	lsls	r2, r3
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	58025408 	.word	0x58025408
 80077c8:	5802541c 	.word	0x5802541c
 80077cc:	58025430 	.word	0x58025430
 80077d0:	58025444 	.word	0x58025444
 80077d4:	58025458 	.word	0x58025458
 80077d8:	5802546c 	.word	0x5802546c
 80077dc:	58025480 	.word	0x58025480
 80077e0:	58025494 	.word	0x58025494
 80077e4:	cccccccd 	.word	0xcccccccd
 80077e8:	16009600 	.word	0x16009600
 80077ec:	58025880 	.word	0x58025880
 80077f0:	aaaaaaab 	.word	0xaaaaaaab
 80077f4:	400204b8 	.word	0x400204b8
 80077f8:	4002040f 	.word	0x4002040f
 80077fc:	10008200 	.word	0x10008200
 8007800:	40020880 	.word	0x40020880

08007804 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	b2db      	uxtb	r3, r3
 8007812:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d04a      	beq.n	80078b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2b08      	cmp	r3, #8
 800781e:	d847      	bhi.n	80078b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a25      	ldr	r2, [pc, #148]	@ (80078bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d022      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a24      	ldr	r2, [pc, #144]	@ (80078c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d01d      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a22      	ldr	r2, [pc, #136]	@ (80078c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d018      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a21      	ldr	r2, [pc, #132]	@ (80078c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d013      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a1f      	ldr	r2, [pc, #124]	@ (80078cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d00e      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a1e      	ldr	r2, [pc, #120]	@ (80078d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d009      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a1c      	ldr	r2, [pc, #112]	@ (80078d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d004      	beq.n	8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a1b      	ldr	r2, [pc, #108]	@ (80078d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d101      	bne.n	8007874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007870:	2301      	movs	r3, #1
 8007872:	e000      	b.n	8007876 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007874:	2300      	movs	r3, #0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00a      	beq.n	8007890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4b17      	ldr	r3, [pc, #92]	@ (80078dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800787e:	4413      	add	r3, r2
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	461a      	mov	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a15      	ldr	r2, [pc, #84]	@ (80078e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800788c:	671a      	str	r2, [r3, #112]	@ 0x70
 800788e:	e009      	b.n	80078a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	4b14      	ldr	r3, [pc, #80]	@ (80078e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	461a      	mov	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a11      	ldr	r2, [pc, #68]	@ (80078e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80078a2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	3b01      	subs	r3, #1
 80078a8:	2201      	movs	r2, #1
 80078aa:	409a      	lsls	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80078b0:	bf00      	nop
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	58025408 	.word	0x58025408
 80078c0:	5802541c 	.word	0x5802541c
 80078c4:	58025430 	.word	0x58025430
 80078c8:	58025444 	.word	0x58025444
 80078cc:	58025458 	.word	0x58025458
 80078d0:	5802546c 	.word	0x5802546c
 80078d4:	58025480 	.word	0x58025480
 80078d8:	58025494 	.word	0x58025494
 80078dc:	1600963f 	.word	0x1600963f
 80078e0:	58025940 	.word	0x58025940
 80078e4:	1000823f 	.word	0x1000823f
 80078e8:	40020940 	.word	0x40020940

080078ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b089      	sub	sp, #36	@ 0x24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80078fa:	4b89      	ldr	r3, [pc, #548]	@ (8007b20 <HAL_GPIO_Init+0x234>)
 80078fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80078fe:	e194      	b.n	8007c2a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	2101      	movs	r1, #1
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	fa01 f303 	lsl.w	r3, r1, r3
 800790c:	4013      	ands	r3, r2
 800790e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 8186 	beq.w	8007c24 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f003 0303 	and.w	r3, r3, #3
 8007920:	2b01      	cmp	r3, #1
 8007922:	d005      	beq.n	8007930 <HAL_GPIO_Init+0x44>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	f003 0303 	and.w	r3, r3, #3
 800792c:	2b02      	cmp	r3, #2
 800792e:	d130      	bne.n	8007992 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	005b      	lsls	r3, r3, #1
 800793a:	2203      	movs	r2, #3
 800793c:	fa02 f303 	lsl.w	r3, r2, r3
 8007940:	43db      	mvns	r3, r3
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	4013      	ands	r3, r2
 8007946:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	68da      	ldr	r2, [r3, #12]
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	005b      	lsls	r3, r3, #1
 8007950:	fa02 f303 	lsl.w	r3, r2, r3
 8007954:	69ba      	ldr	r2, [r7, #24]
 8007956:	4313      	orrs	r3, r2
 8007958:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	69ba      	ldr	r2, [r7, #24]
 800795e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007966:	2201      	movs	r2, #1
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	fa02 f303 	lsl.w	r3, r2, r3
 800796e:	43db      	mvns	r3, r3
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	4013      	ands	r3, r2
 8007974:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	091b      	lsrs	r3, r3, #4
 800797c:	f003 0201 	and.w	r2, r3, #1
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	fa02 f303 	lsl.w	r3, r2, r3
 8007986:	69ba      	ldr	r2, [r7, #24]
 8007988:	4313      	orrs	r3, r2
 800798a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	69ba      	ldr	r2, [r7, #24]
 8007990:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f003 0303 	and.w	r3, r3, #3
 800799a:	2b03      	cmp	r3, #3
 800799c:	d017      	beq.n	80079ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	2203      	movs	r2, #3
 80079aa:	fa02 f303 	lsl.w	r3, r2, r3
 80079ae:	43db      	mvns	r3, r3
 80079b0:	69ba      	ldr	r2, [r7, #24]
 80079b2:	4013      	ands	r3, r2
 80079b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	689a      	ldr	r2, [r3, #8]
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	fa02 f303 	lsl.w	r3, r2, r3
 80079c2:	69ba      	ldr	r2, [r7, #24]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f003 0303 	and.w	r3, r3, #3
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d123      	bne.n	8007a22 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	08da      	lsrs	r2, r3, #3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	3208      	adds	r2, #8
 80079e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	f003 0307 	and.w	r3, r3, #7
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	220f      	movs	r2, #15
 80079f2:	fa02 f303 	lsl.w	r3, r2, r3
 80079f6:	43db      	mvns	r3, r3
 80079f8:	69ba      	ldr	r2, [r7, #24]
 80079fa:	4013      	ands	r3, r2
 80079fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	f003 0307 	and.w	r3, r3, #7
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	08da      	lsrs	r2, r3, #3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	3208      	adds	r2, #8
 8007a1c:	69b9      	ldr	r1, [r7, #24]
 8007a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	005b      	lsls	r3, r3, #1
 8007a2c:	2203      	movs	r2, #3
 8007a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a32:	43db      	mvns	r3, r3
 8007a34:	69ba      	ldr	r2, [r7, #24]
 8007a36:	4013      	ands	r3, r2
 8007a38:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	f003 0203 	and.w	r2, r3, #3
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	005b      	lsls	r3, r3, #1
 8007a46:	fa02 f303 	lsl.w	r3, r2, r3
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	69ba      	ldr	r2, [r7, #24]
 8007a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 80e0 	beq.w	8007c24 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a64:	4b2f      	ldr	r3, [pc, #188]	@ (8007b24 <HAL_GPIO_Init+0x238>)
 8007a66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a6a:	4a2e      	ldr	r2, [pc, #184]	@ (8007b24 <HAL_GPIO_Init+0x238>)
 8007a6c:	f043 0302 	orr.w	r3, r3, #2
 8007a70:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007a74:	4b2b      	ldr	r3, [pc, #172]	@ (8007b24 <HAL_GPIO_Init+0x238>)
 8007a76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	60fb      	str	r3, [r7, #12]
 8007a80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a82:	4a29      	ldr	r2, [pc, #164]	@ (8007b28 <HAL_GPIO_Init+0x23c>)
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	089b      	lsrs	r3, r3, #2
 8007a88:	3302      	adds	r3, #2
 8007a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	220f      	movs	r2, #15
 8007a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9e:	43db      	mvns	r3, r3
 8007aa0:	69ba      	ldr	r2, [r7, #24]
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a20      	ldr	r2, [pc, #128]	@ (8007b2c <HAL_GPIO_Init+0x240>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d052      	beq.n	8007b54 <HAL_GPIO_Init+0x268>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8007b30 <HAL_GPIO_Init+0x244>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d031      	beq.n	8007b1a <HAL_GPIO_Init+0x22e>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8007b34 <HAL_GPIO_Init+0x248>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d02b      	beq.n	8007b16 <HAL_GPIO_Init+0x22a>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8007b38 <HAL_GPIO_Init+0x24c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d025      	beq.n	8007b12 <HAL_GPIO_Init+0x226>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8007b3c <HAL_GPIO_Init+0x250>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d01f      	beq.n	8007b0e <HAL_GPIO_Init+0x222>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8007b40 <HAL_GPIO_Init+0x254>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d019      	beq.n	8007b0a <HAL_GPIO_Init+0x21e>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a1a      	ldr	r2, [pc, #104]	@ (8007b44 <HAL_GPIO_Init+0x258>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d013      	beq.n	8007b06 <HAL_GPIO_Init+0x21a>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a19      	ldr	r2, [pc, #100]	@ (8007b48 <HAL_GPIO_Init+0x25c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00d      	beq.n	8007b02 <HAL_GPIO_Init+0x216>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a18      	ldr	r2, [pc, #96]	@ (8007b4c <HAL_GPIO_Init+0x260>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d007      	beq.n	8007afe <HAL_GPIO_Init+0x212>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a17      	ldr	r2, [pc, #92]	@ (8007b50 <HAL_GPIO_Init+0x264>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d101      	bne.n	8007afa <HAL_GPIO_Init+0x20e>
 8007af6:	2309      	movs	r3, #9
 8007af8:	e02d      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007afa:	230a      	movs	r3, #10
 8007afc:	e02b      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007afe:	2308      	movs	r3, #8
 8007b00:	e029      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b02:	2307      	movs	r3, #7
 8007b04:	e027      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b06:	2306      	movs	r3, #6
 8007b08:	e025      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b0a:	2305      	movs	r3, #5
 8007b0c:	e023      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b0e:	2304      	movs	r3, #4
 8007b10:	e021      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b12:	2303      	movs	r3, #3
 8007b14:	e01f      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b16:	2302      	movs	r3, #2
 8007b18:	e01d      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e01b      	b.n	8007b56 <HAL_GPIO_Init+0x26a>
 8007b1e:	bf00      	nop
 8007b20:	58000080 	.word	0x58000080
 8007b24:	58024400 	.word	0x58024400
 8007b28:	58000400 	.word	0x58000400
 8007b2c:	58020000 	.word	0x58020000
 8007b30:	58020400 	.word	0x58020400
 8007b34:	58020800 	.word	0x58020800
 8007b38:	58020c00 	.word	0x58020c00
 8007b3c:	58021000 	.word	0x58021000
 8007b40:	58021400 	.word	0x58021400
 8007b44:	58021800 	.word	0x58021800
 8007b48:	58021c00 	.word	0x58021c00
 8007b4c:	58022000 	.word	0x58022000
 8007b50:	58022400 	.word	0x58022400
 8007b54:	2300      	movs	r3, #0
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	f002 0203 	and.w	r2, r2, #3
 8007b5c:	0092      	lsls	r2, r2, #2
 8007b5e:	4093      	lsls	r3, r2
 8007b60:	69ba      	ldr	r2, [r7, #24]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b66:	4938      	ldr	r1, [pc, #224]	@ (8007c48 <HAL_GPIO_Init+0x35c>)
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	089b      	lsrs	r3, r3, #2
 8007b6c:	3302      	adds	r3, #2
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	43db      	mvns	r3, r3
 8007b80:	69ba      	ldr	r2, [r7, #24]
 8007b82:	4013      	ands	r3, r2
 8007b84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d003      	beq.n	8007b9a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007b92:	69ba      	ldr	r2, [r7, #24]
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007b9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	43db      	mvns	r3, r3
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007bc0:	69ba      	ldr	r2, [r7, #24]
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007bc8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	43db      	mvns	r3, r3
 8007bda:	69ba      	ldr	r2, [r7, #24]
 8007bdc:	4013      	ands	r3, r2
 8007bde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d003      	beq.n	8007bf4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007bec:	69ba      	ldr	r2, [r7, #24]
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	69ba      	ldr	r2, [r7, #24]
 8007bf8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	43db      	mvns	r3, r3
 8007c04:	69ba      	ldr	r2, [r7, #24]
 8007c06:	4013      	ands	r3, r2
 8007c08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d003      	beq.n	8007c1e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007c16:	69ba      	ldr	r2, [r7, #24]
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	69ba      	ldr	r2, [r7, #24]
 8007c22:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	3301      	adds	r3, #1
 8007c28:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	fa22 f303 	lsr.w	r3, r2, r3
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f47f ae63 	bne.w	8007900 <HAL_GPIO_Init+0x14>
  }
}
 8007c3a:	bf00      	nop
 8007c3c:	bf00      	nop
 8007c3e:	3724      	adds	r7, #36	@ 0x24
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	58000400 	.word	0x58000400

08007c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	807b      	strh	r3, [r7, #2]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c5c:	787b      	ldrb	r3, [r7, #1]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d003      	beq.n	8007c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c62:	887a      	ldrh	r2, [r7, #2]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007c68:	e003      	b.n	8007c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007c6a:	887b      	ldrh	r3, [r7, #2]
 8007c6c:	041a      	lsls	r2, r3, #16
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	619a      	str	r2, [r3, #24]
}
 8007c72:	bf00      	nop
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b085      	sub	sp, #20
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
 8007c86:	460b      	mov	r3, r1
 8007c88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	695b      	ldr	r3, [r3, #20]
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c90:	887a      	ldrh	r2, [r7, #2]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	4013      	ands	r3, r2
 8007c96:	041a      	lsls	r2, r3, #16
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	43d9      	mvns	r1, r3
 8007c9c:	887b      	ldrh	r3, [r7, #2]
 8007c9e:	400b      	ands	r3, r1
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	619a      	str	r2, [r3, #24]
}
 8007ca6:	bf00      	nop
 8007ca8:	3714      	adds	r7, #20
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b084      	sub	sp, #16
 8007cb6:	af02      	add	r7, sp, #8
 8007cb8:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d101      	bne.n	8007cc4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e04f      	b.n	8007d64 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d106      	bne.n	8007cde <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f7fc fb4d 	bl	8004378 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2203      	movs	r2, #3
 8007ce2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4618      	mov	r0, r3
 8007cec:	f00b ffad 	bl	8013c4a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6818      	ldr	r0, [r3, #0]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	7c1a      	ldrb	r2, [r3, #16]
 8007cf8:	f88d 2000 	strb.w	r2, [sp]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d00:	f00b fe7e 	bl	8013a00 <USB_CoreInit>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d005      	beq.n	8007d16 <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2202      	movs	r2, #2
 8007d0e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e026      	b.n	8007d64 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f00b ffa5 	bl	8013c6c <USB_SetCurrentMode>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d005      	beq.n	8007d34 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	e017      	b.n	8007d64 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6818      	ldr	r0, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	7c1a      	ldrb	r2, [r3, #16]
 8007d3c:	f88d 2000 	strb.w	r2, [sp]
 8007d40:	3304      	adds	r3, #4
 8007d42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d44:	f00d f9d4 	bl	80150f0 <USB_HostInit>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d005      	beq.n	8007d5a <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2202      	movs	r2, #2
 8007d52:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e004      	b.n	8007d64 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3708      	adds	r7, #8
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007d6c:	b590      	push	{r4, r7, lr}
 8007d6e:	b08b      	sub	sp, #44	@ 0x2c
 8007d70:	af04      	add	r7, sp, #16
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	4608      	mov	r0, r1
 8007d76:	4611      	mov	r1, r2
 8007d78:	461a      	mov	r2, r3
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	70fb      	strb	r3, [r7, #3]
 8007d7e:	460b      	mov	r3, r1
 8007d80:	70bb      	strb	r3, [r7, #2]
 8007d82:	4613      	mov	r3, r2
 8007d84:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007d86:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d88:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d101      	bne.n	8007d98 <HAL_HCD_HC_Init+0x2c>
 8007d94:	2302      	movs	r3, #2
 8007d96:	e09d      	b.n	8007ed4 <HAL_HCD_HC_Init+0x168>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007da0:	78fa      	ldrb	r2, [r7, #3]
 8007da2:	6879      	ldr	r1, [r7, #4]
 8007da4:	4613      	mov	r3, r2
 8007da6:	011b      	lsls	r3, r3, #4
 8007da8:	1a9b      	subs	r3, r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	440b      	add	r3, r1
 8007dae:	3319      	adds	r3, #25
 8007db0:	2200      	movs	r2, #0
 8007db2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	4613      	mov	r3, r2
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	1a9b      	subs	r3, r3, r2
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	440b      	add	r3, r1
 8007dc2:	3314      	adds	r3, #20
 8007dc4:	787a      	ldrb	r2, [r7, #1]
 8007dc6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007dc8:	78fa      	ldrb	r2, [r7, #3]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	011b      	lsls	r3, r3, #4
 8007dd0:	1a9b      	subs	r3, r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	3315      	adds	r3, #21
 8007dd8:	78fa      	ldrb	r2, [r7, #3]
 8007dda:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007ddc:	78fa      	ldrb	r2, [r7, #3]
 8007dde:	6879      	ldr	r1, [r7, #4]
 8007de0:	4613      	mov	r3, r2
 8007de2:	011b      	lsls	r3, r3, #4
 8007de4:	1a9b      	subs	r3, r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	440b      	add	r3, r1
 8007dea:	3326      	adds	r3, #38	@ 0x26
 8007dec:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007df0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007df2:	78fa      	ldrb	r2, [r7, #3]
 8007df4:	78bb      	ldrb	r3, [r7, #2]
 8007df6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dfa:	b2d8      	uxtb	r0, r3
 8007dfc:	6879      	ldr	r1, [r7, #4]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	011b      	lsls	r3, r3, #4
 8007e02:	1a9b      	subs	r3, r3, r2
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	440b      	add	r3, r1
 8007e08:	3316      	adds	r3, #22
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007e0e:	78fb      	ldrb	r3, [r7, #3]
 8007e10:	4619      	mov	r1, r3
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 fbc8 	bl	80085a8 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007e18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	da0a      	bge.n	8007e36 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007e20:	78fa      	ldrb	r2, [r7, #3]
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	4613      	mov	r3, r2
 8007e26:	011b      	lsls	r3, r3, #4
 8007e28:	1a9b      	subs	r3, r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	440b      	add	r3, r1
 8007e2e:	3317      	adds	r3, #23
 8007e30:	2201      	movs	r2, #1
 8007e32:	701a      	strb	r2, [r3, #0]
 8007e34:	e009      	b.n	8007e4a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007e36:	78fa      	ldrb	r2, [r7, #3]
 8007e38:	6879      	ldr	r1, [r7, #4]
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	011b      	lsls	r3, r3, #4
 8007e3e:	1a9b      	subs	r3, r3, r2
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	440b      	add	r3, r1
 8007e44:	3317      	adds	r3, #23
 8007e46:	2200      	movs	r2, #0
 8007e48:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f00d fa98 	bl	8015384 <USB_GetHostSpeed>
 8007e54:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007e56:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d10b      	bne.n	8007e76 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007e5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d107      	bne.n	8007e76 <HAL_HCD_HC_Init+0x10a>
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d104      	bne.n	8007e76 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007e70:	d901      	bls.n	8007e76 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007e72:	23bc      	movs	r3, #188	@ 0xbc
 8007e74:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007e76:	78fa      	ldrb	r2, [r7, #3]
 8007e78:	6879      	ldr	r1, [r7, #4]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	011b      	lsls	r3, r3, #4
 8007e7e:	1a9b      	subs	r3, r3, r2
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	440b      	add	r3, r1
 8007e84:	3318      	adds	r3, #24
 8007e86:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007e8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007e8c:	78fa      	ldrb	r2, [r7, #3]
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	b298      	uxth	r0, r3
 8007e92:	6879      	ldr	r1, [r7, #4]
 8007e94:	4613      	mov	r3, r2
 8007e96:	011b      	lsls	r3, r3, #4
 8007e98:	1a9b      	subs	r3, r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	440b      	add	r3, r1
 8007e9e:	3328      	adds	r3, #40	@ 0x28
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	787c      	ldrb	r4, [r7, #1]
 8007eae:	78ba      	ldrb	r2, [r7, #2]
 8007eb0:	78f9      	ldrb	r1, [r7, #3]
 8007eb2:	9302      	str	r3, [sp, #8]
 8007eb4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007eb8:	9301      	str	r3, [sp, #4]
 8007eba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	4623      	mov	r3, r4
 8007ec2:	f00d fa87 	bl	80153d4 <USB_HC_Init>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd90      	pop	{r4, r7, pc}

08007edc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d101      	bne.n	8007efa <HAL_HCD_HC_Halt+0x1e>
 8007ef6:	2302      	movs	r3, #2
 8007ef8:	e00f      	b.n	8007f1a <HAL_HCD_HC_Halt+0x3e>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	78fa      	ldrb	r2, [r7, #3]
 8007f08:	4611      	mov	r1, r2
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f00d fe07 	bl	8015b1e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
	...

08007f24 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	4608      	mov	r0, r1
 8007f2e:	4611      	mov	r1, r2
 8007f30:	461a      	mov	r2, r3
 8007f32:	4603      	mov	r3, r0
 8007f34:	70fb      	strb	r3, [r7, #3]
 8007f36:	460b      	mov	r3, r1
 8007f38:	70bb      	strb	r3, [r7, #2]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007f3e:	78fa      	ldrb	r2, [r7, #3]
 8007f40:	6879      	ldr	r1, [r7, #4]
 8007f42:	4613      	mov	r3, r2
 8007f44:	011b      	lsls	r3, r3, #4
 8007f46:	1a9b      	subs	r3, r3, r2
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	440b      	add	r3, r1
 8007f4c:	3317      	adds	r3, #23
 8007f4e:	78ba      	ldrb	r2, [r7, #2]
 8007f50:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007f52:	78fa      	ldrb	r2, [r7, #3]
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	4613      	mov	r3, r2
 8007f58:	011b      	lsls	r3, r3, #4
 8007f5a:	1a9b      	subs	r3, r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	440b      	add	r3, r1
 8007f60:	3326      	adds	r3, #38	@ 0x26
 8007f62:	787a      	ldrb	r2, [r7, #1]
 8007f64:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007f66:	7c3b      	ldrb	r3, [r7, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d114      	bne.n	8007f96 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007f6c:	78fa      	ldrb	r2, [r7, #3]
 8007f6e:	6879      	ldr	r1, [r7, #4]
 8007f70:	4613      	mov	r3, r2
 8007f72:	011b      	lsls	r3, r3, #4
 8007f74:	1a9b      	subs	r3, r3, r2
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	440b      	add	r3, r1
 8007f7a:	332a      	adds	r3, #42	@ 0x2a
 8007f7c:	2203      	movs	r2, #3
 8007f7e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007f80:	78fa      	ldrb	r2, [r7, #3]
 8007f82:	6879      	ldr	r1, [r7, #4]
 8007f84:	4613      	mov	r3, r2
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	440b      	add	r3, r1
 8007f8e:	3319      	adds	r3, #25
 8007f90:	7f3a      	ldrb	r2, [r7, #28]
 8007f92:	701a      	strb	r2, [r3, #0]
 8007f94:	e009      	b.n	8007faa <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007f96:	78fa      	ldrb	r2, [r7, #3]
 8007f98:	6879      	ldr	r1, [r7, #4]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	011b      	lsls	r3, r3, #4
 8007f9e:	1a9b      	subs	r3, r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	440b      	add	r3, r1
 8007fa4:	332a      	adds	r3, #42	@ 0x2a
 8007fa6:	2202      	movs	r2, #2
 8007fa8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007faa:	787b      	ldrb	r3, [r7, #1]
 8007fac:	2b03      	cmp	r3, #3
 8007fae:	f200 8102 	bhi.w	80081b6 <HAL_HCD_HC_SubmitRequest+0x292>
 8007fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <HAL_HCD_HC_SubmitRequest+0x94>)
 8007fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb8:	08007fc9 	.word	0x08007fc9
 8007fbc:	080081a1 	.word	0x080081a1
 8007fc0:	0800808d 	.word	0x0800808d
 8007fc4:	08008117 	.word	0x08008117
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007fc8:	7c3b      	ldrb	r3, [r7, #16]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	f040 80f5 	bne.w	80081ba <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007fd0:	78bb      	ldrb	r3, [r7, #2]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d12d      	bne.n	8008032 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007fd6:	8b3b      	ldrh	r3, [r7, #24]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d109      	bne.n	8007ff0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007fdc:	78fa      	ldrb	r2, [r7, #3]
 8007fde:	6879      	ldr	r1, [r7, #4]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	011b      	lsls	r3, r3, #4
 8007fe4:	1a9b      	subs	r3, r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	440b      	add	r3, r1
 8007fea:	333d      	adds	r3, #61	@ 0x3d
 8007fec:	2201      	movs	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007ff0:	78fa      	ldrb	r2, [r7, #3]
 8007ff2:	6879      	ldr	r1, [r7, #4]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	011b      	lsls	r3, r3, #4
 8007ff8:	1a9b      	subs	r3, r3, r2
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	440b      	add	r3, r1
 8007ffe:	333d      	adds	r3, #61	@ 0x3d
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10a      	bne.n	800801c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008006:	78fa      	ldrb	r2, [r7, #3]
 8008008:	6879      	ldr	r1, [r7, #4]
 800800a:	4613      	mov	r3, r2
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	1a9b      	subs	r3, r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	440b      	add	r3, r1
 8008014:	332a      	adds	r3, #42	@ 0x2a
 8008016:	2200      	movs	r2, #0
 8008018:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800801a:	e0ce      	b.n	80081ba <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800801c:	78fa      	ldrb	r2, [r7, #3]
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	4613      	mov	r3, r2
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	1a9b      	subs	r3, r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	440b      	add	r3, r1
 800802a:	332a      	adds	r3, #42	@ 0x2a
 800802c:	2202      	movs	r2, #2
 800802e:	701a      	strb	r2, [r3, #0]
      break;
 8008030:	e0c3      	b.n	80081ba <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8008032:	78fa      	ldrb	r2, [r7, #3]
 8008034:	6879      	ldr	r1, [r7, #4]
 8008036:	4613      	mov	r3, r2
 8008038:	011b      	lsls	r3, r3, #4
 800803a:	1a9b      	subs	r3, r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	440b      	add	r3, r1
 8008040:	331a      	adds	r3, #26
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b01      	cmp	r3, #1
 8008046:	f040 80b8 	bne.w	80081ba <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800804a:	78fa      	ldrb	r2, [r7, #3]
 800804c:	6879      	ldr	r1, [r7, #4]
 800804e:	4613      	mov	r3, r2
 8008050:	011b      	lsls	r3, r3, #4
 8008052:	1a9b      	subs	r3, r3, r2
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	440b      	add	r3, r1
 8008058:	333c      	adds	r3, #60	@ 0x3c
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10a      	bne.n	8008076 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008060:	78fa      	ldrb	r2, [r7, #3]
 8008062:	6879      	ldr	r1, [r7, #4]
 8008064:	4613      	mov	r3, r2
 8008066:	011b      	lsls	r3, r3, #4
 8008068:	1a9b      	subs	r3, r3, r2
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	440b      	add	r3, r1
 800806e:	332a      	adds	r3, #42	@ 0x2a
 8008070:	2200      	movs	r2, #0
 8008072:	701a      	strb	r2, [r3, #0]
      break;
 8008074:	e0a1      	b.n	80081ba <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008076:	78fa      	ldrb	r2, [r7, #3]
 8008078:	6879      	ldr	r1, [r7, #4]
 800807a:	4613      	mov	r3, r2
 800807c:	011b      	lsls	r3, r3, #4
 800807e:	1a9b      	subs	r3, r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	440b      	add	r3, r1
 8008084:	332a      	adds	r3, #42	@ 0x2a
 8008086:	2202      	movs	r2, #2
 8008088:	701a      	strb	r2, [r3, #0]
      break;
 800808a:	e096      	b.n	80081ba <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800808c:	78bb      	ldrb	r3, [r7, #2]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d120      	bne.n	80080d4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008092:	78fa      	ldrb	r2, [r7, #3]
 8008094:	6879      	ldr	r1, [r7, #4]
 8008096:	4613      	mov	r3, r2
 8008098:	011b      	lsls	r3, r3, #4
 800809a:	1a9b      	subs	r3, r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	440b      	add	r3, r1
 80080a0:	333d      	adds	r3, #61	@ 0x3d
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10a      	bne.n	80080be <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080a8:	78fa      	ldrb	r2, [r7, #3]
 80080aa:	6879      	ldr	r1, [r7, #4]
 80080ac:	4613      	mov	r3, r2
 80080ae:	011b      	lsls	r3, r3, #4
 80080b0:	1a9b      	subs	r3, r3, r2
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	440b      	add	r3, r1
 80080b6:	332a      	adds	r3, #42	@ 0x2a
 80080b8:	2200      	movs	r2, #0
 80080ba:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80080bc:	e07e      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080be:	78fa      	ldrb	r2, [r7, #3]
 80080c0:	6879      	ldr	r1, [r7, #4]
 80080c2:	4613      	mov	r3, r2
 80080c4:	011b      	lsls	r3, r3, #4
 80080c6:	1a9b      	subs	r3, r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	440b      	add	r3, r1
 80080cc:	332a      	adds	r3, #42	@ 0x2a
 80080ce:	2202      	movs	r2, #2
 80080d0:	701a      	strb	r2, [r3, #0]
      break;
 80080d2:	e073      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80080d4:	78fa      	ldrb	r2, [r7, #3]
 80080d6:	6879      	ldr	r1, [r7, #4]
 80080d8:	4613      	mov	r3, r2
 80080da:	011b      	lsls	r3, r3, #4
 80080dc:	1a9b      	subs	r3, r3, r2
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	440b      	add	r3, r1
 80080e2:	333c      	adds	r3, #60	@ 0x3c
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10a      	bne.n	8008100 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080ea:	78fa      	ldrb	r2, [r7, #3]
 80080ec:	6879      	ldr	r1, [r7, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	011b      	lsls	r3, r3, #4
 80080f2:	1a9b      	subs	r3, r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	332a      	adds	r3, #42	@ 0x2a
 80080fa:	2200      	movs	r2, #0
 80080fc:	701a      	strb	r2, [r3, #0]
      break;
 80080fe:	e05d      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008100:	78fa      	ldrb	r2, [r7, #3]
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	4613      	mov	r3, r2
 8008106:	011b      	lsls	r3, r3, #4
 8008108:	1a9b      	subs	r3, r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	440b      	add	r3, r1
 800810e:	332a      	adds	r3, #42	@ 0x2a
 8008110:	2202      	movs	r2, #2
 8008112:	701a      	strb	r2, [r3, #0]
      break;
 8008114:	e052      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8008116:	78bb      	ldrb	r3, [r7, #2]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d120      	bne.n	800815e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800811c:	78fa      	ldrb	r2, [r7, #3]
 800811e:	6879      	ldr	r1, [r7, #4]
 8008120:	4613      	mov	r3, r2
 8008122:	011b      	lsls	r3, r3, #4
 8008124:	1a9b      	subs	r3, r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	440b      	add	r3, r1
 800812a:	333d      	adds	r3, #61	@ 0x3d
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d10a      	bne.n	8008148 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008132:	78fa      	ldrb	r2, [r7, #3]
 8008134:	6879      	ldr	r1, [r7, #4]
 8008136:	4613      	mov	r3, r2
 8008138:	011b      	lsls	r3, r3, #4
 800813a:	1a9b      	subs	r3, r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	440b      	add	r3, r1
 8008140:	332a      	adds	r3, #42	@ 0x2a
 8008142:	2200      	movs	r2, #0
 8008144:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8008146:	e039      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008148:	78fa      	ldrb	r2, [r7, #3]
 800814a:	6879      	ldr	r1, [r7, #4]
 800814c:	4613      	mov	r3, r2
 800814e:	011b      	lsls	r3, r3, #4
 8008150:	1a9b      	subs	r3, r3, r2
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	440b      	add	r3, r1
 8008156:	332a      	adds	r3, #42	@ 0x2a
 8008158:	2202      	movs	r2, #2
 800815a:	701a      	strb	r2, [r3, #0]
      break;
 800815c:	e02e      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800815e:	78fa      	ldrb	r2, [r7, #3]
 8008160:	6879      	ldr	r1, [r7, #4]
 8008162:	4613      	mov	r3, r2
 8008164:	011b      	lsls	r3, r3, #4
 8008166:	1a9b      	subs	r3, r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	440b      	add	r3, r1
 800816c:	333c      	adds	r3, #60	@ 0x3c
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10a      	bne.n	800818a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008174:	78fa      	ldrb	r2, [r7, #3]
 8008176:	6879      	ldr	r1, [r7, #4]
 8008178:	4613      	mov	r3, r2
 800817a:	011b      	lsls	r3, r3, #4
 800817c:	1a9b      	subs	r3, r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	440b      	add	r3, r1
 8008182:	332a      	adds	r3, #42	@ 0x2a
 8008184:	2200      	movs	r2, #0
 8008186:	701a      	strb	r2, [r3, #0]
      break;
 8008188:	e018      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800818a:	78fa      	ldrb	r2, [r7, #3]
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	4613      	mov	r3, r2
 8008190:	011b      	lsls	r3, r3, #4
 8008192:	1a9b      	subs	r3, r3, r2
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	440b      	add	r3, r1
 8008198:	332a      	adds	r3, #42	@ 0x2a
 800819a:	2202      	movs	r2, #2
 800819c:	701a      	strb	r2, [r3, #0]
      break;
 800819e:	e00d      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80081a0:	78fa      	ldrb	r2, [r7, #3]
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	1a9b      	subs	r3, r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	332a      	adds	r3, #42	@ 0x2a
 80081b0:	2200      	movs	r2, #0
 80081b2:	701a      	strb	r2, [r3, #0]
      break;
 80081b4:	e002      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80081b6:	bf00      	nop
 80081b8:	e000      	b.n	80081bc <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80081ba:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80081bc:	78fa      	ldrb	r2, [r7, #3]
 80081be:	6879      	ldr	r1, [r7, #4]
 80081c0:	4613      	mov	r3, r2
 80081c2:	011b      	lsls	r3, r3, #4
 80081c4:	1a9b      	subs	r3, r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	440b      	add	r3, r1
 80081ca:	332c      	adds	r3, #44	@ 0x2c
 80081cc:	697a      	ldr	r2, [r7, #20]
 80081ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80081d0:	78fa      	ldrb	r2, [r7, #3]
 80081d2:	8b39      	ldrh	r1, [r7, #24]
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	4613      	mov	r3, r2
 80081d8:	011b      	lsls	r3, r3, #4
 80081da:	1a9b      	subs	r3, r3, r2
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	4403      	add	r3, r0
 80081e0:	3334      	adds	r3, #52	@ 0x34
 80081e2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80081e4:	78fa      	ldrb	r2, [r7, #3]
 80081e6:	6879      	ldr	r1, [r7, #4]
 80081e8:	4613      	mov	r3, r2
 80081ea:	011b      	lsls	r3, r3, #4
 80081ec:	1a9b      	subs	r3, r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	440b      	add	r3, r1
 80081f2:	334c      	adds	r3, #76	@ 0x4c
 80081f4:	2200      	movs	r2, #0
 80081f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80081f8:	78fa      	ldrb	r2, [r7, #3]
 80081fa:	6879      	ldr	r1, [r7, #4]
 80081fc:	4613      	mov	r3, r2
 80081fe:	011b      	lsls	r3, r3, #4
 8008200:	1a9b      	subs	r3, r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	440b      	add	r3, r1
 8008206:	3338      	adds	r3, #56	@ 0x38
 8008208:	2200      	movs	r2, #0
 800820a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800820c:	78fa      	ldrb	r2, [r7, #3]
 800820e:	6879      	ldr	r1, [r7, #4]
 8008210:	4613      	mov	r3, r2
 8008212:	011b      	lsls	r3, r3, #4
 8008214:	1a9b      	subs	r3, r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	440b      	add	r3, r1
 800821a:	3315      	adds	r3, #21
 800821c:	78fa      	ldrb	r2, [r7, #3]
 800821e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8008220:	78fa      	ldrb	r2, [r7, #3]
 8008222:	6879      	ldr	r1, [r7, #4]
 8008224:	4613      	mov	r3, r2
 8008226:	011b      	lsls	r3, r3, #4
 8008228:	1a9b      	subs	r3, r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	440b      	add	r3, r1
 800822e:	334d      	adds	r3, #77	@ 0x4d
 8008230:	2200      	movs	r2, #0
 8008232:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6818      	ldr	r0, [r3, #0]
 8008238:	78fa      	ldrb	r2, [r7, #3]
 800823a:	4613      	mov	r3, r2
 800823c:	011b      	lsls	r3, r3, #4
 800823e:	1a9b      	subs	r3, r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	3310      	adds	r3, #16
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	4413      	add	r3, r2
 8008248:	1d19      	adds	r1, r3, #4
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	799b      	ldrb	r3, [r3, #6]
 800824e:	461a      	mov	r2, r3
 8008250:	f00d f9e4 	bl	801561c <USB_HC_StartXfer>
 8008254:	4603      	mov	r3, r0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3708      	adds	r7, #8
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop

08008260 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b086      	sub	sp, #24
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4618      	mov	r0, r3
 8008278:	f00c fe78 	bl	8014f6c <USB_GetMode>
 800827c:	4603      	mov	r3, r0
 800827e:	2b01      	cmp	r3, #1
 8008280:	f040 80fb 	bne.w	800847a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4618      	mov	r0, r3
 800828a:	f00c fdbb 	bl	8014e04 <USB_ReadInterrupts>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 80f1 	beq.w	8008478 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4618      	mov	r0, r3
 800829c:	f00c fdb2 	bl	8014e04 <USB_ReadInterrupts>
 80082a0:	4603      	mov	r3, r0
 80082a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082aa:	d104      	bne.n	80082b6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80082b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4618      	mov	r0, r3
 80082bc:	f00c fda2 	bl	8014e04 <USB_ReadInterrupts>
 80082c0:	4603      	mov	r3, r0
 80082c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80082c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082ca:	d104      	bne.n	80082d6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80082d4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4618      	mov	r0, r3
 80082dc:	f00c fd92 	bl	8014e04 <USB_ReadInterrupts>
 80082e0:	4603      	mov	r3, r0
 80082e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80082e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80082ea:	d104      	bne.n	80082f6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80082f4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4618      	mov	r0, r3
 80082fc:	f00c fd82 	bl	8014e04 <USB_ReadInterrupts>
 8008300:	4603      	mov	r3, r0
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b02      	cmp	r3, #2
 8008308:	d103      	bne.n	8008312 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2202      	movs	r2, #2
 8008310:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4618      	mov	r0, r3
 8008318:	f00c fd74 	bl	8014e04 <USB_ReadInterrupts>
 800831c:	4603      	mov	r3, r0
 800831e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008322:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008326:	d120      	bne.n	800836a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008330:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 0301 	and.w	r3, r3, #1
 800833e:	2b00      	cmp	r3, #0
 8008340:	d113      	bne.n	800836a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8008342:	2110      	movs	r1, #16
 8008344:	6938      	ldr	r0, [r7, #16]
 8008346:	f00b fe3b 	bl	8013fc0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800834a:	6938      	ldr	r0, [r7, #16]
 800834c:	f00b fe6a 	bl	8014024 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	7a5b      	ldrb	r3, [r3, #9]
 8008354:	2b02      	cmp	r3, #2
 8008356:	d105      	bne.n	8008364 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2101      	movs	r1, #1
 800835e:	4618      	mov	r0, r3
 8008360:	f00c ff70 	bl	8015244 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f7fc f897 	bl	8004498 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4618      	mov	r0, r3
 8008370:	f00c fd48 	bl	8014e04 <USB_ReadInterrupts>
 8008374:	4603      	mov	r3, r0
 8008376:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800837a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800837e:	d102      	bne.n	8008386 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f001 fd4d 	bl	8009e20 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4618      	mov	r0, r3
 800838c:	f00c fd3a 	bl	8014e04 <USB_ReadInterrupts>
 8008390:	4603      	mov	r3, r0
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b08      	cmp	r3, #8
 8008398:	d106      	bne.n	80083a8 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7fc f860 	bl	8004460 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2208      	movs	r2, #8
 80083a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f00c fd29 	bl	8014e04 <USB_ReadInterrupts>
 80083b2:	4603      	mov	r3, r0
 80083b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083bc:	d139      	bne.n	8008432 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f00d fb9a 	bl	8015afc <USB_HC_ReadInterrupt>
 80083c8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80083ca:	2300      	movs	r3, #0
 80083cc:	617b      	str	r3, [r7, #20]
 80083ce:	e025      	b.n	800841c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	f003 030f 	and.w	r3, r3, #15
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	fa22 f303 	lsr.w	r3, r2, r3
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d018      	beq.n	8008416 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	015a      	lsls	r2, r3, #5
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	4413      	add	r3, r2
 80083ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083fa:	d106      	bne.n	800840a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	4619      	mov	r1, r3
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f905 	bl	8008612 <HCD_HC_IN_IRQHandler>
 8008408:	e005      	b.n	8008416 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	b2db      	uxtb	r3, r3
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 ff67 	bl	80092e4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	3301      	adds	r3, #1
 800841a:	617b      	str	r3, [r7, #20]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	795b      	ldrb	r3, [r3, #5]
 8008420:	461a      	mov	r2, r3
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	4293      	cmp	r3, r2
 8008426:	d3d3      	bcc.n	80083d0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008430:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4618      	mov	r0, r3
 8008438:	f00c fce4 	bl	8014e04 <USB_ReadInterrupts>
 800843c:	4603      	mov	r3, r0
 800843e:	f003 0310 	and.w	r3, r3, #16
 8008442:	2b10      	cmp	r3, #16
 8008444:	d101      	bne.n	800844a <HAL_HCD_IRQHandler+0x1ea>
 8008446:	2301      	movs	r3, #1
 8008448:	e000      	b.n	800844c <HAL_HCD_IRQHandler+0x1ec>
 800844a:	2300      	movs	r3, #0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d014      	beq.n	800847a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	699a      	ldr	r2, [r3, #24]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f022 0210 	bic.w	r2, r2, #16
 800845e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f001 fbfe 	bl	8009c62 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	699a      	ldr	r2, [r3, #24]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f042 0210 	orr.w	r2, r2, #16
 8008474:	619a      	str	r2, [r3, #24]
 8008476:	e000      	b.n	800847a <HAL_HCD_IRQHandler+0x21a>
      return;
 8008478:	bf00      	nop
    }
  }
}
 800847a:	3718      	adds	r7, #24
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800848e:	2b01      	cmp	r3, #1
 8008490:	d101      	bne.n	8008496 <HAL_HCD_Start+0x16>
 8008492:	2302      	movs	r3, #2
 8008494:	e013      	b.n	80084be <HAL_HCD_Start+0x3e>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2101      	movs	r1, #1
 80084a4:	4618      	mov	r0, r3
 80084a6:	f00c ff34 	bl	8015312 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f00b fbba 	bl	8013c28 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b082      	sub	sp, #8
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d101      	bne.n	80084dc <HAL_HCD_Stop+0x16>
 80084d8:	2302      	movs	r3, #2
 80084da:	e00d      	b.n	80084f8 <HAL_HCD_Stop+0x32>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f00d fc75 	bl	8015dd8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b082      	sub	sp, #8
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4618      	mov	r0, r3
 800850e:	f00c fed6 	bl	80152be <USB_ResetPort>
 8008512:	4603      	mov	r3, r0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3708      	adds	r7, #8
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	460b      	mov	r3, r1
 8008526:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008528:	78fa      	ldrb	r2, [r7, #3]
 800852a:	6879      	ldr	r1, [r7, #4]
 800852c:	4613      	mov	r3, r2
 800852e:	011b      	lsls	r3, r3, #4
 8008530:	1a9b      	subs	r3, r3, r2
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	440b      	add	r3, r1
 8008536:	334c      	adds	r3, #76	@ 0x4c
 8008538:	781b      	ldrb	r3, [r3, #0]
}
 800853a:	4618      	mov	r0, r3
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008546:	b480      	push	{r7}
 8008548:	b083      	sub	sp, #12
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	460b      	mov	r3, r1
 8008550:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8008552:	78fa      	ldrb	r2, [r7, #3]
 8008554:	6879      	ldr	r1, [r7, #4]
 8008556:	4613      	mov	r3, r2
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	1a9b      	subs	r3, r3, r2
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	440b      	add	r3, r1
 8008560:	3338      	adds	r3, #56	@ 0x38
 8008562:	681b      	ldr	r3, [r3, #0]
}
 8008564:	4618      	mov	r0, r3
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4618      	mov	r0, r3
 800857e:	f00c ff18 	bl	80153b2 <USB_GetCurrentFrame>
 8008582:	4603      	mov	r3, r0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f00c fef3 	bl	8015384 <USB_GetHostSpeed>
 800859e:	4603      	mov	r3, r0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80085b4:	78fa      	ldrb	r2, [r7, #3]
 80085b6:	6879      	ldr	r1, [r7, #4]
 80085b8:	4613      	mov	r3, r2
 80085ba:	011b      	lsls	r3, r3, #4
 80085bc:	1a9b      	subs	r3, r3, r2
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	440b      	add	r3, r1
 80085c2:	331a      	adds	r3, #26
 80085c4:	2200      	movs	r2, #0
 80085c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80085c8:	78fa      	ldrb	r2, [r7, #3]
 80085ca:	6879      	ldr	r1, [r7, #4]
 80085cc:	4613      	mov	r3, r2
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	1a9b      	subs	r3, r3, r2
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	440b      	add	r3, r1
 80085d6:	331b      	adds	r3, #27
 80085d8:	2200      	movs	r2, #0
 80085da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80085dc:	78fa      	ldrb	r2, [r7, #3]
 80085de:	6879      	ldr	r1, [r7, #4]
 80085e0:	4613      	mov	r3, r2
 80085e2:	011b      	lsls	r3, r3, #4
 80085e4:	1a9b      	subs	r3, r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	440b      	add	r3, r1
 80085ea:	3325      	adds	r3, #37	@ 0x25
 80085ec:	2200      	movs	r2, #0
 80085ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80085f0:	78fa      	ldrb	r2, [r7, #3]
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	4613      	mov	r3, r2
 80085f6:	011b      	lsls	r3, r3, #4
 80085f8:	1a9b      	subs	r3, r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	440b      	add	r3, r1
 80085fe:	3324      	adds	r3, #36	@ 0x24
 8008600:	2200      	movs	r2, #0
 8008602:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	370c      	adds	r7, #12
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr

08008612 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b086      	sub	sp, #24
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
 800861a:	460b      	mov	r3, r1
 800861c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	78fa      	ldrb	r2, [r7, #3]
 800862e:	4611      	mov	r1, r2
 8008630:	4618      	mov	r0, r3
 8008632:	f00c fbfa 	bl	8014e2a <USB_ReadChInterrupts>
 8008636:	4603      	mov	r3, r0
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	2b04      	cmp	r3, #4
 800863e:	d11a      	bne.n	8008676 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008640:	78fb      	ldrb	r3, [r7, #3]
 8008642:	015a      	lsls	r2, r3, #5
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	4413      	add	r3, r2
 8008648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800864c:	461a      	mov	r2, r3
 800864e:	2304      	movs	r3, #4
 8008650:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008652:	78fa      	ldrb	r2, [r7, #3]
 8008654:	6879      	ldr	r1, [r7, #4]
 8008656:	4613      	mov	r3, r2
 8008658:	011b      	lsls	r3, r3, #4
 800865a:	1a9b      	subs	r3, r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	440b      	add	r3, r1
 8008660:	334d      	adds	r3, #77	@ 0x4d
 8008662:	2207      	movs	r2, #7
 8008664:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	78fa      	ldrb	r2, [r7, #3]
 800866c:	4611      	mov	r1, r2
 800866e:	4618      	mov	r0, r3
 8008670:	f00d fa55 	bl	8015b1e <USB_HC_Halt>
 8008674:	e09e      	b.n	80087b4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	78fa      	ldrb	r2, [r7, #3]
 800867c:	4611      	mov	r1, r2
 800867e:	4618      	mov	r0, r3
 8008680:	f00c fbd3 	bl	8014e2a <USB_ReadChInterrupts>
 8008684:	4603      	mov	r3, r0
 8008686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800868a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800868e:	d11b      	bne.n	80086c8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	4413      	add	r3, r2
 8008698:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800869c:	461a      	mov	r2, r3
 800869e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80086a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80086a4:	78fa      	ldrb	r2, [r7, #3]
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	4613      	mov	r3, r2
 80086aa:	011b      	lsls	r3, r3, #4
 80086ac:	1a9b      	subs	r3, r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	440b      	add	r3, r1
 80086b2:	334d      	adds	r3, #77	@ 0x4d
 80086b4:	2208      	movs	r2, #8
 80086b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	78fa      	ldrb	r2, [r7, #3]
 80086be:	4611      	mov	r1, r2
 80086c0:	4618      	mov	r0, r3
 80086c2:	f00d fa2c 	bl	8015b1e <USB_HC_Halt>
 80086c6:	e075      	b.n	80087b4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	78fa      	ldrb	r2, [r7, #3]
 80086ce:	4611      	mov	r1, r2
 80086d0:	4618      	mov	r0, r3
 80086d2:	f00c fbaa 	bl	8014e2a <USB_ReadChInterrupts>
 80086d6:	4603      	mov	r3, r0
 80086d8:	f003 0308 	and.w	r3, r3, #8
 80086dc:	2b08      	cmp	r3, #8
 80086de:	d11a      	bne.n	8008716 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80086e0:	78fb      	ldrb	r3, [r7, #3]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086ec:	461a      	mov	r2, r3
 80086ee:	2308      	movs	r3, #8
 80086f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80086f2:	78fa      	ldrb	r2, [r7, #3]
 80086f4:	6879      	ldr	r1, [r7, #4]
 80086f6:	4613      	mov	r3, r2
 80086f8:	011b      	lsls	r3, r3, #4
 80086fa:	1a9b      	subs	r3, r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	440b      	add	r3, r1
 8008700:	334d      	adds	r3, #77	@ 0x4d
 8008702:	2206      	movs	r2, #6
 8008704:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	78fa      	ldrb	r2, [r7, #3]
 800870c:	4611      	mov	r1, r2
 800870e:	4618      	mov	r0, r3
 8008710:	f00d fa05 	bl	8015b1e <USB_HC_Halt>
 8008714:	e04e      	b.n	80087b4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	78fa      	ldrb	r2, [r7, #3]
 800871c:	4611      	mov	r1, r2
 800871e:	4618      	mov	r0, r3
 8008720:	f00c fb83 	bl	8014e2a <USB_ReadChInterrupts>
 8008724:	4603      	mov	r3, r0
 8008726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800872a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800872e:	d11b      	bne.n	8008768 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008730:	78fb      	ldrb	r3, [r7, #3]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	4413      	add	r3, r2
 8008738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800873c:	461a      	mov	r2, r3
 800873e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008742:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	4613      	mov	r3, r2
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	1a9b      	subs	r3, r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	440b      	add	r3, r1
 8008752:	334d      	adds	r3, #77	@ 0x4d
 8008754:	2209      	movs	r2, #9
 8008756:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	78fa      	ldrb	r2, [r7, #3]
 800875e:	4611      	mov	r1, r2
 8008760:	4618      	mov	r0, r3
 8008762:	f00d f9dc 	bl	8015b1e <USB_HC_Halt>
 8008766:	e025      	b.n	80087b4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	78fa      	ldrb	r2, [r7, #3]
 800876e:	4611      	mov	r1, r2
 8008770:	4618      	mov	r0, r3
 8008772:	f00c fb5a 	bl	8014e2a <USB_ReadChInterrupts>
 8008776:	4603      	mov	r3, r0
 8008778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800877c:	2b80      	cmp	r3, #128	@ 0x80
 800877e:	d119      	bne.n	80087b4 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	015a      	lsls	r2, r3, #5
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	4413      	add	r3, r2
 8008788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800878c:	461a      	mov	r2, r3
 800878e:	2380      	movs	r3, #128	@ 0x80
 8008790:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008792:	78fa      	ldrb	r2, [r7, #3]
 8008794:	6879      	ldr	r1, [r7, #4]
 8008796:	4613      	mov	r3, r2
 8008798:	011b      	lsls	r3, r3, #4
 800879a:	1a9b      	subs	r3, r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	440b      	add	r3, r1
 80087a0:	334d      	adds	r3, #77	@ 0x4d
 80087a2:	2207      	movs	r2, #7
 80087a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	78fa      	ldrb	r2, [r7, #3]
 80087ac:	4611      	mov	r1, r2
 80087ae:	4618      	mov	r0, r3
 80087b0:	f00d f9b5 	bl	8015b1e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	78fa      	ldrb	r2, [r7, #3]
 80087ba:	4611      	mov	r1, r2
 80087bc:	4618      	mov	r0, r3
 80087be:	f00c fb34 	bl	8014e2a <USB_ReadChInterrupts>
 80087c2:	4603      	mov	r3, r0
 80087c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087cc:	d112      	bne.n	80087f4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	78fa      	ldrb	r2, [r7, #3]
 80087d4:	4611      	mov	r1, r2
 80087d6:	4618      	mov	r0, r3
 80087d8:	f00d f9a1 	bl	8015b1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80087dc:	78fb      	ldrb	r3, [r7, #3]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087e8:	461a      	mov	r2, r3
 80087ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087ee:	6093      	str	r3, [r2, #8]
 80087f0:	f000 bd75 	b.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	78fa      	ldrb	r2, [r7, #3]
 80087fa:	4611      	mov	r1, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	f00c fb14 	bl	8014e2a <USB_ReadChInterrupts>
 8008802:	4603      	mov	r3, r0
 8008804:	f003 0301 	and.w	r3, r3, #1
 8008808:	2b01      	cmp	r3, #1
 800880a:	f040 8128 	bne.w	8008a5e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800880e:	78fb      	ldrb	r3, [r7, #3]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	4413      	add	r3, r2
 8008816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800881a:	461a      	mov	r2, r3
 800881c:	2320      	movs	r3, #32
 800881e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	6879      	ldr	r1, [r7, #4]
 8008824:	4613      	mov	r3, r2
 8008826:	011b      	lsls	r3, r3, #4
 8008828:	1a9b      	subs	r3, r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	440b      	add	r3, r1
 800882e:	331b      	adds	r3, #27
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d119      	bne.n	800886a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008836:	78fa      	ldrb	r2, [r7, #3]
 8008838:	6879      	ldr	r1, [r7, #4]
 800883a:	4613      	mov	r3, r2
 800883c:	011b      	lsls	r3, r3, #4
 800883e:	1a9b      	subs	r3, r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	440b      	add	r3, r1
 8008844:	331b      	adds	r3, #27
 8008846:	2200      	movs	r2, #0
 8008848:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800884a:	78fb      	ldrb	r3, [r7, #3]
 800884c:	015a      	lsls	r2, r3, #5
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	4413      	add	r3, r2
 8008852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	78fa      	ldrb	r2, [r7, #3]
 800885a:	0151      	lsls	r1, r2, #5
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	440a      	add	r2, r1
 8008860:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008868:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	799b      	ldrb	r3, [r3, #6]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d01b      	beq.n	80088aa <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008872:	78fa      	ldrb	r2, [r7, #3]
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	011b      	lsls	r3, r3, #4
 800887a:	1a9b      	subs	r3, r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	3330      	adds	r3, #48	@ 0x30
 8008882:	6819      	ldr	r1, [r3, #0]
 8008884:	78fb      	ldrb	r3, [r7, #3]
 8008886:	015a      	lsls	r2, r3, #5
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	4413      	add	r3, r2
 800888c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008896:	78fa      	ldrb	r2, [r7, #3]
 8008898:	1ac9      	subs	r1, r1, r3
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	4613      	mov	r3, r2
 800889e:	011b      	lsls	r3, r3, #4
 80088a0:	1a9b      	subs	r3, r3, r2
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	4403      	add	r3, r0
 80088a6:	3338      	adds	r3, #56	@ 0x38
 80088a8:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80088aa:	78fa      	ldrb	r2, [r7, #3]
 80088ac:	6879      	ldr	r1, [r7, #4]
 80088ae:	4613      	mov	r3, r2
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	440b      	add	r3, r1
 80088b8:	334d      	adds	r3, #77	@ 0x4d
 80088ba:	2201      	movs	r2, #1
 80088bc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	6879      	ldr	r1, [r7, #4]
 80088c2:	4613      	mov	r3, r2
 80088c4:	011b      	lsls	r3, r3, #4
 80088c6:	1a9b      	subs	r3, r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	440b      	add	r3, r1
 80088cc:	3344      	adds	r3, #68	@ 0x44
 80088ce:	2200      	movs	r2, #0
 80088d0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80088d2:	78fb      	ldrb	r3, [r7, #3]
 80088d4:	015a      	lsls	r2, r3, #5
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	4413      	add	r3, r2
 80088da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088de:	461a      	mov	r2, r3
 80088e0:	2301      	movs	r3, #1
 80088e2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088e4:	78fa      	ldrb	r2, [r7, #3]
 80088e6:	6879      	ldr	r1, [r7, #4]
 80088e8:	4613      	mov	r3, r2
 80088ea:	011b      	lsls	r3, r3, #4
 80088ec:	1a9b      	subs	r3, r3, r2
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	440b      	add	r3, r1
 80088f2:	3326      	adds	r3, #38	@ 0x26
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00a      	beq.n	8008910 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80088fa:	78fa      	ldrb	r2, [r7, #3]
 80088fc:	6879      	ldr	r1, [r7, #4]
 80088fe:	4613      	mov	r3, r2
 8008900:	011b      	lsls	r3, r3, #4
 8008902:	1a9b      	subs	r3, r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	440b      	add	r3, r1
 8008908:	3326      	adds	r3, #38	@ 0x26
 800890a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800890c:	2b02      	cmp	r3, #2
 800890e:	d110      	bne.n	8008932 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	78fa      	ldrb	r2, [r7, #3]
 8008916:	4611      	mov	r1, r2
 8008918:	4618      	mov	r0, r3
 800891a:	f00d f900 	bl	8015b1e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800891e:	78fb      	ldrb	r3, [r7, #3]
 8008920:	015a      	lsls	r2, r3, #5
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	4413      	add	r3, r2
 8008926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800892a:	461a      	mov	r2, r3
 800892c:	2310      	movs	r3, #16
 800892e:	6093      	str	r3, [r2, #8]
 8008930:	e03d      	b.n	80089ae <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008932:	78fa      	ldrb	r2, [r7, #3]
 8008934:	6879      	ldr	r1, [r7, #4]
 8008936:	4613      	mov	r3, r2
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	1a9b      	subs	r3, r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	440b      	add	r3, r1
 8008940:	3326      	adds	r3, #38	@ 0x26
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	2b03      	cmp	r3, #3
 8008946:	d00a      	beq.n	800895e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008948:	78fa      	ldrb	r2, [r7, #3]
 800894a:	6879      	ldr	r1, [r7, #4]
 800894c:	4613      	mov	r3, r2
 800894e:	011b      	lsls	r3, r3, #4
 8008950:	1a9b      	subs	r3, r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	440b      	add	r3, r1
 8008956:	3326      	adds	r3, #38	@ 0x26
 8008958:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800895a:	2b01      	cmp	r3, #1
 800895c:	d127      	bne.n	80089ae <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800895e:	78fb      	ldrb	r3, [r7, #3]
 8008960:	015a      	lsls	r2, r3, #5
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	4413      	add	r3, r2
 8008966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	78fa      	ldrb	r2, [r7, #3]
 800896e:	0151      	lsls	r1, r2, #5
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	440a      	add	r2, r1
 8008974:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008978:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800897c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800897e:	78fa      	ldrb	r2, [r7, #3]
 8008980:	6879      	ldr	r1, [r7, #4]
 8008982:	4613      	mov	r3, r2
 8008984:	011b      	lsls	r3, r3, #4
 8008986:	1a9b      	subs	r3, r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	440b      	add	r3, r1
 800898c:	334c      	adds	r3, #76	@ 0x4c
 800898e:	2201      	movs	r2, #1
 8008990:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008992:	78fa      	ldrb	r2, [r7, #3]
 8008994:	6879      	ldr	r1, [r7, #4]
 8008996:	4613      	mov	r3, r2
 8008998:	011b      	lsls	r3, r3, #4
 800899a:	1a9b      	subs	r3, r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	440b      	add	r3, r1
 80089a0:	334c      	adds	r3, #76	@ 0x4c
 80089a2:	781a      	ldrb	r2, [r3, #0]
 80089a4:	78fb      	ldrb	r3, [r7, #3]
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f7fb fd83 	bl	80044b4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	799b      	ldrb	r3, [r3, #6]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d13b      	bne.n	8008a2e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80089b6:	78fa      	ldrb	r2, [r7, #3]
 80089b8:	6879      	ldr	r1, [r7, #4]
 80089ba:	4613      	mov	r3, r2
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	1a9b      	subs	r3, r3, r2
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	440b      	add	r3, r1
 80089c4:	3338      	adds	r3, #56	@ 0x38
 80089c6:	6819      	ldr	r1, [r3, #0]
 80089c8:	78fa      	ldrb	r2, [r7, #3]
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	4613      	mov	r3, r2
 80089ce:	011b      	lsls	r3, r3, #4
 80089d0:	1a9b      	subs	r3, r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4403      	add	r3, r0
 80089d6:	3328      	adds	r3, #40	@ 0x28
 80089d8:	881b      	ldrh	r3, [r3, #0]
 80089da:	440b      	add	r3, r1
 80089dc:	1e59      	subs	r1, r3, #1
 80089de:	78fa      	ldrb	r2, [r7, #3]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	4613      	mov	r3, r2
 80089e4:	011b      	lsls	r3, r3, #4
 80089e6:	1a9b      	subs	r3, r3, r2
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	4403      	add	r3, r0
 80089ec:	3328      	adds	r3, #40	@ 0x28
 80089ee:	881b      	ldrh	r3, [r3, #0]
 80089f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 8470 	beq.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80089fe:	78fa      	ldrb	r2, [r7, #3]
 8008a00:	6879      	ldr	r1, [r7, #4]
 8008a02:	4613      	mov	r3, r2
 8008a04:	011b      	lsls	r3, r3, #4
 8008a06:	1a9b      	subs	r3, r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	440b      	add	r3, r1
 8008a0c:	333c      	adds	r3, #60	@ 0x3c
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	78fa      	ldrb	r2, [r7, #3]
 8008a12:	f083 0301 	eor.w	r3, r3, #1
 8008a16:	b2d8      	uxtb	r0, r3
 8008a18:	6879      	ldr	r1, [r7, #4]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	011b      	lsls	r3, r3, #4
 8008a1e:	1a9b      	subs	r3, r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	440b      	add	r3, r1
 8008a24:	333c      	adds	r3, #60	@ 0x3c
 8008a26:	4602      	mov	r2, r0
 8008a28:	701a      	strb	r2, [r3, #0]
 8008a2a:	f000 bc58 	b.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008a2e:	78fa      	ldrb	r2, [r7, #3]
 8008a30:	6879      	ldr	r1, [r7, #4]
 8008a32:	4613      	mov	r3, r2
 8008a34:	011b      	lsls	r3, r3, #4
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	440b      	add	r3, r1
 8008a3c:	333c      	adds	r3, #60	@ 0x3c
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	78fa      	ldrb	r2, [r7, #3]
 8008a42:	f083 0301 	eor.w	r3, r3, #1
 8008a46:	b2d8      	uxtb	r0, r3
 8008a48:	6879      	ldr	r1, [r7, #4]
 8008a4a:	4613      	mov	r3, r2
 8008a4c:	011b      	lsls	r3, r3, #4
 8008a4e:	1a9b      	subs	r3, r3, r2
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	440b      	add	r3, r1
 8008a54:	333c      	adds	r3, #60	@ 0x3c
 8008a56:	4602      	mov	r2, r0
 8008a58:	701a      	strb	r2, [r3, #0]
 8008a5a:	f000 bc40 	b.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	78fa      	ldrb	r2, [r7, #3]
 8008a64:	4611      	mov	r1, r2
 8008a66:	4618      	mov	r0, r3
 8008a68:	f00c f9df 	bl	8014e2a <USB_ReadChInterrupts>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	f003 0320 	and.w	r3, r3, #32
 8008a72:	2b20      	cmp	r3, #32
 8008a74:	d131      	bne.n	8008ada <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008a76:	78fb      	ldrb	r3, [r7, #3]
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a82:	461a      	mov	r2, r3
 8008a84:	2320      	movs	r3, #32
 8008a86:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008a88:	78fa      	ldrb	r2, [r7, #3]
 8008a8a:	6879      	ldr	r1, [r7, #4]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	011b      	lsls	r3, r3, #4
 8008a90:	1a9b      	subs	r3, r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	331a      	adds	r3, #26
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	f040 841f 	bne.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008aa0:	78fa      	ldrb	r2, [r7, #3]
 8008aa2:	6879      	ldr	r1, [r7, #4]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	1a9b      	subs	r3, r3, r2
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	440b      	add	r3, r1
 8008aae:	331b      	adds	r3, #27
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008ab4:	78fa      	ldrb	r2, [r7, #3]
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	4613      	mov	r3, r2
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	1a9b      	subs	r3, r3, r2
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	440b      	add	r3, r1
 8008ac2:	334d      	adds	r3, #77	@ 0x4d
 8008ac4:	2203      	movs	r2, #3
 8008ac6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	78fa      	ldrb	r2, [r7, #3]
 8008ace:	4611      	mov	r1, r2
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f00d f824 	bl	8015b1e <USB_HC_Halt>
 8008ad6:	f000 bc02 	b.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	78fa      	ldrb	r2, [r7, #3]
 8008ae0:	4611      	mov	r1, r2
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f00c f9a1 	bl	8014e2a <USB_ReadChInterrupts>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	2b02      	cmp	r3, #2
 8008af0:	f040 8305 	bne.w	80090fe <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008af4:	78fb      	ldrb	r3, [r7, #3]
 8008af6:	015a      	lsls	r2, r3, #5
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	4413      	add	r3, r2
 8008afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b00:	461a      	mov	r2, r3
 8008b02:	2302      	movs	r3, #2
 8008b04:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008b06:	78fa      	ldrb	r2, [r7, #3]
 8008b08:	6879      	ldr	r1, [r7, #4]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	011b      	lsls	r3, r3, #4
 8008b0e:	1a9b      	subs	r3, r3, r2
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	440b      	add	r3, r1
 8008b14:	334d      	adds	r3, #77	@ 0x4d
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d114      	bne.n	8008b46 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008b1c:	78fa      	ldrb	r2, [r7, #3]
 8008b1e:	6879      	ldr	r1, [r7, #4]
 8008b20:	4613      	mov	r3, r2
 8008b22:	011b      	lsls	r3, r3, #4
 8008b24:	1a9b      	subs	r3, r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	440b      	add	r3, r1
 8008b2a:	334d      	adds	r3, #77	@ 0x4d
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008b30:	78fa      	ldrb	r2, [r7, #3]
 8008b32:	6879      	ldr	r1, [r7, #4]
 8008b34:	4613      	mov	r3, r2
 8008b36:	011b      	lsls	r3, r3, #4
 8008b38:	1a9b      	subs	r3, r3, r2
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	440b      	add	r3, r1
 8008b3e:	334c      	adds	r3, #76	@ 0x4c
 8008b40:	2201      	movs	r2, #1
 8008b42:	701a      	strb	r2, [r3, #0]
 8008b44:	e2cc      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008b46:	78fa      	ldrb	r2, [r7, #3]
 8008b48:	6879      	ldr	r1, [r7, #4]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	011b      	lsls	r3, r3, #4
 8008b4e:	1a9b      	subs	r3, r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	440b      	add	r3, r1
 8008b54:	334d      	adds	r3, #77	@ 0x4d
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	2b06      	cmp	r3, #6
 8008b5a:	d114      	bne.n	8008b86 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008b5c:	78fa      	ldrb	r2, [r7, #3]
 8008b5e:	6879      	ldr	r1, [r7, #4]
 8008b60:	4613      	mov	r3, r2
 8008b62:	011b      	lsls	r3, r3, #4
 8008b64:	1a9b      	subs	r3, r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	440b      	add	r3, r1
 8008b6a:	334d      	adds	r3, #77	@ 0x4d
 8008b6c:	2202      	movs	r2, #2
 8008b6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008b70:	78fa      	ldrb	r2, [r7, #3]
 8008b72:	6879      	ldr	r1, [r7, #4]
 8008b74:	4613      	mov	r3, r2
 8008b76:	011b      	lsls	r3, r3, #4
 8008b78:	1a9b      	subs	r3, r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	440b      	add	r3, r1
 8008b7e:	334c      	adds	r3, #76	@ 0x4c
 8008b80:	2205      	movs	r2, #5
 8008b82:	701a      	strb	r2, [r3, #0]
 8008b84:	e2ac      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008b86:	78fa      	ldrb	r2, [r7, #3]
 8008b88:	6879      	ldr	r1, [r7, #4]
 8008b8a:	4613      	mov	r3, r2
 8008b8c:	011b      	lsls	r3, r3, #4
 8008b8e:	1a9b      	subs	r3, r3, r2
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	440b      	add	r3, r1
 8008b94:	334d      	adds	r3, #77	@ 0x4d
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	2b07      	cmp	r3, #7
 8008b9a:	d00b      	beq.n	8008bb4 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008b9c:	78fa      	ldrb	r2, [r7, #3]
 8008b9e:	6879      	ldr	r1, [r7, #4]
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	011b      	lsls	r3, r3, #4
 8008ba4:	1a9b      	subs	r3, r3, r2
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	440b      	add	r3, r1
 8008baa:	334d      	adds	r3, #77	@ 0x4d
 8008bac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008bae:	2b09      	cmp	r3, #9
 8008bb0:	f040 80a6 	bne.w	8008d00 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008bb4:	78fa      	ldrb	r2, [r7, #3]
 8008bb6:	6879      	ldr	r1, [r7, #4]
 8008bb8:	4613      	mov	r3, r2
 8008bba:	011b      	lsls	r3, r3, #4
 8008bbc:	1a9b      	subs	r3, r3, r2
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	440b      	add	r3, r1
 8008bc2:	334d      	adds	r3, #77	@ 0x4d
 8008bc4:	2202      	movs	r2, #2
 8008bc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008bc8:	78fa      	ldrb	r2, [r7, #3]
 8008bca:	6879      	ldr	r1, [r7, #4]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	011b      	lsls	r3, r3, #4
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	440b      	add	r3, r1
 8008bd6:	3344      	adds	r3, #68	@ 0x44
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	1c59      	adds	r1, r3, #1
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	4613      	mov	r3, r2
 8008be0:	011b      	lsls	r3, r3, #4
 8008be2:	1a9b      	subs	r3, r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	4403      	add	r3, r0
 8008be8:	3344      	adds	r3, #68	@ 0x44
 8008bea:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008bec:	78fa      	ldrb	r2, [r7, #3]
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	011b      	lsls	r3, r3, #4
 8008bf4:	1a9b      	subs	r3, r3, r2
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	440b      	add	r3, r1
 8008bfa:	3344      	adds	r3, #68	@ 0x44
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d943      	bls.n	8008c8a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008c02:	78fa      	ldrb	r2, [r7, #3]
 8008c04:	6879      	ldr	r1, [r7, #4]
 8008c06:	4613      	mov	r3, r2
 8008c08:	011b      	lsls	r3, r3, #4
 8008c0a:	1a9b      	subs	r3, r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	440b      	add	r3, r1
 8008c10:	3344      	adds	r3, #68	@ 0x44
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008c16:	78fa      	ldrb	r2, [r7, #3]
 8008c18:	6879      	ldr	r1, [r7, #4]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	011b      	lsls	r3, r3, #4
 8008c1e:	1a9b      	subs	r3, r3, r2
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	440b      	add	r3, r1
 8008c24:	331a      	adds	r3, #26
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d123      	bne.n	8008c74 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008c2c:	78fa      	ldrb	r2, [r7, #3]
 8008c2e:	6879      	ldr	r1, [r7, #4]
 8008c30:	4613      	mov	r3, r2
 8008c32:	011b      	lsls	r3, r3, #4
 8008c34:	1a9b      	subs	r3, r3, r2
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	440b      	add	r3, r1
 8008c3a:	331b      	adds	r3, #27
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008c40:	78fa      	ldrb	r2, [r7, #3]
 8008c42:	6879      	ldr	r1, [r7, #4]
 8008c44:	4613      	mov	r3, r2
 8008c46:	011b      	lsls	r3, r3, #4
 8008c48:	1a9b      	subs	r3, r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	440b      	add	r3, r1
 8008c4e:	331c      	adds	r3, #28
 8008c50:	2200      	movs	r2, #0
 8008c52:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008c54:	78fb      	ldrb	r3, [r7, #3]
 8008c56:	015a      	lsls	r2, r3, #5
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	78fa      	ldrb	r2, [r7, #3]
 8008c64:	0151      	lsls	r1, r2, #5
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	440a      	add	r2, r1
 8008c6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c72:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	011b      	lsls	r3, r3, #4
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	440b      	add	r3, r1
 8008c82:	334c      	adds	r3, #76	@ 0x4c
 8008c84:	2204      	movs	r2, #4
 8008c86:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008c88:	e229      	b.n	80090de <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c8a:	78fa      	ldrb	r2, [r7, #3]
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	1a9b      	subs	r3, r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	334c      	adds	r3, #76	@ 0x4c
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c9e:	78fa      	ldrb	r2, [r7, #3]
 8008ca0:	6879      	ldr	r1, [r7, #4]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	440b      	add	r3, r1
 8008cac:	3326      	adds	r3, #38	@ 0x26
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d00b      	beq.n	8008ccc <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008cb4:	78fa      	ldrb	r2, [r7, #3]
 8008cb6:	6879      	ldr	r1, [r7, #4]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	011b      	lsls	r3, r3, #4
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	440b      	add	r3, r1
 8008cc2:	3326      	adds	r3, #38	@ 0x26
 8008cc4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	f040 8209 	bne.w	80090de <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008ccc:	78fb      	ldrb	r3, [r7, #3]
 8008cce:	015a      	lsls	r2, r3, #5
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008ce2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008cea:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008cec:	78fb      	ldrb	r3, [r7, #3]
 8008cee:	015a      	lsls	r2, r3, #5
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008cfe:	e1ee      	b.n	80090de <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008d00:	78fa      	ldrb	r2, [r7, #3]
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	4613      	mov	r3, r2
 8008d06:	011b      	lsls	r3, r3, #4
 8008d08:	1a9b      	subs	r3, r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	334d      	adds	r3, #77	@ 0x4d
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	2b05      	cmp	r3, #5
 8008d14:	f040 80c8 	bne.w	8008ea8 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d18:	78fa      	ldrb	r2, [r7, #3]
 8008d1a:	6879      	ldr	r1, [r7, #4]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	011b      	lsls	r3, r3, #4
 8008d20:	1a9b      	subs	r3, r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	440b      	add	r3, r1
 8008d26:	334d      	adds	r3, #77	@ 0x4d
 8008d28:	2202      	movs	r2, #2
 8008d2a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008d2c:	78fa      	ldrb	r2, [r7, #3]
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	4613      	mov	r3, r2
 8008d32:	011b      	lsls	r3, r3, #4
 8008d34:	1a9b      	subs	r3, r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	440b      	add	r3, r1
 8008d3a:	331b      	adds	r3, #27
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	f040 81ce 	bne.w	80090e0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008d44:	78fa      	ldrb	r2, [r7, #3]
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	011b      	lsls	r3, r3, #4
 8008d4c:	1a9b      	subs	r3, r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	440b      	add	r3, r1
 8008d52:	3326      	adds	r3, #38	@ 0x26
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	2b03      	cmp	r3, #3
 8008d58:	d16b      	bne.n	8008e32 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008d5a:	78fa      	ldrb	r2, [r7, #3]
 8008d5c:	6879      	ldr	r1, [r7, #4]
 8008d5e:	4613      	mov	r3, r2
 8008d60:	011b      	lsls	r3, r3, #4
 8008d62:	1a9b      	subs	r3, r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	440b      	add	r3, r1
 8008d68:	3348      	adds	r3, #72	@ 0x48
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	1c59      	adds	r1, r3, #1
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	4613      	mov	r3, r2
 8008d72:	011b      	lsls	r3, r3, #4
 8008d74:	1a9b      	subs	r3, r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4403      	add	r3, r0
 8008d7a:	3348      	adds	r3, #72	@ 0x48
 8008d7c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008d7e:	78fa      	ldrb	r2, [r7, #3]
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	4613      	mov	r3, r2
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	1a9b      	subs	r3, r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	3348      	adds	r3, #72	@ 0x48
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	2b02      	cmp	r3, #2
 8008d92:	d943      	bls.n	8008e1c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008d94:	78fa      	ldrb	r2, [r7, #3]
 8008d96:	6879      	ldr	r1, [r7, #4]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	011b      	lsls	r3, r3, #4
 8008d9c:	1a9b      	subs	r3, r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	440b      	add	r3, r1
 8008da2:	3348      	adds	r3, #72	@ 0x48
 8008da4:	2200      	movs	r2, #0
 8008da6:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008da8:	78fa      	ldrb	r2, [r7, #3]
 8008daa:	6879      	ldr	r1, [r7, #4]
 8008dac:	4613      	mov	r3, r2
 8008dae:	011b      	lsls	r3, r3, #4
 8008db0:	1a9b      	subs	r3, r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	440b      	add	r3, r1
 8008db6:	331b      	adds	r3, #27
 8008db8:	2200      	movs	r2, #0
 8008dba:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008dbc:	78fa      	ldrb	r2, [r7, #3]
 8008dbe:	6879      	ldr	r1, [r7, #4]
 8008dc0:	4613      	mov	r3, r2
 8008dc2:	011b      	lsls	r3, r3, #4
 8008dc4:	1a9b      	subs	r3, r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	440b      	add	r3, r1
 8008dca:	3344      	adds	r3, #68	@ 0x44
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d809      	bhi.n	8008de6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008dd2:	78fa      	ldrb	r2, [r7, #3]
 8008dd4:	6879      	ldr	r1, [r7, #4]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	011b      	lsls	r3, r3, #4
 8008dda:	1a9b      	subs	r3, r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	440b      	add	r3, r1
 8008de0:	331c      	adds	r3, #28
 8008de2:	2201      	movs	r2, #1
 8008de4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008de6:	78fb      	ldrb	r3, [r7, #3]
 8008de8:	015a      	lsls	r2, r3, #5
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	4413      	add	r3, r2
 8008dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	78fa      	ldrb	r2, [r7, #3]
 8008df6:	0151      	lsls	r1, r2, #5
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	440a      	add	r2, r1
 8008dfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e04:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e06:	78fa      	ldrb	r2, [r7, #3]
 8008e08:	6879      	ldr	r1, [r7, #4]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	011b      	lsls	r3, r3, #4
 8008e0e:	1a9b      	subs	r3, r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	440b      	add	r3, r1
 8008e14:	334c      	adds	r3, #76	@ 0x4c
 8008e16:	2204      	movs	r2, #4
 8008e18:	701a      	strb	r2, [r3, #0]
 8008e1a:	e014      	b.n	8008e46 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e1c:	78fa      	ldrb	r2, [r7, #3]
 8008e1e:	6879      	ldr	r1, [r7, #4]
 8008e20:	4613      	mov	r3, r2
 8008e22:	011b      	lsls	r3, r3, #4
 8008e24:	1a9b      	subs	r3, r3, r2
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	440b      	add	r3, r1
 8008e2a:	334c      	adds	r3, #76	@ 0x4c
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	701a      	strb	r2, [r3, #0]
 8008e30:	e009      	b.n	8008e46 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e32:	78fa      	ldrb	r2, [r7, #3]
 8008e34:	6879      	ldr	r1, [r7, #4]
 8008e36:	4613      	mov	r3, r2
 8008e38:	011b      	lsls	r3, r3, #4
 8008e3a:	1a9b      	subs	r3, r3, r2
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	440b      	add	r3, r1
 8008e40:	334c      	adds	r3, #76	@ 0x4c
 8008e42:	2202      	movs	r2, #2
 8008e44:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e46:	78fa      	ldrb	r2, [r7, #3]
 8008e48:	6879      	ldr	r1, [r7, #4]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	011b      	lsls	r3, r3, #4
 8008e4e:	1a9b      	subs	r3, r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	440b      	add	r3, r1
 8008e54:	3326      	adds	r3, #38	@ 0x26
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00b      	beq.n	8008e74 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e5c:	78fa      	ldrb	r2, [r7, #3]
 8008e5e:	6879      	ldr	r1, [r7, #4]
 8008e60:	4613      	mov	r3, r2
 8008e62:	011b      	lsls	r3, r3, #4
 8008e64:	1a9b      	subs	r3, r3, r2
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	440b      	add	r3, r1
 8008e6a:	3326      	adds	r3, #38	@ 0x26
 8008e6c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	f040 8136 	bne.w	80090e0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e74:	78fb      	ldrb	r3, [r7, #3]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e8a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e92:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e94:	78fb      	ldrb	r3, [r7, #3]
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6013      	str	r3, [r2, #0]
 8008ea6:	e11b      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	6879      	ldr	r1, [r7, #4]
 8008eac:	4613      	mov	r3, r2
 8008eae:	011b      	lsls	r3, r3, #4
 8008eb0:	1a9b      	subs	r3, r3, r2
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	440b      	add	r3, r1
 8008eb6:	334d      	adds	r3, #77	@ 0x4d
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	2b03      	cmp	r3, #3
 8008ebc:	f040 8081 	bne.w	8008fc2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ec0:	78fa      	ldrb	r2, [r7, #3]
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	1a9b      	subs	r3, r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	440b      	add	r3, r1
 8008ece:	334d      	adds	r3, #77	@ 0x4d
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008ed4:	78fa      	ldrb	r2, [r7, #3]
 8008ed6:	6879      	ldr	r1, [r7, #4]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	1a9b      	subs	r3, r3, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	440b      	add	r3, r1
 8008ee2:	331b      	adds	r3, #27
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	f040 80fa 	bne.w	80090e0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008eec:	78fa      	ldrb	r2, [r7, #3]
 8008eee:	6879      	ldr	r1, [r7, #4]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	011b      	lsls	r3, r3, #4
 8008ef4:	1a9b      	subs	r3, r3, r2
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	440b      	add	r3, r1
 8008efa:	334c      	adds	r3, #76	@ 0x4c
 8008efc:	2202      	movs	r2, #2
 8008efe:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008f00:	78fb      	ldrb	r3, [r7, #3]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	78fa      	ldrb	r2, [r7, #3]
 8008f10:	0151      	lsls	r1, r2, #5
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	440a      	add	r2, r1
 8008f16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f1e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008f20:	78fb      	ldrb	r3, [r7, #3]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f2c:	68db      	ldr	r3, [r3, #12]
 8008f2e:	78fa      	ldrb	r2, [r7, #3]
 8008f30:	0151      	lsls	r1, r2, #5
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	440a      	add	r2, r1
 8008f36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f3e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008f40:	78fb      	ldrb	r3, [r7, #3]
 8008f42:	015a      	lsls	r2, r3, #5
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	4413      	add	r3, r2
 8008f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	78fa      	ldrb	r2, [r7, #3]
 8008f50:	0151      	lsls	r1, r2, #5
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	440a      	add	r2, r1
 8008f56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f5a:	f023 0320 	bic.w	r3, r3, #32
 8008f5e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	6879      	ldr	r1, [r7, #4]
 8008f64:	4613      	mov	r3, r2
 8008f66:	011b      	lsls	r3, r3, #4
 8008f68:	1a9b      	subs	r3, r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	440b      	add	r3, r1
 8008f6e:	3326      	adds	r3, #38	@ 0x26
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00b      	beq.n	8008f8e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008f76:	78fa      	ldrb	r2, [r7, #3]
 8008f78:	6879      	ldr	r1, [r7, #4]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	011b      	lsls	r3, r3, #4
 8008f7e:	1a9b      	subs	r3, r3, r2
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	440b      	add	r3, r1
 8008f84:	3326      	adds	r3, #38	@ 0x26
 8008f86:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f88:	2b02      	cmp	r3, #2
 8008f8a:	f040 80a9 	bne.w	80090e0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008f8e:	78fb      	ldrb	r3, [r7, #3]
 8008f90:	015a      	lsls	r2, r3, #5
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	4413      	add	r3, r2
 8008f96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fa4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fac:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	015a      	lsls	r2, r3, #5
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fba:	461a      	mov	r2, r3
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6013      	str	r3, [r2, #0]
 8008fc0:	e08e      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008fc2:	78fa      	ldrb	r2, [r7, #3]
 8008fc4:	6879      	ldr	r1, [r7, #4]
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	011b      	lsls	r3, r3, #4
 8008fca:	1a9b      	subs	r3, r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	440b      	add	r3, r1
 8008fd0:	334d      	adds	r3, #77	@ 0x4d
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	2b04      	cmp	r3, #4
 8008fd6:	d143      	bne.n	8009060 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	334d      	adds	r3, #77	@ 0x4d
 8008fe8:	2202      	movs	r2, #2
 8008fea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008fec:	78fa      	ldrb	r2, [r7, #3]
 8008fee:	6879      	ldr	r1, [r7, #4]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	011b      	lsls	r3, r3, #4
 8008ff4:	1a9b      	subs	r3, r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	440b      	add	r3, r1
 8008ffa:	334c      	adds	r3, #76	@ 0x4c
 8008ffc:	2202      	movs	r2, #2
 8008ffe:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009000:	78fa      	ldrb	r2, [r7, #3]
 8009002:	6879      	ldr	r1, [r7, #4]
 8009004:	4613      	mov	r3, r2
 8009006:	011b      	lsls	r3, r3, #4
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	440b      	add	r3, r1
 800900e:	3326      	adds	r3, #38	@ 0x26
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00a      	beq.n	800902c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009016:	78fa      	ldrb	r2, [r7, #3]
 8009018:	6879      	ldr	r1, [r7, #4]
 800901a:	4613      	mov	r3, r2
 800901c:	011b      	lsls	r3, r3, #4
 800901e:	1a9b      	subs	r3, r3, r2
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	440b      	add	r3, r1
 8009024:	3326      	adds	r3, #38	@ 0x26
 8009026:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009028:	2b02      	cmp	r3, #2
 800902a:	d159      	bne.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800902c:	78fb      	ldrb	r3, [r7, #3]
 800902e:	015a      	lsls	r2, r3, #5
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	4413      	add	r3, r2
 8009034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009042:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800904a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800904c:	78fb      	ldrb	r3, [r7, #3]
 800904e:	015a      	lsls	r2, r3, #5
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	4413      	add	r3, r2
 8009054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009058:	461a      	mov	r2, r3
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6013      	str	r3, [r2, #0]
 800905e:	e03f      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8009060:	78fa      	ldrb	r2, [r7, #3]
 8009062:	6879      	ldr	r1, [r7, #4]
 8009064:	4613      	mov	r3, r2
 8009066:	011b      	lsls	r3, r3, #4
 8009068:	1a9b      	subs	r3, r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	440b      	add	r3, r1
 800906e:	334d      	adds	r3, #77	@ 0x4d
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	2b08      	cmp	r3, #8
 8009074:	d126      	bne.n	80090c4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009076:	78fa      	ldrb	r2, [r7, #3]
 8009078:	6879      	ldr	r1, [r7, #4]
 800907a:	4613      	mov	r3, r2
 800907c:	011b      	lsls	r3, r3, #4
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	440b      	add	r3, r1
 8009084:	334d      	adds	r3, #77	@ 0x4d
 8009086:	2202      	movs	r2, #2
 8009088:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800908a:	78fa      	ldrb	r2, [r7, #3]
 800908c:	6879      	ldr	r1, [r7, #4]
 800908e:	4613      	mov	r3, r2
 8009090:	011b      	lsls	r3, r3, #4
 8009092:	1a9b      	subs	r3, r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	440b      	add	r3, r1
 8009098:	3344      	adds	r3, #68	@ 0x44
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	1c59      	adds	r1, r3, #1
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	4613      	mov	r3, r2
 80090a2:	011b      	lsls	r3, r3, #4
 80090a4:	1a9b      	subs	r3, r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	4403      	add	r3, r0
 80090aa:	3344      	adds	r3, #68	@ 0x44
 80090ac:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80090ae:	78fa      	ldrb	r2, [r7, #3]
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	4613      	mov	r3, r2
 80090b4:	011b      	lsls	r3, r3, #4
 80090b6:	1a9b      	subs	r3, r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	440b      	add	r3, r1
 80090bc:	334c      	adds	r3, #76	@ 0x4c
 80090be:	2204      	movs	r2, #4
 80090c0:	701a      	strb	r2, [r3, #0]
 80090c2:	e00d      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80090c4:	78fa      	ldrb	r2, [r7, #3]
 80090c6:	6879      	ldr	r1, [r7, #4]
 80090c8:	4613      	mov	r3, r2
 80090ca:	011b      	lsls	r3, r3, #4
 80090cc:	1a9b      	subs	r3, r3, r2
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	440b      	add	r3, r1
 80090d2:	334d      	adds	r3, #77	@ 0x4d
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	f000 8100 	beq.w	80092dc <HCD_HC_IN_IRQHandler+0xcca>
 80090dc:	e000      	b.n	80090e0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80090de:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80090e0:	78fa      	ldrb	r2, [r7, #3]
 80090e2:	6879      	ldr	r1, [r7, #4]
 80090e4:	4613      	mov	r3, r2
 80090e6:	011b      	lsls	r3, r3, #4
 80090e8:	1a9b      	subs	r3, r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	440b      	add	r3, r1
 80090ee:	334c      	adds	r3, #76	@ 0x4c
 80090f0:	781a      	ldrb	r2, [r3, #0]
 80090f2:	78fb      	ldrb	r3, [r7, #3]
 80090f4:	4619      	mov	r1, r3
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f7fb f9dc 	bl	80044b4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80090fc:	e0ef      	b.n	80092de <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	78fa      	ldrb	r2, [r7, #3]
 8009104:	4611      	mov	r1, r2
 8009106:	4618      	mov	r0, r3
 8009108:	f00b fe8f 	bl	8014e2a <USB_ReadChInterrupts>
 800910c:	4603      	mov	r3, r0
 800910e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009112:	2b40      	cmp	r3, #64	@ 0x40
 8009114:	d12f      	bne.n	8009176 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009116:	78fb      	ldrb	r3, [r7, #3]
 8009118:	015a      	lsls	r2, r3, #5
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	4413      	add	r3, r2
 800911e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009122:	461a      	mov	r2, r3
 8009124:	2340      	movs	r3, #64	@ 0x40
 8009126:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8009128:	78fa      	ldrb	r2, [r7, #3]
 800912a:	6879      	ldr	r1, [r7, #4]
 800912c:	4613      	mov	r3, r2
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	1a9b      	subs	r3, r3, r2
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	440b      	add	r3, r1
 8009136:	334d      	adds	r3, #77	@ 0x4d
 8009138:	2205      	movs	r2, #5
 800913a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800913c:	78fa      	ldrb	r2, [r7, #3]
 800913e:	6879      	ldr	r1, [r7, #4]
 8009140:	4613      	mov	r3, r2
 8009142:	011b      	lsls	r3, r3, #4
 8009144:	1a9b      	subs	r3, r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	440b      	add	r3, r1
 800914a:	331a      	adds	r3, #26
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d109      	bne.n	8009166 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009152:	78fa      	ldrb	r2, [r7, #3]
 8009154:	6879      	ldr	r1, [r7, #4]
 8009156:	4613      	mov	r3, r2
 8009158:	011b      	lsls	r3, r3, #4
 800915a:	1a9b      	subs	r3, r3, r2
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	440b      	add	r3, r1
 8009160:	3344      	adds	r3, #68	@ 0x44
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	78fa      	ldrb	r2, [r7, #3]
 800916c:	4611      	mov	r1, r2
 800916e:	4618      	mov	r0, r3
 8009170:	f00c fcd5 	bl	8015b1e <USB_HC_Halt>
 8009174:	e0b3      	b.n	80092de <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	78fa      	ldrb	r2, [r7, #3]
 800917c:	4611      	mov	r1, r2
 800917e:	4618      	mov	r0, r3
 8009180:	f00b fe53 	bl	8014e2a <USB_ReadChInterrupts>
 8009184:	4603      	mov	r3, r0
 8009186:	f003 0310 	and.w	r3, r3, #16
 800918a:	2b10      	cmp	r3, #16
 800918c:	f040 80a7 	bne.w	80092de <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009190:	78fa      	ldrb	r2, [r7, #3]
 8009192:	6879      	ldr	r1, [r7, #4]
 8009194:	4613      	mov	r3, r2
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	1a9b      	subs	r3, r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	440b      	add	r3, r1
 800919e:	3326      	adds	r3, #38	@ 0x26
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	2b03      	cmp	r3, #3
 80091a4:	d11b      	bne.n	80091de <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80091a6:	78fa      	ldrb	r2, [r7, #3]
 80091a8:	6879      	ldr	r1, [r7, #4]
 80091aa:	4613      	mov	r3, r2
 80091ac:	011b      	lsls	r3, r3, #4
 80091ae:	1a9b      	subs	r3, r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	440b      	add	r3, r1
 80091b4:	3344      	adds	r3, #68	@ 0x44
 80091b6:	2200      	movs	r2, #0
 80091b8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80091ba:	78fa      	ldrb	r2, [r7, #3]
 80091bc:	6879      	ldr	r1, [r7, #4]
 80091be:	4613      	mov	r3, r2
 80091c0:	011b      	lsls	r3, r3, #4
 80091c2:	1a9b      	subs	r3, r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	440b      	add	r3, r1
 80091c8:	334d      	adds	r3, #77	@ 0x4d
 80091ca:	2204      	movs	r2, #4
 80091cc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	78fa      	ldrb	r2, [r7, #3]
 80091d4:	4611      	mov	r1, r2
 80091d6:	4618      	mov	r0, r3
 80091d8:	f00c fca1 	bl	8015b1e <USB_HC_Halt>
 80091dc:	e03f      	b.n	800925e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091de:	78fa      	ldrb	r2, [r7, #3]
 80091e0:	6879      	ldr	r1, [r7, #4]
 80091e2:	4613      	mov	r3, r2
 80091e4:	011b      	lsls	r3, r3, #4
 80091e6:	1a9b      	subs	r3, r3, r2
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	440b      	add	r3, r1
 80091ec:	3326      	adds	r3, #38	@ 0x26
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00a      	beq.n	800920a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80091f4:	78fa      	ldrb	r2, [r7, #3]
 80091f6:	6879      	ldr	r1, [r7, #4]
 80091f8:	4613      	mov	r3, r2
 80091fa:	011b      	lsls	r3, r3, #4
 80091fc:	1a9b      	subs	r3, r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	440b      	add	r3, r1
 8009202:	3326      	adds	r3, #38	@ 0x26
 8009204:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009206:	2b02      	cmp	r3, #2
 8009208:	d129      	bne.n	800925e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800920a:	78fa      	ldrb	r2, [r7, #3]
 800920c:	6879      	ldr	r1, [r7, #4]
 800920e:	4613      	mov	r3, r2
 8009210:	011b      	lsls	r3, r3, #4
 8009212:	1a9b      	subs	r3, r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	440b      	add	r3, r1
 8009218:	3344      	adds	r3, #68	@ 0x44
 800921a:	2200      	movs	r2, #0
 800921c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	799b      	ldrb	r3, [r3, #6]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00a      	beq.n	800923c <HCD_HC_IN_IRQHandler+0xc2a>
 8009226:	78fa      	ldrb	r2, [r7, #3]
 8009228:	6879      	ldr	r1, [r7, #4]
 800922a:	4613      	mov	r3, r2
 800922c:	011b      	lsls	r3, r3, #4
 800922e:	1a9b      	subs	r3, r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	440b      	add	r3, r1
 8009234:	331b      	adds	r3, #27
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d110      	bne.n	800925e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800923c:	78fa      	ldrb	r2, [r7, #3]
 800923e:	6879      	ldr	r1, [r7, #4]
 8009240:	4613      	mov	r3, r2
 8009242:	011b      	lsls	r3, r3, #4
 8009244:	1a9b      	subs	r3, r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	440b      	add	r3, r1
 800924a:	334d      	adds	r3, #77	@ 0x4d
 800924c:	2204      	movs	r2, #4
 800924e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	78fa      	ldrb	r2, [r7, #3]
 8009256:	4611      	mov	r1, r2
 8009258:	4618      	mov	r0, r3
 800925a:	f00c fc60 	bl	8015b1e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800925e:	78fa      	ldrb	r2, [r7, #3]
 8009260:	6879      	ldr	r1, [r7, #4]
 8009262:	4613      	mov	r3, r2
 8009264:	011b      	lsls	r3, r3, #4
 8009266:	1a9b      	subs	r3, r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	440b      	add	r3, r1
 800926c:	331b      	adds	r3, #27
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d129      	bne.n	80092c8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009274:	78fa      	ldrb	r2, [r7, #3]
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	4613      	mov	r3, r2
 800927a:	011b      	lsls	r3, r3, #4
 800927c:	1a9b      	subs	r3, r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	440b      	add	r3, r1
 8009282:	331b      	adds	r3, #27
 8009284:	2200      	movs	r2, #0
 8009286:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009288:	78fb      	ldrb	r3, [r7, #3]
 800928a:	015a      	lsls	r2, r3, #5
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	4413      	add	r3, r2
 8009290:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	78fa      	ldrb	r2, [r7, #3]
 8009298:	0151      	lsls	r1, r2, #5
 800929a:	693a      	ldr	r2, [r7, #16]
 800929c:	440a      	add	r2, r1
 800929e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092a6:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80092a8:	78fb      	ldrb	r3, [r7, #3]
 80092aa:	015a      	lsls	r2, r3, #5
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	4413      	add	r3, r2
 80092b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	78fa      	ldrb	r2, [r7, #3]
 80092b8:	0151      	lsls	r1, r2, #5
 80092ba:	693a      	ldr	r2, [r7, #16]
 80092bc:	440a      	add	r2, r1
 80092be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092c2:	f043 0320 	orr.w	r3, r3, #32
 80092c6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80092c8:	78fb      	ldrb	r3, [r7, #3]
 80092ca:	015a      	lsls	r2, r3, #5
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	4413      	add	r3, r2
 80092d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092d4:	461a      	mov	r2, r3
 80092d6:	2310      	movs	r3, #16
 80092d8:	6093      	str	r3, [r2, #8]
 80092da:	e000      	b.n	80092de <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80092dc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	460b      	mov	r3, r1
 80092ee:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	78fa      	ldrb	r2, [r7, #3]
 8009300:	4611      	mov	r1, r2
 8009302:	4618      	mov	r0, r3
 8009304:	f00b fd91 	bl	8014e2a <USB_ReadChInterrupts>
 8009308:	4603      	mov	r3, r0
 800930a:	f003 0304 	and.w	r3, r3, #4
 800930e:	2b04      	cmp	r3, #4
 8009310:	d11b      	bne.n	800934a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8009312:	78fb      	ldrb	r3, [r7, #3]
 8009314:	015a      	lsls	r2, r3, #5
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	4413      	add	r3, r2
 800931a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800931e:	461a      	mov	r2, r3
 8009320:	2304      	movs	r3, #4
 8009322:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8009324:	78fa      	ldrb	r2, [r7, #3]
 8009326:	6879      	ldr	r1, [r7, #4]
 8009328:	4613      	mov	r3, r2
 800932a:	011b      	lsls	r3, r3, #4
 800932c:	1a9b      	subs	r3, r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	440b      	add	r3, r1
 8009332:	334d      	adds	r3, #77	@ 0x4d
 8009334:	2207      	movs	r2, #7
 8009336:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	78fa      	ldrb	r2, [r7, #3]
 800933e:	4611      	mov	r1, r2
 8009340:	4618      	mov	r0, r3
 8009342:	f00c fbec 	bl	8015b1e <USB_HC_Halt>
 8009346:	f000 bc89 	b.w	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	78fa      	ldrb	r2, [r7, #3]
 8009350:	4611      	mov	r1, r2
 8009352:	4618      	mov	r0, r3
 8009354:	f00b fd69 	bl	8014e2a <USB_ReadChInterrupts>
 8009358:	4603      	mov	r3, r0
 800935a:	f003 0320 	and.w	r3, r3, #32
 800935e:	2b20      	cmp	r3, #32
 8009360:	f040 8082 	bne.w	8009468 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8009364:	78fb      	ldrb	r3, [r7, #3]
 8009366:	015a      	lsls	r2, r3, #5
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	4413      	add	r3, r2
 800936c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009370:	461a      	mov	r2, r3
 8009372:	2320      	movs	r3, #32
 8009374:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8009376:	78fa      	ldrb	r2, [r7, #3]
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	011b      	lsls	r3, r3, #4
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	440b      	add	r3, r1
 8009384:	3319      	adds	r3, #25
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b01      	cmp	r3, #1
 800938a:	d124      	bne.n	80093d6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	4613      	mov	r3, r2
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	440b      	add	r3, r1
 800939a:	3319      	adds	r3, #25
 800939c:	2200      	movs	r2, #0
 800939e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093a0:	78fa      	ldrb	r2, [r7, #3]
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	4613      	mov	r3, r2
 80093a6:	011b      	lsls	r3, r3, #4
 80093a8:	1a9b      	subs	r3, r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	334c      	adds	r3, #76	@ 0x4c
 80093b0:	2202      	movs	r2, #2
 80093b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80093b4:	78fa      	ldrb	r2, [r7, #3]
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	334d      	adds	r3, #77	@ 0x4d
 80093c4:	2203      	movs	r2, #3
 80093c6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	78fa      	ldrb	r2, [r7, #3]
 80093ce:	4611      	mov	r1, r2
 80093d0:	4618      	mov	r0, r3
 80093d2:	f00c fba4 	bl	8015b1e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80093d6:	78fa      	ldrb	r2, [r7, #3]
 80093d8:	6879      	ldr	r1, [r7, #4]
 80093da:	4613      	mov	r3, r2
 80093dc:	011b      	lsls	r3, r3, #4
 80093de:	1a9b      	subs	r3, r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	440b      	add	r3, r1
 80093e4:	331a      	adds	r3, #26
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	f040 8437 	bne.w	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
 80093ee:	78fa      	ldrb	r2, [r7, #3]
 80093f0:	6879      	ldr	r1, [r7, #4]
 80093f2:	4613      	mov	r3, r2
 80093f4:	011b      	lsls	r3, r3, #4
 80093f6:	1a9b      	subs	r3, r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	440b      	add	r3, r1
 80093fc:	331b      	adds	r3, #27
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	f040 842b 	bne.w	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8009406:	78fa      	ldrb	r2, [r7, #3]
 8009408:	6879      	ldr	r1, [r7, #4]
 800940a:	4613      	mov	r3, r2
 800940c:	011b      	lsls	r3, r3, #4
 800940e:	1a9b      	subs	r3, r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	440b      	add	r3, r1
 8009414:	3326      	adds	r3, #38	@ 0x26
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d009      	beq.n	8009430 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800941c:	78fa      	ldrb	r2, [r7, #3]
 800941e:	6879      	ldr	r1, [r7, #4]
 8009420:	4613      	mov	r3, r2
 8009422:	011b      	lsls	r3, r3, #4
 8009424:	1a9b      	subs	r3, r3, r2
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	440b      	add	r3, r1
 800942a:	331b      	adds	r3, #27
 800942c:	2201      	movs	r2, #1
 800942e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009430:	78fa      	ldrb	r2, [r7, #3]
 8009432:	6879      	ldr	r1, [r7, #4]
 8009434:	4613      	mov	r3, r2
 8009436:	011b      	lsls	r3, r3, #4
 8009438:	1a9b      	subs	r3, r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	440b      	add	r3, r1
 800943e:	334d      	adds	r3, #77	@ 0x4d
 8009440:	2203      	movs	r2, #3
 8009442:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	78fa      	ldrb	r2, [r7, #3]
 800944a:	4611      	mov	r1, r2
 800944c:	4618      	mov	r0, r3
 800944e:	f00c fb66 	bl	8015b1e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8009452:	78fa      	ldrb	r2, [r7, #3]
 8009454:	6879      	ldr	r1, [r7, #4]
 8009456:	4613      	mov	r3, r2
 8009458:	011b      	lsls	r3, r3, #4
 800945a:	1a9b      	subs	r3, r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	440b      	add	r3, r1
 8009460:	3344      	adds	r3, #68	@ 0x44
 8009462:	2200      	movs	r2, #0
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	e3f9      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	78fa      	ldrb	r2, [r7, #3]
 800946e:	4611      	mov	r1, r2
 8009470:	4618      	mov	r0, r3
 8009472:	f00b fcda 	bl	8014e2a <USB_ReadChInterrupts>
 8009476:	4603      	mov	r3, r0
 8009478:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800947c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009480:	d111      	bne.n	80094a6 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	015a      	lsls	r2, r3, #5
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	4413      	add	r3, r2
 800948a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800948e:	461a      	mov	r2, r3
 8009490:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009494:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	78fa      	ldrb	r2, [r7, #3]
 800949c:	4611      	mov	r1, r2
 800949e:	4618      	mov	r0, r3
 80094a0:	f00c fb3d 	bl	8015b1e <USB_HC_Halt>
 80094a4:	e3da      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	78fa      	ldrb	r2, [r7, #3]
 80094ac:	4611      	mov	r1, r2
 80094ae:	4618      	mov	r0, r3
 80094b0:	f00b fcbb 	bl	8014e2a <USB_ReadChInterrupts>
 80094b4:	4603      	mov	r3, r0
 80094b6:	f003 0301 	and.w	r3, r3, #1
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d168      	bne.n	8009590 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80094be:	78fa      	ldrb	r2, [r7, #3]
 80094c0:	6879      	ldr	r1, [r7, #4]
 80094c2:	4613      	mov	r3, r2
 80094c4:	011b      	lsls	r3, r3, #4
 80094c6:	1a9b      	subs	r3, r3, r2
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	440b      	add	r3, r1
 80094cc:	3344      	adds	r3, #68	@ 0x44
 80094ce:	2200      	movs	r2, #0
 80094d0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	78fa      	ldrb	r2, [r7, #3]
 80094d8:	4611      	mov	r1, r2
 80094da:	4618      	mov	r0, r3
 80094dc:	f00b fca5 	bl	8014e2a <USB_ReadChInterrupts>
 80094e0:	4603      	mov	r3, r0
 80094e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094e6:	2b40      	cmp	r3, #64	@ 0x40
 80094e8:	d112      	bne.n	8009510 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80094ea:	78fa      	ldrb	r2, [r7, #3]
 80094ec:	6879      	ldr	r1, [r7, #4]
 80094ee:	4613      	mov	r3, r2
 80094f0:	011b      	lsls	r3, r3, #4
 80094f2:	1a9b      	subs	r3, r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	440b      	add	r3, r1
 80094f8:	3319      	adds	r3, #25
 80094fa:	2201      	movs	r2, #1
 80094fc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80094fe:	78fb      	ldrb	r3, [r7, #3]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	4413      	add	r3, r2
 8009506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800950a:	461a      	mov	r2, r3
 800950c:	2340      	movs	r3, #64	@ 0x40
 800950e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009510:	78fa      	ldrb	r2, [r7, #3]
 8009512:	6879      	ldr	r1, [r7, #4]
 8009514:	4613      	mov	r3, r2
 8009516:	011b      	lsls	r3, r3, #4
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	440b      	add	r3, r1
 800951e:	331b      	adds	r3, #27
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d019      	beq.n	800955a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009526:	78fa      	ldrb	r2, [r7, #3]
 8009528:	6879      	ldr	r1, [r7, #4]
 800952a:	4613      	mov	r3, r2
 800952c:	011b      	lsls	r3, r3, #4
 800952e:	1a9b      	subs	r3, r3, r2
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	440b      	add	r3, r1
 8009534:	331b      	adds	r3, #27
 8009536:	2200      	movs	r2, #0
 8009538:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800953a:	78fb      	ldrb	r3, [r7, #3]
 800953c:	015a      	lsls	r2, r3, #5
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	4413      	add	r3, r2
 8009542:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	78fa      	ldrb	r2, [r7, #3]
 800954a:	0151      	lsls	r1, r2, #5
 800954c:	693a      	ldr	r2, [r7, #16]
 800954e:	440a      	add	r2, r1
 8009550:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009558:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800955a:	78fb      	ldrb	r3, [r7, #3]
 800955c:	015a      	lsls	r2, r3, #5
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	4413      	add	r3, r2
 8009562:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009566:	461a      	mov	r2, r3
 8009568:	2301      	movs	r3, #1
 800956a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800956c:	78fa      	ldrb	r2, [r7, #3]
 800956e:	6879      	ldr	r1, [r7, #4]
 8009570:	4613      	mov	r3, r2
 8009572:	011b      	lsls	r3, r3, #4
 8009574:	1a9b      	subs	r3, r3, r2
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	440b      	add	r3, r1
 800957a:	334d      	adds	r3, #77	@ 0x4d
 800957c:	2201      	movs	r2, #1
 800957e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	78fa      	ldrb	r2, [r7, #3]
 8009586:	4611      	mov	r1, r2
 8009588:	4618      	mov	r0, r3
 800958a:	f00c fac8 	bl	8015b1e <USB_HC_Halt>
 800958e:	e365      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	78fa      	ldrb	r2, [r7, #3]
 8009596:	4611      	mov	r1, r2
 8009598:	4618      	mov	r0, r3
 800959a:	f00b fc46 	bl	8014e2a <USB_ReadChInterrupts>
 800959e:	4603      	mov	r3, r0
 80095a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a4:	2b40      	cmp	r3, #64	@ 0x40
 80095a6:	d139      	bne.n	800961c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80095a8:	78fa      	ldrb	r2, [r7, #3]
 80095aa:	6879      	ldr	r1, [r7, #4]
 80095ac:	4613      	mov	r3, r2
 80095ae:	011b      	lsls	r3, r3, #4
 80095b0:	1a9b      	subs	r3, r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	440b      	add	r3, r1
 80095b6:	334d      	adds	r3, #77	@ 0x4d
 80095b8:	2205      	movs	r2, #5
 80095ba:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80095bc:	78fa      	ldrb	r2, [r7, #3]
 80095be:	6879      	ldr	r1, [r7, #4]
 80095c0:	4613      	mov	r3, r2
 80095c2:	011b      	lsls	r3, r3, #4
 80095c4:	1a9b      	subs	r3, r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	440b      	add	r3, r1
 80095ca:	331a      	adds	r3, #26
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d109      	bne.n	80095e6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80095d2:	78fa      	ldrb	r2, [r7, #3]
 80095d4:	6879      	ldr	r1, [r7, #4]
 80095d6:	4613      	mov	r3, r2
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	1a9b      	subs	r3, r3, r2
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	440b      	add	r3, r1
 80095e0:	3319      	adds	r3, #25
 80095e2:	2201      	movs	r2, #1
 80095e4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80095e6:	78fa      	ldrb	r2, [r7, #3]
 80095e8:	6879      	ldr	r1, [r7, #4]
 80095ea:	4613      	mov	r3, r2
 80095ec:	011b      	lsls	r3, r3, #4
 80095ee:	1a9b      	subs	r3, r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	440b      	add	r3, r1
 80095f4:	3344      	adds	r3, #68	@ 0x44
 80095f6:	2200      	movs	r2, #0
 80095f8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	78fa      	ldrb	r2, [r7, #3]
 8009600:	4611      	mov	r1, r2
 8009602:	4618      	mov	r0, r3
 8009604:	f00c fa8b 	bl	8015b1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009608:	78fb      	ldrb	r3, [r7, #3]
 800960a:	015a      	lsls	r2, r3, #5
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	4413      	add	r3, r2
 8009610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009614:	461a      	mov	r2, r3
 8009616:	2340      	movs	r3, #64	@ 0x40
 8009618:	6093      	str	r3, [r2, #8]
 800961a:	e31f      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	4611      	mov	r1, r2
 8009624:	4618      	mov	r0, r3
 8009626:	f00b fc00 	bl	8014e2a <USB_ReadChInterrupts>
 800962a:	4603      	mov	r3, r0
 800962c:	f003 0308 	and.w	r3, r3, #8
 8009630:	2b08      	cmp	r3, #8
 8009632:	d11a      	bne.n	800966a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009634:	78fb      	ldrb	r3, [r7, #3]
 8009636:	015a      	lsls	r2, r3, #5
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	4413      	add	r3, r2
 800963c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009640:	461a      	mov	r2, r3
 8009642:	2308      	movs	r3, #8
 8009644:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8009646:	78fa      	ldrb	r2, [r7, #3]
 8009648:	6879      	ldr	r1, [r7, #4]
 800964a:	4613      	mov	r3, r2
 800964c:	011b      	lsls	r3, r3, #4
 800964e:	1a9b      	subs	r3, r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	440b      	add	r3, r1
 8009654:	334d      	adds	r3, #77	@ 0x4d
 8009656:	2206      	movs	r2, #6
 8009658:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	78fa      	ldrb	r2, [r7, #3]
 8009660:	4611      	mov	r1, r2
 8009662:	4618      	mov	r0, r3
 8009664:	f00c fa5b 	bl	8015b1e <USB_HC_Halt>
 8009668:	e2f8      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f00b fbd9 	bl	8014e2a <USB_ReadChInterrupts>
 8009678:	4603      	mov	r3, r0
 800967a:	f003 0310 	and.w	r3, r3, #16
 800967e:	2b10      	cmp	r3, #16
 8009680:	d144      	bne.n	800970c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009682:	78fa      	ldrb	r2, [r7, #3]
 8009684:	6879      	ldr	r1, [r7, #4]
 8009686:	4613      	mov	r3, r2
 8009688:	011b      	lsls	r3, r3, #4
 800968a:	1a9b      	subs	r3, r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	440b      	add	r3, r1
 8009690:	3344      	adds	r3, #68	@ 0x44
 8009692:	2200      	movs	r2, #0
 8009694:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009696:	78fa      	ldrb	r2, [r7, #3]
 8009698:	6879      	ldr	r1, [r7, #4]
 800969a:	4613      	mov	r3, r2
 800969c:	011b      	lsls	r3, r3, #4
 800969e:	1a9b      	subs	r3, r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	440b      	add	r3, r1
 80096a4:	334d      	adds	r3, #77	@ 0x4d
 80096a6:	2204      	movs	r2, #4
 80096a8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80096aa:	78fa      	ldrb	r2, [r7, #3]
 80096ac:	6879      	ldr	r1, [r7, #4]
 80096ae:	4613      	mov	r3, r2
 80096b0:	011b      	lsls	r3, r3, #4
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	440b      	add	r3, r1
 80096b8:	3319      	adds	r3, #25
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d114      	bne.n	80096ea <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80096c0:	78fa      	ldrb	r2, [r7, #3]
 80096c2:	6879      	ldr	r1, [r7, #4]
 80096c4:	4613      	mov	r3, r2
 80096c6:	011b      	lsls	r3, r3, #4
 80096c8:	1a9b      	subs	r3, r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	440b      	add	r3, r1
 80096ce:	3318      	adds	r3, #24
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d109      	bne.n	80096ea <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80096d6:	78fa      	ldrb	r2, [r7, #3]
 80096d8:	6879      	ldr	r1, [r7, #4]
 80096da:	4613      	mov	r3, r2
 80096dc:	011b      	lsls	r3, r3, #4
 80096de:	1a9b      	subs	r3, r3, r2
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	440b      	add	r3, r1
 80096e4:	3319      	adds	r3, #25
 80096e6:	2201      	movs	r2, #1
 80096e8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	78fa      	ldrb	r2, [r7, #3]
 80096f0:	4611      	mov	r1, r2
 80096f2:	4618      	mov	r0, r3
 80096f4:	f00c fa13 	bl	8015b1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80096f8:	78fb      	ldrb	r3, [r7, #3]
 80096fa:	015a      	lsls	r2, r3, #5
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	4413      	add	r3, r2
 8009700:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009704:	461a      	mov	r2, r3
 8009706:	2310      	movs	r3, #16
 8009708:	6093      	str	r3, [r2, #8]
 800970a:	e2a7      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	78fa      	ldrb	r2, [r7, #3]
 8009712:	4611      	mov	r1, r2
 8009714:	4618      	mov	r0, r3
 8009716:	f00b fb88 	bl	8014e2a <USB_ReadChInterrupts>
 800971a:	4603      	mov	r3, r0
 800971c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009720:	2b80      	cmp	r3, #128	@ 0x80
 8009722:	f040 8083 	bne.w	800982c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	799b      	ldrb	r3, [r3, #6]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d111      	bne.n	8009752 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800972e:	78fa      	ldrb	r2, [r7, #3]
 8009730:	6879      	ldr	r1, [r7, #4]
 8009732:	4613      	mov	r3, r2
 8009734:	011b      	lsls	r3, r3, #4
 8009736:	1a9b      	subs	r3, r3, r2
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	440b      	add	r3, r1
 800973c:	334d      	adds	r3, #77	@ 0x4d
 800973e:	2207      	movs	r2, #7
 8009740:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	78fa      	ldrb	r2, [r7, #3]
 8009748:	4611      	mov	r1, r2
 800974a:	4618      	mov	r0, r3
 800974c:	f00c f9e7 	bl	8015b1e <USB_HC_Halt>
 8009750:	e062      	b.n	8009818 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009752:	78fa      	ldrb	r2, [r7, #3]
 8009754:	6879      	ldr	r1, [r7, #4]
 8009756:	4613      	mov	r3, r2
 8009758:	011b      	lsls	r3, r3, #4
 800975a:	1a9b      	subs	r3, r3, r2
 800975c:	009b      	lsls	r3, r3, #2
 800975e:	440b      	add	r3, r1
 8009760:	3344      	adds	r3, #68	@ 0x44
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	1c59      	adds	r1, r3, #1
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	4613      	mov	r3, r2
 800976a:	011b      	lsls	r3, r3, #4
 800976c:	1a9b      	subs	r3, r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	4403      	add	r3, r0
 8009772:	3344      	adds	r3, #68	@ 0x44
 8009774:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009776:	78fa      	ldrb	r2, [r7, #3]
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	4613      	mov	r3, r2
 800977c:	011b      	lsls	r3, r3, #4
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	3344      	adds	r3, #68	@ 0x44
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2b02      	cmp	r3, #2
 800978a:	d922      	bls.n	80097d2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800978c:	78fa      	ldrb	r2, [r7, #3]
 800978e:	6879      	ldr	r1, [r7, #4]
 8009790:	4613      	mov	r3, r2
 8009792:	011b      	lsls	r3, r3, #4
 8009794:	1a9b      	subs	r3, r3, r2
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	440b      	add	r3, r1
 800979a:	3344      	adds	r3, #68	@ 0x44
 800979c:	2200      	movs	r2, #0
 800979e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80097a0:	78fa      	ldrb	r2, [r7, #3]
 80097a2:	6879      	ldr	r1, [r7, #4]
 80097a4:	4613      	mov	r3, r2
 80097a6:	011b      	lsls	r3, r3, #4
 80097a8:	1a9b      	subs	r3, r3, r2
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	440b      	add	r3, r1
 80097ae:	334c      	adds	r3, #76	@ 0x4c
 80097b0:	2204      	movs	r2, #4
 80097b2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80097b4:	78fa      	ldrb	r2, [r7, #3]
 80097b6:	6879      	ldr	r1, [r7, #4]
 80097b8:	4613      	mov	r3, r2
 80097ba:	011b      	lsls	r3, r3, #4
 80097bc:	1a9b      	subs	r3, r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	440b      	add	r3, r1
 80097c2:	334c      	adds	r3, #76	@ 0x4c
 80097c4:	781a      	ldrb	r2, [r3, #0]
 80097c6:	78fb      	ldrb	r3, [r7, #3]
 80097c8:	4619      	mov	r1, r3
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f7fa fe72 	bl	80044b4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80097d0:	e022      	b.n	8009818 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097d2:	78fa      	ldrb	r2, [r7, #3]
 80097d4:	6879      	ldr	r1, [r7, #4]
 80097d6:	4613      	mov	r3, r2
 80097d8:	011b      	lsls	r3, r3, #4
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	440b      	add	r3, r1
 80097e0:	334c      	adds	r3, #76	@ 0x4c
 80097e2:	2202      	movs	r2, #2
 80097e4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80097e6:	78fb      	ldrb	r3, [r7, #3]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80097fc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009804:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009806:	78fb      	ldrb	r3, [r7, #3]
 8009808:	015a      	lsls	r2, r3, #5
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	4413      	add	r3, r2
 800980e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009812:	461a      	mov	r2, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009818:	78fb      	ldrb	r3, [r7, #3]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	4413      	add	r3, r2
 8009820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009824:	461a      	mov	r2, r3
 8009826:	2380      	movs	r3, #128	@ 0x80
 8009828:	6093      	str	r3, [r2, #8]
 800982a:	e217      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	78fa      	ldrb	r2, [r7, #3]
 8009832:	4611      	mov	r1, r2
 8009834:	4618      	mov	r0, r3
 8009836:	f00b faf8 	bl	8014e2a <USB_ReadChInterrupts>
 800983a:	4603      	mov	r3, r0
 800983c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009844:	d11b      	bne.n	800987e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8009846:	78fa      	ldrb	r2, [r7, #3]
 8009848:	6879      	ldr	r1, [r7, #4]
 800984a:	4613      	mov	r3, r2
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	334d      	adds	r3, #77	@ 0x4d
 8009856:	2209      	movs	r2, #9
 8009858:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	78fa      	ldrb	r2, [r7, #3]
 8009860:	4611      	mov	r1, r2
 8009862:	4618      	mov	r0, r3
 8009864:	f00c f95b 	bl	8015b1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009868:	78fb      	ldrb	r3, [r7, #3]
 800986a:	015a      	lsls	r2, r3, #5
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	4413      	add	r3, r2
 8009870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009874:	461a      	mov	r2, r3
 8009876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800987a:	6093      	str	r3, [r2, #8]
 800987c:	e1ee      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	78fa      	ldrb	r2, [r7, #3]
 8009884:	4611      	mov	r1, r2
 8009886:	4618      	mov	r0, r3
 8009888:	f00b facf 	bl	8014e2a <USB_ReadChInterrupts>
 800988c:	4603      	mov	r3, r0
 800988e:	f003 0302 	and.w	r3, r3, #2
 8009892:	2b02      	cmp	r3, #2
 8009894:	f040 81df 	bne.w	8009c56 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009898:	78fb      	ldrb	r3, [r7, #3]
 800989a:	015a      	lsls	r2, r3, #5
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	4413      	add	r3, r2
 80098a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098a4:	461a      	mov	r2, r3
 80098a6:	2302      	movs	r3, #2
 80098a8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80098aa:	78fa      	ldrb	r2, [r7, #3]
 80098ac:	6879      	ldr	r1, [r7, #4]
 80098ae:	4613      	mov	r3, r2
 80098b0:	011b      	lsls	r3, r3, #4
 80098b2:	1a9b      	subs	r3, r3, r2
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	440b      	add	r3, r1
 80098b8:	334d      	adds	r3, #77	@ 0x4d
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	f040 8093 	bne.w	80099e8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80098c2:	78fa      	ldrb	r2, [r7, #3]
 80098c4:	6879      	ldr	r1, [r7, #4]
 80098c6:	4613      	mov	r3, r2
 80098c8:	011b      	lsls	r3, r3, #4
 80098ca:	1a9b      	subs	r3, r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	440b      	add	r3, r1
 80098d0:	334d      	adds	r3, #77	@ 0x4d
 80098d2:	2202      	movs	r2, #2
 80098d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	6879      	ldr	r1, [r7, #4]
 80098da:	4613      	mov	r3, r2
 80098dc:	011b      	lsls	r3, r3, #4
 80098de:	1a9b      	subs	r3, r3, r2
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	440b      	add	r3, r1
 80098e4:	334c      	adds	r3, #76	@ 0x4c
 80098e6:	2201      	movs	r2, #1
 80098e8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80098ea:	78fa      	ldrb	r2, [r7, #3]
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	011b      	lsls	r3, r3, #4
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	440b      	add	r3, r1
 80098f8:	3326      	adds	r3, #38	@ 0x26
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d00b      	beq.n	8009918 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009900:	78fa      	ldrb	r2, [r7, #3]
 8009902:	6879      	ldr	r1, [r7, #4]
 8009904:	4613      	mov	r3, r2
 8009906:	011b      	lsls	r3, r3, #4
 8009908:	1a9b      	subs	r3, r3, r2
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	440b      	add	r3, r1
 800990e:	3326      	adds	r3, #38	@ 0x26
 8009910:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009912:	2b03      	cmp	r3, #3
 8009914:	f040 8190 	bne.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	799b      	ldrb	r3, [r3, #6]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d115      	bne.n	800994c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009920:	78fa      	ldrb	r2, [r7, #3]
 8009922:	6879      	ldr	r1, [r7, #4]
 8009924:	4613      	mov	r3, r2
 8009926:	011b      	lsls	r3, r3, #4
 8009928:	1a9b      	subs	r3, r3, r2
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	440b      	add	r3, r1
 800992e:	333d      	adds	r3, #61	@ 0x3d
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	78fa      	ldrb	r2, [r7, #3]
 8009934:	f083 0301 	eor.w	r3, r3, #1
 8009938:	b2d8      	uxtb	r0, r3
 800993a:	6879      	ldr	r1, [r7, #4]
 800993c:	4613      	mov	r3, r2
 800993e:	011b      	lsls	r3, r3, #4
 8009940:	1a9b      	subs	r3, r3, r2
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	440b      	add	r3, r1
 8009946:	333d      	adds	r3, #61	@ 0x3d
 8009948:	4602      	mov	r2, r0
 800994a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	799b      	ldrb	r3, [r3, #6]
 8009950:	2b01      	cmp	r3, #1
 8009952:	f040 8171 	bne.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
 8009956:	78fa      	ldrb	r2, [r7, #3]
 8009958:	6879      	ldr	r1, [r7, #4]
 800995a:	4613      	mov	r3, r2
 800995c:	011b      	lsls	r3, r3, #4
 800995e:	1a9b      	subs	r3, r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	440b      	add	r3, r1
 8009964:	3334      	adds	r3, #52	@ 0x34
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	f000 8165 	beq.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800996e:	78fa      	ldrb	r2, [r7, #3]
 8009970:	6879      	ldr	r1, [r7, #4]
 8009972:	4613      	mov	r3, r2
 8009974:	011b      	lsls	r3, r3, #4
 8009976:	1a9b      	subs	r3, r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	440b      	add	r3, r1
 800997c:	3334      	adds	r3, #52	@ 0x34
 800997e:	6819      	ldr	r1, [r3, #0]
 8009980:	78fa      	ldrb	r2, [r7, #3]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	4613      	mov	r3, r2
 8009986:	011b      	lsls	r3, r3, #4
 8009988:	1a9b      	subs	r3, r3, r2
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	4403      	add	r3, r0
 800998e:	3328      	adds	r3, #40	@ 0x28
 8009990:	881b      	ldrh	r3, [r3, #0]
 8009992:	440b      	add	r3, r1
 8009994:	1e59      	subs	r1, r3, #1
 8009996:	78fa      	ldrb	r2, [r7, #3]
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	4613      	mov	r3, r2
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	1a9b      	subs	r3, r3, r2
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	4403      	add	r3, r0
 80099a4:	3328      	adds	r3, #40	@ 0x28
 80099a6:	881b      	ldrh	r3, [r3, #0]
 80099a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80099ac:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f000 813f 	beq.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80099ba:	78fa      	ldrb	r2, [r7, #3]
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	4613      	mov	r3, r2
 80099c0:	011b      	lsls	r3, r3, #4
 80099c2:	1a9b      	subs	r3, r3, r2
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	440b      	add	r3, r1
 80099c8:	333d      	adds	r3, #61	@ 0x3d
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	78fa      	ldrb	r2, [r7, #3]
 80099ce:	f083 0301 	eor.w	r3, r3, #1
 80099d2:	b2d8      	uxtb	r0, r3
 80099d4:	6879      	ldr	r1, [r7, #4]
 80099d6:	4613      	mov	r3, r2
 80099d8:	011b      	lsls	r3, r3, #4
 80099da:	1a9b      	subs	r3, r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	440b      	add	r3, r1
 80099e0:	333d      	adds	r3, #61	@ 0x3d
 80099e2:	4602      	mov	r2, r0
 80099e4:	701a      	strb	r2, [r3, #0]
 80099e6:	e127      	b.n	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80099e8:	78fa      	ldrb	r2, [r7, #3]
 80099ea:	6879      	ldr	r1, [r7, #4]
 80099ec:	4613      	mov	r3, r2
 80099ee:	011b      	lsls	r3, r3, #4
 80099f0:	1a9b      	subs	r3, r3, r2
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	440b      	add	r3, r1
 80099f6:	334d      	adds	r3, #77	@ 0x4d
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	2b03      	cmp	r3, #3
 80099fc:	d120      	bne.n	8009a40 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80099fe:	78fa      	ldrb	r2, [r7, #3]
 8009a00:	6879      	ldr	r1, [r7, #4]
 8009a02:	4613      	mov	r3, r2
 8009a04:	011b      	lsls	r3, r3, #4
 8009a06:	1a9b      	subs	r3, r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	440b      	add	r3, r1
 8009a0c:	334d      	adds	r3, #77	@ 0x4d
 8009a0e:	2202      	movs	r2, #2
 8009a10:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009a12:	78fa      	ldrb	r2, [r7, #3]
 8009a14:	6879      	ldr	r1, [r7, #4]
 8009a16:	4613      	mov	r3, r2
 8009a18:	011b      	lsls	r3, r3, #4
 8009a1a:	1a9b      	subs	r3, r3, r2
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	440b      	add	r3, r1
 8009a20:	331b      	adds	r3, #27
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	f040 8107 	bne.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009a2a:	78fa      	ldrb	r2, [r7, #3]
 8009a2c:	6879      	ldr	r1, [r7, #4]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	1a9b      	subs	r3, r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	440b      	add	r3, r1
 8009a38:	334c      	adds	r3, #76	@ 0x4c
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	701a      	strb	r2, [r3, #0]
 8009a3e:	e0fb      	b.n	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009a40:	78fa      	ldrb	r2, [r7, #3]
 8009a42:	6879      	ldr	r1, [r7, #4]
 8009a44:	4613      	mov	r3, r2
 8009a46:	011b      	lsls	r3, r3, #4
 8009a48:	1a9b      	subs	r3, r3, r2
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	440b      	add	r3, r1
 8009a4e:	334d      	adds	r3, #77	@ 0x4d
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	d13a      	bne.n	8009acc <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a56:	78fa      	ldrb	r2, [r7, #3]
 8009a58:	6879      	ldr	r1, [r7, #4]
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	011b      	lsls	r3, r3, #4
 8009a5e:	1a9b      	subs	r3, r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	440b      	add	r3, r1
 8009a64:	334d      	adds	r3, #77	@ 0x4d
 8009a66:	2202      	movs	r2, #2
 8009a68:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009a6a:	78fa      	ldrb	r2, [r7, #3]
 8009a6c:	6879      	ldr	r1, [r7, #4]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	011b      	lsls	r3, r3, #4
 8009a72:	1a9b      	subs	r3, r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	440b      	add	r3, r1
 8009a78:	334c      	adds	r3, #76	@ 0x4c
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009a7e:	78fa      	ldrb	r2, [r7, #3]
 8009a80:	6879      	ldr	r1, [r7, #4]
 8009a82:	4613      	mov	r3, r2
 8009a84:	011b      	lsls	r3, r3, #4
 8009a86:	1a9b      	subs	r3, r3, r2
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	440b      	add	r3, r1
 8009a8c:	331b      	adds	r3, #27
 8009a8e:	781b      	ldrb	r3, [r3, #0]
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	f040 80d1 	bne.w	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009a96:	78fa      	ldrb	r2, [r7, #3]
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	011b      	lsls	r3, r3, #4
 8009a9e:	1a9b      	subs	r3, r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	440b      	add	r3, r1
 8009aa4:	331b      	adds	r3, #27
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009aaa:	78fb      	ldrb	r3, [r7, #3]
 8009aac:	015a      	lsls	r2, r3, #5
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	4413      	add	r3, r2
 8009ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	78fa      	ldrb	r2, [r7, #3]
 8009aba:	0151      	lsls	r1, r2, #5
 8009abc:	693a      	ldr	r2, [r7, #16]
 8009abe:	440a      	add	r2, r1
 8009ac0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ac8:	6053      	str	r3, [r2, #4]
 8009aca:	e0b5      	b.n	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009acc:	78fa      	ldrb	r2, [r7, #3]
 8009ace:	6879      	ldr	r1, [r7, #4]
 8009ad0:	4613      	mov	r3, r2
 8009ad2:	011b      	lsls	r3, r3, #4
 8009ad4:	1a9b      	subs	r3, r3, r2
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	440b      	add	r3, r1
 8009ada:	334d      	adds	r3, #77	@ 0x4d
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	2b05      	cmp	r3, #5
 8009ae0:	d114      	bne.n	8009b0c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009ae2:	78fa      	ldrb	r2, [r7, #3]
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	011b      	lsls	r3, r3, #4
 8009aea:	1a9b      	subs	r3, r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	440b      	add	r3, r1
 8009af0:	334d      	adds	r3, #77	@ 0x4d
 8009af2:	2202      	movs	r2, #2
 8009af4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009af6:	78fa      	ldrb	r2, [r7, #3]
 8009af8:	6879      	ldr	r1, [r7, #4]
 8009afa:	4613      	mov	r3, r2
 8009afc:	011b      	lsls	r3, r3, #4
 8009afe:	1a9b      	subs	r3, r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	440b      	add	r3, r1
 8009b04:	334c      	adds	r3, #76	@ 0x4c
 8009b06:	2202      	movs	r2, #2
 8009b08:	701a      	strb	r2, [r3, #0]
 8009b0a:	e095      	b.n	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009b0c:	78fa      	ldrb	r2, [r7, #3]
 8009b0e:	6879      	ldr	r1, [r7, #4]
 8009b10:	4613      	mov	r3, r2
 8009b12:	011b      	lsls	r3, r3, #4
 8009b14:	1a9b      	subs	r3, r3, r2
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	440b      	add	r3, r1
 8009b1a:	334d      	adds	r3, #77	@ 0x4d
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	2b06      	cmp	r3, #6
 8009b20:	d114      	bne.n	8009b4c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b22:	78fa      	ldrb	r2, [r7, #3]
 8009b24:	6879      	ldr	r1, [r7, #4]
 8009b26:	4613      	mov	r3, r2
 8009b28:	011b      	lsls	r3, r3, #4
 8009b2a:	1a9b      	subs	r3, r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	440b      	add	r3, r1
 8009b30:	334d      	adds	r3, #77	@ 0x4d
 8009b32:	2202      	movs	r2, #2
 8009b34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009b36:	78fa      	ldrb	r2, [r7, #3]
 8009b38:	6879      	ldr	r1, [r7, #4]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	011b      	lsls	r3, r3, #4
 8009b3e:	1a9b      	subs	r3, r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	440b      	add	r3, r1
 8009b44:	334c      	adds	r3, #76	@ 0x4c
 8009b46:	2205      	movs	r2, #5
 8009b48:	701a      	strb	r2, [r3, #0]
 8009b4a:	e075      	b.n	8009c38 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009b4c:	78fa      	ldrb	r2, [r7, #3]
 8009b4e:	6879      	ldr	r1, [r7, #4]
 8009b50:	4613      	mov	r3, r2
 8009b52:	011b      	lsls	r3, r3, #4
 8009b54:	1a9b      	subs	r3, r3, r2
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	440b      	add	r3, r1
 8009b5a:	334d      	adds	r3, #77	@ 0x4d
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	2b07      	cmp	r3, #7
 8009b60:	d00a      	beq.n	8009b78 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009b62:	78fa      	ldrb	r2, [r7, #3]
 8009b64:	6879      	ldr	r1, [r7, #4]
 8009b66:	4613      	mov	r3, r2
 8009b68:	011b      	lsls	r3, r3, #4
 8009b6a:	1a9b      	subs	r3, r3, r2
 8009b6c:	009b      	lsls	r3, r3, #2
 8009b6e:	440b      	add	r3, r1
 8009b70:	334d      	adds	r3, #77	@ 0x4d
 8009b72:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009b74:	2b09      	cmp	r3, #9
 8009b76:	d170      	bne.n	8009c5a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b78:	78fa      	ldrb	r2, [r7, #3]
 8009b7a:	6879      	ldr	r1, [r7, #4]
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	011b      	lsls	r3, r3, #4
 8009b80:	1a9b      	subs	r3, r3, r2
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	440b      	add	r3, r1
 8009b86:	334d      	adds	r3, #77	@ 0x4d
 8009b88:	2202      	movs	r2, #2
 8009b8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009b8c:	78fa      	ldrb	r2, [r7, #3]
 8009b8e:	6879      	ldr	r1, [r7, #4]
 8009b90:	4613      	mov	r3, r2
 8009b92:	011b      	lsls	r3, r3, #4
 8009b94:	1a9b      	subs	r3, r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	440b      	add	r3, r1
 8009b9a:	3344      	adds	r3, #68	@ 0x44
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	1c59      	adds	r1, r3, #1
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	011b      	lsls	r3, r3, #4
 8009ba6:	1a9b      	subs	r3, r3, r2
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	4403      	add	r3, r0
 8009bac:	3344      	adds	r3, #68	@ 0x44
 8009bae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009bb0:	78fa      	ldrb	r2, [r7, #3]
 8009bb2:	6879      	ldr	r1, [r7, #4]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	011b      	lsls	r3, r3, #4
 8009bb8:	1a9b      	subs	r3, r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	440b      	add	r3, r1
 8009bbe:	3344      	adds	r3, #68	@ 0x44
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d914      	bls.n	8009bf0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009bc6:	78fa      	ldrb	r2, [r7, #3]
 8009bc8:	6879      	ldr	r1, [r7, #4]
 8009bca:	4613      	mov	r3, r2
 8009bcc:	011b      	lsls	r3, r3, #4
 8009bce:	1a9b      	subs	r3, r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	440b      	add	r3, r1
 8009bd4:	3344      	adds	r3, #68	@ 0x44
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009bda:	78fa      	ldrb	r2, [r7, #3]
 8009bdc:	6879      	ldr	r1, [r7, #4]
 8009bde:	4613      	mov	r3, r2
 8009be0:	011b      	lsls	r3, r3, #4
 8009be2:	1a9b      	subs	r3, r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	440b      	add	r3, r1
 8009be8:	334c      	adds	r3, #76	@ 0x4c
 8009bea:	2204      	movs	r2, #4
 8009bec:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009bee:	e022      	b.n	8009c36 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	6879      	ldr	r1, [r7, #4]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	011b      	lsls	r3, r3, #4
 8009bf8:	1a9b      	subs	r3, r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	440b      	add	r3, r1
 8009bfe:	334c      	adds	r3, #76	@ 0x4c
 8009c00:	2202      	movs	r2, #2
 8009c02:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009c04:	78fb      	ldrb	r3, [r7, #3]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009c1a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009c22:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009c24:	78fb      	ldrb	r3, [r7, #3]
 8009c26:	015a      	lsls	r2, r3, #5
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	4413      	add	r3, r2
 8009c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c30:	461a      	mov	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009c36:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009c38:	78fa      	ldrb	r2, [r7, #3]
 8009c3a:	6879      	ldr	r1, [r7, #4]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	440b      	add	r3, r1
 8009c46:	334c      	adds	r3, #76	@ 0x4c
 8009c48:	781a      	ldrb	r2, [r3, #0]
 8009c4a:	78fb      	ldrb	r3, [r7, #3]
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f7fa fc30 	bl	80044b4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009c54:	e002      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009c56:	bf00      	nop
 8009c58:	e000      	b.n	8009c5c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009c5a:	bf00      	nop
  }
}
 8009c5c:	3718      	adds	r7, #24
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b08a      	sub	sp, #40	@ 0x28
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c72:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	6a1b      	ldr	r3, [r3, #32]
 8009c7a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	f003 030f 	and.w	r3, r3, #15
 8009c82:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009c84:	69fb      	ldr	r3, [r7, #28]
 8009c86:	0c5b      	lsrs	r3, r3, #17
 8009c88:	f003 030f 	and.w	r3, r3, #15
 8009c8c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	091b      	lsrs	r3, r3, #4
 8009c92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009c96:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d004      	beq.n	8009ca8 <HCD_RXQLVL_IRQHandler+0x46>
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	2b05      	cmp	r3, #5
 8009ca2:	f000 80b6 	beq.w	8009e12 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009ca6:	e0b7      	b.n	8009e18 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	f000 80b3 	beq.w	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009cb0:	6879      	ldr	r1, [r7, #4]
 8009cb2:	69ba      	ldr	r2, [r7, #24]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	011b      	lsls	r3, r3, #4
 8009cb8:	1a9b      	subs	r3, r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	440b      	add	r3, r1
 8009cbe:	332c      	adds	r3, #44	@ 0x2c
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	f000 80a7 	beq.w	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009cc8:	6879      	ldr	r1, [r7, #4]
 8009cca:	69ba      	ldr	r2, [r7, #24]
 8009ccc:	4613      	mov	r3, r2
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	1a9b      	subs	r3, r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	440b      	add	r3, r1
 8009cd6:	3338      	adds	r3, #56	@ 0x38
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	18d1      	adds	r1, r2, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	69ba      	ldr	r2, [r7, #24]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	011b      	lsls	r3, r3, #4
 8009ce6:	1a9b      	subs	r3, r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4403      	add	r3, r0
 8009cec:	3334      	adds	r3, #52	@ 0x34
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4299      	cmp	r1, r3
 8009cf2:	f200 8083 	bhi.w	8009dfc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6818      	ldr	r0, [r3, #0]
 8009cfa:	6879      	ldr	r1, [r7, #4]
 8009cfc:	69ba      	ldr	r2, [r7, #24]
 8009cfe:	4613      	mov	r3, r2
 8009d00:	011b      	lsls	r3, r3, #4
 8009d02:	1a9b      	subs	r3, r3, r2
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	440b      	add	r3, r1
 8009d08:	332c      	adds	r3, #44	@ 0x2c
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	693a      	ldr	r2, [r7, #16]
 8009d0e:	b292      	uxth	r2, r2
 8009d10:	4619      	mov	r1, r3
 8009d12:	f00a fee3 	bl	8014adc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009d16:	6879      	ldr	r1, [r7, #4]
 8009d18:	69ba      	ldr	r2, [r7, #24]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	011b      	lsls	r3, r3, #4
 8009d1e:	1a9b      	subs	r3, r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	440b      	add	r3, r1
 8009d24:	332c      	adds	r3, #44	@ 0x2c
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	18d1      	adds	r1, r2, r3
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	69ba      	ldr	r2, [r7, #24]
 8009d30:	4613      	mov	r3, r2
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	1a9b      	subs	r3, r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	4403      	add	r3, r0
 8009d3a:	332c      	adds	r3, #44	@ 0x2c
 8009d3c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009d3e:	6879      	ldr	r1, [r7, #4]
 8009d40:	69ba      	ldr	r2, [r7, #24]
 8009d42:	4613      	mov	r3, r2
 8009d44:	011b      	lsls	r3, r3, #4
 8009d46:	1a9b      	subs	r3, r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	3338      	adds	r3, #56	@ 0x38
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	18d1      	adds	r1, r2, r3
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	69ba      	ldr	r2, [r7, #24]
 8009d58:	4613      	mov	r3, r2
 8009d5a:	011b      	lsls	r3, r3, #4
 8009d5c:	1a9b      	subs	r3, r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	4403      	add	r3, r0
 8009d62:	3338      	adds	r3, #56	@ 0x38
 8009d64:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	015a      	lsls	r2, r3, #5
 8009d6a:	6a3b      	ldr	r3, [r7, #32]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d72:	691b      	ldr	r3, [r3, #16]
 8009d74:	0cdb      	lsrs	r3, r3, #19
 8009d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d7a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009d7c:	6879      	ldr	r1, [r7, #4]
 8009d7e:	69ba      	ldr	r2, [r7, #24]
 8009d80:	4613      	mov	r3, r2
 8009d82:	011b      	lsls	r3, r3, #4
 8009d84:	1a9b      	subs	r3, r3, r2
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	440b      	add	r3, r1
 8009d8a:	3328      	adds	r3, #40	@ 0x28
 8009d8c:	881b      	ldrh	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d13f      	bne.n	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d03c      	beq.n	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	6a3b      	ldr	r3, [r7, #32]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009db2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009dba:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	6a3b      	ldr	r3, [r7, #32]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dc8:	461a      	mov	r2, r3
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009dce:	6879      	ldr	r1, [r7, #4]
 8009dd0:	69ba      	ldr	r2, [r7, #24]
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	011b      	lsls	r3, r3, #4
 8009dd6:	1a9b      	subs	r3, r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	440b      	add	r3, r1
 8009ddc:	333c      	adds	r3, #60	@ 0x3c
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	f083 0301 	eor.w	r3, r3, #1
 8009de4:	b2d8      	uxtb	r0, r3
 8009de6:	6879      	ldr	r1, [r7, #4]
 8009de8:	69ba      	ldr	r2, [r7, #24]
 8009dea:	4613      	mov	r3, r2
 8009dec:	011b      	lsls	r3, r3, #4
 8009dee:	1a9b      	subs	r3, r3, r2
 8009df0:	009b      	lsls	r3, r3, #2
 8009df2:	440b      	add	r3, r1
 8009df4:	333c      	adds	r3, #60	@ 0x3c
 8009df6:	4602      	mov	r2, r0
 8009df8:	701a      	strb	r2, [r3, #0]
      break;
 8009dfa:	e00c      	b.n	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009dfc:	6879      	ldr	r1, [r7, #4]
 8009dfe:	69ba      	ldr	r2, [r7, #24]
 8009e00:	4613      	mov	r3, r2
 8009e02:	011b      	lsls	r3, r3, #4
 8009e04:	1a9b      	subs	r3, r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	440b      	add	r3, r1
 8009e0a:	334c      	adds	r3, #76	@ 0x4c
 8009e0c:	2204      	movs	r2, #4
 8009e0e:	701a      	strb	r2, [r3, #0]
      break;
 8009e10:	e001      	b.n	8009e16 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009e12:	bf00      	nop
 8009e14:	e000      	b.n	8009e18 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009e16:	bf00      	nop
  }
}
 8009e18:	bf00      	nop
 8009e1a:	3728      	adds	r7, #40	@ 0x28
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009e4c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f003 0302 	and.w	r3, r3, #2
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d10b      	bne.n	8009e70 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d102      	bne.n	8009e68 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f7fa fb0a 	bl	800447c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	f043 0302 	orr.w	r3, r3, #2
 8009e6e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f003 0308 	and.w	r3, r3, #8
 8009e76:	2b08      	cmp	r3, #8
 8009e78:	d132      	bne.n	8009ee0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	f043 0308 	orr.w	r3, r3, #8
 8009e80:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f003 0304 	and.w	r3, r3, #4
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	d126      	bne.n	8009eda <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	7a5b      	ldrb	r3, [r3, #9]
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d113      	bne.n	8009ebc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009e9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e9e:	d106      	bne.n	8009eae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2102      	movs	r1, #2
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f00b f9cc 	bl	8015244 <USB_InitFSLSPClkSel>
 8009eac:	e011      	b.n	8009ed2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	2101      	movs	r1, #1
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f00b f9c5 	bl	8015244 <USB_InitFSLSPClkSel>
 8009eba:	e00a      	b.n	8009ed2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	79db      	ldrb	r3, [r3, #7]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d106      	bne.n	8009ed2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009eca:	461a      	mov	r2, r3
 8009ecc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009ed0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f7fa fafc 	bl	80044d0 <HAL_HCD_PortEnabled_Callback>
 8009ed8:	e002      	b.n	8009ee0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f7fa fb06 	bl	80044ec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f003 0320 	and.w	r3, r3, #32
 8009ee6:	2b20      	cmp	r3, #32
 8009ee8:	d103      	bne.n	8009ef2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	f043 0320 	orr.w	r3, r3, #32
 8009ef0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ef8:	461a      	mov	r2, r3
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	6013      	str	r3, [r2, #0]
}
 8009efe:	bf00      	nop
 8009f00:	3718      	adds	r7, #24
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b082      	sub	sp, #8
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d101      	bne.n	8009f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	e08b      	b.n	800a032 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d106      	bne.n	8009f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f00d fa1c 	bl	801736c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2224      	movs	r2, #36	@ 0x24
 8009f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f022 0201 	bic.w	r2, r2, #1
 8009f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	685a      	ldr	r2, [r3, #4]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009f58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	689a      	ldr	r2, [r3, #8]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009f68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d107      	bne.n	8009f82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	689a      	ldr	r2, [r3, #8]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f7e:	609a      	str	r2, [r3, #8]
 8009f80:	e006      	b.n	8009f90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	689a      	ldr	r2, [r3, #8]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009f8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	2b02      	cmp	r3, #2
 8009f96:	d108      	bne.n	8009faa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	685a      	ldr	r2, [r3, #4]
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009fa6:	605a      	str	r2, [r3, #4]
 8009fa8:	e007      	b.n	8009fba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	685a      	ldr	r2, [r3, #4]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009fb8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	6859      	ldr	r1, [r3, #4]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800a03c <HAL_I2C_Init+0x134>)
 8009fc6:	430b      	orrs	r3, r1
 8009fc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	68da      	ldr	r2, [r3, #12]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009fd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	691a      	ldr	r2, [r3, #16]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	695b      	ldr	r3, [r3, #20]
 8009fe2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	430a      	orrs	r2, r1
 8009ff2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	69d9      	ldr	r1, [r3, #28]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6a1a      	ldr	r2, [r3, #32]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	430a      	orrs	r2, r1
 800a002:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f042 0201 	orr.w	r2, r2, #1
 800a012:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2220      	movs	r2, #32
 800a01e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3708      	adds	r7, #8
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	02008000 	.word	0x02008000

0800a040 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a050:	b2db      	uxtb	r3, r3
 800a052:	2b20      	cmp	r3, #32
 800a054:	d138      	bne.n	800a0c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d101      	bne.n	800a064 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a060:	2302      	movs	r3, #2
 800a062:	e032      	b.n	800a0ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2224      	movs	r2, #36	@ 0x24
 800a070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 0201 	bic.w	r2, r2, #1
 800a082:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a092:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	6819      	ldr	r1, [r3, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	430a      	orrs	r2, r1
 800a0a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f042 0201 	orr.w	r2, r2, #1
 800a0b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2220      	movs	r2, #32
 800a0b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	e000      	b.n	800a0ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a0c8:	2302      	movs	r3, #2
  }
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	370c      	adds	r7, #12
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr

0800a0d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a0d6:	b480      	push	{r7}
 800a0d8:	b085      	sub	sp, #20
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
 800a0de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	2b20      	cmp	r3, #32
 800a0ea:	d139      	bne.n	800a160 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d101      	bne.n	800a0fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a0f6:	2302      	movs	r3, #2
 800a0f8:	e033      	b.n	800a162 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2224      	movs	r2, #36	@ 0x24
 800a106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f022 0201 	bic.w	r2, r2, #1
 800a118:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a128:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	021b      	lsls	r3, r3, #8
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	4313      	orrs	r3, r2
 800a132:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f042 0201 	orr.w	r2, r2, #1
 800a14a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2220      	movs	r2, #32
 800a150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2200      	movs	r2, #0
 800a158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	e000      	b.n	800a162 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a160:	2302      	movs	r3, #2
  }
}
 800a162:	4618      	mov	r0, r3
 800a164:	3714      	adds	r7, #20
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a16e:	b580      	push	{r7, lr}
 800a170:	b086      	sub	sp, #24
 800a172:	af02      	add	r7, sp, #8
 800a174:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	e0fe      	b.n	800a37e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a186:	b2db      	uxtb	r3, r3
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d106      	bne.n	800a19a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f7f9 fcb9 	bl	8003b0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2203      	movs	r2, #3
 800a19e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f009 fd4f 	bl	8013c4a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6818      	ldr	r0, [r3, #0]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	7c1a      	ldrb	r2, [r3, #16]
 800a1b4:	f88d 2000 	strb.w	r2, [sp]
 800a1b8:	3304      	adds	r3, #4
 800a1ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a1bc:	f009 fc20 	bl	8013a00 <USB_CoreInit>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d005      	beq.n	800a1d2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e0d5      	b.n	800a37e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f009 fd47 	bl	8013c6c <USB_SetCurrentMode>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d005      	beq.n	800a1f0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2202      	movs	r2, #2
 800a1e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e0c6      	b.n	800a37e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	73fb      	strb	r3, [r7, #15]
 800a1f4:	e04a      	b.n	800a28c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a1f6:	7bfa      	ldrb	r2, [r7, #15]
 800a1f8:	6879      	ldr	r1, [r7, #4]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	00db      	lsls	r3, r3, #3
 800a1fe:	4413      	add	r3, r2
 800a200:	009b      	lsls	r3, r3, #2
 800a202:	440b      	add	r3, r1
 800a204:	3315      	adds	r3, #21
 800a206:	2201      	movs	r2, #1
 800a208:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a20a:	7bfa      	ldrb	r2, [r7, #15]
 800a20c:	6879      	ldr	r1, [r7, #4]
 800a20e:	4613      	mov	r3, r2
 800a210:	00db      	lsls	r3, r3, #3
 800a212:	4413      	add	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	440b      	add	r3, r1
 800a218:	3314      	adds	r3, #20
 800a21a:	7bfa      	ldrb	r2, [r7, #15]
 800a21c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a21e:	7bfa      	ldrb	r2, [r7, #15]
 800a220:	7bfb      	ldrb	r3, [r7, #15]
 800a222:	b298      	uxth	r0, r3
 800a224:	6879      	ldr	r1, [r7, #4]
 800a226:	4613      	mov	r3, r2
 800a228:	00db      	lsls	r3, r3, #3
 800a22a:	4413      	add	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	440b      	add	r3, r1
 800a230:	332e      	adds	r3, #46	@ 0x2e
 800a232:	4602      	mov	r2, r0
 800a234:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a236:	7bfa      	ldrb	r2, [r7, #15]
 800a238:	6879      	ldr	r1, [r7, #4]
 800a23a:	4613      	mov	r3, r2
 800a23c:	00db      	lsls	r3, r3, #3
 800a23e:	4413      	add	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	440b      	add	r3, r1
 800a244:	3318      	adds	r3, #24
 800a246:	2200      	movs	r2, #0
 800a248:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a24a:	7bfa      	ldrb	r2, [r7, #15]
 800a24c:	6879      	ldr	r1, [r7, #4]
 800a24e:	4613      	mov	r3, r2
 800a250:	00db      	lsls	r3, r3, #3
 800a252:	4413      	add	r3, r2
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	440b      	add	r3, r1
 800a258:	331c      	adds	r3, #28
 800a25a:	2200      	movs	r2, #0
 800a25c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a25e:	7bfa      	ldrb	r2, [r7, #15]
 800a260:	6879      	ldr	r1, [r7, #4]
 800a262:	4613      	mov	r3, r2
 800a264:	00db      	lsls	r3, r3, #3
 800a266:	4413      	add	r3, r2
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	440b      	add	r3, r1
 800a26c:	3320      	adds	r3, #32
 800a26e:	2200      	movs	r2, #0
 800a270:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a272:	7bfa      	ldrb	r2, [r7, #15]
 800a274:	6879      	ldr	r1, [r7, #4]
 800a276:	4613      	mov	r3, r2
 800a278:	00db      	lsls	r3, r3, #3
 800a27a:	4413      	add	r3, r2
 800a27c:	009b      	lsls	r3, r3, #2
 800a27e:	440b      	add	r3, r1
 800a280:	3324      	adds	r3, #36	@ 0x24
 800a282:	2200      	movs	r2, #0
 800a284:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a286:	7bfb      	ldrb	r3, [r7, #15]
 800a288:	3301      	adds	r3, #1
 800a28a:	73fb      	strb	r3, [r7, #15]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	791b      	ldrb	r3, [r3, #4]
 800a290:	7bfa      	ldrb	r2, [r7, #15]
 800a292:	429a      	cmp	r2, r3
 800a294:	d3af      	bcc.n	800a1f6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a296:	2300      	movs	r3, #0
 800a298:	73fb      	strb	r3, [r7, #15]
 800a29a:	e044      	b.n	800a326 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a29c:	7bfa      	ldrb	r2, [r7, #15]
 800a29e:	6879      	ldr	r1, [r7, #4]
 800a2a0:	4613      	mov	r3, r2
 800a2a2:	00db      	lsls	r3, r3, #3
 800a2a4:	4413      	add	r3, r2
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	440b      	add	r3, r1
 800a2aa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a2b2:	7bfa      	ldrb	r2, [r7, #15]
 800a2b4:	6879      	ldr	r1, [r7, #4]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	00db      	lsls	r3, r3, #3
 800a2ba:	4413      	add	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	440b      	add	r3, r1
 800a2c0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a2c4:	7bfa      	ldrb	r2, [r7, #15]
 800a2c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a2c8:	7bfa      	ldrb	r2, [r7, #15]
 800a2ca:	6879      	ldr	r1, [r7, #4]
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	00db      	lsls	r3, r3, #3
 800a2d0:	4413      	add	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	440b      	add	r3, r1
 800a2d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a2da:	2200      	movs	r2, #0
 800a2dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a2de:	7bfa      	ldrb	r2, [r7, #15]
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	00db      	lsls	r3, r3, #3
 800a2e6:	4413      	add	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	440b      	add	r3, r1
 800a2ec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a2f4:	7bfa      	ldrb	r2, [r7, #15]
 800a2f6:	6879      	ldr	r1, [r7, #4]
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	00db      	lsls	r3, r3, #3
 800a2fc:	4413      	add	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	440b      	add	r3, r1
 800a302:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a306:	2200      	movs	r2, #0
 800a308:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a30a:	7bfa      	ldrb	r2, [r7, #15]
 800a30c:	6879      	ldr	r1, [r7, #4]
 800a30e:	4613      	mov	r3, r2
 800a310:	00db      	lsls	r3, r3, #3
 800a312:	4413      	add	r3, r2
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	440b      	add	r3, r1
 800a318:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a31c:	2200      	movs	r2, #0
 800a31e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	3301      	adds	r3, #1
 800a324:	73fb      	strb	r3, [r7, #15]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	791b      	ldrb	r3, [r3, #4]
 800a32a:	7bfa      	ldrb	r2, [r7, #15]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d3b5      	bcc.n	800a29c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6818      	ldr	r0, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	7c1a      	ldrb	r2, [r3, #16]
 800a338:	f88d 2000 	strb.w	r2, [sp]
 800a33c:	3304      	adds	r3, #4
 800a33e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a340:	f009 fce0 	bl	8013d04 <USB_DevInit>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d005      	beq.n	800a356 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2202      	movs	r2, #2
 800a34e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e013      	b.n	800a37e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2200      	movs	r2, #0
 800a35a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	7b1b      	ldrb	r3, [r3, #12]
 800a368:	2b01      	cmp	r3, #1
 800a36a:	d102      	bne.n	800a372 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f001 f96f 	bl	800b650 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4618      	mov	r0, r3
 800a378:	f00a fd23 	bl	8014dc2 <USB_DevDisconnect>

  return HAL_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b084      	sub	sp, #16
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d101      	bne.n	800a3a2 <HAL_PCD_Start+0x1c>
 800a39e:	2302      	movs	r3, #2
 800a3a0:	e022      	b.n	800a3e8 <HAL_PCD_Start+0x62>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d009      	beq.n	800a3ca <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d105      	bne.n	800a3ca <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3c2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f009 fc2a 	bl	8013c28 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f00a fcd1 	bl	8014d80 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a3f0:	b590      	push	{r4, r7, lr}
 800a3f2:	b08d      	sub	sp, #52	@ 0x34
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4618      	mov	r0, r3
 800a408:	f00a fdb0 	bl	8014f6c <USB_GetMode>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	f040 84b9 	bne.w	800ad86 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4618      	mov	r0, r3
 800a41a:	f00a fcf3 	bl	8014e04 <USB_ReadInterrupts>
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	f000 84af 	beq.w	800ad84 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	0a1b      	lsrs	r3, r3, #8
 800a430:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4618      	mov	r0, r3
 800a440:	f00a fce0 	bl	8014e04 <USB_ReadInterrupts>
 800a444:	4603      	mov	r3, r0
 800a446:	f003 0302 	and.w	r3, r3, #2
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	d107      	bne.n	800a45e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	695a      	ldr	r2, [r3, #20]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f002 0202 	and.w	r2, r2, #2
 800a45c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4618      	mov	r0, r3
 800a464:	f00a fcce 	bl	8014e04 <USB_ReadInterrupts>
 800a468:	4603      	mov	r3, r0
 800a46a:	f003 0310 	and.w	r3, r3, #16
 800a46e:	2b10      	cmp	r3, #16
 800a470:	d161      	bne.n	800a536 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	699a      	ldr	r2, [r3, #24]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f022 0210 	bic.w	r2, r2, #16
 800a480:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a482:	6a3b      	ldr	r3, [r7, #32]
 800a484:	6a1b      	ldr	r3, [r3, #32]
 800a486:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a488:	69bb      	ldr	r3, [r7, #24]
 800a48a:	f003 020f 	and.w	r2, r3, #15
 800a48e:	4613      	mov	r3, r2
 800a490:	00db      	lsls	r3, r3, #3
 800a492:	4413      	add	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	4413      	add	r3, r2
 800a49e:	3304      	adds	r3, #4
 800a4a0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a4a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a4ac:	d124      	bne.n	800a4f8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a4ae:	69ba      	ldr	r2, [r7, #24]
 800a4b0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d035      	beq.n	800a526 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	091b      	lsrs	r3, r3, #4
 800a4c2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a4c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	6a38      	ldr	r0, [r7, #32]
 800a4ce:	f00a fb05 	bl	8014adc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	68da      	ldr	r2, [r3, #12]
 800a4d6:	69bb      	ldr	r3, [r7, #24]
 800a4d8:	091b      	lsrs	r3, r3, #4
 800a4da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4de:	441a      	add	r2, r3
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	695a      	ldr	r2, [r3, #20]
 800a4e8:	69bb      	ldr	r3, [r7, #24]
 800a4ea:	091b      	lsrs	r3, r3, #4
 800a4ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4f0:	441a      	add	r2, r3
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	615a      	str	r2, [r3, #20]
 800a4f6:	e016      	b.n	800a526 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a4fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a502:	d110      	bne.n	800a526 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a50a:	2208      	movs	r2, #8
 800a50c:	4619      	mov	r1, r3
 800a50e:	6a38      	ldr	r0, [r7, #32]
 800a510:	f00a fae4 	bl	8014adc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	695a      	ldr	r2, [r3, #20]
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	091b      	lsrs	r3, r3, #4
 800a51c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a520:	441a      	add	r2, r3
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	699a      	ldr	r2, [r3, #24]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f042 0210 	orr.w	r2, r2, #16
 800a534:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f00a fc62 	bl	8014e04 <USB_ReadInterrupts>
 800a540:	4603      	mov	r3, r0
 800a542:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a546:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a54a:	f040 80a7 	bne.w	800a69c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a54e:	2300      	movs	r3, #0
 800a550:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4618      	mov	r0, r3
 800a558:	f00a fc88 	bl	8014e6c <USB_ReadDevAllOutEpInterrupt>
 800a55c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a55e:	e099      	b.n	800a694 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a562:	f003 0301 	and.w	r3, r3, #1
 800a566:	2b00      	cmp	r3, #0
 800a568:	f000 808e 	beq.w	800a688 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a572:	b2d2      	uxtb	r2, r2
 800a574:	4611      	mov	r1, r2
 800a576:	4618      	mov	r0, r3
 800a578:	f00a fcac 	bl	8014ed4 <USB_ReadDevOutEPInterrupt>
 800a57c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	f003 0301 	and.w	r3, r3, #1
 800a584:	2b00      	cmp	r3, #0
 800a586:	d00c      	beq.n	800a5a2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	015a      	lsls	r2, r3, #5
 800a58c:	69fb      	ldr	r3, [r7, #28]
 800a58e:	4413      	add	r3, r2
 800a590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a594:	461a      	mov	r2, r3
 800a596:	2301      	movs	r3, #1
 800a598:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a59a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 fed1 	bl	800b344 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	f003 0308 	and.w	r3, r3, #8
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00c      	beq.n	800a5c6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ae:	015a      	lsls	r2, r3, #5
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	2308      	movs	r3, #8
 800a5bc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a5be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 ffa7 	bl	800b514 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	f003 0310 	and.w	r3, r3, #16
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d008      	beq.n	800a5e2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d2:	015a      	lsls	r2, r3, #5
 800a5d4:	69fb      	ldr	r3, [r7, #28]
 800a5d6:	4413      	add	r3, r2
 800a5d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5dc:	461a      	mov	r2, r3
 800a5de:	2310      	movs	r3, #16
 800a5e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	f003 0302 	and.w	r3, r3, #2
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d030      	beq.n	800a64e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a5ec:	6a3b      	ldr	r3, [r7, #32]
 800a5ee:	695b      	ldr	r3, [r3, #20]
 800a5f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5f4:	2b80      	cmp	r3, #128	@ 0x80
 800a5f6:	d109      	bne.n	800a60c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a5f8:	69fb      	ldr	r3, [r7, #28]
 800a5fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	69fa      	ldr	r2, [r7, #28]
 800a602:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a606:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a60a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a60c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a60e:	4613      	mov	r3, r2
 800a610:	00db      	lsls	r3, r3, #3
 800a612:	4413      	add	r3, r2
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	4413      	add	r3, r2
 800a61e:	3304      	adds	r3, #4
 800a620:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	78db      	ldrb	r3, [r3, #3]
 800a626:	2b01      	cmp	r3, #1
 800a628:	d108      	bne.n	800a63c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	2200      	movs	r2, #0
 800a62e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a632:	b2db      	uxtb	r3, r3
 800a634:	4619      	mov	r1, r3
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7f9 fb8e 	bl	8003d58 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a63e:	015a      	lsls	r2, r3, #5
 800a640:	69fb      	ldr	r3, [r7, #28]
 800a642:	4413      	add	r3, r2
 800a644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a648:	461a      	mov	r2, r3
 800a64a:	2302      	movs	r3, #2
 800a64c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	f003 0320 	and.w	r3, r3, #32
 800a654:	2b00      	cmp	r3, #0
 800a656:	d008      	beq.n	800a66a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65a:	015a      	lsls	r2, r3, #5
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	4413      	add	r3, r2
 800a660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a664:	461a      	mov	r2, r3
 800a666:	2320      	movs	r3, #32
 800a668:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a670:	2b00      	cmp	r3, #0
 800a672:	d009      	beq.n	800a688 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a676:	015a      	lsls	r2, r3, #5
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	4413      	add	r3, r2
 800a67c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a680:	461a      	mov	r2, r3
 800a682:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a686:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68a:	3301      	adds	r3, #1
 800a68c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a690:	085b      	lsrs	r3, r3, #1
 800a692:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a696:	2b00      	cmp	r3, #0
 800a698:	f47f af62 	bne.w	800a560 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f00a fbaf 	bl	8014e04 <USB_ReadInterrupts>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a6ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a6b0:	f040 80db 	bne.w	800a86a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f00a fbf1 	bl	8014ea0 <USB_ReadDevAllInEpInterrupt>
 800a6be:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a6c4:	e0cd      	b.n	800a862 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c8:	f003 0301 	and.w	r3, r3, #1
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f000 80c2 	beq.w	800a856 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6d8:	b2d2      	uxtb	r2, r2
 800a6da:	4611      	mov	r1, r2
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f00a fc17 	bl	8014f10 <USB_ReadDevInEPInterrupt>
 800a6e2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	f003 0301 	and.w	r3, r3, #1
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d057      	beq.n	800a79e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f0:	f003 030f 	and.w	r3, r3, #15
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6fa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a702:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	43db      	mvns	r3, r3
 800a708:	69f9      	ldr	r1, [r7, #28]
 800a70a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a70e:	4013      	ands	r3, r2
 800a710:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a714:	015a      	lsls	r2, r3, #5
 800a716:	69fb      	ldr	r3, [r7, #28]
 800a718:	4413      	add	r3, r2
 800a71a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a71e:	461a      	mov	r2, r3
 800a720:	2301      	movs	r3, #1
 800a722:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	799b      	ldrb	r3, [r3, #6]
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d132      	bne.n	800a792 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a72c:	6879      	ldr	r1, [r7, #4]
 800a72e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a730:	4613      	mov	r3, r2
 800a732:	00db      	lsls	r3, r3, #3
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	440b      	add	r3, r1
 800a73a:	3320      	adds	r3, #32
 800a73c:	6819      	ldr	r1, [r3, #0]
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a742:	4613      	mov	r3, r2
 800a744:	00db      	lsls	r3, r3, #3
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4403      	add	r3, r0
 800a74c:	331c      	adds	r3, #28
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4419      	add	r1, r3
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a756:	4613      	mov	r3, r2
 800a758:	00db      	lsls	r3, r3, #3
 800a75a:	4413      	add	r3, r2
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	4403      	add	r3, r0
 800a760:	3320      	adds	r3, #32
 800a762:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a766:	2b00      	cmp	r3, #0
 800a768:	d113      	bne.n	800a792 <HAL_PCD_IRQHandler+0x3a2>
 800a76a:	6879      	ldr	r1, [r7, #4]
 800a76c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a76e:	4613      	mov	r3, r2
 800a770:	00db      	lsls	r3, r3, #3
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	440b      	add	r3, r1
 800a778:	3324      	adds	r3, #36	@ 0x24
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d108      	bne.n	800a792 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6818      	ldr	r0, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a78a:	461a      	mov	r2, r3
 800a78c:	2101      	movs	r1, #1
 800a78e:	f00a fc1f 	bl	8014fd0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a794:	b2db      	uxtb	r3, r3
 800a796:	4619      	mov	r1, r3
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f7f9 fa58 	bl	8003c4e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	f003 0308 	and.w	r3, r3, #8
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d008      	beq.n	800a7ba <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7aa:	015a      	lsls	r2, r3, #5
 800a7ac:	69fb      	ldr	r3, [r7, #28]
 800a7ae:	4413      	add	r3, r2
 800a7b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	2308      	movs	r3, #8
 800a7b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	f003 0310 	and.w	r3, r3, #16
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d008      	beq.n	800a7d6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c6:	015a      	lsls	r2, r3, #5
 800a7c8:	69fb      	ldr	r3, [r7, #28]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	2310      	movs	r3, #16
 800a7d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d008      	beq.n	800a7f2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	015a      	lsls	r2, r3, #5
 800a7e4:	69fb      	ldr	r3, [r7, #28]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	2340      	movs	r3, #64	@ 0x40
 800a7f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	f003 0302 	and.w	r3, r3, #2
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d023      	beq.n	800a844 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a7fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a7fe:	6a38      	ldr	r0, [r7, #32]
 800a800:	f009 fbde 	bl	8013fc0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a806:	4613      	mov	r3, r2
 800a808:	00db      	lsls	r3, r3, #3
 800a80a:	4413      	add	r3, r2
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	3310      	adds	r3, #16
 800a810:	687a      	ldr	r2, [r7, #4]
 800a812:	4413      	add	r3, r2
 800a814:	3304      	adds	r3, #4
 800a816:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	78db      	ldrb	r3, [r3, #3]
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d108      	bne.n	800a832 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	2200      	movs	r2, #0
 800a824:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7f9 faa5 	bl	8003d7c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	015a      	lsls	r2, r3, #5
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	4413      	add	r3, r2
 800a83a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a83e:	461a      	mov	r2, r3
 800a840:	2302      	movs	r3, #2
 800a842:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d003      	beq.n	800a856 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a84e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f000 fcea 	bl	800b22a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a858:	3301      	adds	r3, #1
 800a85a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a85c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85e:	085b      	lsrs	r3, r3, #1
 800a860:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a864:	2b00      	cmp	r3, #0
 800a866:	f47f af2e 	bne.w	800a6c6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4618      	mov	r0, r3
 800a870:	f00a fac8 	bl	8014e04 <USB_ReadInterrupts>
 800a874:	4603      	mov	r3, r0
 800a876:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a87a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a87e:	d122      	bne.n	800a8c6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a880:	69fb      	ldr	r3, [r7, #28]
 800a882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	69fa      	ldr	r2, [r7, #28]
 800a88a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a88e:	f023 0301 	bic.w	r3, r3, #1
 800a892:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	d108      	bne.n	800a8b0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 fef5 	bl	800b698 <HAL_PCDEx_LPM_Callback>
 800a8ae:	e002      	b.n	800a8b6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f7f9 fa43 	bl	8003d3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	695a      	ldr	r2, [r3, #20]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a8c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f00a fa9a 	bl	8014e04 <USB_ReadInterrupts>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a8d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8da:	d112      	bne.n	800a902 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	f003 0301 	and.w	r3, r3, #1
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d102      	bne.n	800a8f2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f7f9 f9ff 	bl	8003cf0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	695a      	ldr	r2, [r3, #20]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a900:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4618      	mov	r0, r3
 800a908:	f00a fa7c 	bl	8014e04 <USB_ReadInterrupts>
 800a90c:	4603      	mov	r3, r0
 800a90e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a912:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a916:	d121      	bne.n	800a95c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	695a      	ldr	r2, [r3, #20]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800a926:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d111      	bne.n	800a956 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2201      	movs	r2, #1
 800a936:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a940:	089b      	lsrs	r3, r3, #2
 800a942:	f003 020f 	and.w	r2, r3, #15
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a94c:	2101      	movs	r1, #1
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fea2 	bl	800b698 <HAL_PCDEx_LPM_Callback>
 800a954:	e002      	b.n	800a95c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f7f9 f9ca 	bl	8003cf0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4618      	mov	r0, r3
 800a962:	f00a fa4f 	bl	8014e04 <USB_ReadInterrupts>
 800a966:	4603      	mov	r3, r0
 800a968:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a96c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a970:	f040 80b7 	bne.w	800aae2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	69fa      	ldr	r2, [r7, #28]
 800a97e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a982:	f023 0301 	bic.w	r3, r3, #1
 800a986:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	2110      	movs	r1, #16
 800a98e:	4618      	mov	r0, r3
 800a990:	f009 fb16 	bl	8013fc0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a994:	2300      	movs	r3, #0
 800a996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a998:	e046      	b.n	800aa28 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99c:	015a      	lsls	r2, r3, #5
 800a99e:	69fb      	ldr	r3, [r7, #28]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a9ac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a9ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b0:	015a      	lsls	r2, r3, #5
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9be:	0151      	lsls	r1, r2, #5
 800a9c0:	69fa      	ldr	r2, [r7, #28]
 800a9c2:	440a      	add	r2, r1
 800a9c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a9cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a9ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9d0:	015a      	lsls	r2, r3, #5
 800a9d2:	69fb      	ldr	r3, [r7, #28]
 800a9d4:	4413      	add	r3, r2
 800a9d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9da:	461a      	mov	r2, r3
 800a9dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a9e0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e4:	015a      	lsls	r2, r3, #5
 800a9e6:	69fb      	ldr	r3, [r7, #28]
 800a9e8:	4413      	add	r3, r2
 800a9ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9f2:	0151      	lsls	r1, r2, #5
 800a9f4:	69fa      	ldr	r2, [r7, #28]
 800a9f6:	440a      	add	r2, r1
 800a9f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aa00:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800aa02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa04:	015a      	lsls	r2, r3, #5
 800aa06:	69fb      	ldr	r3, [r7, #28]
 800aa08:	4413      	add	r3, r2
 800aa0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa12:	0151      	lsls	r1, r2, #5
 800aa14:	69fa      	ldr	r2, [r7, #28]
 800aa16:	440a      	add	r2, r1
 800aa18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa1c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aa20:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa24:	3301      	adds	r3, #1
 800aa26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	791b      	ldrb	r3, [r3, #4]
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d3b2      	bcc.n	800a99a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa3a:	69db      	ldr	r3, [r3, #28]
 800aa3c:	69fa      	ldr	r2, [r7, #28]
 800aa3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa42:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800aa46:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	7bdb      	ldrb	r3, [r3, #15]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d016      	beq.n	800aa7e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800aa50:	69fb      	ldr	r3, [r7, #28]
 800aa52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa5a:	69fa      	ldr	r2, [r7, #28]
 800aa5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa60:	f043 030b 	orr.w	r3, r3, #11
 800aa64:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa70:	69fa      	ldr	r2, [r7, #28]
 800aa72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa76:	f043 030b 	orr.w	r3, r3, #11
 800aa7a:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa7c:	e015      	b.n	800aaaa <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa84:	695a      	ldr	r2, [r3, #20]
 800aa86:	69fb      	ldr	r3, [r7, #28]
 800aa88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	f242 032b 	movw	r3, #8235	@ 0x202b
 800aa92:	4313      	orrs	r3, r2
 800aa94:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	69fa      	ldr	r2, [r7, #28]
 800aaa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aaa4:	f043 030b 	orr.w	r3, r3, #11
 800aaa8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800aaaa:	69fb      	ldr	r3, [r7, #28]
 800aaac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	69fa      	ldr	r2, [r7, #28]
 800aab4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aab8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aabc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aacc:	461a      	mov	r2, r3
 800aace:	f00a fa7f 	bl	8014fd0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	695a      	ldr	r2, [r3, #20]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800aae0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4618      	mov	r0, r3
 800aae8:	f00a f98c 	bl	8014e04 <USB_ReadInterrupts>
 800aaec:	4603      	mov	r3, r0
 800aaee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aaf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aaf6:	d123      	bne.n	800ab40 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4618      	mov	r0, r3
 800aafe:	f00a fa43 	bl	8014f88 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4618      	mov	r0, r3
 800ab08:	f009 fad3 	bl	80140b2 <USB_GetDevSpeed>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	461a      	mov	r2, r3
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681c      	ldr	r4, [r3, #0]
 800ab18:	f001 fd9e 	bl	800c658 <HAL_RCC_GetHCLKFreq>
 800ab1c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ab22:	461a      	mov	r2, r3
 800ab24:	4620      	mov	r0, r4
 800ab26:	f008 ffdd 	bl	8013ae4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f7f9 f8b7 	bl	8003c9e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	695a      	ldr	r2, [r3, #20]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800ab3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f00a f95d 	bl	8014e04 <USB_ReadInterrupts>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	f003 0308 	and.w	r3, r3, #8
 800ab50:	2b08      	cmp	r3, #8
 800ab52:	d10a      	bne.n	800ab6a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f7f9 f894 	bl	8003c82 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	695a      	ldr	r2, [r3, #20]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f002 0208 	and.w	r2, r2, #8
 800ab68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f00a f948 	bl	8014e04 <USB_ReadInterrupts>
 800ab74:	4603      	mov	r3, r0
 800ab76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab7a:	2b80      	cmp	r3, #128	@ 0x80
 800ab7c:	d123      	bne.n	800abc6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800ab7e:	6a3b      	ldr	r3, [r7, #32]
 800ab80:	699b      	ldr	r3, [r3, #24]
 800ab82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab86:	6a3b      	ldr	r3, [r7, #32]
 800ab88:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab8e:	e014      	b.n	800abba <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800ab90:	6879      	ldr	r1, [r7, #4]
 800ab92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab94:	4613      	mov	r3, r2
 800ab96:	00db      	lsls	r3, r3, #3
 800ab98:	4413      	add	r3, r2
 800ab9a:	009b      	lsls	r3, r3, #2
 800ab9c:	440b      	add	r3, r1
 800ab9e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d105      	bne.n	800abb4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	4619      	mov	r1, r3
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 fb0a 	bl	800b1c8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb6:	3301      	adds	r3, #1
 800abb8:	627b      	str	r3, [r7, #36]	@ 0x24
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	791b      	ldrb	r3, [r3, #4]
 800abbe:	461a      	mov	r2, r3
 800abc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d3e4      	bcc.n	800ab90 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4618      	mov	r0, r3
 800abcc:	f00a f91a 	bl	8014e04 <USB_ReadInterrupts>
 800abd0:	4603      	mov	r3, r0
 800abd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800abd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abda:	d13c      	bne.n	800ac56 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abdc:	2301      	movs	r3, #1
 800abde:	627b      	str	r3, [r7, #36]	@ 0x24
 800abe0:	e02b      	b.n	800ac3a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800abe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe4:	015a      	lsls	r2, r3, #5
 800abe6:	69fb      	ldr	r3, [r7, #28]
 800abe8:	4413      	add	r3, r2
 800abea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800abf2:	6879      	ldr	r1, [r7, #4]
 800abf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abf6:	4613      	mov	r3, r2
 800abf8:	00db      	lsls	r3, r3, #3
 800abfa:	4413      	add	r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	440b      	add	r3, r1
 800ac00:	3318      	adds	r3, #24
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d115      	bne.n	800ac34 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800ac08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	da12      	bge.n	800ac34 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ac0e:	6879      	ldr	r1, [r7, #4]
 800ac10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac12:	4613      	mov	r3, r2
 800ac14:	00db      	lsls	r3, r3, #3
 800ac16:	4413      	add	r3, r2
 800ac18:	009b      	lsls	r3, r3, #2
 800ac1a:	440b      	add	r3, r1
 800ac1c:	3317      	adds	r3, #23
 800ac1e:	2201      	movs	r2, #1
 800ac20:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800ac22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ac2a:	b2db      	uxtb	r3, r3
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 faca 	bl	800b1c8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac36:	3301      	adds	r3, #1
 800ac38:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	791b      	ldrb	r3, [r3, #4]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d3cd      	bcc.n	800abe2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	695a      	ldr	r2, [r3, #20]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800ac54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f00a f8d2 	bl	8014e04 <USB_ReadInterrupts>
 800ac60:	4603      	mov	r3, r0
 800ac62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ac66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac6a:	d156      	bne.n	800ad1a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac70:	e045      	b.n	800acfe <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800ac72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac74:	015a      	lsls	r2, r3, #5
 800ac76:	69fb      	ldr	r3, [r7, #28]
 800ac78:	4413      	add	r3, r2
 800ac7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac82:	6879      	ldr	r1, [r7, #4]
 800ac84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac86:	4613      	mov	r3, r2
 800ac88:	00db      	lsls	r3, r3, #3
 800ac8a:	4413      	add	r3, r2
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	440b      	add	r3, r1
 800ac90:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d12e      	bne.n	800acf8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac9a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	da2b      	bge.n	800acf8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800aca0:	69bb      	ldr	r3, [r7, #24]
 800aca2:	0c1a      	lsrs	r2, r3, #16
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800acaa:	4053      	eors	r3, r2
 800acac:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d121      	bne.n	800acf8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800acb4:	6879      	ldr	r1, [r7, #4]
 800acb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acb8:	4613      	mov	r3, r2
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	4413      	add	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	440b      	add	r3, r1
 800acc2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800acc6:	2201      	movs	r2, #1
 800acc8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	699b      	ldr	r3, [r3, #24]
 800acce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800acd2:	6a3b      	ldr	r3, [r7, #32]
 800acd4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800acd6:	6a3b      	ldr	r3, [r7, #32]
 800acd8:	695b      	ldr	r3, [r3, #20]
 800acda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d10a      	bne.n	800acf8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	69fa      	ldr	r2, [r7, #28]
 800acec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acf0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800acf4:	6053      	str	r3, [r2, #4]
            break;
 800acf6:	e008      	b.n	800ad0a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800acf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfa:	3301      	adds	r3, #1
 800acfc:	627b      	str	r3, [r7, #36]	@ 0x24
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	791b      	ldrb	r3, [r3, #4]
 800ad02:	461a      	mov	r2, r3
 800ad04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d3b3      	bcc.n	800ac72 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	695a      	ldr	r2, [r3, #20]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800ad18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f00a f870 	bl	8014e04 <USB_ReadInterrupts>
 800ad24:	4603      	mov	r3, r0
 800ad26:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ad2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad2e:	d10a      	bne.n	800ad46 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f7f9 f835 	bl	8003da0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	695a      	ldr	r2, [r3, #20]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800ad44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f00a f85a 	bl	8014e04 <USB_ReadInterrupts>
 800ad50:	4603      	mov	r3, r0
 800ad52:	f003 0304 	and.w	r3, r3, #4
 800ad56:	2b04      	cmp	r3, #4
 800ad58:	d115      	bne.n	800ad86 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	685b      	ldr	r3, [r3, #4]
 800ad60:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	f003 0304 	and.w	r3, r3, #4
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d002      	beq.n	800ad72 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f7f9 f825 	bl	8003dbc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	6859      	ldr	r1, [r3, #4]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	69ba      	ldr	r2, [r7, #24]
 800ad7e:	430a      	orrs	r2, r1
 800ad80:	605a      	str	r2, [r3, #4]
 800ad82:	e000      	b.n	800ad86 <HAL_PCD_IRQHandler+0x996>
      return;
 800ad84:	bf00      	nop
    }
  }
}
 800ad86:	3734      	adds	r7, #52	@ 0x34
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd90      	pop	{r4, r7, pc}

0800ad8c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	460b      	mov	r3, r1
 800ad96:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ad9e:	2b01      	cmp	r3, #1
 800ada0:	d101      	bne.n	800ada6 <HAL_PCD_SetAddress+0x1a>
 800ada2:	2302      	movs	r3, #2
 800ada4:	e012      	b.n	800adcc <HAL_PCD_SetAddress+0x40>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2201      	movs	r2, #1
 800adaa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	78fa      	ldrb	r2, [r7, #3]
 800adb2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	4611      	mov	r1, r2
 800adbc:	4618      	mov	r0, r3
 800adbe:	f009 ffb9 	bl	8014d34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3708      	adds	r7, #8
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	4608      	mov	r0, r1
 800adde:	4611      	mov	r1, r2
 800ade0:	461a      	mov	r2, r3
 800ade2:	4603      	mov	r3, r0
 800ade4:	70fb      	strb	r3, [r7, #3]
 800ade6:	460b      	mov	r3, r1
 800ade8:	803b      	strh	r3, [r7, #0]
 800adea:	4613      	mov	r3, r2
 800adec:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800adee:	2300      	movs	r3, #0
 800adf0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800adf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	da0f      	bge.n	800ae1a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800adfa:	78fb      	ldrb	r3, [r7, #3]
 800adfc:	f003 020f 	and.w	r2, r3, #15
 800ae00:	4613      	mov	r3, r2
 800ae02:	00db      	lsls	r3, r3, #3
 800ae04:	4413      	add	r3, r2
 800ae06:	009b      	lsls	r3, r3, #2
 800ae08:	3310      	adds	r3, #16
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	3304      	adds	r3, #4
 800ae10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2201      	movs	r2, #1
 800ae16:	705a      	strb	r2, [r3, #1]
 800ae18:	e00f      	b.n	800ae3a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae1a:	78fb      	ldrb	r3, [r7, #3]
 800ae1c:	f003 020f 	and.w	r2, r3, #15
 800ae20:	4613      	mov	r3, r2
 800ae22:	00db      	lsls	r3, r3, #3
 800ae24:	4413      	add	r3, r2
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	4413      	add	r3, r2
 800ae30:	3304      	adds	r3, #4
 800ae32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2200      	movs	r2, #0
 800ae38:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ae3a:	78fb      	ldrb	r3, [r7, #3]
 800ae3c:	f003 030f 	and.w	r3, r3, #15
 800ae40:	b2da      	uxtb	r2, r3
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800ae46:	883b      	ldrh	r3, [r7, #0]
 800ae48:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	78ba      	ldrb	r2, [r7, #2]
 800ae54:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	785b      	ldrb	r3, [r3, #1]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d004      	beq.n	800ae68 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	461a      	mov	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ae68:	78bb      	ldrb	r3, [r7, #2]
 800ae6a:	2b02      	cmp	r3, #2
 800ae6c:	d102      	bne.n	800ae74 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2200      	movs	r2, #0
 800ae72:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d101      	bne.n	800ae82 <HAL_PCD_EP_Open+0xae>
 800ae7e:	2302      	movs	r3, #2
 800ae80:	e00e      	b.n	800aea0 <HAL_PCD_EP_Open+0xcc>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2201      	movs	r2, #1
 800ae86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	68f9      	ldr	r1, [r7, #12]
 800ae90:	4618      	mov	r0, r3
 800ae92:	f009 f933 	bl	80140fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800ae9e:	7afb      	ldrb	r3, [r7, #11]
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b084      	sub	sp, #16
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800aeb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	da0f      	bge.n	800aedc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aebc:	78fb      	ldrb	r3, [r7, #3]
 800aebe:	f003 020f 	and.w	r2, r3, #15
 800aec2:	4613      	mov	r3, r2
 800aec4:	00db      	lsls	r3, r3, #3
 800aec6:	4413      	add	r3, r2
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	3310      	adds	r3, #16
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	4413      	add	r3, r2
 800aed0:	3304      	adds	r3, #4
 800aed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2201      	movs	r2, #1
 800aed8:	705a      	strb	r2, [r3, #1]
 800aeda:	e00f      	b.n	800aefc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aedc:	78fb      	ldrb	r3, [r7, #3]
 800aede:	f003 020f 	and.w	r2, r3, #15
 800aee2:	4613      	mov	r3, r2
 800aee4:	00db      	lsls	r3, r3, #3
 800aee6:	4413      	add	r3, r2
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	4413      	add	r3, r2
 800aef2:	3304      	adds	r3, #4
 800aef4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2200      	movs	r2, #0
 800aefa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800aefc:	78fb      	ldrb	r3, [r7, #3]
 800aefe:	f003 030f 	and.w	r3, r3, #15
 800af02:	b2da      	uxtb	r2, r3
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d101      	bne.n	800af16 <HAL_PCD_EP_Close+0x6e>
 800af12:	2302      	movs	r3, #2
 800af14:	e00e      	b.n	800af34 <HAL_PCD_EP_Close+0x8c>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2201      	movs	r2, #1
 800af1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	68f9      	ldr	r1, [r7, #12]
 800af24:	4618      	mov	r0, r3
 800af26:	f009 f971 	bl	801420c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3710      	adds	r7, #16
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b086      	sub	sp, #24
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	607a      	str	r2, [r7, #4]
 800af46:	603b      	str	r3, [r7, #0]
 800af48:	460b      	mov	r3, r1
 800af4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af4c:	7afb      	ldrb	r3, [r7, #11]
 800af4e:	f003 020f 	and.w	r2, r3, #15
 800af52:	4613      	mov	r3, r2
 800af54:	00db      	lsls	r3, r3, #3
 800af56:	4413      	add	r3, r2
 800af58:	009b      	lsls	r3, r3, #2
 800af5a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	4413      	add	r3, r2
 800af62:	3304      	adds	r3, #4
 800af64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	2200      	movs	r2, #0
 800af76:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	2200      	movs	r2, #0
 800af7c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af7e:	7afb      	ldrb	r3, [r7, #11]
 800af80:	f003 030f 	and.w	r3, r3, #15
 800af84:	b2da      	uxtb	r2, r3
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	799b      	ldrb	r3, [r3, #6]
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d102      	bne.n	800af98 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800af92:	687a      	ldr	r2, [r7, #4]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6818      	ldr	r0, [r3, #0]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	799b      	ldrb	r3, [r3, #6]
 800afa0:	461a      	mov	r2, r3
 800afa2:	6979      	ldr	r1, [r7, #20]
 800afa4:	f009 fa0e 	bl	80143c4 <USB_EPStartXfer>

  return HAL_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3718      	adds	r7, #24
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}

0800afb2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800afb2:	b480      	push	{r7}
 800afb4:	b083      	sub	sp, #12
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
 800afba:	460b      	mov	r3, r1
 800afbc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800afbe:	78fb      	ldrb	r3, [r7, #3]
 800afc0:	f003 020f 	and.w	r2, r3, #15
 800afc4:	6879      	ldr	r1, [r7, #4]
 800afc6:	4613      	mov	r3, r2
 800afc8:	00db      	lsls	r3, r3, #3
 800afca:	4413      	add	r3, r2
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	440b      	add	r3, r1
 800afd0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800afd4:	681b      	ldr	r3, [r3, #0]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr

0800afe2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b086      	sub	sp, #24
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	60f8      	str	r0, [r7, #12]
 800afea:	607a      	str	r2, [r7, #4]
 800afec:	603b      	str	r3, [r7, #0]
 800afee:	460b      	mov	r3, r1
 800aff0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aff2:	7afb      	ldrb	r3, [r7, #11]
 800aff4:	f003 020f 	and.w	r2, r3, #15
 800aff8:	4613      	mov	r3, r2
 800affa:	00db      	lsls	r3, r3, #3
 800affc:	4413      	add	r3, r2
 800affe:	009b      	lsls	r3, r3, #2
 800b000:	3310      	adds	r3, #16
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	4413      	add	r3, r2
 800b006:	3304      	adds	r3, #4
 800b008:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	683a      	ldr	r2, [r7, #0]
 800b014:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2200      	movs	r2, #0
 800b01a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	2201      	movs	r2, #1
 800b020:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b022:	7afb      	ldrb	r3, [r7, #11]
 800b024:	f003 030f 	and.w	r3, r3, #15
 800b028:	b2da      	uxtb	r2, r3
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	799b      	ldrb	r3, [r3, #6]
 800b032:	2b01      	cmp	r3, #1
 800b034:	d102      	bne.n	800b03c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	6818      	ldr	r0, [r3, #0]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	799b      	ldrb	r3, [r3, #6]
 800b044:	461a      	mov	r2, r3
 800b046:	6979      	ldr	r1, [r7, #20]
 800b048:	f009 f9bc 	bl	80143c4 <USB_EPStartXfer>

  return HAL_OK;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3718      	adds	r7, #24
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}

0800b056 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b056:	b580      	push	{r7, lr}
 800b058:	b084      	sub	sp, #16
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
 800b05e:	460b      	mov	r3, r1
 800b060:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b062:	78fb      	ldrb	r3, [r7, #3]
 800b064:	f003 030f 	and.w	r3, r3, #15
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	7912      	ldrb	r2, [r2, #4]
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d901      	bls.n	800b074 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	e04f      	b.n	800b114 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b074:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	da0f      	bge.n	800b09c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b07c:	78fb      	ldrb	r3, [r7, #3]
 800b07e:	f003 020f 	and.w	r2, r3, #15
 800b082:	4613      	mov	r3, r2
 800b084:	00db      	lsls	r3, r3, #3
 800b086:	4413      	add	r3, r2
 800b088:	009b      	lsls	r3, r3, #2
 800b08a:	3310      	adds	r3, #16
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	4413      	add	r3, r2
 800b090:	3304      	adds	r3, #4
 800b092:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2201      	movs	r2, #1
 800b098:	705a      	strb	r2, [r3, #1]
 800b09a:	e00d      	b.n	800b0b8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b09c:	78fa      	ldrb	r2, [r7, #3]
 800b09e:	4613      	mov	r3, r2
 800b0a0:	00db      	lsls	r3, r3, #3
 800b0a2:	4413      	add	r3, r2
 800b0a4:	009b      	lsls	r3, r3, #2
 800b0a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	3304      	adds	r3, #4
 800b0b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b0be:	78fb      	ldrb	r3, [r7, #3]
 800b0c0:	f003 030f 	and.w	r3, r3, #15
 800b0c4:	b2da      	uxtb	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d101      	bne.n	800b0d8 <HAL_PCD_EP_SetStall+0x82>
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	e01d      	b.n	800b114 <HAL_PCD_EP_SetStall+0xbe>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	68f9      	ldr	r1, [r7, #12]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f009 fd50 	bl	8014b8c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b0ec:	78fb      	ldrb	r3, [r7, #3]
 800b0ee:	f003 030f 	and.w	r3, r3, #15
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d109      	bne.n	800b10a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6818      	ldr	r0, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	7999      	ldrb	r1, [r3, #6]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b104:	461a      	mov	r2, r3
 800b106:	f009 ff63 	bl	8014fd0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2200      	movs	r2, #0
 800b10e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b112:	2300      	movs	r3, #0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	460b      	mov	r3, r1
 800b126:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b128:	78fb      	ldrb	r3, [r7, #3]
 800b12a:	f003 030f 	and.w	r3, r3, #15
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	7912      	ldrb	r2, [r2, #4]
 800b132:	4293      	cmp	r3, r2
 800b134:	d901      	bls.n	800b13a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	e042      	b.n	800b1c0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b13a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	da0f      	bge.n	800b162 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b142:	78fb      	ldrb	r3, [r7, #3]
 800b144:	f003 020f 	and.w	r2, r3, #15
 800b148:	4613      	mov	r3, r2
 800b14a:	00db      	lsls	r3, r3, #3
 800b14c:	4413      	add	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	3310      	adds	r3, #16
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	4413      	add	r3, r2
 800b156:	3304      	adds	r3, #4
 800b158:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	2201      	movs	r2, #1
 800b15e:	705a      	strb	r2, [r3, #1]
 800b160:	e00f      	b.n	800b182 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b162:	78fb      	ldrb	r3, [r7, #3]
 800b164:	f003 020f 	and.w	r2, r3, #15
 800b168:	4613      	mov	r3, r2
 800b16a:	00db      	lsls	r3, r3, #3
 800b16c:	4413      	add	r3, r2
 800b16e:	009b      	lsls	r3, r3, #2
 800b170:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	4413      	add	r3, r2
 800b178:	3304      	adds	r3, #4
 800b17a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2200      	movs	r2, #0
 800b180:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b188:	78fb      	ldrb	r3, [r7, #3]
 800b18a:	f003 030f 	and.w	r3, r3, #15
 800b18e:	b2da      	uxtb	r2, r3
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d101      	bne.n	800b1a2 <HAL_PCD_EP_ClrStall+0x86>
 800b19e:	2302      	movs	r3, #2
 800b1a0:	e00e      	b.n	800b1c0 <HAL_PCD_EP_ClrStall+0xa4>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	68f9      	ldr	r1, [r7, #12]
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f009 fd59 	bl	8014c68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3710      	adds	r7, #16
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800b1d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	da0c      	bge.n	800b1f6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b1dc:	78fb      	ldrb	r3, [r7, #3]
 800b1de:	f003 020f 	and.w	r2, r3, #15
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	00db      	lsls	r3, r3, #3
 800b1e6:	4413      	add	r3, r2
 800b1e8:	009b      	lsls	r3, r3, #2
 800b1ea:	3310      	adds	r3, #16
 800b1ec:	687a      	ldr	r2, [r7, #4]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	3304      	adds	r3, #4
 800b1f2:	60fb      	str	r3, [r7, #12]
 800b1f4:	e00c      	b.n	800b210 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b1f6:	78fb      	ldrb	r3, [r7, #3]
 800b1f8:	f003 020f 	and.w	r2, r3, #15
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	00db      	lsls	r3, r3, #3
 800b200:	4413      	add	r3, r2
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	4413      	add	r3, r2
 800b20c:	3304      	adds	r3, #4
 800b20e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	68f9      	ldr	r1, [r7, #12]
 800b216:	4618      	mov	r0, r3
 800b218:	f009 fb78 	bl	801490c <USB_EPStopXfer>
 800b21c:	4603      	mov	r3, r0
 800b21e:	72fb      	strb	r3, [r7, #11]

  return ret;
 800b220:	7afb      	ldrb	r3, [r7, #11]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3710      	adds	r7, #16
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b08a      	sub	sp, #40	@ 0x28
 800b22e:	af02      	add	r7, sp, #8
 800b230:	6078      	str	r0, [r7, #4]
 800b232:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b23e:	683a      	ldr	r2, [r7, #0]
 800b240:	4613      	mov	r3, r2
 800b242:	00db      	lsls	r3, r3, #3
 800b244:	4413      	add	r3, r2
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	3310      	adds	r3, #16
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	4413      	add	r3, r2
 800b24e:	3304      	adds	r3, #4
 800b250:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	695a      	ldr	r2, [r3, #20]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	691b      	ldr	r3, [r3, #16]
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d901      	bls.n	800b262 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b25e:	2301      	movs	r3, #1
 800b260:	e06b      	b.n	800b33a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	691a      	ldr	r2, [r3, #16]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	695b      	ldr	r3, [r3, #20]
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	689b      	ldr	r3, [r3, #8]
 800b272:	69fa      	ldr	r2, [r7, #28]
 800b274:	429a      	cmp	r2, r3
 800b276:	d902      	bls.n	800b27e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b27e:	69fb      	ldr	r3, [r7, #28]
 800b280:	3303      	adds	r3, #3
 800b282:	089b      	lsrs	r3, r3, #2
 800b284:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b286:	e02a      	b.n	800b2de <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	691a      	ldr	r2, [r3, #16]
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	1ad3      	subs	r3, r2, r3
 800b292:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	69fa      	ldr	r2, [r7, #28]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d902      	bls.n	800b2a4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	689b      	ldr	r3, [r3, #8]
 800b2a2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	3303      	adds	r3, #3
 800b2a8:	089b      	lsrs	r3, r3, #2
 800b2aa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	68d9      	ldr	r1, [r3, #12]
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	b2da      	uxtb	r2, r3
 800b2b4:	69fb      	ldr	r3, [r7, #28]
 800b2b6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b2bc:	9300      	str	r3, [sp, #0]
 800b2be:	4603      	mov	r3, r0
 800b2c0:	6978      	ldr	r0, [r7, #20]
 800b2c2:	f009 fbcd 	bl	8014a60 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	68da      	ldr	r2, [r3, #12]
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	441a      	add	r2, r3
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	695a      	ldr	r2, [r3, #20]
 800b2d6:	69fb      	ldr	r3, [r7, #28]
 800b2d8:	441a      	add	r2, r3
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	015a      	lsls	r2, r3, #5
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2ea:	699b      	ldr	r3, [r3, #24]
 800b2ec:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b2ee:	69ba      	ldr	r2, [r7, #24]
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d809      	bhi.n	800b308 <PCD_WriteEmptyTxFifo+0xde>
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	695a      	ldr	r2, [r3, #20]
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d203      	bcs.n	800b308 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	691b      	ldr	r3, [r3, #16]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d1bf      	bne.n	800b288 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	691a      	ldr	r2, [r3, #16]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	695b      	ldr	r3, [r3, #20]
 800b310:	429a      	cmp	r2, r3
 800b312:	d811      	bhi.n	800b338 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	f003 030f 	and.w	r3, r3, #15
 800b31a:	2201      	movs	r2, #1
 800b31c:	fa02 f303 	lsl.w	r3, r2, r3
 800b320:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b328:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	43db      	mvns	r3, r3
 800b32e:	6939      	ldr	r1, [r7, #16]
 800b330:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b334:	4013      	ands	r3, r2
 800b336:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800b338:	2300      	movs	r3, #0
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3720      	adds	r7, #32
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
	...

0800b344 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b088      	sub	sp, #32
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b354:	69fb      	ldr	r3, [r7, #28]
 800b356:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b358:	69fb      	ldr	r3, [r7, #28]
 800b35a:	333c      	adds	r3, #60	@ 0x3c
 800b35c:	3304      	adds	r3, #4
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	015a      	lsls	r2, r3, #5
 800b366:	69bb      	ldr	r3, [r7, #24]
 800b368:	4413      	add	r3, r2
 800b36a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b36e:	689b      	ldr	r3, [r3, #8]
 800b370:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	799b      	ldrb	r3, [r3, #6]
 800b376:	2b01      	cmp	r3, #1
 800b378:	d17b      	bne.n	800b472 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	f003 0308 	and.w	r3, r3, #8
 800b380:	2b00      	cmp	r3, #0
 800b382:	d015      	beq.n	800b3b0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	4a61      	ldr	r2, [pc, #388]	@ (800b50c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	f240 80b9 	bls.w	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b394:	2b00      	cmp	r3, #0
 800b396:	f000 80b3 	beq.w	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	015a      	lsls	r2, r3, #5
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3ac:	6093      	str	r3, [r2, #8]
 800b3ae:	e0a7      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	f003 0320 	and.w	r3, r3, #32
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d009      	beq.n	800b3ce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	015a      	lsls	r2, r3, #5
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	4413      	add	r3, r2
 800b3c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	2320      	movs	r3, #32
 800b3ca:	6093      	str	r3, [r2, #8]
 800b3cc:	e098      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f040 8093 	bne.w	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	4a4b      	ldr	r2, [pc, #300]	@ (800b50c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d90f      	bls.n	800b402 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d00a      	beq.n	800b402 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	015a      	lsls	r2, r3, #5
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3fe:	6093      	str	r3, [r2, #8]
 800b400:	e07e      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b402:	683a      	ldr	r2, [r7, #0]
 800b404:	4613      	mov	r3, r2
 800b406:	00db      	lsls	r3, r3, #3
 800b408:	4413      	add	r3, r2
 800b40a:	009b      	lsls	r3, r3, #2
 800b40c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	4413      	add	r3, r2
 800b414:	3304      	adds	r3, #4
 800b416:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6a1a      	ldr	r2, [r3, #32]
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	0159      	lsls	r1, r3, #5
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	440b      	add	r3, r1
 800b424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b42e:	1ad2      	subs	r2, r2, r3
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d114      	bne.n	800b464 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d109      	bne.n	800b456 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b44c:	461a      	mov	r2, r3
 800b44e:	2101      	movs	r1, #1
 800b450:	f009 fdbe 	bl	8014fd0 <USB_EP0_OutStart>
 800b454:	e006      	b.n	800b464 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	68da      	ldr	r2, [r3, #12]
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	695b      	ldr	r3, [r3, #20]
 800b45e:	441a      	add	r2, r3
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	b2db      	uxtb	r3, r3
 800b468:	4619      	mov	r1, r3
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f7f8 fbd4 	bl	8003c18 <HAL_PCD_DataOutStageCallback>
 800b470:	e046      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	4a26      	ldr	r2, [pc, #152]	@ (800b510 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d124      	bne.n	800b4c4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b480:	2b00      	cmp	r3, #0
 800b482:	d00a      	beq.n	800b49a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	015a      	lsls	r2, r3, #5
 800b488:	69bb      	ldr	r3, [r7, #24]
 800b48a:	4413      	add	r3, r2
 800b48c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b490:	461a      	mov	r2, r3
 800b492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b496:	6093      	str	r3, [r2, #8]
 800b498:	e032      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b49a:	693b      	ldr	r3, [r7, #16]
 800b49c:	f003 0320 	and.w	r3, r3, #32
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d008      	beq.n	800b4b6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	015a      	lsls	r2, r3, #5
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	2320      	movs	r3, #32
 800b4b4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	4619      	mov	r1, r3
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f7f8 fbab 	bl	8003c18 <HAL_PCD_DataOutStageCallback>
 800b4c2:	e01d      	b.n	800b500 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d114      	bne.n	800b4f4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b4ca:	6879      	ldr	r1, [r7, #4]
 800b4cc:	683a      	ldr	r2, [r7, #0]
 800b4ce:	4613      	mov	r3, r2
 800b4d0:	00db      	lsls	r3, r3, #3
 800b4d2:	4413      	add	r3, r2
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	440b      	add	r3, r1
 800b4d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d108      	bne.n	800b4f4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6818      	ldr	r0, [r3, #0]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	f009 fd6e 	bl	8014fd0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f7f8 fb8c 	bl	8003c18 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b500:	2300      	movs	r3, #0
}
 800b502:	4618      	mov	r0, r3
 800b504:	3720      	adds	r7, #32
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	4f54300a 	.word	0x4f54300a
 800b510:	4f54310a 	.word	0x4f54310a

0800b514 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b086      	sub	sp, #24
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	333c      	adds	r3, #60	@ 0x3c
 800b52c:	3304      	adds	r3, #4
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	015a      	lsls	r2, r3, #5
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	4413      	add	r3, r2
 800b53a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	4a15      	ldr	r2, [pc, #84]	@ (800b59c <PCD_EP_OutSetupPacket_int+0x88>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d90e      	bls.n	800b568 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b550:	2b00      	cmp	r3, #0
 800b552:	d009      	beq.n	800b568 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	015a      	lsls	r2, r3, #5
 800b558:	693b      	ldr	r3, [r7, #16]
 800b55a:	4413      	add	r3, r2
 800b55c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b560:	461a      	mov	r2, r3
 800b562:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b566:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f7f8 fb43 	bl	8003bf4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	4a0a      	ldr	r2, [pc, #40]	@ (800b59c <PCD_EP_OutSetupPacket_int+0x88>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d90c      	bls.n	800b590 <PCD_EP_OutSetupPacket_int+0x7c>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	799b      	ldrb	r3, [r3, #6]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d108      	bne.n	800b590 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6818      	ldr	r0, [r3, #0]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b588:	461a      	mov	r2, r3
 800b58a:	2101      	movs	r1, #1
 800b58c:	f009 fd20 	bl	8014fd0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b590:	2300      	movs	r3, #0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3718      	adds	r7, #24
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	4f54300a 	.word	0x4f54300a

0800b5a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b085      	sub	sp, #20
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	70fb      	strb	r3, [r7, #3]
 800b5ac:	4613      	mov	r3, r2
 800b5ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b5b8:	78fb      	ldrb	r3, [r7, #3]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d107      	bne.n	800b5ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b5be:	883b      	ldrh	r3, [r7, #0]
 800b5c0:	0419      	lsls	r1, r3, #16
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	68ba      	ldr	r2, [r7, #8]
 800b5c8:	430a      	orrs	r2, r1
 800b5ca:	629a      	str	r2, [r3, #40]	@ 0x28
 800b5cc:	e028      	b.n	800b620 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5d4:	0c1b      	lsrs	r3, r3, #16
 800b5d6:	68ba      	ldr	r2, [r7, #8]
 800b5d8:	4413      	add	r3, r2
 800b5da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b5dc:	2300      	movs	r3, #0
 800b5de:	73fb      	strb	r3, [r7, #15]
 800b5e0:	e00d      	b.n	800b5fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	3340      	adds	r3, #64	@ 0x40
 800b5ea:	009b      	lsls	r3, r3, #2
 800b5ec:	4413      	add	r3, r2
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	0c1b      	lsrs	r3, r3, #16
 800b5f2:	68ba      	ldr	r2, [r7, #8]
 800b5f4:	4413      	add	r3, r2
 800b5f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b5f8:	7bfb      	ldrb	r3, [r7, #15]
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	73fb      	strb	r3, [r7, #15]
 800b5fe:	7bfa      	ldrb	r2, [r7, #15]
 800b600:	78fb      	ldrb	r3, [r7, #3]
 800b602:	3b01      	subs	r3, #1
 800b604:	429a      	cmp	r2, r3
 800b606:	d3ec      	bcc.n	800b5e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b608:	883b      	ldrh	r3, [r7, #0]
 800b60a:	0418      	lsls	r0, r3, #16
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6819      	ldr	r1, [r3, #0]
 800b610:	78fb      	ldrb	r3, [r7, #3]
 800b612:	3b01      	subs	r3, #1
 800b614:	68ba      	ldr	r2, [r7, #8]
 800b616:	4302      	orrs	r2, r0
 800b618:	3340      	adds	r3, #64	@ 0x40
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	440b      	add	r3, r1
 800b61e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b620:	2300      	movs	r3, #0
}
 800b622:	4618      	mov	r0, r3
 800b624:	3714      	adds	r7, #20
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr

0800b62e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b62e:	b480      	push	{r7}
 800b630:	b083      	sub	sp, #12
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
 800b636:	460b      	mov	r3, r1
 800b638:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	887a      	ldrh	r2, [r7, #2]
 800b640:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b642:	2300      	movs	r3, #0
}
 800b644:	4618      	mov	r0, r3
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr

0800b650 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b650:	b480      	push	{r7}
 800b652:	b085      	sub	sp, #20
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2201      	movs	r2, #1
 800b662:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2200      	movs	r2, #0
 800b66a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	699b      	ldr	r3, [r3, #24]
 800b672:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b67e:	4b05      	ldr	r3, [pc, #20]	@ (800b694 <HAL_PCDEx_ActivateLPM+0x44>)
 800b680:	4313      	orrs	r3, r2
 800b682:	68fa      	ldr	r2, [r7, #12]
 800b684:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3714      	adds	r7, #20
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr
 800b694:	10000003 	.word	0x10000003

0800b698 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b6b8:	4b19      	ldr	r3, [pc, #100]	@ (800b720 <HAL_PWREx_ConfigSupply+0x70>)
 800b6ba:	68db      	ldr	r3, [r3, #12]
 800b6bc:	f003 0304 	and.w	r3, r3, #4
 800b6c0:	2b04      	cmp	r3, #4
 800b6c2:	d00a      	beq.n	800b6da <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b6c4:	4b16      	ldr	r3, [pc, #88]	@ (800b720 <HAL_PWREx_ConfigSupply+0x70>)
 800b6c6:	68db      	ldr	r3, [r3, #12]
 800b6c8:	f003 0307 	and.w	r3, r3, #7
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d001      	beq.n	800b6d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e01f      	b.n	800b716 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	e01d      	b.n	800b716 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b6da:	4b11      	ldr	r3, [pc, #68]	@ (800b720 <HAL_PWREx_ConfigSupply+0x70>)
 800b6dc:	68db      	ldr	r3, [r3, #12]
 800b6de:	f023 0207 	bic.w	r2, r3, #7
 800b6e2:	490f      	ldr	r1, [pc, #60]	@ (800b720 <HAL_PWREx_ConfigSupply+0x70>)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4313      	orrs	r3, r2
 800b6e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b6ea:	f7f9 f96b 	bl	80049c4 <HAL_GetTick>
 800b6ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b6f0:	e009      	b.n	800b706 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b6f2:	f7f9 f967 	bl	80049c4 <HAL_GetTick>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	1ad3      	subs	r3, r2, r3
 800b6fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b700:	d901      	bls.n	800b706 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b702:	2301      	movs	r3, #1
 800b704:	e007      	b.n	800b716 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b706:	4b06      	ldr	r3, [pc, #24]	@ (800b720 <HAL_PWREx_ConfigSupply+0x70>)
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b70e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b712:	d1ee      	bne.n	800b6f2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b714:	2300      	movs	r3, #0
}
 800b716:	4618      	mov	r0, r3
 800b718:	3710      	adds	r7, #16
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	58024800 	.word	0x58024800

0800b724 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800b724:	b480      	push	{r7}
 800b726:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b728:	4b05      	ldr	r3, [pc, #20]	@ (800b740 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	4a04      	ldr	r2, [pc, #16]	@ (800b740 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b72e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b732:	60d3      	str	r3, [r2, #12]
}
 800b734:	bf00      	nop
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	58024800 	.word	0x58024800

0800b744 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b08c      	sub	sp, #48	@ 0x30
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d102      	bne.n	800b758 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b752:	2301      	movs	r3, #1
 800b754:	f000 bc48 	b.w	800bfe8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f003 0301 	and.w	r3, r3, #1
 800b760:	2b00      	cmp	r3, #0
 800b762:	f000 8088 	beq.w	800b876 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b766:	4b99      	ldr	r3, [pc, #612]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b768:	691b      	ldr	r3, [r3, #16]
 800b76a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b770:	4b96      	ldr	r3, [pc, #600]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b774:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b778:	2b10      	cmp	r3, #16
 800b77a:	d007      	beq.n	800b78c <HAL_RCC_OscConfig+0x48>
 800b77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b77e:	2b18      	cmp	r3, #24
 800b780:	d111      	bne.n	800b7a6 <HAL_RCC_OscConfig+0x62>
 800b782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b784:	f003 0303 	and.w	r3, r3, #3
 800b788:	2b02      	cmp	r3, #2
 800b78a:	d10c      	bne.n	800b7a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b78c:	4b8f      	ldr	r3, [pc, #572]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b794:	2b00      	cmp	r3, #0
 800b796:	d06d      	beq.n	800b874 <HAL_RCC_OscConfig+0x130>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d169      	bne.n	800b874 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	f000 bc21 	b.w	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7ae:	d106      	bne.n	800b7be <HAL_RCC_OscConfig+0x7a>
 800b7b0:	4b86      	ldr	r3, [pc, #536]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	4a85      	ldr	r2, [pc, #532]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7ba:	6013      	str	r3, [r2, #0]
 800b7bc:	e02e      	b.n	800b81c <HAL_RCC_OscConfig+0xd8>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10c      	bne.n	800b7e0 <HAL_RCC_OscConfig+0x9c>
 800b7c6:	4b81      	ldr	r3, [pc, #516]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a80      	ldr	r2, [pc, #512]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7d0:	6013      	str	r3, [r2, #0]
 800b7d2:	4b7e      	ldr	r3, [pc, #504]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a7d      	ldr	r2, [pc, #500]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b7dc:	6013      	str	r3, [r2, #0]
 800b7de:	e01d      	b.n	800b81c <HAL_RCC_OscConfig+0xd8>
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7e8:	d10c      	bne.n	800b804 <HAL_RCC_OscConfig+0xc0>
 800b7ea:	4b78      	ldr	r3, [pc, #480]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	4a77      	ldr	r2, [pc, #476]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b7f4:	6013      	str	r3, [r2, #0]
 800b7f6:	4b75      	ldr	r3, [pc, #468]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4a74      	ldr	r2, [pc, #464]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b7fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b800:	6013      	str	r3, [r2, #0]
 800b802:	e00b      	b.n	800b81c <HAL_RCC_OscConfig+0xd8>
 800b804:	4b71      	ldr	r3, [pc, #452]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a70      	ldr	r2, [pc, #448]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b80a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b80e:	6013      	str	r3, [r2, #0]
 800b810:	4b6e      	ldr	r3, [pc, #440]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a6d      	ldr	r2, [pc, #436]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b81a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d013      	beq.n	800b84c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b824:	f7f9 f8ce 	bl	80049c4 <HAL_GetTick>
 800b828:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b82a:	e008      	b.n	800b83e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b82c:	f7f9 f8ca 	bl	80049c4 <HAL_GetTick>
 800b830:	4602      	mov	r2, r0
 800b832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b834:	1ad3      	subs	r3, r2, r3
 800b836:	2b64      	cmp	r3, #100	@ 0x64
 800b838:	d901      	bls.n	800b83e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b83a:	2303      	movs	r3, #3
 800b83c:	e3d4      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b83e:	4b63      	ldr	r3, [pc, #396]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0f0      	beq.n	800b82c <HAL_RCC_OscConfig+0xe8>
 800b84a:	e014      	b.n	800b876 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b84c:	f7f9 f8ba 	bl	80049c4 <HAL_GetTick>
 800b850:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b852:	e008      	b.n	800b866 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b854:	f7f9 f8b6 	bl	80049c4 <HAL_GetTick>
 800b858:	4602      	mov	r2, r0
 800b85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85c:	1ad3      	subs	r3, r2, r3
 800b85e:	2b64      	cmp	r3, #100	@ 0x64
 800b860:	d901      	bls.n	800b866 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b862:	2303      	movs	r3, #3
 800b864:	e3c0      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b866:	4b59      	ldr	r3, [pc, #356]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d1f0      	bne.n	800b854 <HAL_RCC_OscConfig+0x110>
 800b872:	e000      	b.n	800b876 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f000 80ca 	beq.w	800ba18 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b884:	4b51      	ldr	r3, [pc, #324]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b88c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b88e:	4b4f      	ldr	r3, [pc, #316]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b892:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b894:	6a3b      	ldr	r3, [r7, #32]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d007      	beq.n	800b8aa <HAL_RCC_OscConfig+0x166>
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	2b18      	cmp	r3, #24
 800b89e:	d156      	bne.n	800b94e <HAL_RCC_OscConfig+0x20a>
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	f003 0303 	and.w	r3, r3, #3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d151      	bne.n	800b94e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8aa:	4b48      	ldr	r3, [pc, #288]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f003 0304 	and.w	r3, r3, #4
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d005      	beq.n	800b8c2 <HAL_RCC_OscConfig+0x17e>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e392      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b8c2:	4b42      	ldr	r3, [pc, #264]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f023 0219 	bic.w	r2, r3, #25
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	68db      	ldr	r3, [r3, #12]
 800b8ce:	493f      	ldr	r1, [pc, #252]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8d4:	f7f9 f876 	bl	80049c4 <HAL_GetTick>
 800b8d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8da:	e008      	b.n	800b8ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b8dc:	f7f9 f872 	bl	80049c4 <HAL_GetTick>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e4:	1ad3      	subs	r3, r2, r3
 800b8e6:	2b02      	cmp	r3, #2
 800b8e8:	d901      	bls.n	800b8ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b8ea:	2303      	movs	r3, #3
 800b8ec:	e37c      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8ee:	4b37      	ldr	r3, [pc, #220]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f003 0304 	and.w	r3, r3, #4
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d0f0      	beq.n	800b8dc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8fa:	f7f9 f893 	bl	8004a24 <HAL_GetREVID>
 800b8fe:	4603      	mov	r3, r0
 800b900:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b904:	4293      	cmp	r3, r2
 800b906:	d817      	bhi.n	800b938 <HAL_RCC_OscConfig+0x1f4>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	691b      	ldr	r3, [r3, #16]
 800b90c:	2b40      	cmp	r3, #64	@ 0x40
 800b90e:	d108      	bne.n	800b922 <HAL_RCC_OscConfig+0x1de>
 800b910:	4b2e      	ldr	r3, [pc, #184]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b918:	4a2c      	ldr	r2, [pc, #176]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b91a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b91e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b920:	e07a      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b922:	4b2a      	ldr	r3, [pc, #168]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	691b      	ldr	r3, [r3, #16]
 800b92e:	031b      	lsls	r3, r3, #12
 800b930:	4926      	ldr	r1, [pc, #152]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b932:	4313      	orrs	r3, r2
 800b934:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b936:	e06f      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b938:	4b24      	ldr	r3, [pc, #144]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b93a:	685b      	ldr	r3, [r3, #4]
 800b93c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	061b      	lsls	r3, r3, #24
 800b946:	4921      	ldr	r1, [pc, #132]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b948:	4313      	orrs	r3, r2
 800b94a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b94c:	e064      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	68db      	ldr	r3, [r3, #12]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d047      	beq.n	800b9e6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b956:	4b1d      	ldr	r3, [pc, #116]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f023 0219 	bic.w	r2, r3, #25
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	68db      	ldr	r3, [r3, #12]
 800b962:	491a      	ldr	r1, [pc, #104]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b964:	4313      	orrs	r3, r2
 800b966:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b968:	f7f9 f82c 	bl	80049c4 <HAL_GetTick>
 800b96c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b96e:	e008      	b.n	800b982 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b970:	f7f9 f828 	bl	80049c4 <HAL_GetTick>
 800b974:	4602      	mov	r2, r0
 800b976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b978:	1ad3      	subs	r3, r2, r3
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d901      	bls.n	800b982 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b97e:	2303      	movs	r3, #3
 800b980:	e332      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b982:	4b12      	ldr	r3, [pc, #72]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f003 0304 	and.w	r3, r3, #4
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d0f0      	beq.n	800b970 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b98e:	f7f9 f849 	bl	8004a24 <HAL_GetREVID>
 800b992:	4603      	mov	r3, r0
 800b994:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b998:	4293      	cmp	r3, r2
 800b99a:	d819      	bhi.n	800b9d0 <HAL_RCC_OscConfig+0x28c>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	691b      	ldr	r3, [r3, #16]
 800b9a0:	2b40      	cmp	r3, #64	@ 0x40
 800b9a2:	d108      	bne.n	800b9b6 <HAL_RCC_OscConfig+0x272>
 800b9a4:	4b09      	ldr	r3, [pc, #36]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b9a6:	685b      	ldr	r3, [r3, #4]
 800b9a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b9ac:	4a07      	ldr	r2, [pc, #28]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b9ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9b2:	6053      	str	r3, [r2, #4]
 800b9b4:	e030      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
 800b9b6:	4b05      	ldr	r3, [pc, #20]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	031b      	lsls	r3, r3, #12
 800b9c4:	4901      	ldr	r1, [pc, #4]	@ (800b9cc <HAL_RCC_OscConfig+0x288>)
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	604b      	str	r3, [r1, #4]
 800b9ca:	e025      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
 800b9cc:	58024400 	.word	0x58024400
 800b9d0:	4b9a      	ldr	r3, [pc, #616]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	691b      	ldr	r3, [r3, #16]
 800b9dc:	061b      	lsls	r3, r3, #24
 800b9de:	4997      	ldr	r1, [pc, #604]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	604b      	str	r3, [r1, #4]
 800b9e4:	e018      	b.n	800ba18 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b9e6:	4b95      	ldr	r3, [pc, #596]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a94      	ldr	r2, [pc, #592]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800b9ec:	f023 0301 	bic.w	r3, r3, #1
 800b9f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9f2:	f7f8 ffe7 	bl	80049c4 <HAL_GetTick>
 800b9f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b9f8:	e008      	b.n	800ba0c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b9fa:	f7f8 ffe3 	bl	80049c4 <HAL_GetTick>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba02:	1ad3      	subs	r3, r2, r3
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d901      	bls.n	800ba0c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800ba08:	2303      	movs	r3, #3
 800ba0a:	e2ed      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ba0c:	4b8b      	ldr	r3, [pc, #556]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f003 0304 	and.w	r3, r3, #4
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d1f0      	bne.n	800b9fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f003 0310 	and.w	r3, r3, #16
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 80a9 	beq.w	800bb78 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ba26:	4b85      	ldr	r3, [pc, #532]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba28:	691b      	ldr	r3, [r3, #16]
 800ba2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ba2e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ba30:	4b82      	ldr	r3, [pc, #520]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba34:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ba36:	69bb      	ldr	r3, [r7, #24]
 800ba38:	2b08      	cmp	r3, #8
 800ba3a:	d007      	beq.n	800ba4c <HAL_RCC_OscConfig+0x308>
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	2b18      	cmp	r3, #24
 800ba40:	d13a      	bne.n	800bab8 <HAL_RCC_OscConfig+0x374>
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f003 0303 	and.w	r3, r3, #3
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d135      	bne.n	800bab8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba4c:	4b7b      	ldr	r3, [pc, #492]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d005      	beq.n	800ba64 <HAL_RCC_OscConfig+0x320>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	69db      	ldr	r3, [r3, #28]
 800ba5c:	2b80      	cmp	r3, #128	@ 0x80
 800ba5e:	d001      	beq.n	800ba64 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800ba60:	2301      	movs	r3, #1
 800ba62:	e2c1      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba64:	f7f8 ffde 	bl	8004a24 <HAL_GetREVID>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d817      	bhi.n	800baa2 <HAL_RCC_OscConfig+0x35e>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6a1b      	ldr	r3, [r3, #32]
 800ba76:	2b20      	cmp	r3, #32
 800ba78:	d108      	bne.n	800ba8c <HAL_RCC_OscConfig+0x348>
 800ba7a:	4b70      	ldr	r3, [pc, #448]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba7c:	685b      	ldr	r3, [r3, #4]
 800ba7e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ba82:	4a6e      	ldr	r2, [pc, #440]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba88:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba8a:	e075      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba8c:	4b6b      	ldr	r3, [pc, #428]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	6a1b      	ldr	r3, [r3, #32]
 800ba98:	069b      	lsls	r3, r3, #26
 800ba9a:	4968      	ldr	r1, [pc, #416]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800baa0:	e06a      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800baa2:	4b66      	ldr	r3, [pc, #408]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800baa4:	68db      	ldr	r3, [r3, #12]
 800baa6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6a1b      	ldr	r3, [r3, #32]
 800baae:	061b      	lsls	r3, r3, #24
 800bab0:	4962      	ldr	r1, [pc, #392]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bab2:	4313      	orrs	r3, r2
 800bab4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bab6:	e05f      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	69db      	ldr	r3, [r3, #28]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d042      	beq.n	800bb46 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800bac0:	4b5e      	ldr	r3, [pc, #376]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	4a5d      	ldr	r2, [pc, #372]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bacc:	f7f8 ff7a 	bl	80049c4 <HAL_GetTick>
 800bad0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bad2:	e008      	b.n	800bae6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bad4:	f7f8 ff76 	bl	80049c4 <HAL_GetTick>
 800bad8:	4602      	mov	r2, r0
 800bada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800badc:	1ad3      	subs	r3, r2, r3
 800bade:	2b02      	cmp	r3, #2
 800bae0:	d901      	bls.n	800bae6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800bae2:	2303      	movs	r3, #3
 800bae4:	e280      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bae6:	4b55      	ldr	r3, [pc, #340]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d0f0      	beq.n	800bad4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800baf2:	f7f8 ff97 	bl	8004a24 <HAL_GetREVID>
 800baf6:	4603      	mov	r3, r0
 800baf8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bafc:	4293      	cmp	r3, r2
 800bafe:	d817      	bhi.n	800bb30 <HAL_RCC_OscConfig+0x3ec>
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6a1b      	ldr	r3, [r3, #32]
 800bb04:	2b20      	cmp	r3, #32
 800bb06:	d108      	bne.n	800bb1a <HAL_RCC_OscConfig+0x3d6>
 800bb08:	4b4c      	ldr	r3, [pc, #304]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bb10:	4a4a      	ldr	r2, [pc, #296]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bb16:	6053      	str	r3, [r2, #4]
 800bb18:	e02e      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
 800bb1a:	4b48      	ldr	r3, [pc, #288]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6a1b      	ldr	r3, [r3, #32]
 800bb26:	069b      	lsls	r3, r3, #26
 800bb28:	4944      	ldr	r1, [pc, #272]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	604b      	str	r3, [r1, #4]
 800bb2e:	e023      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
 800bb30:	4b42      	ldr	r3, [pc, #264]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb32:	68db      	ldr	r3, [r3, #12]
 800bb34:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6a1b      	ldr	r3, [r3, #32]
 800bb3c:	061b      	lsls	r3, r3, #24
 800bb3e:	493f      	ldr	r1, [pc, #252]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb40:	4313      	orrs	r3, r2
 800bb42:	60cb      	str	r3, [r1, #12]
 800bb44:	e018      	b.n	800bb78 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800bb46:	4b3d      	ldr	r3, [pc, #244]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a3c      	ldr	r2, [pc, #240]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb52:	f7f8 ff37 	bl	80049c4 <HAL_GetTick>
 800bb56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bb58:	e008      	b.n	800bb6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bb5a:	f7f8 ff33 	bl	80049c4 <HAL_GetTick>
 800bb5e:	4602      	mov	r2, r0
 800bb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb62:	1ad3      	subs	r3, r2, r3
 800bb64:	2b02      	cmp	r3, #2
 800bb66:	d901      	bls.n	800bb6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	e23d      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bb6c:	4b33      	ldr	r3, [pc, #204]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d1f0      	bne.n	800bb5a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f003 0308 	and.w	r3, r3, #8
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d036      	beq.n	800bbf2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	695b      	ldr	r3, [r3, #20]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d019      	beq.n	800bbc0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bb8c:	4b2b      	ldr	r3, [pc, #172]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb90:	4a2a      	ldr	r2, [pc, #168]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bb92:	f043 0301 	orr.w	r3, r3, #1
 800bb96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb98:	f7f8 ff14 	bl	80049c4 <HAL_GetTick>
 800bb9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb9e:	e008      	b.n	800bbb2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bba0:	f7f8 ff10 	bl	80049c4 <HAL_GetTick>
 800bba4:	4602      	mov	r2, r0
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	1ad3      	subs	r3, r2, r3
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	d901      	bls.n	800bbb2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800bbae:	2303      	movs	r3, #3
 800bbb0:	e21a      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bbb2:	4b22      	ldr	r3, [pc, #136]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bbb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbb6:	f003 0302 	and.w	r3, r3, #2
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d0f0      	beq.n	800bba0 <HAL_RCC_OscConfig+0x45c>
 800bbbe:	e018      	b.n	800bbf2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bbc0:	4b1e      	ldr	r3, [pc, #120]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bbc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbc4:	4a1d      	ldr	r2, [pc, #116]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bbc6:	f023 0301 	bic.w	r3, r3, #1
 800bbca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbcc:	f7f8 fefa 	bl	80049c4 <HAL_GetTick>
 800bbd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bbd2:	e008      	b.n	800bbe6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bbd4:	f7f8 fef6 	bl	80049c4 <HAL_GetTick>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbdc:	1ad3      	subs	r3, r2, r3
 800bbde:	2b02      	cmp	r3, #2
 800bbe0:	d901      	bls.n	800bbe6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	e200      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bbe6:	4b15      	ldr	r3, [pc, #84]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bbe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbea:	f003 0302 	and.w	r3, r3, #2
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d1f0      	bne.n	800bbd4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f003 0320 	and.w	r3, r3, #32
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d039      	beq.n	800bc72 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	699b      	ldr	r3, [r3, #24]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d01c      	beq.n	800bc40 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bc06:	4b0d      	ldr	r3, [pc, #52]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a0c      	ldr	r2, [pc, #48]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bc0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bc10:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bc12:	f7f8 fed7 	bl	80049c4 <HAL_GetTick>
 800bc16:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bc18:	e008      	b.n	800bc2c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc1a:	f7f8 fed3 	bl	80049c4 <HAL_GetTick>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc22:	1ad3      	subs	r3, r2, r3
 800bc24:	2b02      	cmp	r3, #2
 800bc26:	d901      	bls.n	800bc2c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	e1dd      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bc2c:	4b03      	ldr	r3, [pc, #12]	@ (800bc3c <HAL_RCC_OscConfig+0x4f8>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d0f0      	beq.n	800bc1a <HAL_RCC_OscConfig+0x4d6>
 800bc38:	e01b      	b.n	800bc72 <HAL_RCC_OscConfig+0x52e>
 800bc3a:	bf00      	nop
 800bc3c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bc40:	4b9b      	ldr	r3, [pc, #620]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a9a      	ldr	r2, [pc, #616]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bc46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc4a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bc4c:	f7f8 feba 	bl	80049c4 <HAL_GetTick>
 800bc50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bc52:	e008      	b.n	800bc66 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc54:	f7f8 feb6 	bl	80049c4 <HAL_GetTick>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc5c:	1ad3      	subs	r3, r2, r3
 800bc5e:	2b02      	cmp	r3, #2
 800bc60:	d901      	bls.n	800bc66 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800bc62:	2303      	movs	r3, #3
 800bc64:	e1c0      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bc66:	4b92      	ldr	r3, [pc, #584]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1f0      	bne.n	800bc54 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f003 0304 	and.w	r3, r3, #4
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	f000 8081 	beq.w	800bd82 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bc80:	4b8c      	ldr	r3, [pc, #560]	@ (800beb4 <HAL_RCC_OscConfig+0x770>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4a8b      	ldr	r2, [pc, #556]	@ (800beb4 <HAL_RCC_OscConfig+0x770>)
 800bc86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc8c:	f7f8 fe9a 	bl	80049c4 <HAL_GetTick>
 800bc90:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc92:	e008      	b.n	800bca6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc94:	f7f8 fe96 	bl	80049c4 <HAL_GetTick>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc9c:	1ad3      	subs	r3, r2, r3
 800bc9e:	2b64      	cmp	r3, #100	@ 0x64
 800bca0:	d901      	bls.n	800bca6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800bca2:	2303      	movs	r3, #3
 800bca4:	e1a0      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bca6:	4b83      	ldr	r3, [pc, #524]	@ (800beb4 <HAL_RCC_OscConfig+0x770>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d0f0      	beq.n	800bc94 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	689b      	ldr	r3, [r3, #8]
 800bcb6:	2b01      	cmp	r3, #1
 800bcb8:	d106      	bne.n	800bcc8 <HAL_RCC_OscConfig+0x584>
 800bcba:	4b7d      	ldr	r3, [pc, #500]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcbe:	4a7c      	ldr	r2, [pc, #496]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcc0:	f043 0301 	orr.w	r3, r3, #1
 800bcc4:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcc6:	e02d      	b.n	800bd24 <HAL_RCC_OscConfig+0x5e0>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	689b      	ldr	r3, [r3, #8]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10c      	bne.n	800bcea <HAL_RCC_OscConfig+0x5a6>
 800bcd0:	4b77      	ldr	r3, [pc, #476]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcd4:	4a76      	ldr	r2, [pc, #472]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcd6:	f023 0301 	bic.w	r3, r3, #1
 800bcda:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcdc:	4b74      	ldr	r3, [pc, #464]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bce0:	4a73      	ldr	r2, [pc, #460]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bce2:	f023 0304 	bic.w	r3, r3, #4
 800bce6:	6713      	str	r3, [r2, #112]	@ 0x70
 800bce8:	e01c      	b.n	800bd24 <HAL_RCC_OscConfig+0x5e0>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	689b      	ldr	r3, [r3, #8]
 800bcee:	2b05      	cmp	r3, #5
 800bcf0:	d10c      	bne.n	800bd0c <HAL_RCC_OscConfig+0x5c8>
 800bcf2:	4b6f      	ldr	r3, [pc, #444]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcf6:	4a6e      	ldr	r2, [pc, #440]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bcf8:	f043 0304 	orr.w	r3, r3, #4
 800bcfc:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcfe:	4b6c      	ldr	r3, [pc, #432]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd02:	4a6b      	ldr	r2, [pc, #428]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd04:	f043 0301 	orr.w	r3, r3, #1
 800bd08:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd0a:	e00b      	b.n	800bd24 <HAL_RCC_OscConfig+0x5e0>
 800bd0c:	4b68      	ldr	r3, [pc, #416]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd10:	4a67      	ldr	r2, [pc, #412]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd12:	f023 0301 	bic.w	r3, r3, #1
 800bd16:	6713      	str	r3, [r2, #112]	@ 0x70
 800bd18:	4b65      	ldr	r3, [pc, #404]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd1c:	4a64      	ldr	r2, [pc, #400]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd1e:	f023 0304 	bic.w	r3, r3, #4
 800bd22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	689b      	ldr	r3, [r3, #8]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d015      	beq.n	800bd58 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd2c:	f7f8 fe4a 	bl	80049c4 <HAL_GetTick>
 800bd30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bd32:	e00a      	b.n	800bd4a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd34:	f7f8 fe46 	bl	80049c4 <HAL_GetTick>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d901      	bls.n	800bd4a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800bd46:	2303      	movs	r3, #3
 800bd48:	e14e      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bd4a:	4b59      	ldr	r3, [pc, #356]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd4e:	f003 0302 	and.w	r3, r3, #2
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d0ee      	beq.n	800bd34 <HAL_RCC_OscConfig+0x5f0>
 800bd56:	e014      	b.n	800bd82 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd58:	f7f8 fe34 	bl	80049c4 <HAL_GetTick>
 800bd5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bd5e:	e00a      	b.n	800bd76 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd60:	f7f8 fe30 	bl	80049c4 <HAL_GetTick>
 800bd64:	4602      	mov	r2, r0
 800bd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd68:	1ad3      	subs	r3, r2, r3
 800bd6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d901      	bls.n	800bd76 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800bd72:	2303      	movs	r3, #3
 800bd74:	e138      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bd76:	4b4e      	ldr	r3, [pc, #312]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd7a:	f003 0302 	and.w	r3, r3, #2
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1ee      	bne.n	800bd60 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f000 812d 	beq.w	800bfe6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800bd8c:	4b48      	ldr	r3, [pc, #288]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd94:	2b18      	cmp	r3, #24
 800bd96:	f000 80bd 	beq.w	800bf14 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd9e:	2b02      	cmp	r3, #2
 800bda0:	f040 809e 	bne.w	800bee0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bda4:	4b42      	ldr	r3, [pc, #264]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a41      	ldr	r2, [pc, #260]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bdaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bdae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdb0:	f7f8 fe08 	bl	80049c4 <HAL_GetTick>
 800bdb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bdb6:	e008      	b.n	800bdca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bdb8:	f7f8 fe04 	bl	80049c4 <HAL_GetTick>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc0:	1ad3      	subs	r3, r2, r3
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	d901      	bls.n	800bdca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e10e      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bdca:	4b39      	ldr	r3, [pc, #228]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d1f0      	bne.n	800bdb8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bdd6:	4b36      	ldr	r3, [pc, #216]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bdd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bdda:	4b37      	ldr	r3, [pc, #220]	@ (800beb8 <HAL_RCC_OscConfig+0x774>)
 800bddc:	4013      	ands	r3, r2
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bde6:	0112      	lsls	r2, r2, #4
 800bde8:	430a      	orrs	r2, r1
 800bdea:	4931      	ldr	r1, [pc, #196]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bdec:	4313      	orrs	r3, r2
 800bdee:	628b      	str	r3, [r1, #40]	@ 0x28
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bdfe:	3b01      	subs	r3, #1
 800be00:	025b      	lsls	r3, r3, #9
 800be02:	b29b      	uxth	r3, r3
 800be04:	431a      	orrs	r2, r3
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be0a:	3b01      	subs	r3, #1
 800be0c:	041b      	lsls	r3, r3, #16
 800be0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800be12:	431a      	orrs	r2, r3
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be18:	3b01      	subs	r3, #1
 800be1a:	061b      	lsls	r3, r3, #24
 800be1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800be20:	4923      	ldr	r1, [pc, #140]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be22:	4313      	orrs	r3, r2
 800be24:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800be26:	4b22      	ldr	r3, [pc, #136]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be2a:	4a21      	ldr	r2, [pc, #132]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be2c:	f023 0301 	bic.w	r3, r3, #1
 800be30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800be32:	4b1f      	ldr	r3, [pc, #124]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be36:	4b21      	ldr	r3, [pc, #132]	@ (800bebc <HAL_RCC_OscConfig+0x778>)
 800be38:	4013      	ands	r3, r2
 800be3a:	687a      	ldr	r2, [r7, #4]
 800be3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800be3e:	00d2      	lsls	r2, r2, #3
 800be40:	491b      	ldr	r1, [pc, #108]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be42:	4313      	orrs	r3, r2
 800be44:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800be46:	4b1a      	ldr	r3, [pc, #104]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be4a:	f023 020c 	bic.w	r2, r3, #12
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be52:	4917      	ldr	r1, [pc, #92]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be54:	4313      	orrs	r3, r2
 800be56:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800be58:	4b15      	ldr	r3, [pc, #84]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be5c:	f023 0202 	bic.w	r2, r3, #2
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be64:	4912      	ldr	r1, [pc, #72]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be66:	4313      	orrs	r3, r2
 800be68:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800be6a:	4b11      	ldr	r3, [pc, #68]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be6e:	4a10      	ldr	r2, [pc, #64]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be76:	4b0e      	ldr	r3, [pc, #56]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be7a:	4a0d      	ldr	r2, [pc, #52]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800be82:	4b0b      	ldr	r3, [pc, #44]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be86:	4a0a      	ldr	r2, [pc, #40]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800be8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800be8e:	4b08      	ldr	r3, [pc, #32]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be92:	4a07      	ldr	r2, [pc, #28]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be94:	f043 0301 	orr.w	r3, r3, #1
 800be98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800be9a:	4b05      	ldr	r3, [pc, #20]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a04      	ldr	r2, [pc, #16]	@ (800beb0 <HAL_RCC_OscConfig+0x76c>)
 800bea0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bea6:	f7f8 fd8d 	bl	80049c4 <HAL_GetTick>
 800beaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800beac:	e011      	b.n	800bed2 <HAL_RCC_OscConfig+0x78e>
 800beae:	bf00      	nop
 800beb0:	58024400 	.word	0x58024400
 800beb4:	58024800 	.word	0x58024800
 800beb8:	fffffc0c 	.word	0xfffffc0c
 800bebc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bec0:	f7f8 fd80 	bl	80049c4 <HAL_GetTick>
 800bec4:	4602      	mov	r2, r0
 800bec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec8:	1ad3      	subs	r3, r2, r3
 800beca:	2b02      	cmp	r3, #2
 800becc:	d901      	bls.n	800bed2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800bece:	2303      	movs	r3, #3
 800bed0:	e08a      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bed2:	4b47      	ldr	r3, [pc, #284]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d0f0      	beq.n	800bec0 <HAL_RCC_OscConfig+0x77c>
 800bede:	e082      	b.n	800bfe6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bee0:	4b43      	ldr	r3, [pc, #268]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a42      	ldr	r2, [pc, #264]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bee6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800beea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beec:	f7f8 fd6a 	bl	80049c4 <HAL_GetTick>
 800bef0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bef2:	e008      	b.n	800bf06 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bef4:	f7f8 fd66 	bl	80049c4 <HAL_GetTick>
 800bef8:	4602      	mov	r2, r0
 800befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befc:	1ad3      	subs	r3, r2, r3
 800befe:	2b02      	cmp	r3, #2
 800bf00:	d901      	bls.n	800bf06 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800bf02:	2303      	movs	r3, #3
 800bf04:	e070      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bf06:	4b3a      	ldr	r3, [pc, #232]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1f0      	bne.n	800bef4 <HAL_RCC_OscConfig+0x7b0>
 800bf12:	e068      	b.n	800bfe6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800bf14:	4b36      	ldr	r3, [pc, #216]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bf16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf18:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bf1a:	4b35      	ldr	r3, [pc, #212]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bf1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf1e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf24:	2b01      	cmp	r3, #1
 800bf26:	d031      	beq.n	800bf8c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	f003 0203 	and.w	r2, r3, #3
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d12a      	bne.n	800bf8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bf36:	693b      	ldr	r3, [r7, #16]
 800bf38:	091b      	lsrs	r3, r3, #4
 800bf3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d122      	bne.n	800bf8c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf50:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d11a      	bne.n	800bf8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	0a5b      	lsrs	r3, r3, #9
 800bf5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf62:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d111      	bne.n	800bf8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	0c1b      	lsrs	r3, r3, #16
 800bf6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf74:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bf76:	429a      	cmp	r2, r3
 800bf78:	d108      	bne.n	800bf8c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	0e1b      	lsrs	r3, r3, #24
 800bf7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf86:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d001      	beq.n	800bf90 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e02b      	b.n	800bfe8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bf90:	4b17      	ldr	r3, [pc, #92]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bf92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf94:	08db      	lsrs	r3, r3, #3
 800bf96:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf9a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfa0:	693a      	ldr	r2, [r7, #16]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d01f      	beq.n	800bfe6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800bfa6:	4b12      	ldr	r3, [pc, #72]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfaa:	4a11      	ldr	r2, [pc, #68]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfac:	f023 0301 	bic.w	r3, r3, #1
 800bfb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bfb2:	f7f8 fd07 	bl	80049c4 <HAL_GetTick>
 800bfb6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bfb8:	bf00      	nop
 800bfba:	f7f8 fd03 	bl	80049c4 <HAL_GetTick>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d0f9      	beq.n	800bfba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bfc6:	4b0a      	ldr	r3, [pc, #40]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfca:	4b0a      	ldr	r3, [pc, #40]	@ (800bff4 <HAL_RCC_OscConfig+0x8b0>)
 800bfcc:	4013      	ands	r3, r2
 800bfce:	687a      	ldr	r2, [r7, #4]
 800bfd0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bfd2:	00d2      	lsls	r2, r2, #3
 800bfd4:	4906      	ldr	r1, [pc, #24]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bfda:	4b05      	ldr	r3, [pc, #20]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfde:	4a04      	ldr	r2, [pc, #16]	@ (800bff0 <HAL_RCC_OscConfig+0x8ac>)
 800bfe0:	f043 0301 	orr.w	r3, r3, #1
 800bfe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800bfe6:	2300      	movs	r3, #0
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3730      	adds	r7, #48	@ 0x30
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	58024400 	.word	0x58024400
 800bff4:	ffff0007 	.word	0xffff0007

0800bff8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b086      	sub	sp, #24
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
 800c000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d101      	bne.n	800c00c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	e19c      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c00c:	4b8a      	ldr	r3, [pc, #552]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f003 030f 	and.w	r3, r3, #15
 800c014:	683a      	ldr	r2, [r7, #0]
 800c016:	429a      	cmp	r2, r3
 800c018:	d910      	bls.n	800c03c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c01a:	4b87      	ldr	r3, [pc, #540]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f023 020f 	bic.w	r2, r3, #15
 800c022:	4985      	ldr	r1, [pc, #532]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	4313      	orrs	r3, r2
 800c028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c02a:	4b83      	ldr	r3, [pc, #524]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f003 030f 	and.w	r3, r3, #15
 800c032:	683a      	ldr	r2, [r7, #0]
 800c034:	429a      	cmp	r2, r3
 800c036:	d001      	beq.n	800c03c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c038:	2301      	movs	r3, #1
 800c03a:	e184      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f003 0304 	and.w	r3, r3, #4
 800c044:	2b00      	cmp	r3, #0
 800c046:	d010      	beq.n	800c06a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	691a      	ldr	r2, [r3, #16]
 800c04c:	4b7b      	ldr	r3, [pc, #492]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c04e:	699b      	ldr	r3, [r3, #24]
 800c050:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c054:	429a      	cmp	r2, r3
 800c056:	d908      	bls.n	800c06a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c058:	4b78      	ldr	r3, [pc, #480]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c05a:	699b      	ldr	r3, [r3, #24]
 800c05c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	691b      	ldr	r3, [r3, #16]
 800c064:	4975      	ldr	r1, [pc, #468]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c066:	4313      	orrs	r3, r2
 800c068:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f003 0308 	and.w	r3, r3, #8
 800c072:	2b00      	cmp	r3, #0
 800c074:	d010      	beq.n	800c098 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	695a      	ldr	r2, [r3, #20]
 800c07a:	4b70      	ldr	r3, [pc, #448]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c07c:	69db      	ldr	r3, [r3, #28]
 800c07e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c082:	429a      	cmp	r2, r3
 800c084:	d908      	bls.n	800c098 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c086:	4b6d      	ldr	r3, [pc, #436]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c088:	69db      	ldr	r3, [r3, #28]
 800c08a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	695b      	ldr	r3, [r3, #20]
 800c092:	496a      	ldr	r1, [pc, #424]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c094:	4313      	orrs	r3, r2
 800c096:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0310 	and.w	r3, r3, #16
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d010      	beq.n	800c0c6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	699a      	ldr	r2, [r3, #24]
 800c0a8:	4b64      	ldr	r3, [pc, #400]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0aa:	69db      	ldr	r3, [r3, #28]
 800c0ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d908      	bls.n	800c0c6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c0b4:	4b61      	ldr	r3, [pc, #388]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0b6:	69db      	ldr	r3, [r3, #28]
 800c0b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	699b      	ldr	r3, [r3, #24]
 800c0c0:	495e      	ldr	r1, [pc, #376]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f003 0320 	and.w	r3, r3, #32
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d010      	beq.n	800c0f4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	69da      	ldr	r2, [r3, #28]
 800c0d6:	4b59      	ldr	r3, [pc, #356]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0d8:	6a1b      	ldr	r3, [r3, #32]
 800c0da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d908      	bls.n	800c0f4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c0e2:	4b56      	ldr	r3, [pc, #344]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0e4:	6a1b      	ldr	r3, [r3, #32]
 800c0e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	69db      	ldr	r3, [r3, #28]
 800c0ee:	4953      	ldr	r1, [pc, #332]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f003 0302 	and.w	r3, r3, #2
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d010      	beq.n	800c122 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	68da      	ldr	r2, [r3, #12]
 800c104:	4b4d      	ldr	r3, [pc, #308]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c106:	699b      	ldr	r3, [r3, #24]
 800c108:	f003 030f 	and.w	r3, r3, #15
 800c10c:	429a      	cmp	r2, r3
 800c10e:	d908      	bls.n	800c122 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c110:	4b4a      	ldr	r3, [pc, #296]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c112:	699b      	ldr	r3, [r3, #24]
 800c114:	f023 020f 	bic.w	r2, r3, #15
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	68db      	ldr	r3, [r3, #12]
 800c11c:	4947      	ldr	r1, [pc, #284]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c11e:	4313      	orrs	r3, r2
 800c120:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f003 0301 	and.w	r3, r3, #1
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d055      	beq.n	800c1da <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c12e:	4b43      	ldr	r3, [pc, #268]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c130:	699b      	ldr	r3, [r3, #24]
 800c132:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	4940      	ldr	r1, [pc, #256]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c13c:	4313      	orrs	r3, r2
 800c13e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	2b02      	cmp	r3, #2
 800c146:	d107      	bne.n	800c158 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c148:	4b3c      	ldr	r3, [pc, #240]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c150:	2b00      	cmp	r3, #0
 800c152:	d121      	bne.n	800c198 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c154:	2301      	movs	r3, #1
 800c156:	e0f6      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	2b03      	cmp	r3, #3
 800c15e:	d107      	bne.n	800c170 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c160:	4b36      	ldr	r3, [pc, #216]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d115      	bne.n	800c198 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c16c:	2301      	movs	r3, #1
 800c16e:	e0ea      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	2b01      	cmp	r3, #1
 800c176:	d107      	bne.n	800c188 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c178:	4b30      	ldr	r3, [pc, #192]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c180:	2b00      	cmp	r3, #0
 800c182:	d109      	bne.n	800c198 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c184:	2301      	movs	r3, #1
 800c186:	e0de      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c188:	4b2c      	ldr	r3, [pc, #176]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f003 0304 	and.w	r3, r3, #4
 800c190:	2b00      	cmp	r3, #0
 800c192:	d101      	bne.n	800c198 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c194:	2301      	movs	r3, #1
 800c196:	e0d6      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c198:	4b28      	ldr	r3, [pc, #160]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c19a:	691b      	ldr	r3, [r3, #16]
 800c19c:	f023 0207 	bic.w	r2, r3, #7
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	4925      	ldr	r1, [pc, #148]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c1a6:	4313      	orrs	r3, r2
 800c1a8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c1aa:	f7f8 fc0b 	bl	80049c4 <HAL_GetTick>
 800c1ae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c1b0:	e00a      	b.n	800c1c8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1b2:	f7f8 fc07 	bl	80049c4 <HAL_GetTick>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	1ad3      	subs	r3, r2, r3
 800c1bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	d901      	bls.n	800c1c8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c1c4:	2303      	movs	r3, #3
 800c1c6:	e0be      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c1c8:	4b1c      	ldr	r3, [pc, #112]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c1ca:	691b      	ldr	r3, [r3, #16]
 800c1cc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	685b      	ldr	r3, [r3, #4]
 800c1d4:	00db      	lsls	r3, r3, #3
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d1eb      	bne.n	800c1b2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0302 	and.w	r3, r3, #2
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d010      	beq.n	800c208 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	68da      	ldr	r2, [r3, #12]
 800c1ea:	4b14      	ldr	r3, [pc, #80]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c1ec:	699b      	ldr	r3, [r3, #24]
 800c1ee:	f003 030f 	and.w	r3, r3, #15
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d208      	bcs.n	800c208 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c1f6:	4b11      	ldr	r3, [pc, #68]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c1f8:	699b      	ldr	r3, [r3, #24]
 800c1fa:	f023 020f 	bic.w	r2, r3, #15
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	68db      	ldr	r3, [r3, #12]
 800c202:	490e      	ldr	r1, [pc, #56]	@ (800c23c <HAL_RCC_ClockConfig+0x244>)
 800c204:	4313      	orrs	r3, r2
 800c206:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c208:	4b0b      	ldr	r3, [pc, #44]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f003 030f 	and.w	r3, r3, #15
 800c210:	683a      	ldr	r2, [r7, #0]
 800c212:	429a      	cmp	r2, r3
 800c214:	d214      	bcs.n	800c240 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c216:	4b08      	ldr	r3, [pc, #32]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f023 020f 	bic.w	r2, r3, #15
 800c21e:	4906      	ldr	r1, [pc, #24]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	4313      	orrs	r3, r2
 800c224:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c226:	4b04      	ldr	r3, [pc, #16]	@ (800c238 <HAL_RCC_ClockConfig+0x240>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f003 030f 	and.w	r3, r3, #15
 800c22e:	683a      	ldr	r2, [r7, #0]
 800c230:	429a      	cmp	r2, r3
 800c232:	d005      	beq.n	800c240 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c234:	2301      	movs	r3, #1
 800c236:	e086      	b.n	800c346 <HAL_RCC_ClockConfig+0x34e>
 800c238:	52002000 	.word	0x52002000
 800c23c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f003 0304 	and.w	r3, r3, #4
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d010      	beq.n	800c26e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	691a      	ldr	r2, [r3, #16]
 800c250:	4b3f      	ldr	r3, [pc, #252]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c252:	699b      	ldr	r3, [r3, #24]
 800c254:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c258:	429a      	cmp	r2, r3
 800c25a:	d208      	bcs.n	800c26e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c25c:	4b3c      	ldr	r3, [pc, #240]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c25e:	699b      	ldr	r3, [r3, #24]
 800c260:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	691b      	ldr	r3, [r3, #16]
 800c268:	4939      	ldr	r1, [pc, #228]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c26a:	4313      	orrs	r3, r2
 800c26c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f003 0308 	and.w	r3, r3, #8
 800c276:	2b00      	cmp	r3, #0
 800c278:	d010      	beq.n	800c29c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	695a      	ldr	r2, [r3, #20]
 800c27e:	4b34      	ldr	r3, [pc, #208]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c280:	69db      	ldr	r3, [r3, #28]
 800c282:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c286:	429a      	cmp	r2, r3
 800c288:	d208      	bcs.n	800c29c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c28a:	4b31      	ldr	r3, [pc, #196]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c28c:	69db      	ldr	r3, [r3, #28]
 800c28e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	695b      	ldr	r3, [r3, #20]
 800c296:	492e      	ldr	r1, [pc, #184]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c298:	4313      	orrs	r3, r2
 800c29a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f003 0310 	and.w	r3, r3, #16
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d010      	beq.n	800c2ca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	699a      	ldr	r2, [r3, #24]
 800c2ac:	4b28      	ldr	r3, [pc, #160]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d208      	bcs.n	800c2ca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c2b8:	4b25      	ldr	r3, [pc, #148]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2ba:	69db      	ldr	r3, [r3, #28]
 800c2bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	699b      	ldr	r3, [r3, #24]
 800c2c4:	4922      	ldr	r1, [pc, #136]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2c6:	4313      	orrs	r3, r2
 800c2c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f003 0320 	and.w	r3, r3, #32
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d010      	beq.n	800c2f8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	69da      	ldr	r2, [r3, #28]
 800c2da:	4b1d      	ldr	r3, [pc, #116]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2dc:	6a1b      	ldr	r3, [r3, #32]
 800c2de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d208      	bcs.n	800c2f8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c2e6:	4b1a      	ldr	r3, [pc, #104]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2e8:	6a1b      	ldr	r3, [r3, #32]
 800c2ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	69db      	ldr	r3, [r3, #28]
 800c2f2:	4917      	ldr	r1, [pc, #92]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c2f8:	f000 f834 	bl	800c364 <HAL_RCC_GetSysClockFreq>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	4b14      	ldr	r3, [pc, #80]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c300:	699b      	ldr	r3, [r3, #24]
 800c302:	0a1b      	lsrs	r3, r3, #8
 800c304:	f003 030f 	and.w	r3, r3, #15
 800c308:	4912      	ldr	r1, [pc, #72]	@ (800c354 <HAL_RCC_ClockConfig+0x35c>)
 800c30a:	5ccb      	ldrb	r3, [r1, r3]
 800c30c:	f003 031f 	and.w	r3, r3, #31
 800c310:	fa22 f303 	lsr.w	r3, r2, r3
 800c314:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c316:	4b0e      	ldr	r3, [pc, #56]	@ (800c350 <HAL_RCC_ClockConfig+0x358>)
 800c318:	699b      	ldr	r3, [r3, #24]
 800c31a:	f003 030f 	and.w	r3, r3, #15
 800c31e:	4a0d      	ldr	r2, [pc, #52]	@ (800c354 <HAL_RCC_ClockConfig+0x35c>)
 800c320:	5cd3      	ldrb	r3, [r2, r3]
 800c322:	f003 031f 	and.w	r3, r3, #31
 800c326:	693a      	ldr	r2, [r7, #16]
 800c328:	fa22 f303 	lsr.w	r3, r2, r3
 800c32c:	4a0a      	ldr	r2, [pc, #40]	@ (800c358 <HAL_RCC_ClockConfig+0x360>)
 800c32e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c330:	4a0a      	ldr	r2, [pc, #40]	@ (800c35c <HAL_RCC_ClockConfig+0x364>)
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c336:	4b0a      	ldr	r3, [pc, #40]	@ (800c360 <HAL_RCC_ClockConfig+0x368>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7f8 faf8 	bl	8004930 <HAL_InitTick>
 800c340:	4603      	mov	r3, r0
 800c342:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c344:	7bfb      	ldrb	r3, [r7, #15]
}
 800c346:	4618      	mov	r0, r3
 800c348:	3718      	adds	r7, #24
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop
 800c350:	58024400 	.word	0x58024400
 800c354:	0801b720 	.word	0x0801b720
 800c358:	24000100 	.word	0x24000100
 800c35c:	240000fc 	.word	0x240000fc
 800c360:	240000ec 	.word	0x240000ec

0800c364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c364:	b480      	push	{r7}
 800c366:	b089      	sub	sp, #36	@ 0x24
 800c368:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c36a:	4bb3      	ldr	r3, [pc, #716]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c36c:	691b      	ldr	r3, [r3, #16]
 800c36e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c372:	2b18      	cmp	r3, #24
 800c374:	f200 8155 	bhi.w	800c622 <HAL_RCC_GetSysClockFreq+0x2be>
 800c378:	a201      	add	r2, pc, #4	@ (adr r2, 800c380 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c37e:	bf00      	nop
 800c380:	0800c3e5 	.word	0x0800c3e5
 800c384:	0800c623 	.word	0x0800c623
 800c388:	0800c623 	.word	0x0800c623
 800c38c:	0800c623 	.word	0x0800c623
 800c390:	0800c623 	.word	0x0800c623
 800c394:	0800c623 	.word	0x0800c623
 800c398:	0800c623 	.word	0x0800c623
 800c39c:	0800c623 	.word	0x0800c623
 800c3a0:	0800c40b 	.word	0x0800c40b
 800c3a4:	0800c623 	.word	0x0800c623
 800c3a8:	0800c623 	.word	0x0800c623
 800c3ac:	0800c623 	.word	0x0800c623
 800c3b0:	0800c623 	.word	0x0800c623
 800c3b4:	0800c623 	.word	0x0800c623
 800c3b8:	0800c623 	.word	0x0800c623
 800c3bc:	0800c623 	.word	0x0800c623
 800c3c0:	0800c411 	.word	0x0800c411
 800c3c4:	0800c623 	.word	0x0800c623
 800c3c8:	0800c623 	.word	0x0800c623
 800c3cc:	0800c623 	.word	0x0800c623
 800c3d0:	0800c623 	.word	0x0800c623
 800c3d4:	0800c623 	.word	0x0800c623
 800c3d8:	0800c623 	.word	0x0800c623
 800c3dc:	0800c623 	.word	0x0800c623
 800c3e0:	0800c417 	.word	0x0800c417
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3e4:	4b94      	ldr	r3, [pc, #592]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f003 0320 	and.w	r3, r3, #32
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d009      	beq.n	800c404 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3f0:	4b91      	ldr	r3, [pc, #580]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	08db      	lsrs	r3, r3, #3
 800c3f6:	f003 0303 	and.w	r3, r3, #3
 800c3fa:	4a90      	ldr	r2, [pc, #576]	@ (800c63c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c3fc:	fa22 f303 	lsr.w	r3, r2, r3
 800c400:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c402:	e111      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c404:	4b8d      	ldr	r3, [pc, #564]	@ (800c63c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c406:	61bb      	str	r3, [r7, #24]
      break;
 800c408:	e10e      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c40a:	4b8d      	ldr	r3, [pc, #564]	@ (800c640 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c40c:	61bb      	str	r3, [r7, #24]
      break;
 800c40e:	e10b      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c410:	4b8c      	ldr	r3, [pc, #560]	@ (800c644 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c412:	61bb      	str	r3, [r7, #24]
      break;
 800c414:	e108      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c416:	4b88      	ldr	r3, [pc, #544]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c41a:	f003 0303 	and.w	r3, r3, #3
 800c41e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c420:	4b85      	ldr	r3, [pc, #532]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c424:	091b      	lsrs	r3, r3, #4
 800c426:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c42a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c42c:	4b82      	ldr	r3, [pc, #520]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c430:	f003 0301 	and.w	r3, r3, #1
 800c434:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c436:	4b80      	ldr	r3, [pc, #512]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c43a:	08db      	lsrs	r3, r3, #3
 800c43c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c440:	68fa      	ldr	r2, [r7, #12]
 800c442:	fb02 f303 	mul.w	r3, r2, r3
 800c446:	ee07 3a90 	vmov	s15, r3
 800c44a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c44e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	2b00      	cmp	r3, #0
 800c456:	f000 80e1 	beq.w	800c61c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	2b02      	cmp	r3, #2
 800c45e:	f000 8083 	beq.w	800c568 <HAL_RCC_GetSysClockFreq+0x204>
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	2b02      	cmp	r3, #2
 800c466:	f200 80a1 	bhi.w	800c5ac <HAL_RCC_GetSysClockFreq+0x248>
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d003      	beq.n	800c478 <HAL_RCC_GetSysClockFreq+0x114>
 800c470:	697b      	ldr	r3, [r7, #20]
 800c472:	2b01      	cmp	r3, #1
 800c474:	d056      	beq.n	800c524 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c476:	e099      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c478:	4b6f      	ldr	r3, [pc, #444]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f003 0320 	and.w	r3, r3, #32
 800c480:	2b00      	cmp	r3, #0
 800c482:	d02d      	beq.n	800c4e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c484:	4b6c      	ldr	r3, [pc, #432]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	08db      	lsrs	r3, r3, #3
 800c48a:	f003 0303 	and.w	r3, r3, #3
 800c48e:	4a6b      	ldr	r2, [pc, #428]	@ (800c63c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c490:	fa22 f303 	lsr.w	r3, r2, r3
 800c494:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	ee07 3a90 	vmov	s15, r3
 800c49c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	ee07 3a90 	vmov	s15, r3
 800c4a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4ae:	4b62      	ldr	r3, [pc, #392]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c4b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4b6:	ee07 3a90 	vmov	s15, r3
 800c4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4be:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c648 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c4de:	e087      	b.n	800c5f0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	ee07 3a90 	vmov	s15, r3
 800c4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c64c <HAL_RCC_GetSysClockFreq+0x2e8>
 800c4ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4f2:	4b51      	ldr	r3, [pc, #324]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c4f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4fa:	ee07 3a90 	vmov	s15, r3
 800c4fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c502:	ed97 6a02 	vldr	s12, [r7, #8]
 800c506:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c648 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c50a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c50e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c51a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c51e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c522:	e065      	b.n	800c5f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	ee07 3a90 	vmov	s15, r3
 800c52a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c52e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c650 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c536:	4b40      	ldr	r3, [pc, #256]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c53a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c53e:	ee07 3a90 	vmov	s15, r3
 800c542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c546:	ed97 6a02 	vldr	s12, [r7, #8]
 800c54a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c648 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c54e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c55a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c55e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c562:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c566:	e043      	b.n	800c5f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	ee07 3a90 	vmov	s15, r3
 800c56e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c572:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c654 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c57a:	4b2f      	ldr	r3, [pc, #188]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c57c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c582:	ee07 3a90 	vmov	s15, r3
 800c586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c58a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c58e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c648 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c59a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c59e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c5aa:	e021      	b.n	800c5f0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c5ac:	693b      	ldr	r3, [r7, #16]
 800c5ae:	ee07 3a90 	vmov	s15, r3
 800c5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5b6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c650 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c5ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5be:	4b1e      	ldr	r3, [pc, #120]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5c6:	ee07 3a90 	vmov	s15, r3
 800c5ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800c5d2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c648 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c5d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c5ee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c5f0:	4b11      	ldr	r3, [pc, #68]	@ (800c638 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c5f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5f4:	0a5b      	lsrs	r3, r3, #9
 800c5f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5fa:	3301      	adds	r3, #1
 800c5fc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	ee07 3a90 	vmov	s15, r3
 800c604:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c608:	edd7 6a07 	vldr	s13, [r7, #28]
 800c60c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c610:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c614:	ee17 3a90 	vmov	r3, s15
 800c618:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c61a:	e005      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c61c:	2300      	movs	r3, #0
 800c61e:	61bb      	str	r3, [r7, #24]
      break;
 800c620:	e002      	b.n	800c628 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c622:	4b07      	ldr	r3, [pc, #28]	@ (800c640 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c624:	61bb      	str	r3, [r7, #24]
      break;
 800c626:	bf00      	nop
  }

  return sysclockfreq;
 800c628:	69bb      	ldr	r3, [r7, #24]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3724      	adds	r7, #36	@ 0x24
 800c62e:	46bd      	mov	sp, r7
 800c630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop
 800c638:	58024400 	.word	0x58024400
 800c63c:	03d09000 	.word	0x03d09000
 800c640:	003d0900 	.word	0x003d0900
 800c644:	017d7840 	.word	0x017d7840
 800c648:	46000000 	.word	0x46000000
 800c64c:	4c742400 	.word	0x4c742400
 800c650:	4a742400 	.word	0x4a742400
 800c654:	4bbebc20 	.word	0x4bbebc20

0800c658 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b082      	sub	sp, #8
 800c65c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c65e:	f7ff fe81 	bl	800c364 <HAL_RCC_GetSysClockFreq>
 800c662:	4602      	mov	r2, r0
 800c664:	4b10      	ldr	r3, [pc, #64]	@ (800c6a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800c666:	699b      	ldr	r3, [r3, #24]
 800c668:	0a1b      	lsrs	r3, r3, #8
 800c66a:	f003 030f 	and.w	r3, r3, #15
 800c66e:	490f      	ldr	r1, [pc, #60]	@ (800c6ac <HAL_RCC_GetHCLKFreq+0x54>)
 800c670:	5ccb      	ldrb	r3, [r1, r3]
 800c672:	f003 031f 	and.w	r3, r3, #31
 800c676:	fa22 f303 	lsr.w	r3, r2, r3
 800c67a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c67c:	4b0a      	ldr	r3, [pc, #40]	@ (800c6a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800c67e:	699b      	ldr	r3, [r3, #24]
 800c680:	f003 030f 	and.w	r3, r3, #15
 800c684:	4a09      	ldr	r2, [pc, #36]	@ (800c6ac <HAL_RCC_GetHCLKFreq+0x54>)
 800c686:	5cd3      	ldrb	r3, [r2, r3]
 800c688:	f003 031f 	and.w	r3, r3, #31
 800c68c:	687a      	ldr	r2, [r7, #4]
 800c68e:	fa22 f303 	lsr.w	r3, r2, r3
 800c692:	4a07      	ldr	r2, [pc, #28]	@ (800c6b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800c694:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c696:	4a07      	ldr	r2, [pc, #28]	@ (800c6b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c69c:	4b04      	ldr	r3, [pc, #16]	@ (800c6b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800c69e:	681b      	ldr	r3, [r3, #0]
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3708      	adds	r7, #8
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}
 800c6a8:	58024400 	.word	0x58024400
 800c6ac:	0801b720 	.word	0x0801b720
 800c6b0:	24000100 	.word	0x24000100
 800c6b4:	240000fc 	.word	0x240000fc

0800c6b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c6bc:	f7ff ffcc 	bl	800c658 <HAL_RCC_GetHCLKFreq>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	4b06      	ldr	r3, [pc, #24]	@ (800c6dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800c6c4:	69db      	ldr	r3, [r3, #28]
 800c6c6:	091b      	lsrs	r3, r3, #4
 800c6c8:	f003 0307 	and.w	r3, r3, #7
 800c6cc:	4904      	ldr	r1, [pc, #16]	@ (800c6e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c6ce:	5ccb      	ldrb	r3, [r1, r3]
 800c6d0:	f003 031f 	and.w	r3, r3, #31
 800c6d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	bd80      	pop	{r7, pc}
 800c6dc:	58024400 	.word	0x58024400
 800c6e0:	0801b720 	.word	0x0801b720

0800c6e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c6e8:	f7ff ffb6 	bl	800c658 <HAL_RCC_GetHCLKFreq>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	4b06      	ldr	r3, [pc, #24]	@ (800c708 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c6f0:	69db      	ldr	r3, [r3, #28]
 800c6f2:	0a1b      	lsrs	r3, r3, #8
 800c6f4:	f003 0307 	and.w	r3, r3, #7
 800c6f8:	4904      	ldr	r1, [pc, #16]	@ (800c70c <HAL_RCC_GetPCLK2Freq+0x28>)
 800c6fa:	5ccb      	ldrb	r3, [r1, r3]
 800c6fc:	f003 031f 	and.w	r3, r3, #31
 800c700:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c704:	4618      	mov	r0, r3
 800c706:	bd80      	pop	{r7, pc}
 800c708:	58024400 	.word	0x58024400
 800c70c:	0801b720 	.word	0x0801b720

0800c710 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c714:	b0ca      	sub	sp, #296	@ 0x128
 800c716:	af00      	add	r7, sp, #0
 800c718:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c71c:	2300      	movs	r3, #0
 800c71e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c722:	2300      	movs	r3, #0
 800c724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c730:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c734:	2500      	movs	r5, #0
 800c736:	ea54 0305 	orrs.w	r3, r4, r5
 800c73a:	d049      	beq.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c73c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c740:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c742:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c746:	d02f      	beq.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c748:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c74c:	d828      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c74e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c752:	d01a      	beq.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c754:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c758:	d822      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d003      	beq.n	800c766 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c75e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c762:	d007      	beq.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c764:	e01c      	b.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c766:	4bb8      	ldr	r3, [pc, #736]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c76a:	4ab7      	ldr	r2, [pc, #732]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c76c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c770:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c772:	e01a      	b.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c778:	3308      	adds	r3, #8
 800c77a:	2102      	movs	r1, #2
 800c77c:	4618      	mov	r0, r3
 800c77e:	f002 fb61 	bl	800ee44 <RCCEx_PLL2_Config>
 800c782:	4603      	mov	r3, r0
 800c784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c788:	e00f      	b.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78e:	3328      	adds	r3, #40	@ 0x28
 800c790:	2102      	movs	r1, #2
 800c792:	4618      	mov	r0, r3
 800c794:	f002 fc08 	bl	800efa8 <RCCEx_PLL3_Config>
 800c798:	4603      	mov	r3, r0
 800c79a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c79e:	e004      	b.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7a6:	e000      	b.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c7a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d10a      	bne.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c7b2:	4ba5      	ldr	r3, [pc, #660]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c7ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c7c0:	4aa1      	ldr	r2, [pc, #644]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7c2:	430b      	orrs	r3, r1
 800c7c4:	6513      	str	r3, [r2, #80]	@ 0x50
 800c7c6:	e003      	b.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c7d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c7dc:	f04f 0900 	mov.w	r9, #0
 800c7e0:	ea58 0309 	orrs.w	r3, r8, r9
 800c7e4:	d047      	beq.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c7e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7ec:	2b04      	cmp	r3, #4
 800c7ee:	d82a      	bhi.n	800c846 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c7f0:	a201      	add	r2, pc, #4	@ (adr r2, 800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f6:	bf00      	nop
 800c7f8:	0800c80d 	.word	0x0800c80d
 800c7fc:	0800c81b 	.word	0x0800c81b
 800c800:	0800c831 	.word	0x0800c831
 800c804:	0800c84f 	.word	0x0800c84f
 800c808:	0800c84f 	.word	0x0800c84f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c80c:	4b8e      	ldr	r3, [pc, #568]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c810:	4a8d      	ldr	r2, [pc, #564]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c812:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c816:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c818:	e01a      	b.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c81a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c81e:	3308      	adds	r3, #8
 800c820:	2100      	movs	r1, #0
 800c822:	4618      	mov	r0, r3
 800c824:	f002 fb0e 	bl	800ee44 <RCCEx_PLL2_Config>
 800c828:	4603      	mov	r3, r0
 800c82a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c82e:	e00f      	b.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c834:	3328      	adds	r3, #40	@ 0x28
 800c836:	2100      	movs	r1, #0
 800c838:	4618      	mov	r0, r3
 800c83a:	f002 fbb5 	bl	800efa8 <RCCEx_PLL3_Config>
 800c83e:	4603      	mov	r3, r0
 800c840:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c844:	e004      	b.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c846:	2301      	movs	r3, #1
 800c848:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c84c:	e000      	b.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c84e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c854:	2b00      	cmp	r3, #0
 800c856:	d10a      	bne.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c858:	4b7b      	ldr	r3, [pc, #492]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c85a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c85c:	f023 0107 	bic.w	r1, r3, #7
 800c860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c866:	4a78      	ldr	r2, [pc, #480]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c868:	430b      	orrs	r3, r1
 800c86a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c86c:	e003      	b.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c86e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c882:	f04f 0b00 	mov.w	fp, #0
 800c886:	ea5a 030b 	orrs.w	r3, sl, fp
 800c88a:	d04c      	beq.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c88c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c896:	d030      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c898:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c89c:	d829      	bhi.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c89e:	2bc0      	cmp	r3, #192	@ 0xc0
 800c8a0:	d02d      	beq.n	800c8fe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c8a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800c8a4:	d825      	bhi.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c8a6:	2b80      	cmp	r3, #128	@ 0x80
 800c8a8:	d018      	beq.n	800c8dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c8aa:	2b80      	cmp	r3, #128	@ 0x80
 800c8ac:	d821      	bhi.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d002      	beq.n	800c8b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c8b2:	2b40      	cmp	r3, #64	@ 0x40
 800c8b4:	d007      	beq.n	800c8c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c8b6:	e01c      	b.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c8b8:	4b63      	ldr	r3, [pc, #396]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8bc:	4a62      	ldr	r2, [pc, #392]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c8be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c8c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c8c4:	e01c      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c8c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ca:	3308      	adds	r3, #8
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	f002 fab8 	bl	800ee44 <RCCEx_PLL2_Config>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c8da:	e011      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c8dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8e0:	3328      	adds	r3, #40	@ 0x28
 800c8e2:	2100      	movs	r1, #0
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f002 fb5f 	bl	800efa8 <RCCEx_PLL3_Config>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c8f0:	e006      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c8f8:	e002      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c8fa:	bf00      	nop
 800c8fc:	e000      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c8fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c904:	2b00      	cmp	r3, #0
 800c906:	d10a      	bne.n	800c91e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c908:	4b4f      	ldr	r3, [pc, #316]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c90a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c90c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c916:	4a4c      	ldr	r2, [pc, #304]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c918:	430b      	orrs	r3, r1
 800c91a:	6513      	str	r3, [r2, #80]	@ 0x50
 800c91c:	e003      	b.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c91e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c922:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c932:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c936:	2300      	movs	r3, #0
 800c938:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c93c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c940:	460b      	mov	r3, r1
 800c942:	4313      	orrs	r3, r2
 800c944:	d053      	beq.n	800c9ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c94a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c94e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c952:	d035      	beq.n	800c9c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c954:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c958:	d82e      	bhi.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c95a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c95e:	d031      	beq.n	800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c960:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c964:	d828      	bhi.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c966:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c96a:	d01a      	beq.n	800c9a2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c96c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c970:	d822      	bhi.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c972:	2b00      	cmp	r3, #0
 800c974:	d003      	beq.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c976:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c97a:	d007      	beq.n	800c98c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c97c:	e01c      	b.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c97e:	4b32      	ldr	r3, [pc, #200]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c982:	4a31      	ldr	r2, [pc, #196]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c988:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c98a:	e01c      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c990:	3308      	adds	r3, #8
 800c992:	2100      	movs	r1, #0
 800c994:	4618      	mov	r0, r3
 800c996:	f002 fa55 	bl	800ee44 <RCCEx_PLL2_Config>
 800c99a:	4603      	mov	r3, r0
 800c99c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c9a0:	e011      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c9a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9a6:	3328      	adds	r3, #40	@ 0x28
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f002 fafc 	bl	800efa8 <RCCEx_PLL3_Config>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9b6:	e006      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c9be:	e002      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c9c0:	bf00      	nop
 800c9c2:	e000      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c9c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c9c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d10b      	bne.n	800c9e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c9ce:	4b1e      	ldr	r3, [pc, #120]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c9d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9d2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c9de:	4a1a      	ldr	r2, [pc, #104]	@ (800ca48 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c9e0:	430b      	orrs	r3, r1
 800c9e2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c9e4:	e003      	b.n	800c9ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c9fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c9fe:	2300      	movs	r3, #0
 800ca00:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800ca04:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800ca08:	460b      	mov	r3, r1
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	d056      	beq.n	800cabc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ca0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ca16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca1a:	d038      	beq.n	800ca8e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ca1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca20:	d831      	bhi.n	800ca86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ca22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca26:	d034      	beq.n	800ca92 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ca28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca2c:	d82b      	bhi.n	800ca86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ca2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca32:	d01d      	beq.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800ca34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca38:	d825      	bhi.n	800ca86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d006      	beq.n	800ca4c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800ca3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca42:	d00a      	beq.n	800ca5a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800ca44:	e01f      	b.n	800ca86 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ca46:	bf00      	nop
 800ca48:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca4c:	4ba2      	ldr	r3, [pc, #648]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca50:	4aa1      	ldr	r2, [pc, #644]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ca58:	e01c      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ca5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca5e:	3308      	adds	r3, #8
 800ca60:	2100      	movs	r1, #0
 800ca62:	4618      	mov	r0, r3
 800ca64:	f002 f9ee 	bl	800ee44 <RCCEx_PLL2_Config>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ca6e:	e011      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ca70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca74:	3328      	adds	r3, #40	@ 0x28
 800ca76:	2100      	movs	r1, #0
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f002 fa95 	bl	800efa8 <RCCEx_PLL3_Config>
 800ca7e:	4603      	mov	r3, r0
 800ca80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ca84:	e006      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ca86:	2301      	movs	r3, #1
 800ca88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca8c:	e002      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca8e:	bf00      	nop
 800ca90:	e000      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d10b      	bne.n	800cab4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ca9c:	4b8e      	ldr	r3, [pc, #568]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caa0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800caa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caa8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800caac:	4a8a      	ldr	r2, [pc, #552]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800caae:	430b      	orrs	r3, r1
 800cab0:	6593      	str	r3, [r2, #88]	@ 0x58
 800cab2:	e003      	b.n	800cabc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cabc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800cac8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cacc:	2300      	movs	r3, #0
 800cace:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cad2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800cad6:	460b      	mov	r3, r1
 800cad8:	4313      	orrs	r3, r2
 800cada:	d03a      	beq.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800cadc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cae2:	2b30      	cmp	r3, #48	@ 0x30
 800cae4:	d01f      	beq.n	800cb26 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800cae6:	2b30      	cmp	r3, #48	@ 0x30
 800cae8:	d819      	bhi.n	800cb1e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800caea:	2b20      	cmp	r3, #32
 800caec:	d00c      	beq.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800caee:	2b20      	cmp	r3, #32
 800caf0:	d815      	bhi.n	800cb1e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d019      	beq.n	800cb2a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800caf6:	2b10      	cmp	r3, #16
 800caf8:	d111      	bne.n	800cb1e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cafa:	4b77      	ldr	r3, [pc, #476]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cafc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cafe:	4a76      	ldr	r2, [pc, #472]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cb04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cb06:	e011      	b.n	800cb2c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cb08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb0c:	3308      	adds	r3, #8
 800cb0e:	2102      	movs	r1, #2
 800cb10:	4618      	mov	r0, r3
 800cb12:	f002 f997 	bl	800ee44 <RCCEx_PLL2_Config>
 800cb16:	4603      	mov	r3, r0
 800cb18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cb1c:	e006      	b.n	800cb2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb24:	e002      	b.n	800cb2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800cb26:	bf00      	nop
 800cb28:	e000      	b.n	800cb2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800cb2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d10a      	bne.n	800cb4a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cb34:	4b68      	ldr	r3, [pc, #416]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb38:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800cb3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb42:	4a65      	ldr	r2, [pc, #404]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb44:	430b      	orrs	r3, r1
 800cb46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cb48:	e003      	b.n	800cb52 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800cb52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800cb5e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800cb62:	2300      	movs	r3, #0
 800cb64:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800cb68:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4313      	orrs	r3, r2
 800cb70:	d051      	beq.n	800cc16 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800cb72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb7c:	d035      	beq.n	800cbea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800cb7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb82:	d82e      	bhi.n	800cbe2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb88:	d031      	beq.n	800cbee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800cb8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb8e:	d828      	bhi.n	800cbe2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb94:	d01a      	beq.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800cb96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb9a:	d822      	bhi.n	800cbe2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d003      	beq.n	800cba8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800cba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cba4:	d007      	beq.n	800cbb6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800cba6:	e01c      	b.n	800cbe2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cba8:	4b4b      	ldr	r3, [pc, #300]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbac:	4a4a      	ldr	r2, [pc, #296]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cbb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cbb4:	e01c      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cbb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbba:	3308      	adds	r3, #8
 800cbbc:	2100      	movs	r1, #0
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f002 f940 	bl	800ee44 <RCCEx_PLL2_Config>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cbca:	e011      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cbcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbd0:	3328      	adds	r3, #40	@ 0x28
 800cbd2:	2100      	movs	r1, #0
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f002 f9e7 	bl	800efa8 <RCCEx_PLL3_Config>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cbe0:	e006      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cbe8:	e002      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cbea:	bf00      	nop
 800cbec:	e000      	b.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cbee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d10a      	bne.n	800cc0e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800cbf8:	4b37      	ldr	r3, [pc, #220]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbfc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800cc00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc06:	4a34      	ldr	r2, [pc, #208]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc08:	430b      	orrs	r3, r1
 800cc0a:	6513      	str	r3, [r2, #80]	@ 0x50
 800cc0c:	e003      	b.n	800cc16 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cc16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800cc22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cc26:	2300      	movs	r3, #0
 800cc28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800cc2c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800cc30:	460b      	mov	r3, r1
 800cc32:	4313      	orrs	r3, r2
 800cc34:	d056      	beq.n	800cce4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800cc36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cc40:	d033      	beq.n	800ccaa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800cc42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cc46:	d82c      	bhi.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cc4c:	d02f      	beq.n	800ccae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800cc4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cc52:	d826      	bhi.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cc58:	d02b      	beq.n	800ccb2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800cc5a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cc5e:	d820      	bhi.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc64:	d012      	beq.n	800cc8c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800cc66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc6a:	d81a      	bhi.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d022      	beq.n	800ccb6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800cc70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc74:	d115      	bne.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc7a:	3308      	adds	r3, #8
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f002 f8e0 	bl	800ee44 <RCCEx_PLL2_Config>
 800cc84:	4603      	mov	r3, r0
 800cc86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cc8a:	e015      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cc8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc90:	3328      	adds	r3, #40	@ 0x28
 800cc92:	2101      	movs	r1, #1
 800cc94:	4618      	mov	r0, r3
 800cc96:	f002 f987 	bl	800efa8 <RCCEx_PLL3_Config>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cca0:	e00a      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cca2:	2301      	movs	r3, #1
 800cca4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cca8:	e006      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ccaa:	bf00      	nop
 800ccac:	e004      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ccae:	bf00      	nop
 800ccb0:	e002      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ccb2:	bf00      	nop
 800ccb4:	e000      	b.n	800ccb8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ccb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10d      	bne.n	800ccdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ccc0:	4b05      	ldr	r3, [pc, #20]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ccc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccc4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ccc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cccc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ccce:	4a02      	ldr	r2, [pc, #8]	@ (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ccd0:	430b      	orrs	r3, r1
 800ccd2:	6513      	str	r3, [r2, #80]	@ 0x50
 800ccd4:	e006      	b.n	800cce4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ccd6:	bf00      	nop
 800ccd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cce0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800cce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ccf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ccfa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ccfe:	460b      	mov	r3, r1
 800cd00:	4313      	orrs	r3, r2
 800cd02:	d055      	beq.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800cd04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cd0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd10:	d033      	beq.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800cd12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd16:	d82c      	bhi.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cd18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd1c:	d02f      	beq.n	800cd7e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800cd1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd22:	d826      	bhi.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cd24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cd28:	d02b      	beq.n	800cd82 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800cd2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cd2e:	d820      	bhi.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cd30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd34:	d012      	beq.n	800cd5c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800cd36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd3a:	d81a      	bhi.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d022      	beq.n	800cd86 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800cd40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd44:	d115      	bne.n	800cd72 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cd46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd4a:	3308      	adds	r3, #8
 800cd4c:	2101      	movs	r1, #1
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f002 f878 	bl	800ee44 <RCCEx_PLL2_Config>
 800cd54:	4603      	mov	r3, r0
 800cd56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cd5a:	e015      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cd5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd60:	3328      	adds	r3, #40	@ 0x28
 800cd62:	2101      	movs	r1, #1
 800cd64:	4618      	mov	r0, r3
 800cd66:	f002 f91f 	bl	800efa8 <RCCEx_PLL3_Config>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cd70:	e00a      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800cd72:	2301      	movs	r3, #1
 800cd74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd78:	e006      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd7a:	bf00      	nop
 800cd7c:	e004      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd7e:	bf00      	nop
 800cd80:	e002      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd82:	bf00      	nop
 800cd84:	e000      	b.n	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd86:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d10b      	bne.n	800cda8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800cd90:	4ba3      	ldr	r3, [pc, #652]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd94:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cd98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cda0:	4a9f      	ldr	r2, [pc, #636]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cda2:	430b      	orrs	r3, r1
 800cda4:	6593      	str	r3, [r2, #88]	@ 0x58
 800cda6:	e003      	b.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cda8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cdb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800cdbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cdc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cdca:	460b      	mov	r3, r1
 800cdcc:	4313      	orrs	r3, r2
 800cdce:	d037      	beq.n	800ce40 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800cdd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cdd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cdda:	d00e      	beq.n	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800cddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cde0:	d816      	bhi.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d018      	beq.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800cde6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdea:	d111      	bne.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdec:	4b8c      	ldr	r3, [pc, #560]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cdee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdf0:	4a8b      	ldr	r2, [pc, #556]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cdf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cdf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cdf8:	e00f      	b.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cdfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdfe:	3308      	adds	r3, #8
 800ce00:	2101      	movs	r1, #1
 800ce02:	4618      	mov	r0, r3
 800ce04:	f002 f81e 	bl	800ee44 <RCCEx_PLL2_Config>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ce0e:	e004      	b.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce10:	2301      	movs	r3, #1
 800ce12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce16:	e000      	b.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ce18:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d10a      	bne.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ce22:	4b7f      	ldr	r3, [pc, #508]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce26:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ce2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce30:	4a7b      	ldr	r2, [pc, #492]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce32:	430b      	orrs	r3, r1
 800ce34:	6513      	str	r3, [r2, #80]	@ 0x50
 800ce36:	e003      	b.n	800ce40 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ce40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce48:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ce4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ce50:	2300      	movs	r3, #0
 800ce52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ce56:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ce5a:	460b      	mov	r3, r1
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	d039      	beq.n	800ced4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ce60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce66:	2b03      	cmp	r3, #3
 800ce68:	d81c      	bhi.n	800cea4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ce6a:	a201      	add	r2, pc, #4	@ (adr r2, 800ce70 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ce6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce70:	0800cead 	.word	0x0800cead
 800ce74:	0800ce81 	.word	0x0800ce81
 800ce78:	0800ce8f 	.word	0x0800ce8f
 800ce7c:	0800cead 	.word	0x0800cead
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce80:	4b67      	ldr	r3, [pc, #412]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce84:	4a66      	ldr	r2, [pc, #408]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ce8c:	e00f      	b.n	800ceae <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ce8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce92:	3308      	adds	r3, #8
 800ce94:	2102      	movs	r1, #2
 800ce96:	4618      	mov	r0, r3
 800ce98:	f001 ffd4 	bl	800ee44 <RCCEx_PLL2_Config>
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800cea2:	e004      	b.n	800ceae <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ceaa:	e000      	b.n	800ceae <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ceac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ceae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d10a      	bne.n	800cecc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ceb6:	4b5a      	ldr	r3, [pc, #360]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ceb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ceba:	f023 0103 	bic.w	r1, r3, #3
 800cebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cec2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cec4:	4a56      	ldr	r2, [pc, #344]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cec6:	430b      	orrs	r3, r1
 800cec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ceca:	e003      	b.n	800ced4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ced0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ced4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ced8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cedc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800cee0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cee4:	2300      	movs	r3, #0
 800cee6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ceea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ceee:	460b      	mov	r3, r1
 800cef0:	4313      	orrs	r3, r2
 800cef2:	f000 809f 	beq.w	800d034 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cef6:	4b4b      	ldr	r3, [pc, #300]	@ (800d024 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a4a      	ldr	r2, [pc, #296]	@ (800d024 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cefc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cf02:	f7f7 fd5f 	bl	80049c4 <HAL_GetTick>
 800cf06:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf0a:	e00b      	b.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf0c:	f7f7 fd5a 	bl	80049c4 <HAL_GetTick>
 800cf10:	4602      	mov	r2, r0
 800cf12:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cf16:	1ad3      	subs	r3, r2, r3
 800cf18:	2b64      	cmp	r3, #100	@ 0x64
 800cf1a:	d903      	bls.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800cf1c:	2303      	movs	r3, #3
 800cf1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf22:	e005      	b.n	800cf30 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf24:	4b3f      	ldr	r3, [pc, #252]	@ (800d024 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d0ed      	beq.n	800cf0c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800cf30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d179      	bne.n	800d02c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800cf38:	4b39      	ldr	r3, [pc, #228]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cf3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf44:	4053      	eors	r3, r2
 800cf46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d015      	beq.n	800cf7a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cf4e:	4b34      	ldr	r3, [pc, #208]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cf5a:	4b31      	ldr	r3, [pc, #196]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf5e:	4a30      	ldr	r2, [pc, #192]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf64:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cf66:	4b2e      	ldr	r3, [pc, #184]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf6a:	4a2d      	ldr	r2, [pc, #180]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf70:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800cf72:	4a2b      	ldr	r2, [pc, #172]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800cf78:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cf7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf86:	d118      	bne.n	800cfba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf88:	f7f7 fd1c 	bl	80049c4 <HAL_GetTick>
 800cf8c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cf90:	e00d      	b.n	800cfae <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf92:	f7f7 fd17 	bl	80049c4 <HAL_GetTick>
 800cf96:	4602      	mov	r2, r0
 800cf98:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cf9c:	1ad2      	subs	r2, r2, r3
 800cf9e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d903      	bls.n	800cfae <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800cfa6:	2303      	movs	r3, #3
 800cfa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800cfac:	e005      	b.n	800cfba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cfae:	4b1c      	ldr	r3, [pc, #112]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfb2:	f003 0302 	and.w	r3, r3, #2
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d0eb      	beq.n	800cf92 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800cfba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d129      	bne.n	800d016 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cfc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cfca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cfce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cfd2:	d10e      	bne.n	800cff2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800cfd4:	4b12      	ldr	r3, [pc, #72]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800cfdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfe0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cfe4:	091a      	lsrs	r2, r3, #4
 800cfe6:	4b10      	ldr	r3, [pc, #64]	@ (800d028 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800cfe8:	4013      	ands	r3, r2
 800cfea:	4a0d      	ldr	r2, [pc, #52]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfec:	430b      	orrs	r3, r1
 800cfee:	6113      	str	r3, [r2, #16]
 800cff0:	e005      	b.n	800cffe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800cff2:	4b0b      	ldr	r3, [pc, #44]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cff4:	691b      	ldr	r3, [r3, #16]
 800cff6:	4a0a      	ldr	r2, [pc, #40]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cff8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cffc:	6113      	str	r3, [r2, #16]
 800cffe:	4b08      	ldr	r3, [pc, #32]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d000:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d006:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d00a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d00e:	4a04      	ldr	r2, [pc, #16]	@ (800d020 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d010:	430b      	orrs	r3, r1
 800d012:	6713      	str	r3, [r2, #112]	@ 0x70
 800d014:	e00e      	b.n	800d034 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d01a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800d01e:	e009      	b.n	800d034 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800d020:	58024400 	.word	0x58024400
 800d024:	58024800 	.word	0x58024800
 800d028:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d02c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d030:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03c:	f002 0301 	and.w	r3, r2, #1
 800d040:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d044:	2300      	movs	r3, #0
 800d046:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d04a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d04e:	460b      	mov	r3, r1
 800d050:	4313      	orrs	r3, r2
 800d052:	f000 8089 	beq.w	800d168 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d05a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d05c:	2b28      	cmp	r3, #40	@ 0x28
 800d05e:	d86b      	bhi.n	800d138 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d060:	a201      	add	r2, pc, #4	@ (adr r2, 800d068 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d066:	bf00      	nop
 800d068:	0800d141 	.word	0x0800d141
 800d06c:	0800d139 	.word	0x0800d139
 800d070:	0800d139 	.word	0x0800d139
 800d074:	0800d139 	.word	0x0800d139
 800d078:	0800d139 	.word	0x0800d139
 800d07c:	0800d139 	.word	0x0800d139
 800d080:	0800d139 	.word	0x0800d139
 800d084:	0800d139 	.word	0x0800d139
 800d088:	0800d10d 	.word	0x0800d10d
 800d08c:	0800d139 	.word	0x0800d139
 800d090:	0800d139 	.word	0x0800d139
 800d094:	0800d139 	.word	0x0800d139
 800d098:	0800d139 	.word	0x0800d139
 800d09c:	0800d139 	.word	0x0800d139
 800d0a0:	0800d139 	.word	0x0800d139
 800d0a4:	0800d139 	.word	0x0800d139
 800d0a8:	0800d123 	.word	0x0800d123
 800d0ac:	0800d139 	.word	0x0800d139
 800d0b0:	0800d139 	.word	0x0800d139
 800d0b4:	0800d139 	.word	0x0800d139
 800d0b8:	0800d139 	.word	0x0800d139
 800d0bc:	0800d139 	.word	0x0800d139
 800d0c0:	0800d139 	.word	0x0800d139
 800d0c4:	0800d139 	.word	0x0800d139
 800d0c8:	0800d141 	.word	0x0800d141
 800d0cc:	0800d139 	.word	0x0800d139
 800d0d0:	0800d139 	.word	0x0800d139
 800d0d4:	0800d139 	.word	0x0800d139
 800d0d8:	0800d139 	.word	0x0800d139
 800d0dc:	0800d139 	.word	0x0800d139
 800d0e0:	0800d139 	.word	0x0800d139
 800d0e4:	0800d139 	.word	0x0800d139
 800d0e8:	0800d141 	.word	0x0800d141
 800d0ec:	0800d139 	.word	0x0800d139
 800d0f0:	0800d139 	.word	0x0800d139
 800d0f4:	0800d139 	.word	0x0800d139
 800d0f8:	0800d139 	.word	0x0800d139
 800d0fc:	0800d139 	.word	0x0800d139
 800d100:	0800d139 	.word	0x0800d139
 800d104:	0800d139 	.word	0x0800d139
 800d108:	0800d141 	.word	0x0800d141
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d110:	3308      	adds	r3, #8
 800d112:	2101      	movs	r1, #1
 800d114:	4618      	mov	r0, r3
 800d116:	f001 fe95 	bl	800ee44 <RCCEx_PLL2_Config>
 800d11a:	4603      	mov	r3, r0
 800d11c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d120:	e00f      	b.n	800d142 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d126:	3328      	adds	r3, #40	@ 0x28
 800d128:	2101      	movs	r1, #1
 800d12a:	4618      	mov	r0, r3
 800d12c:	f001 ff3c 	bl	800efa8 <RCCEx_PLL3_Config>
 800d130:	4603      	mov	r3, r0
 800d132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d136:	e004      	b.n	800d142 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d13e:	e000      	b.n	800d142 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d140:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d146:	2b00      	cmp	r3, #0
 800d148:	d10a      	bne.n	800d160 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d14a:	4bbf      	ldr	r3, [pc, #764]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d14c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d14e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d156:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d158:	4abb      	ldr	r2, [pc, #748]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d15a:	430b      	orrs	r3, r1
 800d15c:	6553      	str	r3, [r2, #84]	@ 0x54
 800d15e:	e003      	b.n	800d168 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d160:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d164:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d170:	f002 0302 	and.w	r3, r2, #2
 800d174:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d178:	2300      	movs	r3, #0
 800d17a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d17e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d182:	460b      	mov	r3, r1
 800d184:	4313      	orrs	r3, r2
 800d186:	d041      	beq.n	800d20c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d18c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d18e:	2b05      	cmp	r3, #5
 800d190:	d824      	bhi.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d192:	a201      	add	r2, pc, #4	@ (adr r2, 800d198 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d198:	0800d1e5 	.word	0x0800d1e5
 800d19c:	0800d1b1 	.word	0x0800d1b1
 800d1a0:	0800d1c7 	.word	0x0800d1c7
 800d1a4:	0800d1e5 	.word	0x0800d1e5
 800d1a8:	0800d1e5 	.word	0x0800d1e5
 800d1ac:	0800d1e5 	.word	0x0800d1e5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b4:	3308      	adds	r3, #8
 800d1b6:	2101      	movs	r1, #1
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f001 fe43 	bl	800ee44 <RCCEx_PLL2_Config>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d1c4:	e00f      	b.n	800d1e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d1c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1ca:	3328      	adds	r3, #40	@ 0x28
 800d1cc:	2101      	movs	r1, #1
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f001 feea 	bl	800efa8 <RCCEx_PLL3_Config>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d1da:	e004      	b.n	800d1e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d1e2:	e000      	b.n	800d1e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d1e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d10a      	bne.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d1ee:	4b96      	ldr	r3, [pc, #600]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d1f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1f2:	f023 0107 	bic.w	r1, r3, #7
 800d1f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d1fc:	4a92      	ldr	r2, [pc, #584]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d1fe:	430b      	orrs	r3, r1
 800d200:	6553      	str	r3, [r2, #84]	@ 0x54
 800d202:	e003      	b.n	800d20c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d204:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d208:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d20c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d214:	f002 0304 	and.w	r3, r2, #4
 800d218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d21c:	2300      	movs	r3, #0
 800d21e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d222:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d226:	460b      	mov	r3, r1
 800d228:	4313      	orrs	r3, r2
 800d22a:	d044      	beq.n	800d2b6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d22c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d234:	2b05      	cmp	r3, #5
 800d236:	d825      	bhi.n	800d284 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d238:	a201      	add	r2, pc, #4	@ (adr r2, 800d240 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d23e:	bf00      	nop
 800d240:	0800d28d 	.word	0x0800d28d
 800d244:	0800d259 	.word	0x0800d259
 800d248:	0800d26f 	.word	0x0800d26f
 800d24c:	0800d28d 	.word	0x0800d28d
 800d250:	0800d28d 	.word	0x0800d28d
 800d254:	0800d28d 	.word	0x0800d28d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d25c:	3308      	adds	r3, #8
 800d25e:	2101      	movs	r1, #1
 800d260:	4618      	mov	r0, r3
 800d262:	f001 fdef 	bl	800ee44 <RCCEx_PLL2_Config>
 800d266:	4603      	mov	r3, r0
 800d268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d26c:	e00f      	b.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d26e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d272:	3328      	adds	r3, #40	@ 0x28
 800d274:	2101      	movs	r1, #1
 800d276:	4618      	mov	r0, r3
 800d278:	f001 fe96 	bl	800efa8 <RCCEx_PLL3_Config>
 800d27c:	4603      	mov	r3, r0
 800d27e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d282:	e004      	b.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d284:	2301      	movs	r3, #1
 800d286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d28a:	e000      	b.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d28c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d28e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d292:	2b00      	cmp	r3, #0
 800d294:	d10b      	bne.n	800d2ae <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d296:	4b6c      	ldr	r3, [pc, #432]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d29a:	f023 0107 	bic.w	r1, r3, #7
 800d29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2a6:	4a68      	ldr	r2, [pc, #416]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d2a8:	430b      	orrs	r3, r1
 800d2aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800d2ac:	e003      	b.n	800d2b6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d2b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2be:	f002 0320 	and.w	r3, r2, #32
 800d2c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d2cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d2d0:	460b      	mov	r3, r1
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	d055      	beq.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d2e2:	d033      	beq.n	800d34c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d2e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d2e8:	d82c      	bhi.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d2ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2ee:	d02f      	beq.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d2f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2f4:	d826      	bhi.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d2f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d2fa:	d02b      	beq.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d2fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d300:	d820      	bhi.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d302:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d306:	d012      	beq.n	800d32e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d30c:	d81a      	bhi.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d022      	beq.n	800d358 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d312:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d316:	d115      	bne.n	800d344 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d31c:	3308      	adds	r3, #8
 800d31e:	2100      	movs	r1, #0
 800d320:	4618      	mov	r0, r3
 800d322:	f001 fd8f 	bl	800ee44 <RCCEx_PLL2_Config>
 800d326:	4603      	mov	r3, r0
 800d328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d32c:	e015      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d32e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d332:	3328      	adds	r3, #40	@ 0x28
 800d334:	2102      	movs	r1, #2
 800d336:	4618      	mov	r0, r3
 800d338:	f001 fe36 	bl	800efa8 <RCCEx_PLL3_Config>
 800d33c:	4603      	mov	r3, r0
 800d33e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d342:	e00a      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d344:	2301      	movs	r3, #1
 800d346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d34a:	e006      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d34c:	bf00      	nop
 800d34e:	e004      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d350:	bf00      	nop
 800d352:	e002      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d354:	bf00      	nop
 800d356:	e000      	b.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d10b      	bne.n	800d37a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d362:	4b39      	ldr	r3, [pc, #228]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d366:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d36e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d372:	4a35      	ldr	r2, [pc, #212]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d374:	430b      	orrs	r3, r1
 800d376:	6553      	str	r3, [r2, #84]	@ 0x54
 800d378:	e003      	b.n	800d382 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d37a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d37e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d38e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d392:	2300      	movs	r3, #0
 800d394:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d398:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d39c:	460b      	mov	r3, r1
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	d058      	beq.n	800d454 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d3aa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d3ae:	d033      	beq.n	800d418 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d3b0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d3b4:	d82c      	bhi.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d3b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3ba:	d02f      	beq.n	800d41c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d3bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3c0:	d826      	bhi.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d3c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3c6:	d02b      	beq.n	800d420 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d3c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3cc:	d820      	bhi.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d3ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3d2:	d012      	beq.n	800d3fa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d3d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3d8:	d81a      	bhi.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d022      	beq.n	800d424 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d3de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3e2:	d115      	bne.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d3e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3e8:	3308      	adds	r3, #8
 800d3ea:	2100      	movs	r1, #0
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f001 fd29 	bl	800ee44 <RCCEx_PLL2_Config>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d3f8:	e015      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d3fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3fe:	3328      	adds	r3, #40	@ 0x28
 800d400:	2102      	movs	r1, #2
 800d402:	4618      	mov	r0, r3
 800d404:	f001 fdd0 	bl	800efa8 <RCCEx_PLL3_Config>
 800d408:	4603      	mov	r3, r0
 800d40a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d40e:	e00a      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d410:	2301      	movs	r3, #1
 800d412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d416:	e006      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d418:	bf00      	nop
 800d41a:	e004      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d41c:	bf00      	nop
 800d41e:	e002      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d420:	bf00      	nop
 800d422:	e000      	b.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d424:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d10e      	bne.n	800d44c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d42e:	4b06      	ldr	r3, [pc, #24]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d432:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d43a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d43e:	4a02      	ldr	r2, [pc, #8]	@ (800d448 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d440:	430b      	orrs	r3, r1
 800d442:	6593      	str	r3, [r2, #88]	@ 0x58
 800d444:	e006      	b.n	800d454 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d446:	bf00      	nop
 800d448:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d44c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d450:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d45c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d464:	2300      	movs	r3, #0
 800d466:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d46a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d46e:	460b      	mov	r3, r1
 800d470:	4313      	orrs	r3, r2
 800d472:	d055      	beq.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d478:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d47c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d480:	d033      	beq.n	800d4ea <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d482:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d486:	d82c      	bhi.n	800d4e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d488:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d48c:	d02f      	beq.n	800d4ee <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d48e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d492:	d826      	bhi.n	800d4e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d494:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d498:	d02b      	beq.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d49a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d49e:	d820      	bhi.n	800d4e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d4a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d4a4:	d012      	beq.n	800d4cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d4a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d4aa:	d81a      	bhi.n	800d4e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d022      	beq.n	800d4f6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d4b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d4b4:	d115      	bne.n	800d4e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d4b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ba:	3308      	adds	r3, #8
 800d4bc:	2100      	movs	r1, #0
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f001 fcc0 	bl	800ee44 <RCCEx_PLL2_Config>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d4ca:	e015      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d4cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4d0:	3328      	adds	r3, #40	@ 0x28
 800d4d2:	2102      	movs	r1, #2
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f001 fd67 	bl	800efa8 <RCCEx_PLL3_Config>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d4e0:	e00a      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d4e8:	e006      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d4ea:	bf00      	nop
 800d4ec:	e004      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d4ee:	bf00      	nop
 800d4f0:	e002      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d4f2:	bf00      	nop
 800d4f4:	e000      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d4f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d4f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d10b      	bne.n	800d518 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d500:	4ba1      	ldr	r3, [pc, #644]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d504:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d50c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d510:	4a9d      	ldr	r2, [pc, #628]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d512:	430b      	orrs	r3, r1
 800d514:	6593      	str	r3, [r2, #88]	@ 0x58
 800d516:	e003      	b.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d51c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d528:	f002 0308 	and.w	r3, r2, #8
 800d52c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d530:	2300      	movs	r3, #0
 800d532:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d536:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d53a:	460b      	mov	r3, r1
 800d53c:	4313      	orrs	r3, r2
 800d53e:	d01e      	beq.n	800d57e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d548:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d54c:	d10c      	bne.n	800d568 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d54e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d552:	3328      	adds	r3, #40	@ 0x28
 800d554:	2102      	movs	r1, #2
 800d556:	4618      	mov	r0, r3
 800d558:	f001 fd26 	bl	800efa8 <RCCEx_PLL3_Config>
 800d55c:	4603      	mov	r3, r0
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d002      	beq.n	800d568 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800d562:	2301      	movs	r3, #1
 800d564:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d568:	4b87      	ldr	r3, [pc, #540]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d56a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d56c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d574:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d578:	4a83      	ldr	r2, [pc, #524]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d57a:	430b      	orrs	r3, r1
 800d57c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d57e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d586:	f002 0310 	and.w	r3, r2, #16
 800d58a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d58e:	2300      	movs	r3, #0
 800d590:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d594:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d598:	460b      	mov	r3, r1
 800d59a:	4313      	orrs	r3, r2
 800d59c:	d01e      	beq.n	800d5dc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d5a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d5aa:	d10c      	bne.n	800d5c6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d5ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5b0:	3328      	adds	r3, #40	@ 0x28
 800d5b2:	2102      	movs	r1, #2
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f001 fcf7 	bl	800efa8 <RCCEx_PLL3_Config>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d002      	beq.n	800d5c6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d5c6:	4b70      	ldr	r3, [pc, #448]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d5c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d5ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d5d6:	4a6c      	ldr	r2, [pc, #432]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d5d8:	430b      	orrs	r3, r1
 800d5da:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d5dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d5e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5f2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d5f6:	460b      	mov	r3, r1
 800d5f8:	4313      	orrs	r3, r2
 800d5fa:	d03e      	beq.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d5fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d600:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d604:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d608:	d022      	beq.n	800d650 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800d60a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d60e:	d81b      	bhi.n	800d648 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800d610:	2b00      	cmp	r3, #0
 800d612:	d003      	beq.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800d614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d618:	d00b      	beq.n	800d632 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800d61a:	e015      	b.n	800d648 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d61c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d620:	3308      	adds	r3, #8
 800d622:	2100      	movs	r1, #0
 800d624:	4618      	mov	r0, r3
 800d626:	f001 fc0d 	bl	800ee44 <RCCEx_PLL2_Config>
 800d62a:	4603      	mov	r3, r0
 800d62c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d630:	e00f      	b.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d636:	3328      	adds	r3, #40	@ 0x28
 800d638:	2102      	movs	r1, #2
 800d63a:	4618      	mov	r0, r3
 800d63c:	f001 fcb4 	bl	800efa8 <RCCEx_PLL3_Config>
 800d640:	4603      	mov	r3, r0
 800d642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d646:	e004      	b.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d648:	2301      	movs	r3, #1
 800d64a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d64e:	e000      	b.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800d650:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d656:	2b00      	cmp	r3, #0
 800d658:	d10b      	bne.n	800d672 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d65a:	4b4b      	ldr	r3, [pc, #300]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d65c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d65e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d666:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d66a:	4a47      	ldr	r2, [pc, #284]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d66c:	430b      	orrs	r3, r1
 800d66e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d670:	e003      	b.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d67a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d682:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d686:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d688:	2300      	movs	r3, #0
 800d68a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d68c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d690:	460b      	mov	r3, r1
 800d692:	4313      	orrs	r3, r2
 800d694:	d03b      	beq.n	800d70e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d69a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d69e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d6a2:	d01f      	beq.n	800d6e4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d6a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d6a8:	d818      	bhi.n	800d6dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800d6aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d6ae:	d003      	beq.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800d6b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d6b4:	d007      	beq.n	800d6c6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800d6b6:	e011      	b.n	800d6dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d6b8:	4b33      	ldr	r3, [pc, #204]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6bc:	4a32      	ldr	r2, [pc, #200]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d6c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d6c4:	e00f      	b.n	800d6e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6ca:	3328      	adds	r3, #40	@ 0x28
 800d6cc:	2101      	movs	r1, #1
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f001 fc6a 	bl	800efa8 <RCCEx_PLL3_Config>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800d6da:	e004      	b.n	800d6e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d6dc:	2301      	movs	r3, #1
 800d6de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d6e2:	e000      	b.n	800d6e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d6e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d6e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d10b      	bne.n	800d706 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d6ee:	4b26      	ldr	r3, [pc, #152]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d6fe:	4a22      	ldr	r2, [pc, #136]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d700:	430b      	orrs	r3, r1
 800d702:	6553      	str	r3, [r2, #84]	@ 0x54
 800d704:	e003      	b.n	800d70e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d70a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d716:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d71a:	673b      	str	r3, [r7, #112]	@ 0x70
 800d71c:	2300      	movs	r3, #0
 800d71e:	677b      	str	r3, [r7, #116]	@ 0x74
 800d720:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d724:	460b      	mov	r3, r1
 800d726:	4313      	orrs	r3, r2
 800d728:	d034      	beq.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d72e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d730:	2b00      	cmp	r3, #0
 800d732:	d003      	beq.n	800d73c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d738:	d007      	beq.n	800d74a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d73a:	e011      	b.n	800d760 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d73c:	4b12      	ldr	r3, [pc, #72]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d73e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d740:	4a11      	ldr	r2, [pc, #68]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d746:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d748:	e00e      	b.n	800d768 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d74a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d74e:	3308      	adds	r3, #8
 800d750:	2102      	movs	r1, #2
 800d752:	4618      	mov	r0, r3
 800d754:	f001 fb76 	bl	800ee44 <RCCEx_PLL2_Config>
 800d758:	4603      	mov	r3, r0
 800d75a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d75e:	e003      	b.n	800d768 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d760:	2301      	movs	r3, #1
 800d762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d766:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d10d      	bne.n	800d78c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d770:	4b05      	ldr	r3, [pc, #20]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d774:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d77c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d77e:	4a02      	ldr	r2, [pc, #8]	@ (800d788 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d780:	430b      	orrs	r3, r1
 800d782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d784:	e006      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d786:	bf00      	nop
 800d788:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d78c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d790:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d79c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d7a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d7a6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	4313      	orrs	r3, r2
 800d7ae:	d00c      	beq.n	800d7ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d7b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7b4:	3328      	adds	r3, #40	@ 0x28
 800d7b6:	2102      	movs	r1, #2
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f001 fbf5 	bl	800efa8 <RCCEx_PLL3_Config>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d002      	beq.n	800d7ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d7ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d7d6:	663b      	str	r3, [r7, #96]	@ 0x60
 800d7d8:	2300      	movs	r3, #0
 800d7da:	667b      	str	r3, [r7, #100]	@ 0x64
 800d7dc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	d038      	beq.n	800d858 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d7e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d7f2:	d018      	beq.n	800d826 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d7f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d7f8:	d811      	bhi.n	800d81e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d7fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7fe:	d014      	beq.n	800d82a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d804:	d80b      	bhi.n	800d81e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d806:	2b00      	cmp	r3, #0
 800d808:	d011      	beq.n	800d82e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d80a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d80e:	d106      	bne.n	800d81e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d810:	4bc3      	ldr	r3, [pc, #780]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d814:	4ac2      	ldr	r2, [pc, #776]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d816:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d81a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d81c:	e008      	b.n	800d830 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d81e:	2301      	movs	r3, #1
 800d820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d824:	e004      	b.n	800d830 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d826:	bf00      	nop
 800d828:	e002      	b.n	800d830 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d82a:	bf00      	nop
 800d82c:	e000      	b.n	800d830 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d82e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d834:	2b00      	cmp	r3, #0
 800d836:	d10b      	bne.n	800d850 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d838:	4bb9      	ldr	r3, [pc, #740]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d83a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d83c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d848:	4ab5      	ldr	r2, [pc, #724]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d84a:	430b      	orrs	r3, r1
 800d84c:	6553      	str	r3, [r2, #84]	@ 0x54
 800d84e:	e003      	b.n	800d858 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d854:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d860:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d864:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d866:	2300      	movs	r3, #0
 800d868:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d86a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d86e:	460b      	mov	r3, r1
 800d870:	4313      	orrs	r3, r2
 800d872:	d009      	beq.n	800d888 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d874:	4baa      	ldr	r3, [pc, #680]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d878:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d87c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d882:	4aa7      	ldr	r2, [pc, #668]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d884:	430b      	orrs	r3, r1
 800d886:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d890:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d894:	653b      	str	r3, [r7, #80]	@ 0x50
 800d896:	2300      	movs	r3, #0
 800d898:	657b      	str	r3, [r7, #84]	@ 0x54
 800d89a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d89e:	460b      	mov	r3, r1
 800d8a0:	4313      	orrs	r3, r2
 800d8a2:	d00a      	beq.n	800d8ba <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d8a4:	4b9e      	ldr	r3, [pc, #632]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8a6:	691b      	ldr	r3, [r3, #16]
 800d8a8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d8ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d8b4:	4a9a      	ldr	r2, [pc, #616]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8b6:	430b      	orrs	r3, r1
 800d8b8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d8c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	d009      	beq.n	800d8ea <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d8d6:	4b92      	ldr	r3, [pc, #584]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8da:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d8de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d8e4:	4a8e      	ldr	r2, [pc, #568]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8e6:	430b      	orrs	r3, r1
 800d8e8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d8f6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8fc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d900:	460b      	mov	r3, r1
 800d902:	4313      	orrs	r3, r2
 800d904:	d00e      	beq.n	800d924 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d906:	4b86      	ldr	r3, [pc, #536]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	4a85      	ldr	r2, [pc, #532]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d90c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d910:	6113      	str	r3, [r2, #16]
 800d912:	4b83      	ldr	r3, [pc, #524]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d914:	6919      	ldr	r1, [r3, #16]
 800d916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d91a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d91e:	4a80      	ldr	r2, [pc, #512]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d920:	430b      	orrs	r3, r1
 800d922:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d930:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d932:	2300      	movs	r3, #0
 800d934:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d936:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d93a:	460b      	mov	r3, r1
 800d93c:	4313      	orrs	r3, r2
 800d93e:	d009      	beq.n	800d954 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d940:	4b77      	ldr	r3, [pc, #476]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d944:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d94c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d94e:	4a74      	ldr	r2, [pc, #464]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d950:	430b      	orrs	r3, r1
 800d952:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d95c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d960:	633b      	str	r3, [r7, #48]	@ 0x30
 800d962:	2300      	movs	r3, #0
 800d964:	637b      	str	r3, [r7, #52]	@ 0x34
 800d966:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d96a:	460b      	mov	r3, r1
 800d96c:	4313      	orrs	r3, r2
 800d96e:	d00a      	beq.n	800d986 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d970:	4b6b      	ldr	r3, [pc, #428]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d974:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d97c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d980:	4a67      	ldr	r2, [pc, #412]	@ (800db20 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d982:	430b      	orrs	r3, r1
 800d984:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d98e:	2100      	movs	r1, #0
 800d990:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d992:	f003 0301 	and.w	r3, r3, #1
 800d996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d998:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d99c:	460b      	mov	r3, r1
 800d99e:	4313      	orrs	r3, r2
 800d9a0:	d011      	beq.n	800d9c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d9a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9a6:	3308      	adds	r3, #8
 800d9a8:	2100      	movs	r1, #0
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f001 fa4a 	bl	800ee44 <RCCEx_PLL2_Config>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d9b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d003      	beq.n	800d9c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d9c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ce:	2100      	movs	r1, #0
 800d9d0:	6239      	str	r1, [r7, #32]
 800d9d2:	f003 0302 	and.w	r3, r3, #2
 800d9d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9d8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d9dc:	460b      	mov	r3, r1
 800d9de:	4313      	orrs	r3, r2
 800d9e0:	d011      	beq.n	800da06 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9e6:	3308      	adds	r3, #8
 800d9e8:	2101      	movs	r1, #1
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f001 fa2a 	bl	800ee44 <RCCEx_PLL2_Config>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d9f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d003      	beq.n	800da06 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800da06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da0e:	2100      	movs	r1, #0
 800da10:	61b9      	str	r1, [r7, #24]
 800da12:	f003 0304 	and.w	r3, r3, #4
 800da16:	61fb      	str	r3, [r7, #28]
 800da18:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800da1c:	460b      	mov	r3, r1
 800da1e:	4313      	orrs	r3, r2
 800da20:	d011      	beq.n	800da46 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800da22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da26:	3308      	adds	r3, #8
 800da28:	2102      	movs	r1, #2
 800da2a:	4618      	mov	r0, r3
 800da2c:	f001 fa0a 	bl	800ee44 <RCCEx_PLL2_Config>
 800da30:	4603      	mov	r3, r0
 800da32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800da36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d003      	beq.n	800da46 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800da46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4e:	2100      	movs	r1, #0
 800da50:	6139      	str	r1, [r7, #16]
 800da52:	f003 0308 	and.w	r3, r3, #8
 800da56:	617b      	str	r3, [r7, #20]
 800da58:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800da5c:	460b      	mov	r3, r1
 800da5e:	4313      	orrs	r3, r2
 800da60:	d011      	beq.n	800da86 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800da62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da66:	3328      	adds	r3, #40	@ 0x28
 800da68:	2100      	movs	r1, #0
 800da6a:	4618      	mov	r0, r3
 800da6c:	f001 fa9c 	bl	800efa8 <RCCEx_PLL3_Config>
 800da70:	4603      	mov	r3, r0
 800da72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800da76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d003      	beq.n	800da86 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800da86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da8e:	2100      	movs	r1, #0
 800da90:	60b9      	str	r1, [r7, #8]
 800da92:	f003 0310 	and.w	r3, r3, #16
 800da96:	60fb      	str	r3, [r7, #12]
 800da98:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800da9c:	460b      	mov	r3, r1
 800da9e:	4313      	orrs	r3, r2
 800daa0:	d011      	beq.n	800dac6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800daa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daa6:	3328      	adds	r3, #40	@ 0x28
 800daa8:	2101      	movs	r1, #1
 800daaa:	4618      	mov	r0, r3
 800daac:	f001 fa7c 	bl	800efa8 <RCCEx_PLL3_Config>
 800dab0:	4603      	mov	r3, r0
 800dab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d003      	beq.n	800dac6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dabe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800dac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dace:	2100      	movs	r1, #0
 800dad0:	6039      	str	r1, [r7, #0]
 800dad2:	f003 0320 	and.w	r3, r3, #32
 800dad6:	607b      	str	r3, [r7, #4]
 800dad8:	e9d7 1200 	ldrd	r1, r2, [r7]
 800dadc:	460b      	mov	r3, r1
 800dade:	4313      	orrs	r3, r2
 800dae0:	d011      	beq.n	800db06 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dae6:	3328      	adds	r3, #40	@ 0x28
 800dae8:	2102      	movs	r1, #2
 800daea:	4618      	mov	r0, r3
 800daec:	f001 fa5c 	bl	800efa8 <RCCEx_PLL3_Config>
 800daf0:	4603      	mov	r3, r0
 800daf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800daf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d003      	beq.n	800db06 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dafe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800db06:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d101      	bne.n	800db12 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800db0e:	2300      	movs	r3, #0
 800db10:	e000      	b.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800db12:	2301      	movs	r3, #1
}
 800db14:	4618      	mov	r0, r3
 800db16:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800db1a:	46bd      	mov	sp, r7
 800db1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db20:	58024400 	.word	0x58024400

0800db24 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b090      	sub	sp, #64	@ 0x40
 800db28:	af00      	add	r7, sp, #0
 800db2a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800db2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db32:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800db36:	430b      	orrs	r3, r1
 800db38:	f040 8094 	bne.w	800dc64 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800db3c:	4b9e      	ldr	r3, [pc, #632]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db40:	f003 0307 	and.w	r3, r3, #7
 800db44:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800db46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db48:	2b04      	cmp	r3, #4
 800db4a:	f200 8087 	bhi.w	800dc5c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800db4e:	a201      	add	r2, pc, #4	@ (adr r2, 800db54 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800db50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db54:	0800db69 	.word	0x0800db69
 800db58:	0800db91 	.word	0x0800db91
 800db5c:	0800dbb9 	.word	0x0800dbb9
 800db60:	0800dc55 	.word	0x0800dc55
 800db64:	0800dbe1 	.word	0x0800dbe1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800db68:	4b93      	ldr	r3, [pc, #588]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db74:	d108      	bne.n	800db88 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800db76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800db7a:	4618      	mov	r0, r3
 800db7c:	f001 f810 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800db80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db84:	f000 bd45 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db88:	2300      	movs	r3, #0
 800db8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db8c:	f000 bd41 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db90:	4b89      	ldr	r3, [pc, #548]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db9c:	d108      	bne.n	800dbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db9e:	f107 0318 	add.w	r3, r7, #24
 800dba2:	4618      	mov	r0, r3
 800dba4:	f000 fd54 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dba8:	69bb      	ldr	r3, [r7, #24]
 800dbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dbac:	f000 bd31 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbb4:	f000 bd2d 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dbb8:	4b7f      	ldr	r3, [pc, #508]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dbc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dbc4:	d108      	bne.n	800dbd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dbc6:	f107 030c 	add.w	r3, r7, #12
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f000 fe94 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dbd4:	f000 bd1d 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbdc:	f000 bd19 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dbe0:	4b75      	ldr	r3, [pc, #468]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dbe4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dbe8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dbea:	4b73      	ldr	r3, [pc, #460]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f003 0304 	and.w	r3, r3, #4
 800dbf2:	2b04      	cmp	r3, #4
 800dbf4:	d10c      	bne.n	800dc10 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800dbf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d109      	bne.n	800dc10 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dbfc:	4b6e      	ldr	r3, [pc, #440]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	08db      	lsrs	r3, r3, #3
 800dc02:	f003 0303 	and.w	r3, r3, #3
 800dc06:	4a6d      	ldr	r2, [pc, #436]	@ (800ddbc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dc08:	fa22 f303 	lsr.w	r3, r2, r3
 800dc0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc0e:	e01f      	b.n	800dc50 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dc10:	4b69      	ldr	r3, [pc, #420]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc1c:	d106      	bne.n	800dc2c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800dc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc24:	d102      	bne.n	800dc2c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dc26:	4b66      	ldr	r3, [pc, #408]	@ (800ddc0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc2a:	e011      	b.n	800dc50 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dc2c:	4b62      	ldr	r3, [pc, #392]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc38:	d106      	bne.n	800dc48 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800dc3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc40:	d102      	bne.n	800dc48 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dc42:	4b60      	ldr	r3, [pc, #384]	@ (800ddc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dc44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc46:	e003      	b.n	800dc50 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dc4c:	f000 bce1 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dc50:	f000 bcdf 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dc54:	4b5c      	ldr	r3, [pc, #368]	@ (800ddc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dc56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc58:	f000 bcdb 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc60:	f000 bcd7 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800dc64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc68:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800dc6c:	430b      	orrs	r3, r1
 800dc6e:	f040 80ad 	bne.w	800ddcc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800dc72:	4b51      	ldr	r3, [pc, #324]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc76:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800dc7a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dc7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc82:	d056      	beq.n	800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800dc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc8a:	f200 8090 	bhi.w	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc90:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc92:	f000 8088 	beq.w	800dda6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800dc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc98:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc9a:	f200 8088 	bhi.w	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca0:	2b80      	cmp	r3, #128	@ 0x80
 800dca2:	d032      	beq.n	800dd0a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800dca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca6:	2b80      	cmp	r3, #128	@ 0x80
 800dca8:	f200 8081 	bhi.w	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dcac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d003      	beq.n	800dcba <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800dcb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcb4:	2b40      	cmp	r3, #64	@ 0x40
 800dcb6:	d014      	beq.n	800dce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800dcb8:	e079      	b.n	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dcba:	4b3f      	ldr	r3, [pc, #252]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dcc6:	d108      	bne.n	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dcc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dccc:	4618      	mov	r0, r3
 800dcce:	f000 ff67 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dcd6:	f000 bc9c 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcde:	f000 bc98 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dce2:	4b35      	ldr	r3, [pc, #212]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcee:	d108      	bne.n	800dd02 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcf0:	f107 0318 	add.w	r3, r7, #24
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	f000 fcab 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dcfa:	69bb      	ldr	r3, [r7, #24]
 800dcfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dcfe:	f000 bc88 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd02:	2300      	movs	r3, #0
 800dd04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd06:	f000 bc84 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dd0a:	4b2b      	ldr	r3, [pc, #172]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dd12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd16:	d108      	bne.n	800dd2a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd18:	f107 030c 	add.w	r3, r7, #12
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f000 fdeb 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd26:	f000 bc74 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd2e:	f000 bc70 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dd32:	4b21      	ldr	r3, [pc, #132]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dd3a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dd3c:	4b1e      	ldr	r3, [pc, #120]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f003 0304 	and.w	r3, r3, #4
 800dd44:	2b04      	cmp	r3, #4
 800dd46:	d10c      	bne.n	800dd62 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800dd48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d109      	bne.n	800dd62 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd4e:	4b1a      	ldr	r3, [pc, #104]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	08db      	lsrs	r3, r3, #3
 800dd54:	f003 0303 	and.w	r3, r3, #3
 800dd58:	4a18      	ldr	r2, [pc, #96]	@ (800ddbc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dd5a:	fa22 f303 	lsr.w	r3, r2, r3
 800dd5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd60:	e01f      	b.n	800dda2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dd62:	4b15      	ldr	r3, [pc, #84]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd6e:	d106      	bne.n	800dd7e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800dd70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd76:	d102      	bne.n	800dd7e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dd78:	4b11      	ldr	r3, [pc, #68]	@ (800ddc0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd7c:	e011      	b.n	800dda2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dd7e:	4b0e      	ldr	r3, [pc, #56]	@ (800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dd8a:	d106      	bne.n	800dd9a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800dd8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd92:	d102      	bne.n	800dd9a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dd94:	4b0b      	ldr	r3, [pc, #44]	@ (800ddc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dd96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd98:	e003      	b.n	800dda2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dd9e:	f000 bc38 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dda2:	f000 bc36 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dda6:	4b08      	ldr	r3, [pc, #32]	@ (800ddc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dda8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddaa:	f000 bc32 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddb2:	f000 bc2e 	b.w	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ddb6:	bf00      	nop
 800ddb8:	58024400 	.word	0x58024400
 800ddbc:	03d09000 	.word	0x03d09000
 800ddc0:	003d0900 	.word	0x003d0900
 800ddc4:	017d7840 	.word	0x017d7840
 800ddc8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ddcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ddd0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ddd4:	430b      	orrs	r3, r1
 800ddd6:	f040 809c 	bne.w	800df12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ddda:	4b9e      	ldr	r3, [pc, #632]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddde:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800dde2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ddea:	d054      	beq.n	800de96 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ddec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ddf2:	f200 808b 	bhi.w	800df0c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ddf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ddfc:	f000 8083 	beq.w	800df06 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800de00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de02:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800de06:	f200 8081 	bhi.w	800df0c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800de0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de10:	d02f      	beq.n	800de72 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800de12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de18:	d878      	bhi.n	800df0c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800de1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d004      	beq.n	800de2a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800de20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800de26:	d012      	beq.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800de28:	e070      	b.n	800df0c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800de2a:	4b8a      	ldr	r3, [pc, #552]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800de36:	d107      	bne.n	800de48 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800de38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800de3c:	4618      	mov	r0, r3
 800de3e:	f000 feaf 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800de42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de46:	e3e4      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de48:	2300      	movs	r3, #0
 800de4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de4c:	e3e1      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800de4e:	4b81      	ldr	r3, [pc, #516]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800de56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de5a:	d107      	bne.n	800de6c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de5c:	f107 0318 	add.w	r3, r7, #24
 800de60:	4618      	mov	r0, r3
 800de62:	f000 fbf5 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800de66:	69bb      	ldr	r3, [r7, #24]
 800de68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de6a:	e3d2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de6c:	2300      	movs	r3, #0
 800de6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de70:	e3cf      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800de72:	4b78      	ldr	r3, [pc, #480]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800de7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de7e:	d107      	bne.n	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de80:	f107 030c 	add.w	r3, r7, #12
 800de84:	4618      	mov	r0, r3
 800de86:	f000 fd37 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de8e:	e3c0      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de90:	2300      	movs	r3, #0
 800de92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de94:	e3bd      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800de96:	4b6f      	ldr	r3, [pc, #444]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800de9e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dea0:	4b6c      	ldr	r3, [pc, #432]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f003 0304 	and.w	r3, r3, #4
 800dea8:	2b04      	cmp	r3, #4
 800deaa:	d10c      	bne.n	800dec6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800deac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d109      	bne.n	800dec6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800deb2:	4b68      	ldr	r3, [pc, #416]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	08db      	lsrs	r3, r3, #3
 800deb8:	f003 0303 	and.w	r3, r3, #3
 800debc:	4a66      	ldr	r2, [pc, #408]	@ (800e058 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800debe:	fa22 f303 	lsr.w	r3, r2, r3
 800dec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dec4:	e01e      	b.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dec6:	4b63      	ldr	r3, [pc, #396]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ded2:	d106      	bne.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800ded4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ded6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800deda:	d102      	bne.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dedc:	4b5f      	ldr	r3, [pc, #380]	@ (800e05c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800dede:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dee0:	e010      	b.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dee2:	4b5c      	ldr	r3, [pc, #368]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800deea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800deee:	d106      	bne.n	800defe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800def0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800def2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800def6:	d102      	bne.n	800defe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800def8:	4b59      	ldr	r3, [pc, #356]	@ (800e060 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800defa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800defc:	e002      	b.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800defe:	2300      	movs	r3, #0
 800df00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800df02:	e386      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800df04:	e385      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800df06:	4b57      	ldr	r3, [pc, #348]	@ (800e064 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800df08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df0a:	e382      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800df0c:	2300      	movs	r3, #0
 800df0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df10:	e37f      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800df12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df16:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800df1a:	430b      	orrs	r3, r1
 800df1c:	f040 80a7 	bne.w	800e06e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800df20:	4b4c      	ldr	r3, [pc, #304]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df24:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800df28:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800df2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800df30:	d055      	beq.n	800dfde <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800df32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800df38:	f200 8096 	bhi.w	800e068 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800df3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800df42:	f000 8084 	beq.w	800e04e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800df46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800df4c:	f200 808c 	bhi.w	800e068 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800df50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df56:	d030      	beq.n	800dfba <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800df58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df5e:	f200 8083 	bhi.w	800e068 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800df62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df64:	2b00      	cmp	r3, #0
 800df66:	d004      	beq.n	800df72 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800df68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800df6e:	d012      	beq.n	800df96 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800df70:	e07a      	b.n	800e068 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800df72:	4b38      	ldr	r3, [pc, #224]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df7e:	d107      	bne.n	800df90 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800df80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800df84:	4618      	mov	r0, r3
 800df86:	f000 fe0b 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800df8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df8e:	e340      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df90:	2300      	movs	r3, #0
 800df92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df94:	e33d      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800df96:	4b2f      	ldr	r3, [pc, #188]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800df9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dfa2:	d107      	bne.n	800dfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dfa4:	f107 0318 	add.w	r3, r7, #24
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f000 fb51 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dfae:	69bb      	ldr	r3, [r7, #24]
 800dfb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dfb2:	e32e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dfb8:	e32b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dfba:	4b26      	ldr	r3, [pc, #152]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dfc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfc6:	d107      	bne.n	800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dfc8:	f107 030c 	add.w	r3, r7, #12
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f000 fc93 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dfd6:	e31c      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dfdc:	e319      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dfde:	4b1d      	ldr	r3, [pc, #116]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfe2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dfe6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dfe8:	4b1a      	ldr	r3, [pc, #104]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	f003 0304 	and.w	r3, r3, #4
 800dff0:	2b04      	cmp	r3, #4
 800dff2:	d10c      	bne.n	800e00e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800dff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d109      	bne.n	800e00e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dffa:	4b16      	ldr	r3, [pc, #88]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	08db      	lsrs	r3, r3, #3
 800e000:	f003 0303 	and.w	r3, r3, #3
 800e004:	4a14      	ldr	r2, [pc, #80]	@ (800e058 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800e006:	fa22 f303 	lsr.w	r3, r2, r3
 800e00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e00c:	e01e      	b.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e00e:	4b11      	ldr	r3, [pc, #68]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e01a:	d106      	bne.n	800e02a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800e01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e01e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e022:	d102      	bne.n	800e02a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e024:	4b0d      	ldr	r3, [pc, #52]	@ (800e05c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800e026:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e028:	e010      	b.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e02a:	4b0a      	ldr	r3, [pc, #40]	@ (800e054 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e032:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e036:	d106      	bne.n	800e046 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800e038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e03a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e03e:	d102      	bne.n	800e046 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e040:	4b07      	ldr	r3, [pc, #28]	@ (800e060 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800e042:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e044:	e002      	b.n	800e04c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e046:	2300      	movs	r3, #0
 800e048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e04a:	e2e2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e04c:	e2e1      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e04e:	4b05      	ldr	r3, [pc, #20]	@ (800e064 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800e050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e052:	e2de      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e054:	58024400 	.word	0x58024400
 800e058:	03d09000 	.word	0x03d09000
 800e05c:	003d0900 	.word	0x003d0900
 800e060:	017d7840 	.word	0x017d7840
 800e064:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800e068:	2300      	movs	r3, #0
 800e06a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e06c:	e2d1      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800e06e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e072:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800e076:	430b      	orrs	r3, r1
 800e078:	f040 809c 	bne.w	800e1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800e07c:	4b93      	ldr	r3, [pc, #588]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e07e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e080:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e084:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e08c:	d054      	beq.n	800e138 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800e08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e090:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e094:	f200 808b 	bhi.w	800e1ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e09a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e09e:	f000 8083 	beq.w	800e1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800e0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e0a8:	f200 8081 	bhi.w	800e1ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e0b2:	d02f      	beq.n	800e114 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800e0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e0ba:	d878      	bhi.n	800e1ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d004      	beq.n	800e0cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e0c8:	d012      	beq.n	800e0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800e0ca:	e070      	b.n	800e1ae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e0cc:	4b7f      	ldr	r3, [pc, #508]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e0d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e0d8:	d107      	bne.n	800e0ea <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e0da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f000 fd5e 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e0e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0e8:	e293      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0ee:	e290      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e0f0:	4b76      	ldr	r3, [pc, #472]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e0f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e0fc:	d107      	bne.n	800e10e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0fe:	f107 0318 	add.w	r3, r7, #24
 800e102:	4618      	mov	r0, r3
 800e104:	f000 faa4 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e108:	69bb      	ldr	r3, [r7, #24]
 800e10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e10c:	e281      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e10e:	2300      	movs	r3, #0
 800e110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e112:	e27e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e114:	4b6d      	ldr	r3, [pc, #436]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e11c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e120:	d107      	bne.n	800e132 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e122:	f107 030c 	add.w	r3, r7, #12
 800e126:	4618      	mov	r0, r3
 800e128:	f000 fbe6 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e130:	e26f      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e132:	2300      	movs	r3, #0
 800e134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e136:	e26c      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e138:	4b64      	ldr	r3, [pc, #400]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e13a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e13c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e140:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e142:	4b62      	ldr	r3, [pc, #392]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	f003 0304 	and.w	r3, r3, #4
 800e14a:	2b04      	cmp	r3, #4
 800e14c:	d10c      	bne.n	800e168 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800e14e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e150:	2b00      	cmp	r3, #0
 800e152:	d109      	bne.n	800e168 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e154:	4b5d      	ldr	r3, [pc, #372]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	08db      	lsrs	r3, r3, #3
 800e15a:	f003 0303 	and.w	r3, r3, #3
 800e15e:	4a5c      	ldr	r2, [pc, #368]	@ (800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e160:	fa22 f303 	lsr.w	r3, r2, r3
 800e164:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e166:	e01e      	b.n	800e1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e168:	4b58      	ldr	r3, [pc, #352]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e170:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e174:	d106      	bne.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800e176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e178:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e17c:	d102      	bne.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e17e:	4b55      	ldr	r3, [pc, #340]	@ (800e2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e182:	e010      	b.n	800e1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e184:	4b51      	ldr	r3, [pc, #324]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e18c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e190:	d106      	bne.n	800e1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800e192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e198:	d102      	bne.n	800e1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e19a:	4b4f      	ldr	r3, [pc, #316]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e19e:	e002      	b.n	800e1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e1a4:	e235      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e1a6:	e234      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e1a8:	4b4c      	ldr	r3, [pc, #304]	@ (800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800e1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1ac:	e231      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1b2:	e22e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800e1b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1b8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800e1bc:	430b      	orrs	r3, r1
 800e1be:	f040 808f 	bne.w	800e2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800e1c2:	4b42      	ldr	r3, [pc, #264]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1c6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800e1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e1d2:	d06b      	beq.n	800e2ac <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800e1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e1da:	d874      	bhi.n	800e2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e1e2:	d056      	beq.n	800e292 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800e1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e1ea:	d86c      	bhi.n	800e2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e1f2:	d03b      	beq.n	800e26c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800e1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e1fa:	d864      	bhi.n	800e2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e202:	d021      	beq.n	800e248 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800e204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e206:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e20a:	d85c      	bhi.n	800e2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800e212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e218:	d004      	beq.n	800e224 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800e21a:	e054      	b.n	800e2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800e21c:	f7fe fa4c 	bl	800c6b8 <HAL_RCC_GetPCLK1Freq>
 800e220:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e222:	e1f6      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e224:	4b29      	ldr	r3, [pc, #164]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e22c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e230:	d107      	bne.n	800e242 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e232:	f107 0318 	add.w	r3, r7, #24
 800e236:	4618      	mov	r0, r3
 800e238:	f000 fa0a 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e23c:	69fb      	ldr	r3, [r7, #28]
 800e23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e240:	e1e7      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e242:	2300      	movs	r3, #0
 800e244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e246:	e1e4      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e248:	4b20      	ldr	r3, [pc, #128]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e250:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e254:	d107      	bne.n	800e266 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e256:	f107 030c 	add.w	r3, r7, #12
 800e25a:	4618      	mov	r0, r3
 800e25c:	f000 fb4c 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e260:	693b      	ldr	r3, [r7, #16]
 800e262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e264:	e1d5      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e266:	2300      	movs	r3, #0
 800e268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e26a:	e1d2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e26c:	4b17      	ldr	r3, [pc, #92]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	f003 0304 	and.w	r3, r3, #4
 800e274:	2b04      	cmp	r3, #4
 800e276:	d109      	bne.n	800e28c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e278:	4b14      	ldr	r3, [pc, #80]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	08db      	lsrs	r3, r3, #3
 800e27e:	f003 0303 	and.w	r3, r3, #3
 800e282:	4a13      	ldr	r2, [pc, #76]	@ (800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e284:	fa22 f303 	lsr.w	r3, r2, r3
 800e288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e28a:	e1c2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e28c:	2300      	movs	r3, #0
 800e28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e290:	e1bf      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e292:	4b0e      	ldr	r3, [pc, #56]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e29a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e29e:	d102      	bne.n	800e2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800e2a0:	4b0c      	ldr	r3, [pc, #48]	@ (800e2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2a4:	e1b5      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2aa:	e1b2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e2ac:	4b07      	ldr	r3, [pc, #28]	@ (800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e2b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2b8:	d102      	bne.n	800e2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800e2ba:	4b07      	ldr	r3, [pc, #28]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e2bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2be:	e1a8      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2c4:	e1a5      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2ca:	e1a2      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e2cc:	58024400 	.word	0x58024400
 800e2d0:	03d09000 	.word	0x03d09000
 800e2d4:	003d0900 	.word	0x003d0900
 800e2d8:	017d7840 	.word	0x017d7840
 800e2dc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800e2e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2e4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800e2e8:	430b      	orrs	r3, r1
 800e2ea:	d173      	bne.n	800e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e2ec:	4b9c      	ldr	r3, [pc, #624]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e2f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e2f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2fc:	d02f      	beq.n	800e35e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800e2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e300:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e304:	d863      	bhi.n	800e3ce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800e306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d004      	beq.n	800e316 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800e30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e30e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e312:	d012      	beq.n	800e33a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800e314:	e05b      	b.n	800e3ce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e316:	4b92      	ldr	r3, [pc, #584]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e31e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e322:	d107      	bne.n	800e334 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e324:	f107 0318 	add.w	r3, r7, #24
 800e328:	4618      	mov	r0, r3
 800e32a:	f000 f991 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e32e:	69bb      	ldr	r3, [r7, #24]
 800e330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e332:	e16e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e334:	2300      	movs	r3, #0
 800e336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e338:	e16b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e33a:	4b89      	ldr	r3, [pc, #548]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e346:	d107      	bne.n	800e358 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e348:	f107 030c 	add.w	r3, r7, #12
 800e34c:	4618      	mov	r0, r3
 800e34e:	f000 fad3 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e356:	e15c      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e358:	2300      	movs	r3, #0
 800e35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e35c:	e159      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e35e:	4b80      	ldr	r3, [pc, #512]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e362:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e366:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e368:	4b7d      	ldr	r3, [pc, #500]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f003 0304 	and.w	r3, r3, #4
 800e370:	2b04      	cmp	r3, #4
 800e372:	d10c      	bne.n	800e38e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800e374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e376:	2b00      	cmp	r3, #0
 800e378:	d109      	bne.n	800e38e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e37a:	4b79      	ldr	r3, [pc, #484]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	08db      	lsrs	r3, r3, #3
 800e380:	f003 0303 	and.w	r3, r3, #3
 800e384:	4a77      	ldr	r2, [pc, #476]	@ (800e564 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e386:	fa22 f303 	lsr.w	r3, r2, r3
 800e38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e38c:	e01e      	b.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e38e:	4b74      	ldr	r3, [pc, #464]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e396:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e39a:	d106      	bne.n	800e3aa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800e39c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e39e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e3a2:	d102      	bne.n	800e3aa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e3a4:	4b70      	ldr	r3, [pc, #448]	@ (800e568 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e3a8:	e010      	b.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e3aa:	4b6d      	ldr	r3, [pc, #436]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e3b6:	d106      	bne.n	800e3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800e3b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e3be:	d102      	bne.n	800e3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e3c0:	4b6a      	ldr	r3, [pc, #424]	@ (800e56c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e3c4:	e002      	b.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e3ca:	e122      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e3cc:	e121      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3d2:	e11e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e3d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e3d8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800e3dc:	430b      	orrs	r3, r1
 800e3de:	d133      	bne.n	800e448 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e3e0:	4b5f      	ldr	r3, [pc, #380]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e3e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d004      	beq.n	800e3fa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800e3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3f6:	d012      	beq.n	800e41e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800e3f8:	e023      	b.n	800e442 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e3fa:	4b59      	ldr	r3, [pc, #356]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e406:	d107      	bne.n	800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e40c:	4618      	mov	r0, r3
 800e40e:	f000 fbc7 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e416:	e0fc      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e418:	2300      	movs	r3, #0
 800e41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e41c:	e0f9      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e41e:	4b50      	ldr	r3, [pc, #320]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e42a:	d107      	bne.n	800e43c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e42c:	f107 0318 	add.w	r3, r7, #24
 800e430:	4618      	mov	r0, r3
 800e432:	f000 f90d 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e436:	6a3b      	ldr	r3, [r7, #32]
 800e438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e43a:	e0ea      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e43c:	2300      	movs	r3, #0
 800e43e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e440:	e0e7      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e442:	2300      	movs	r3, #0
 800e444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e446:	e0e4      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800e448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e44c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800e450:	430b      	orrs	r3, r1
 800e452:	f040 808d 	bne.w	800e570 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800e456:	4b42      	ldr	r3, [pc, #264]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e45a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800e45e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e462:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e466:	d06b      	beq.n	800e540 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e46a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e46e:	d874      	bhi.n	800e55a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e476:	d056      	beq.n	800e526 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800e478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e47a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e47e:	d86c      	bhi.n	800e55a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e482:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e486:	d03b      	beq.n	800e500 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800e488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e48a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e48e:	d864      	bhi.n	800e55a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e496:	d021      	beq.n	800e4dc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800e498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e49a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e49e:	d85c      	bhi.n	800e55a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e4a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d004      	beq.n	800e4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800e4a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e4ac:	d004      	beq.n	800e4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800e4ae:	e054      	b.n	800e55a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800e4b0:	f000 f8b8 	bl	800e624 <HAL_RCCEx_GetD3PCLK1Freq>
 800e4b4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e4b6:	e0ac      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e4b8:	4b29      	ldr	r3, [pc, #164]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e4c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4c4:	d107      	bne.n	800e4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e4c6:	f107 0318 	add.w	r3, r7, #24
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f000 f8c0 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e4d0:	69fb      	ldr	r3, [r7, #28]
 800e4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4d4:	e09d      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4da:	e09a      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e4dc:	4b20      	ldr	r3, [pc, #128]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e4e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e4e8:	d107      	bne.n	800e4fa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e4ea:	f107 030c 	add.w	r3, r7, #12
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f000 fa02 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e4f4:	693b      	ldr	r3, [r7, #16]
 800e4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4f8:	e08b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4fe:	e088      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e500:	4b17      	ldr	r3, [pc, #92]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f003 0304 	and.w	r3, r3, #4
 800e508:	2b04      	cmp	r3, #4
 800e50a:	d109      	bne.n	800e520 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e50c:	4b14      	ldr	r3, [pc, #80]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	08db      	lsrs	r3, r3, #3
 800e512:	f003 0303 	and.w	r3, r3, #3
 800e516:	4a13      	ldr	r2, [pc, #76]	@ (800e564 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e518:	fa22 f303 	lsr.w	r3, r2, r3
 800e51c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e51e:	e078      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e520:	2300      	movs	r3, #0
 800e522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e524:	e075      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e526:	4b0e      	ldr	r3, [pc, #56]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e52e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e532:	d102      	bne.n	800e53a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800e534:	4b0c      	ldr	r3, [pc, #48]	@ (800e568 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e538:	e06b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e53a:	2300      	movs	r3, #0
 800e53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e53e:	e068      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e540:	4b07      	ldr	r3, [pc, #28]	@ (800e560 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e54c:	d102      	bne.n	800e554 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800e54e:	4b07      	ldr	r3, [pc, #28]	@ (800e56c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e552:	e05e      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e554:	2300      	movs	r3, #0
 800e556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e558:	e05b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800e55a:	2300      	movs	r3, #0
 800e55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e55e:	e058      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e560:	58024400 	.word	0x58024400
 800e564:	03d09000 	.word	0x03d09000
 800e568:	003d0900 	.word	0x003d0900
 800e56c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800e570:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e574:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800e578:	430b      	orrs	r3, r1
 800e57a:	d148      	bne.n	800e60e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e57c:	4b27      	ldr	r3, [pc, #156]	@ (800e61c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e57e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e580:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e584:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e58c:	d02a      	beq.n	800e5e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e594:	d838      	bhi.n	800e608 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800e596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d004      	beq.n	800e5a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800e59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e59e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5a2:	d00d      	beq.n	800e5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800e5a4:	e030      	b.n	800e608 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e5a6:	4b1d      	ldr	r3, [pc, #116]	@ (800e61c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e5ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e5b2:	d102      	bne.n	800e5ba <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800e5b4:	4b1a      	ldr	r3, [pc, #104]	@ (800e620 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5b8:	e02b      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5be:	e028      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e5c0:	4b16      	ldr	r3, [pc, #88]	@ (800e61c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e5c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e5cc:	d107      	bne.n	800e5de <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e5ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f000 fae4 	bl	800eba0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5dc:	e019      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5e2:	e016      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e5e4:	4b0d      	ldr	r3, [pc, #52]	@ (800e61c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e5ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e5f0:	d107      	bne.n	800e602 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5f2:	f107 0318 	add.w	r3, r7, #24
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f000 f82a 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e5fc:	69fb      	ldr	r3, [r7, #28]
 800e5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e600:	e007      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e602:	2300      	movs	r3, #0
 800e604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e606:	e004      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e608:	2300      	movs	r3, #0
 800e60a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e60c:	e001      	b.n	800e612 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800e60e:	2300      	movs	r3, #0
 800e610:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800e612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e614:	4618      	mov	r0, r3
 800e616:	3740      	adds	r7, #64	@ 0x40
 800e618:	46bd      	mov	sp, r7
 800e61a:	bd80      	pop	{r7, pc}
 800e61c:	58024400 	.word	0x58024400
 800e620:	017d7840 	.word	0x017d7840

0800e624 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e628:	f7fe f816 	bl	800c658 <HAL_RCC_GetHCLKFreq>
 800e62c:	4602      	mov	r2, r0
 800e62e:	4b06      	ldr	r3, [pc, #24]	@ (800e648 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e630:	6a1b      	ldr	r3, [r3, #32]
 800e632:	091b      	lsrs	r3, r3, #4
 800e634:	f003 0307 	and.w	r3, r3, #7
 800e638:	4904      	ldr	r1, [pc, #16]	@ (800e64c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e63a:	5ccb      	ldrb	r3, [r1, r3]
 800e63c:	f003 031f 	and.w	r3, r3, #31
 800e640:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e644:	4618      	mov	r0, r3
 800e646:	bd80      	pop	{r7, pc}
 800e648:	58024400 	.word	0x58024400
 800e64c:	0801b720 	.word	0x0801b720

0800e650 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e650:	b480      	push	{r7}
 800e652:	b089      	sub	sp, #36	@ 0x24
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e658:	4ba1      	ldr	r3, [pc, #644]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e65c:	f003 0303 	and.w	r3, r3, #3
 800e660:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e662:	4b9f      	ldr	r3, [pc, #636]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e666:	0b1b      	lsrs	r3, r3, #12
 800e668:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e66c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e66e:	4b9c      	ldr	r3, [pc, #624]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e672:	091b      	lsrs	r3, r3, #4
 800e674:	f003 0301 	and.w	r3, r3, #1
 800e678:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e67a:	4b99      	ldr	r3, [pc, #612]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e67e:	08db      	lsrs	r3, r3, #3
 800e680:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e684:	693a      	ldr	r2, [r7, #16]
 800e686:	fb02 f303 	mul.w	r3, r2, r3
 800e68a:	ee07 3a90 	vmov	s15, r3
 800e68e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e692:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e696:	697b      	ldr	r3, [r7, #20]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	f000 8111 	beq.w	800e8c0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e69e:	69bb      	ldr	r3, [r7, #24]
 800e6a0:	2b02      	cmp	r3, #2
 800e6a2:	f000 8083 	beq.w	800e7ac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e6a6:	69bb      	ldr	r3, [r7, #24]
 800e6a8:	2b02      	cmp	r3, #2
 800e6aa:	f200 80a1 	bhi.w	800e7f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e6ae:	69bb      	ldr	r3, [r7, #24]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d003      	beq.n	800e6bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e6b4:	69bb      	ldr	r3, [r7, #24]
 800e6b6:	2b01      	cmp	r3, #1
 800e6b8:	d056      	beq.n	800e768 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e6ba:	e099      	b.n	800e7f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e6bc:	4b88      	ldr	r3, [pc, #544]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	f003 0320 	and.w	r3, r3, #32
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d02d      	beq.n	800e724 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e6c8:	4b85      	ldr	r3, [pc, #532]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	08db      	lsrs	r3, r3, #3
 800e6ce:	f003 0303 	and.w	r3, r3, #3
 800e6d2:	4a84      	ldr	r2, [pc, #528]	@ (800e8e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e6d4:	fa22 f303 	lsr.w	r3, r2, r3
 800e6d8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	ee07 3a90 	vmov	s15, r3
 800e6e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	ee07 3a90 	vmov	s15, r3
 800e6ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6f2:	4b7b      	ldr	r3, [pc, #492]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e6f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6fa:	ee07 3a90 	vmov	s15, r3
 800e6fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e702:	ed97 6a03 	vldr	s12, [r7, #12]
 800e706:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e8e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e70a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e70e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e71a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e71e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e722:	e087      	b.n	800e834 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e724:	697b      	ldr	r3, [r7, #20]
 800e726:	ee07 3a90 	vmov	s15, r3
 800e72a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e72e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e8ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e736:	4b6a      	ldr	r3, [pc, #424]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e73a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e73e:	ee07 3a90 	vmov	s15, r3
 800e742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e746:	ed97 6a03 	vldr	s12, [r7, #12]
 800e74a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e8e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e74e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e75a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e75e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e762:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e766:	e065      	b.n	800e834 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	ee07 3a90 	vmov	s15, r3
 800e76e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e772:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e8f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e77a:	4b59      	ldr	r3, [pc, #356]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e77c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e77e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e782:	ee07 3a90 	vmov	s15, r3
 800e786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e78a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e78e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e8e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e79a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e79e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e7aa:	e043      	b.n	800e834 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e7ac:	697b      	ldr	r3, [r7, #20]
 800e7ae:	ee07 3a90 	vmov	s15, r3
 800e7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e7ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e7be:	4b48      	ldr	r3, [pc, #288]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7c6:	ee07 3a90 	vmov	s15, r3
 800e7ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e7ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800e7d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e8e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e7d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e7da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e7de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e7e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e7ee:	e021      	b.n	800e834 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	ee07 3a90 	vmov	s15, r3
 800e7f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e8f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e7fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e802:	4b37      	ldr	r3, [pc, #220]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e80a:	ee07 3a90 	vmov	s15, r3
 800e80e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e812:	ed97 6a03 	vldr	s12, [r7, #12]
 800e816:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e8e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e81a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e81e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e82a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e82e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e832:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e834:	4b2a      	ldr	r3, [pc, #168]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e838:	0a5b      	lsrs	r3, r3, #9
 800e83a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e83e:	ee07 3a90 	vmov	s15, r3
 800e842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e846:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e84a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e84e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e85a:	ee17 2a90 	vmov	r2, s15
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e862:	4b1f      	ldr	r3, [pc, #124]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e866:	0c1b      	lsrs	r3, r3, #16
 800e868:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e86c:	ee07 3a90 	vmov	s15, r3
 800e870:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e874:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e878:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e87c:	edd7 6a07 	vldr	s13, [r7, #28]
 800e880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e888:	ee17 2a90 	vmov	r2, s15
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e890:	4b13      	ldr	r3, [pc, #76]	@ (800e8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e894:	0e1b      	lsrs	r3, r3, #24
 800e896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e89a:	ee07 3a90 	vmov	s15, r3
 800e89e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e8a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e8aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800e8ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e8b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e8b6:	ee17 2a90 	vmov	r2, s15
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e8be:	e008      	b.n	800e8d2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	609a      	str	r2, [r3, #8]
}
 800e8d2:	bf00      	nop
 800e8d4:	3724      	adds	r7, #36	@ 0x24
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8dc:	4770      	bx	lr
 800e8de:	bf00      	nop
 800e8e0:	58024400 	.word	0x58024400
 800e8e4:	03d09000 	.word	0x03d09000
 800e8e8:	46000000 	.word	0x46000000
 800e8ec:	4c742400 	.word	0x4c742400
 800e8f0:	4a742400 	.word	0x4a742400
 800e8f4:	4bbebc20 	.word	0x4bbebc20

0800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e8f8:	b480      	push	{r7}
 800e8fa:	b089      	sub	sp, #36	@ 0x24
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e900:	4ba1      	ldr	r3, [pc, #644]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e904:	f003 0303 	and.w	r3, r3, #3
 800e908:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e90a:	4b9f      	ldr	r3, [pc, #636]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e90c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e90e:	0d1b      	lsrs	r3, r3, #20
 800e910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e914:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e916:	4b9c      	ldr	r3, [pc, #624]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e91a:	0a1b      	lsrs	r3, r3, #8
 800e91c:	f003 0301 	and.w	r3, r3, #1
 800e920:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e922:	4b99      	ldr	r3, [pc, #612]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e926:	08db      	lsrs	r3, r3, #3
 800e928:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e92c:	693a      	ldr	r2, [r7, #16]
 800e92e:	fb02 f303 	mul.w	r3, r2, r3
 800e932:	ee07 3a90 	vmov	s15, r3
 800e936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e93a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	2b00      	cmp	r3, #0
 800e942:	f000 8111 	beq.w	800eb68 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e946:	69bb      	ldr	r3, [r7, #24]
 800e948:	2b02      	cmp	r3, #2
 800e94a:	f000 8083 	beq.w	800ea54 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e94e:	69bb      	ldr	r3, [r7, #24]
 800e950:	2b02      	cmp	r3, #2
 800e952:	f200 80a1 	bhi.w	800ea98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e956:	69bb      	ldr	r3, [r7, #24]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d003      	beq.n	800e964 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e95c:	69bb      	ldr	r3, [r7, #24]
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d056      	beq.n	800ea10 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e962:	e099      	b.n	800ea98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e964:	4b88      	ldr	r3, [pc, #544]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	f003 0320 	and.w	r3, r3, #32
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d02d      	beq.n	800e9cc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e970:	4b85      	ldr	r3, [pc, #532]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	08db      	lsrs	r3, r3, #3
 800e976:	f003 0303 	and.w	r3, r3, #3
 800e97a:	4a84      	ldr	r2, [pc, #528]	@ (800eb8c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e97c:	fa22 f303 	lsr.w	r3, r2, r3
 800e980:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	ee07 3a90 	vmov	s15, r3
 800e988:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	ee07 3a90 	vmov	s15, r3
 800e992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e99a:	4b7b      	ldr	r3, [pc, #492]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e99c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e99e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9a2:	ee07 3a90 	vmov	s15, r3
 800e9a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800eb90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e9b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e9ca:	e087      	b.n	800eadc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	ee07 3a90 	vmov	s15, r3
 800e9d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800eb94 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e9da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9de:	4b6a      	ldr	r3, [pc, #424]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e9e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9e6:	ee07 3a90 	vmov	s15, r3
 800e9ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800eb90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e9f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea0e:	e065      	b.n	800eadc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ea10:	697b      	ldr	r3, [r7, #20]
 800ea12:	ee07 3a90 	vmov	s15, r3
 800ea16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea1a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800eb98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ea1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea22:	4b59      	ldr	r3, [pc, #356]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea2a:	ee07 3a90 	vmov	s15, r3
 800ea2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea32:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea36:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800eb90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea52:	e043      	b.n	800eadc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ea54:	697b      	ldr	r3, [r7, #20]
 800ea56:	ee07 3a90 	vmov	s15, r3
 800ea5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea5e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800eb9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ea62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea66:	4b48      	ldr	r3, [pc, #288]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea6e:	ee07 3a90 	vmov	s15, r3
 800ea72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea76:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea7a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800eb90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea96:	e021      	b.n	800eadc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	ee07 3a90 	vmov	s15, r3
 800ea9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eaa2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800eb98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800eaa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eaaa:	4b37      	ldr	r3, [pc, #220]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eaac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eab2:	ee07 3a90 	vmov	s15, r3
 800eab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eaba:	ed97 6a03 	vldr	s12, [r7, #12]
 800eabe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800eb90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800eac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eaca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ead2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ead6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800eada:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800eadc:	4b2a      	ldr	r3, [pc, #168]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eae0:	0a5b      	lsrs	r3, r3, #9
 800eae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eae6:	ee07 3a90 	vmov	s15, r3
 800eaea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eaee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eaf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eaf6:	edd7 6a07 	vldr	s13, [r7, #28]
 800eafa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eafe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb02:	ee17 2a90 	vmov	r2, s15
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800eb0a:	4b1f      	ldr	r3, [pc, #124]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eb0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb0e:	0c1b      	lsrs	r3, r3, #16
 800eb10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb14:	ee07 3a90 	vmov	s15, r3
 800eb18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eb20:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eb24:	edd7 6a07 	vldr	s13, [r7, #28]
 800eb28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb30:	ee17 2a90 	vmov	r2, s15
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800eb38:	4b13      	ldr	r3, [pc, #76]	@ (800eb88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eb3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb3c:	0e1b      	lsrs	r3, r3, #24
 800eb3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb42:	ee07 3a90 	vmov	s15, r3
 800eb46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eb4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eb52:	edd7 6a07 	vldr	s13, [r7, #28]
 800eb56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb5e:	ee17 2a90 	vmov	r2, s15
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800eb66:	e008      	b.n	800eb7a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	2200      	movs	r2, #0
 800eb72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	2200      	movs	r2, #0
 800eb78:	609a      	str	r2, [r3, #8]
}
 800eb7a:	bf00      	nop
 800eb7c:	3724      	adds	r7, #36	@ 0x24
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr
 800eb86:	bf00      	nop
 800eb88:	58024400 	.word	0x58024400
 800eb8c:	03d09000 	.word	0x03d09000
 800eb90:	46000000 	.word	0x46000000
 800eb94:	4c742400 	.word	0x4c742400
 800eb98:	4a742400 	.word	0x4a742400
 800eb9c:	4bbebc20 	.word	0x4bbebc20

0800eba0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b089      	sub	sp, #36	@ 0x24
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800eba8:	4ba0      	ldr	r3, [pc, #640]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebac:	f003 0303 	and.w	r3, r3, #3
 800ebb0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ebb2:	4b9e      	ldr	r3, [pc, #632]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebb6:	091b      	lsrs	r3, r3, #4
 800ebb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ebbc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ebbe:	4b9b      	ldr	r3, [pc, #620]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc2:	f003 0301 	and.w	r3, r3, #1
 800ebc6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ebc8:	4b98      	ldr	r3, [pc, #608]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ebcc:	08db      	lsrs	r3, r3, #3
 800ebce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ebd2:	693a      	ldr	r2, [r7, #16]
 800ebd4:	fb02 f303 	mul.w	r3, r2, r3
 800ebd8:	ee07 3a90 	vmov	s15, r3
 800ebdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebe0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	f000 8111 	beq.w	800ee0e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ebec:	69bb      	ldr	r3, [r7, #24]
 800ebee:	2b02      	cmp	r3, #2
 800ebf0:	f000 8083 	beq.w	800ecfa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ebf4:	69bb      	ldr	r3, [r7, #24]
 800ebf6:	2b02      	cmp	r3, #2
 800ebf8:	f200 80a1 	bhi.w	800ed3e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ebfc:	69bb      	ldr	r3, [r7, #24]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d003      	beq.n	800ec0a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	2b01      	cmp	r3, #1
 800ec06:	d056      	beq.n	800ecb6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ec08:	e099      	b.n	800ed3e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec0a:	4b88      	ldr	r3, [pc, #544]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	f003 0320 	and.w	r3, r3, #32
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d02d      	beq.n	800ec72 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ec16:	4b85      	ldr	r3, [pc, #532]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	08db      	lsrs	r3, r3, #3
 800ec1c:	f003 0303 	and.w	r3, r3, #3
 800ec20:	4a83      	ldr	r2, [pc, #524]	@ (800ee30 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ec22:	fa22 f303 	lsr.w	r3, r2, r3
 800ec26:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	ee07 3a90 	vmov	s15, r3
 800ec2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	ee07 3a90 	vmov	s15, r3
 800ec38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec40:	4b7a      	ldr	r3, [pc, #488]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec48:	ee07 3a90 	vmov	s15, r3
 800ec4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec50:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec54:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ee34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec6c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ec70:	e087      	b.n	800ed82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec72:	697b      	ldr	r3, [r7, #20]
 800ec74:	ee07 3a90 	vmov	s15, r3
 800ec78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec7c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ee38 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ec80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec84:	4b69      	ldr	r3, [pc, #420]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec8c:	ee07 3a90 	vmov	s15, r3
 800ec90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec94:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec98:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ee34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eca0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eca4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eca8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ecb4:	e065      	b.n	800ed82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ecb6:	697b      	ldr	r3, [r7, #20]
 800ecb8:	ee07 3a90 	vmov	s15, r3
 800ecbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ecc0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ee3c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ecc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecc8:	4b58      	ldr	r3, [pc, #352]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ecca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecd0:	ee07 3a90 	vmov	s15, r3
 800ecd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ecd8:	ed97 6a03 	vldr	s12, [r7, #12]
 800ecdc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ee34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ece0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ece4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ece8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ecec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecf4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ecf8:	e043      	b.n	800ed82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	ee07 3a90 	vmov	s15, r3
 800ed00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed04:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ee40 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ed08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ed0c:	4b47      	ldr	r3, [pc, #284]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed14:	ee07 3a90 	vmov	s15, r3
 800ed18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ed1c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ed20:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ee34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ed24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ed30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ed3c:	e021      	b.n	800ed82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	ee07 3a90 	vmov	s15, r3
 800ed44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed48:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ee38 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ed4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ed50:	4b36      	ldr	r3, [pc, #216]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed58:	ee07 3a90 	vmov	s15, r3
 800ed5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ed60:	ed97 6a03 	vldr	s12, [r7, #12]
 800ed64:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ee34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ed68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ed74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ed80:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ed82:	4b2a      	ldr	r3, [pc, #168]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed86:	0a5b      	lsrs	r3, r3, #9
 800ed88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed8c:	ee07 3a90 	vmov	s15, r3
 800ed90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed98:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed9c:	edd7 6a07 	vldr	s13, [r7, #28]
 800eda0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eda4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eda8:	ee17 2a90 	vmov	r2, s15
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800edb0:	4b1e      	ldr	r3, [pc, #120]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800edb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edb4:	0c1b      	lsrs	r3, r3, #16
 800edb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800edba:	ee07 3a90 	vmov	s15, r3
 800edbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800edc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800edca:	edd7 6a07 	vldr	s13, [r7, #28]
 800edce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800edd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800edd6:	ee17 2a90 	vmov	r2, s15
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800edde:	4b13      	ldr	r3, [pc, #76]	@ (800ee2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ede0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ede2:	0e1b      	lsrs	r3, r3, #24
 800ede4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ede8:	ee07 3a90 	vmov	s15, r3
 800edec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800edf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800edf8:	edd7 6a07 	vldr	s13, [r7, #28]
 800edfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ee04:	ee17 2a90 	vmov	r2, s15
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ee0c:	e008      	b.n	800ee20 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	2200      	movs	r2, #0
 800ee12:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2200      	movs	r2, #0
 800ee18:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	609a      	str	r2, [r3, #8]
}
 800ee20:	bf00      	nop
 800ee22:	3724      	adds	r7, #36	@ 0x24
 800ee24:	46bd      	mov	sp, r7
 800ee26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2a:	4770      	bx	lr
 800ee2c:	58024400 	.word	0x58024400
 800ee30:	03d09000 	.word	0x03d09000
 800ee34:	46000000 	.word	0x46000000
 800ee38:	4c742400 	.word	0x4c742400
 800ee3c:	4a742400 	.word	0x4a742400
 800ee40:	4bbebc20 	.word	0x4bbebc20

0800ee44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b084      	sub	sp, #16
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
 800ee4c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ee52:	4b53      	ldr	r3, [pc, #332]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ee54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee56:	f003 0303 	and.w	r3, r3, #3
 800ee5a:	2b03      	cmp	r3, #3
 800ee5c:	d101      	bne.n	800ee62 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ee5e:	2301      	movs	r3, #1
 800ee60:	e099      	b.n	800ef96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ee62:	4b4f      	ldr	r3, [pc, #316]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	4a4e      	ldr	r2, [pc, #312]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ee68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ee6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ee6e:	f7f5 fda9 	bl	80049c4 <HAL_GetTick>
 800ee72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee74:	e008      	b.n	800ee88 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ee76:	f7f5 fda5 	bl	80049c4 <HAL_GetTick>
 800ee7a:	4602      	mov	r2, r0
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	1ad3      	subs	r3, r2, r3
 800ee80:	2b02      	cmp	r3, #2
 800ee82:	d901      	bls.n	800ee88 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ee84:	2303      	movs	r3, #3
 800ee86:	e086      	b.n	800ef96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee88:	4b45      	ldr	r3, [pc, #276]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d1f0      	bne.n	800ee76 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ee94:	4b42      	ldr	r3, [pc, #264]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ee96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee98:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	031b      	lsls	r3, r3, #12
 800eea2:	493f      	ldr	r1, [pc, #252]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eea4:	4313      	orrs	r3, r2
 800eea6:	628b      	str	r3, [r1, #40]	@ 0x28
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	685b      	ldr	r3, [r3, #4]
 800eeac:	3b01      	subs	r3, #1
 800eeae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	689b      	ldr	r3, [r3, #8]
 800eeb6:	3b01      	subs	r3, #1
 800eeb8:	025b      	lsls	r3, r3, #9
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	431a      	orrs	r2, r3
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	3b01      	subs	r3, #1
 800eec4:	041b      	lsls	r3, r3, #16
 800eec6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800eeca:	431a      	orrs	r2, r3
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	691b      	ldr	r3, [r3, #16]
 800eed0:	3b01      	subs	r3, #1
 800eed2:	061b      	lsls	r3, r3, #24
 800eed4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800eed8:	4931      	ldr	r1, [pc, #196]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eeda:	4313      	orrs	r3, r2
 800eedc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800eede:	4b30      	ldr	r3, [pc, #192]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eee2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	695b      	ldr	r3, [r3, #20]
 800eeea:	492d      	ldr	r1, [pc, #180]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eeec:	4313      	orrs	r3, r2
 800eeee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800eef0:	4b2b      	ldr	r3, [pc, #172]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef4:	f023 0220 	bic.w	r2, r3, #32
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	699b      	ldr	r3, [r3, #24]
 800eefc:	4928      	ldr	r1, [pc, #160]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800eefe:	4313      	orrs	r3, r2
 800ef00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ef02:	4b27      	ldr	r3, [pc, #156]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef06:	4a26      	ldr	r2, [pc, #152]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef08:	f023 0310 	bic.w	r3, r3, #16
 800ef0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ef0e:	4b24      	ldr	r3, [pc, #144]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ef12:	4b24      	ldr	r3, [pc, #144]	@ (800efa4 <RCCEx_PLL2_Config+0x160>)
 800ef14:	4013      	ands	r3, r2
 800ef16:	687a      	ldr	r2, [r7, #4]
 800ef18:	69d2      	ldr	r2, [r2, #28]
 800ef1a:	00d2      	lsls	r2, r2, #3
 800ef1c:	4920      	ldr	r1, [pc, #128]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef1e:	4313      	orrs	r3, r2
 800ef20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ef22:	4b1f      	ldr	r3, [pc, #124]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef26:	4a1e      	ldr	r2, [pc, #120]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef28:	f043 0310 	orr.w	r3, r3, #16
 800ef2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d106      	bne.n	800ef42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ef34:	4b1a      	ldr	r3, [pc, #104]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef38:	4a19      	ldr	r2, [pc, #100]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ef3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ef40:	e00f      	b.n	800ef62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	2b01      	cmp	r3, #1
 800ef46:	d106      	bne.n	800ef56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ef48:	4b15      	ldr	r3, [pc, #84]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef4c:	4a14      	ldr	r2, [pc, #80]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ef52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ef54:	e005      	b.n	800ef62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ef56:	4b12      	ldr	r3, [pc, #72]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef5a:	4a11      	ldr	r2, [pc, #68]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ef60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ef62:	4b0f      	ldr	r3, [pc, #60]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	4a0e      	ldr	r2, [pc, #56]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ef6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef6e:	f7f5 fd29 	bl	80049c4 <HAL_GetTick>
 800ef72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef74:	e008      	b.n	800ef88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ef76:	f7f5 fd25 	bl	80049c4 <HAL_GetTick>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	68bb      	ldr	r3, [r7, #8]
 800ef7e:	1ad3      	subs	r3, r2, r3
 800ef80:	2b02      	cmp	r3, #2
 800ef82:	d901      	bls.n	800ef88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ef84:	2303      	movs	r3, #3
 800ef86:	e006      	b.n	800ef96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef88:	4b05      	ldr	r3, [pc, #20]	@ (800efa0 <RCCEx_PLL2_Config+0x15c>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d0f0      	beq.n	800ef76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ef94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef96:	4618      	mov	r0, r3
 800ef98:	3710      	adds	r7, #16
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	58024400 	.word	0x58024400
 800efa4:	ffff0007 	.word	0xffff0007

0800efa8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b084      	sub	sp, #16
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800efb2:	2300      	movs	r3, #0
 800efb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800efb6:	4b53      	ldr	r3, [pc, #332]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800efb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efba:	f003 0303 	and.w	r3, r3, #3
 800efbe:	2b03      	cmp	r3, #3
 800efc0:	d101      	bne.n	800efc6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800efc2:	2301      	movs	r3, #1
 800efc4:	e099      	b.n	800f0fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800efc6:	4b4f      	ldr	r3, [pc, #316]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	4a4e      	ldr	r2, [pc, #312]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800efcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800efd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800efd2:	f7f5 fcf7 	bl	80049c4 <HAL_GetTick>
 800efd6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800efd8:	e008      	b.n	800efec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800efda:	f7f5 fcf3 	bl	80049c4 <HAL_GetTick>
 800efde:	4602      	mov	r2, r0
 800efe0:	68bb      	ldr	r3, [r7, #8]
 800efe2:	1ad3      	subs	r3, r2, r3
 800efe4:	2b02      	cmp	r3, #2
 800efe6:	d901      	bls.n	800efec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800efe8:	2303      	movs	r3, #3
 800efea:	e086      	b.n	800f0fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800efec:	4b45      	ldr	r3, [pc, #276]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d1f0      	bne.n	800efda <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800eff8:	4b42      	ldr	r3, [pc, #264]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800effa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800effc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	051b      	lsls	r3, r3, #20
 800f006:	493f      	ldr	r1, [pc, #252]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f008:	4313      	orrs	r3, r2
 800f00a:	628b      	str	r3, [r1, #40]	@ 0x28
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	685b      	ldr	r3, [r3, #4]
 800f010:	3b01      	subs	r3, #1
 800f012:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	689b      	ldr	r3, [r3, #8]
 800f01a:	3b01      	subs	r3, #1
 800f01c:	025b      	lsls	r3, r3, #9
 800f01e:	b29b      	uxth	r3, r3
 800f020:	431a      	orrs	r2, r3
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	68db      	ldr	r3, [r3, #12]
 800f026:	3b01      	subs	r3, #1
 800f028:	041b      	lsls	r3, r3, #16
 800f02a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f02e:	431a      	orrs	r2, r3
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	691b      	ldr	r3, [r3, #16]
 800f034:	3b01      	subs	r3, #1
 800f036:	061b      	lsls	r3, r3, #24
 800f038:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f03c:	4931      	ldr	r1, [pc, #196]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f03e:	4313      	orrs	r3, r2
 800f040:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f042:	4b30      	ldr	r3, [pc, #192]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f046:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	695b      	ldr	r3, [r3, #20]
 800f04e:	492d      	ldr	r1, [pc, #180]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f050:	4313      	orrs	r3, r2
 800f052:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f054:	4b2b      	ldr	r3, [pc, #172]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f058:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	699b      	ldr	r3, [r3, #24]
 800f060:	4928      	ldr	r1, [pc, #160]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f062:	4313      	orrs	r3, r2
 800f064:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f066:	4b27      	ldr	r3, [pc, #156]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f06a:	4a26      	ldr	r2, [pc, #152]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f06c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f070:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f072:	4b24      	ldr	r3, [pc, #144]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f076:	4b24      	ldr	r3, [pc, #144]	@ (800f108 <RCCEx_PLL3_Config+0x160>)
 800f078:	4013      	ands	r3, r2
 800f07a:	687a      	ldr	r2, [r7, #4]
 800f07c:	69d2      	ldr	r2, [r2, #28]
 800f07e:	00d2      	lsls	r2, r2, #3
 800f080:	4920      	ldr	r1, [pc, #128]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f082:	4313      	orrs	r3, r2
 800f084:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f086:	4b1f      	ldr	r3, [pc, #124]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f08a:	4a1e      	ldr	r2, [pc, #120]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f08c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f090:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d106      	bne.n	800f0a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f098:	4b1a      	ldr	r3, [pc, #104]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f09c:	4a19      	ldr	r2, [pc, #100]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f09e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f0a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f0a4:	e00f      	b.n	800f0c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	2b01      	cmp	r3, #1
 800f0aa:	d106      	bne.n	800f0ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f0ac:	4b15      	ldr	r3, [pc, #84]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0b0:	4a14      	ldr	r2, [pc, #80]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f0b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f0b8:	e005      	b.n	800f0c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f0ba:	4b12      	ldr	r3, [pc, #72]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0be:	4a11      	ldr	r2, [pc, #68]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f0c6:	4b0f      	ldr	r3, [pc, #60]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	4a0e      	ldr	r2, [pc, #56]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f0d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f0d2:	f7f5 fc77 	bl	80049c4 <HAL_GetTick>
 800f0d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f0d8:	e008      	b.n	800f0ec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f0da:	f7f5 fc73 	bl	80049c4 <HAL_GetTick>
 800f0de:	4602      	mov	r2, r0
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	1ad3      	subs	r3, r2, r3
 800f0e4:	2b02      	cmp	r3, #2
 800f0e6:	d901      	bls.n	800f0ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f0e8:	2303      	movs	r3, #3
 800f0ea:	e006      	b.n	800f0fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f0ec:	4b05      	ldr	r3, [pc, #20]	@ (800f104 <RCCEx_PLL3_Config+0x15c>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d0f0      	beq.n	800f0da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	3710      	adds	r7, #16
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}
 800f102:	bf00      	nop
 800f104:	58024400 	.word	0x58024400
 800f108:	ffff0007 	.word	0xffff0007

0800f10c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	b08a      	sub	sp, #40	@ 0x28
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d101      	bne.n	800f11e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800f11a:	2301      	movs	r3, #1
 800f11c:	e28e      	b.n	800f63c <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f11e:	f7f5 fc81 	bl	8004a24 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f128:	2b01      	cmp	r3, #1
 800f12a:	d113      	bne.n	800f154 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	4a96      	ldr	r2, [pc, #600]	@ (800f38c <HAL_SAI_Init+0x280>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d004      	beq.n	800f140 <HAL_SAI_Init+0x34>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	4a95      	ldr	r2, [pc, #596]	@ (800f390 <HAL_SAI_Init+0x284>)
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d107      	bne.n	800f150 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f144:	2b01      	cmp	r3, #1
 800f146:	d103      	bne.n	800f150 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d001      	beq.n	800f154 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800f150:	2301      	movs	r3, #1
 800f152:	e273      	b.n	800f63c <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	4a8c      	ldr	r2, [pc, #560]	@ (800f38c <HAL_SAI_Init+0x280>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d004      	beq.n	800f168 <HAL_SAI_Init+0x5c>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a8c      	ldr	r2, [pc, #560]	@ (800f394 <HAL_SAI_Init+0x288>)
 800f164:	4293      	cmp	r3, r2
 800f166:	d102      	bne.n	800f16e <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800f168:	4b8b      	ldr	r3, [pc, #556]	@ (800f398 <HAL_SAI_Init+0x28c>)
 800f16a:	61bb      	str	r3, [r7, #24]
 800f16c:	e028      	b.n	800f1c0 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	4a8a      	ldr	r2, [pc, #552]	@ (800f39c <HAL_SAI_Init+0x290>)
 800f174:	4293      	cmp	r3, r2
 800f176:	d004      	beq.n	800f182 <HAL_SAI_Init+0x76>
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	4a88      	ldr	r2, [pc, #544]	@ (800f3a0 <HAL_SAI_Init+0x294>)
 800f17e:	4293      	cmp	r3, r2
 800f180:	d102      	bne.n	800f188 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800f182:	4b88      	ldr	r3, [pc, #544]	@ (800f3a4 <HAL_SAI_Init+0x298>)
 800f184:	61bb      	str	r3, [r7, #24]
 800f186:	e01b      	b.n	800f1c0 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	4a86      	ldr	r2, [pc, #536]	@ (800f3a8 <HAL_SAI_Init+0x29c>)
 800f18e:	4293      	cmp	r3, r2
 800f190:	d004      	beq.n	800f19c <HAL_SAI_Init+0x90>
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	4a85      	ldr	r2, [pc, #532]	@ (800f3ac <HAL_SAI_Init+0x2a0>)
 800f198:	4293      	cmp	r3, r2
 800f19a:	d102      	bne.n	800f1a2 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800f19c:	4b84      	ldr	r3, [pc, #528]	@ (800f3b0 <HAL_SAI_Init+0x2a4>)
 800f19e:	61bb      	str	r3, [r7, #24]
 800f1a0:	e00e      	b.n	800f1c0 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	4a7a      	ldr	r2, [pc, #488]	@ (800f390 <HAL_SAI_Init+0x284>)
 800f1a8:	4293      	cmp	r3, r2
 800f1aa:	d004      	beq.n	800f1b6 <HAL_SAI_Init+0xaa>
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	4a80      	ldr	r2, [pc, #512]	@ (800f3b4 <HAL_SAI_Init+0x2a8>)
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	d102      	bne.n	800f1bc <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800f1b6:	4b80      	ldr	r3, [pc, #512]	@ (800f3b8 <HAL_SAI_Init+0x2ac>)
 800f1b8:	61bb      	str	r3, [r7, #24]
 800f1ba:	e001      	b.n	800f1c0 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800f1bc:	2301      	movs	r3, #1
 800f1be:	e23d      	b.n	800f63c <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d106      	bne.n	800f1da <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f008 ff95 	bl	8018104 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800f1da:	6878      	ldr	r0, [r7, #4]
 800f1dc:	f000 fe20 	bl	800fe20 <SAI_Disable>
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d001      	beq.n	800f1ea <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	e228      	b.n	800f63c <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2202      	movs	r2, #2
 800f1ee:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	68db      	ldr	r3, [r3, #12]
 800f1f6:	2b02      	cmp	r3, #2
 800f1f8:	d00c      	beq.n	800f214 <HAL_SAI_Init+0x108>
 800f1fa:	2b02      	cmp	r3, #2
 800f1fc:	d80d      	bhi.n	800f21a <HAL_SAI_Init+0x10e>
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d002      	beq.n	800f208 <HAL_SAI_Init+0xfc>
 800f202:	2b01      	cmp	r3, #1
 800f204:	d003      	beq.n	800f20e <HAL_SAI_Init+0x102>
 800f206:	e008      	b.n	800f21a <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800f208:	2300      	movs	r3, #0
 800f20a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f20c:	e008      	b.n	800f220 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800f20e:	2310      	movs	r3, #16
 800f210:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f212:	e005      	b.n	800f220 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800f214:	2320      	movs	r3, #32
 800f216:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f218:	e002      	b.n	800f220 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800f21a:	2300      	movs	r3, #0
 800f21c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f21e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	2b05      	cmp	r3, #5
 800f226:	d832      	bhi.n	800f28e <HAL_SAI_Init+0x182>
 800f228:	a201      	add	r2, pc, #4	@ (adr r2, 800f230 <HAL_SAI_Init+0x124>)
 800f22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f22e:	bf00      	nop
 800f230:	0800f249 	.word	0x0800f249
 800f234:	0800f24f 	.word	0x0800f24f
 800f238:	0800f257 	.word	0x0800f257
 800f23c:	0800f25f 	.word	0x0800f25f
 800f240:	0800f26f 	.word	0x0800f26f
 800f244:	0800f27f 	.word	0x0800f27f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800f248:	2300      	movs	r3, #0
 800f24a:	61fb      	str	r3, [r7, #28]
      break;
 800f24c:	e022      	b.n	800f294 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800f24e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f252:	61fb      	str	r3, [r7, #28]
      break;
 800f254:	e01e      	b.n	800f294 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f256:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f25a:	61fb      	str	r3, [r7, #28]
      break;
 800f25c:	e01a      	b.n	800f294 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f25e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f262:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800f264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f266:	f043 0301 	orr.w	r3, r3, #1
 800f26a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f26c:	e012      	b.n	800f294 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f26e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f272:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800f274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f276:	f043 0302 	orr.w	r3, r3, #2
 800f27a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f27c:	e00a      	b.n	800f294 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f27e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f282:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800f284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f286:	f043 0303 	orr.w	r3, r3, #3
 800f28a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f28c:	e002      	b.n	800f294 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800f28e:	2300      	movs	r3, #0
 800f290:	61fb      	str	r3, [r7, #28]
      break;
 800f292:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800f294:	69bb      	ldr	r3, [r7, #24]
 800f296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f298:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	6a1b      	ldr	r3, [r3, #32]
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	f000 80c5 	beq.w	800f42e <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800f2a4:	2300      	movs	r3, #0
 800f2a6:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	4a37      	ldr	r2, [pc, #220]	@ (800f38c <HAL_SAI_Init+0x280>)
 800f2ae:	4293      	cmp	r3, r2
 800f2b0:	d004      	beq.n	800f2bc <HAL_SAI_Init+0x1b0>
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	4a37      	ldr	r2, [pc, #220]	@ (800f394 <HAL_SAI_Init+0x288>)
 800f2b8:	4293      	cmp	r3, r2
 800f2ba:	d106      	bne.n	800f2ca <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800f2bc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f2c0:	f04f 0100 	mov.w	r1, #0
 800f2c4:	f7fe fc2e 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2c8:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	4a33      	ldr	r2, [pc, #204]	@ (800f39c <HAL_SAI_Init+0x290>)
 800f2d0:	4293      	cmp	r3, r2
 800f2d2:	d004      	beq.n	800f2de <HAL_SAI_Init+0x1d2>
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	4a31      	ldr	r2, [pc, #196]	@ (800f3a0 <HAL_SAI_Init+0x294>)
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d106      	bne.n	800f2ec <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800f2de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f2e2:	f04f 0100 	mov.w	r1, #0
 800f2e6:	f7fe fc1d 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2ea:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4a2d      	ldr	r2, [pc, #180]	@ (800f3a8 <HAL_SAI_Init+0x29c>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d004      	beq.n	800f300 <HAL_SAI_Init+0x1f4>
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4a2c      	ldr	r2, [pc, #176]	@ (800f3ac <HAL_SAI_Init+0x2a0>)
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d106      	bne.n	800f30e <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800f300:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f304:	f04f 0100 	mov.w	r1, #0
 800f308:	f7fe fc0c 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 800f30c:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	4a1f      	ldr	r2, [pc, #124]	@ (800f390 <HAL_SAI_Init+0x284>)
 800f314:	4293      	cmp	r3, r2
 800f316:	d106      	bne.n	800f326 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800f318:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800f31c:	f04f 0100 	mov.w	r1, #0
 800f320:	f7fe fc00 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 800f324:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	4a22      	ldr	r2, [pc, #136]	@ (800f3b4 <HAL_SAI_Init+0x2a8>)
 800f32c:	4293      	cmp	r3, r2
 800f32e:	d106      	bne.n	800f33e <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800f330:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800f334:	f04f 0100 	mov.w	r1, #0
 800f338:	f7fe fbf4 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 800f33c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	699b      	ldr	r3, [r3, #24]
 800f342:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f346:	d139      	bne.n	800f3bc <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f34c:	2b04      	cmp	r3, #4
 800f34e:	d102      	bne.n	800f356 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800f350:	2340      	movs	r3, #64	@ 0x40
 800f352:	60fb      	str	r3, [r7, #12]
 800f354:	e00a      	b.n	800f36c <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f35a:	2b08      	cmp	r3, #8
 800f35c:	d103      	bne.n	800f366 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800f35e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f362:	60fb      	str	r3, [r7, #12]
 800f364:	e002      	b.n	800f36c <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f36a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800f36c:	697a      	ldr	r2, [r7, #20]
 800f36e:	4613      	mov	r3, r2
 800f370:	009b      	lsls	r3, r3, #2
 800f372:	4413      	add	r3, r2
 800f374:	005b      	lsls	r3, r3, #1
 800f376:	4619      	mov	r1, r3
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	6a1b      	ldr	r3, [r3, #32]
 800f37c:	68fa      	ldr	r2, [r7, #12]
 800f37e:	fb02 f303 	mul.w	r3, r2, r3
 800f382:	fbb1 f3f3 	udiv	r3, r1, r3
 800f386:	613b      	str	r3, [r7, #16]
 800f388:	e030      	b.n	800f3ec <HAL_SAI_Init+0x2e0>
 800f38a:	bf00      	nop
 800f38c:	40015804 	.word	0x40015804
 800f390:	58005404 	.word	0x58005404
 800f394:	40015824 	.word	0x40015824
 800f398:	40015800 	.word	0x40015800
 800f39c:	40015c04 	.word	0x40015c04
 800f3a0:	40015c24 	.word	0x40015c24
 800f3a4:	40015c00 	.word	0x40015c00
 800f3a8:	40016004 	.word	0x40016004
 800f3ac:	40016024 	.word	0x40016024
 800f3b0:	40016000 	.word	0x40016000
 800f3b4:	58005424 	.word	0x58005424
 800f3b8:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f3c4:	d101      	bne.n	800f3ca <HAL_SAI_Init+0x2be>
 800f3c6:	2302      	movs	r3, #2
 800f3c8:	e000      	b.n	800f3cc <HAL_SAI_Init+0x2c0>
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800f3ce:	697a      	ldr	r2, [r7, #20]
 800f3d0:	4613      	mov	r3, r2
 800f3d2:	009b      	lsls	r3, r3, #2
 800f3d4:	4413      	add	r3, r2
 800f3d6:	005b      	lsls	r3, r3, #1
 800f3d8:	4619      	mov	r1, r3
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6a1b      	ldr	r3, [r3, #32]
 800f3de:	68ba      	ldr	r2, [r7, #8]
 800f3e0:	fb02 f303 	mul.w	r3, r2, r3
 800f3e4:	021b      	lsls	r3, r3, #8
 800f3e6:	fbb1 f3f3 	udiv	r3, r1, r3
 800f3ea:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800f3ec:	693b      	ldr	r3, [r7, #16]
 800f3ee:	4a95      	ldr	r2, [pc, #596]	@ (800f644 <HAL_SAI_Init+0x538>)
 800f3f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f3f4:	08da      	lsrs	r2, r3, #3
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800f3fa:	6939      	ldr	r1, [r7, #16]
 800f3fc:	4b91      	ldr	r3, [pc, #580]	@ (800f644 <HAL_SAI_Init+0x538>)
 800f3fe:	fba3 2301 	umull	r2, r3, r3, r1
 800f402:	08da      	lsrs	r2, r3, #3
 800f404:	4613      	mov	r3, r2
 800f406:	009b      	lsls	r3, r3, #2
 800f408:	4413      	add	r3, r2
 800f40a:	005b      	lsls	r3, r3, #1
 800f40c:	1aca      	subs	r2, r1, r3
 800f40e:	2a08      	cmp	r2, #8
 800f410:	d904      	bls.n	800f41c <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f416:	1c5a      	adds	r2, r3, #1
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f420:	2b04      	cmp	r3, #4
 800f422:	d104      	bne.n	800f42e <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f428:	085a      	lsrs	r2, r3, #1
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	685b      	ldr	r3, [r3, #4]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d003      	beq.n	800f43e <HAL_SAI_Init+0x332>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	685b      	ldr	r3, [r3, #4]
 800f43a:	2b02      	cmp	r3, #2
 800f43c:	d109      	bne.n	800f452 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f442:	2b01      	cmp	r3, #1
 800f444:	d101      	bne.n	800f44a <HAL_SAI_Init+0x33e>
 800f446:	2300      	movs	r3, #0
 800f448:	e001      	b.n	800f44e <HAL_SAI_Init+0x342>
 800f44a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f44e:	623b      	str	r3, [r7, #32]
 800f450:	e008      	b.n	800f464 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f456:	2b01      	cmp	r3, #1
 800f458:	d102      	bne.n	800f460 <HAL_SAI_Init+0x354>
 800f45a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f45e:	e000      	b.n	800f462 <HAL_SAI_Init+0x356>
 800f460:	2300      	movs	r3, #0
 800f462:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f464:	f7f5 fade 	bl	8004a24 <HAL_GetREVID>
 800f468:	4603      	mov	r3, r0
 800f46a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f46e:	d331      	bcc.n	800f4d4 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	6819      	ldr	r1, [r3, #0]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681a      	ldr	r2, [r3, #0]
 800f47a:	4b73      	ldr	r3, [pc, #460]	@ (800f648 <HAL_SAI_Init+0x53c>)
 800f47c:	400b      	ands	r3, r1
 800f47e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	6819      	ldr	r1, [r3, #0]
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	685a      	ldr	r2, [r3, #4]
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f48e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f494:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f49a:	431a      	orrs	r2, r3
 800f49c:	6a3b      	ldr	r3, [r7, #32]
 800f49e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f4a0:	69fb      	ldr	r3, [r7, #28]
 800f4a2:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f4a8:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	695b      	ldr	r3, [r3, #20]
 800f4ae:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4b4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4ba:	051b      	lsls	r3, r3, #20
 800f4bc:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4c2:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	691b      	ldr	r3, [r3, #16]
 800f4c8:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	430a      	orrs	r2, r1
 800f4d0:	601a      	str	r2, [r3, #0]
 800f4d2:	e02d      	b.n	800f530 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	6819      	ldr	r1, [r3, #0]
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681a      	ldr	r2, [r3, #0]
 800f4de:	4b5b      	ldr	r3, [pc, #364]	@ (800f64c <HAL_SAI_Init+0x540>)
 800f4e0:	400b      	ands	r3, r1
 800f4e2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	6819      	ldr	r1, [r3, #0]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	685a      	ldr	r2, [r3, #4]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4f2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f4f8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4fe:	431a      	orrs	r2, r3
 800f500:	6a3b      	ldr	r3, [r7, #32]
 800f502:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f50c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	695b      	ldr	r3, [r3, #20]
 800f512:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f518:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f51e:	051b      	lsls	r3, r3, #20
 800f520:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f526:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	430a      	orrs	r2, r1
 800f52e:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	6859      	ldr	r1, [r3, #4]
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681a      	ldr	r2, [r3, #0]
 800f53a:	4b45      	ldr	r3, [pc, #276]	@ (800f650 <HAL_SAI_Init+0x544>)
 800f53c:	400b      	ands	r3, r1
 800f53e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	6859      	ldr	r1, [r3, #4]
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	69da      	ldr	r2, [r3, #28]
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f54e:	431a      	orrs	r2, r3
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f554:	431a      	orrs	r2, r3
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	430a      	orrs	r2, r1
 800f55c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	6899      	ldr	r1, [r3, #8]
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681a      	ldr	r2, [r3, #0]
 800f568:	4b3a      	ldr	r3, [pc, #232]	@ (800f654 <HAL_SAI_Init+0x548>)
 800f56a:	400b      	ands	r3, r1
 800f56c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	6899      	ldr	r1, [r3, #8]
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f578:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f57e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800f584:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800f58a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f590:	3b01      	subs	r3, #1
 800f592:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800f594:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	430a      	orrs	r2, r1
 800f59c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	68d9      	ldr	r1, [r3, #12]
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681a      	ldr	r2, [r3, #0]
 800f5a8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800f5ac:	400b      	ands	r3, r1
 800f5ae:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	68d9      	ldr	r1, [r3, #12]
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5be:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f5c4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f5c6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	021b      	lsls	r3, r3, #8
 800f5d0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	430a      	orrs	r2, r1
 800f5d8:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	4a1e      	ldr	r2, [pc, #120]	@ (800f658 <HAL_SAI_Init+0x54c>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d004      	beq.n	800f5ee <HAL_SAI_Init+0x4e2>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	4a1c      	ldr	r2, [pc, #112]	@ (800f65c <HAL_SAI_Init+0x550>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d119      	bne.n	800f622 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800f5ee:	69bb      	ldr	r3, [r7, #24]
 800f5f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5f2:	f023 0201 	bic.w	r2, r3, #1
 800f5f6:	69bb      	ldr	r3, [r7, #24]
 800f5f8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f600:	2b01      	cmp	r3, #1
 800f602:	d10e      	bne.n	800f622 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f60c:	3b01      	subs	r3, #1
 800f60e:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f610:	431a      	orrs	r2, r3
 800f612:	69bb      	ldr	r3, [r7, #24]
 800f614:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800f616:	69bb      	ldr	r3, [r7, #24]
 800f618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f61a:	f043 0201 	orr.w	r2, r3, #1
 800f61e:	69bb      	ldr	r3, [r7, #24]
 800f620:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	2201      	movs	r2, #1
 800f62e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2200      	movs	r2, #0
 800f636:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800f63a:	2300      	movs	r3, #0
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3728      	adds	r7, #40	@ 0x28
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}
 800f644:	cccccccd 	.word	0xcccccccd
 800f648:	f005c010 	.word	0xf005c010
 800f64c:	f805c010 	.word	0xf805c010
 800f650:	ffff1ff0 	.word	0xffff1ff0
 800f654:	fff88000 	.word	0xfff88000
 800f658:	40015804 	.word	0x40015804
 800f65c:	58005404 	.word	0x58005404

0800f660 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b084      	sub	sp, #16
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f668:	2300      	movs	r3, #0
 800f66a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f672:	2b01      	cmp	r3, #1
 800f674:	d101      	bne.n	800f67a <HAL_SAI_Abort+0x1a>
 800f676:	2302      	movs	r3, #2
 800f678:	e07d      	b.n	800f776 <HAL_SAI_Abort+0x116>
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	2201      	movs	r2, #1
 800f67e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800f682:	6878      	ldr	r0, [r7, #4]
 800f684:	f000 fbcc 	bl	800fe20 <SAI_Disable>
 800f688:	4603      	mov	r3, r0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d001      	beq.n	800f692 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800f68e:	2301      	movs	r3, #1
 800f690:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f69c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f6a0:	d14f      	bne.n	800f742 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	681a      	ldr	r2, [r3, #0]
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f6b0:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f6b8:	b2db      	uxtb	r3, r3
 800f6ba:	2b12      	cmp	r3, #18
 800f6bc:	d11d      	bne.n	800f6fa <HAL_SAI_Abort+0x9a>
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d018      	beq.n	800f6fa <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6ce:	4618      	mov	r0, r3
 800f6d0:	f7f6 f88a 	bl	80057e8 <HAL_DMA_Abort>
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d00f      	beq.n	800f6fa <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6e2:	2b80      	cmp	r3, #128	@ 0x80
 800f6e4:	d009      	beq.n	800f6fa <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800f6e6:	2301      	movs	r3, #1
 800f6e8:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f6f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f700:	b2db      	uxtb	r3, r3
 800f702:	2b22      	cmp	r3, #34	@ 0x22
 800f704:	d11d      	bne.n	800f742 <HAL_SAI_Abort+0xe2>
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d018      	beq.n	800f742 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f716:	4618      	mov	r0, r3
 800f718:	f7f6 f866 	bl	80057e8 <HAL_DMA_Abort>
 800f71c:	4603      	mov	r3, r0
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d00f      	beq.n	800f742 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f72a:	2b80      	cmp	r3, #128	@ 0x80
 800f72c:	d009      	beq.n	800f742 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800f72e:	2301      	movs	r3, #1
 800f730:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f738:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	2200      	movs	r2, #0
 800f748:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	f04f 32ff 	mov.w	r2, #4294967295
 800f752:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	685a      	ldr	r2, [r3, #4]
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	f042 0208 	orr.w	r2, r2, #8
 800f762:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2201      	movs	r2, #1
 800f768:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2200      	movs	r2, #0
 800f770:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800f774:	7bfb      	ldrb	r3, [r7, #15]
}
 800f776:	4618      	mov	r0, r3
 800f778:	3710      	adds	r7, #16
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
	...

0800f780 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b086      	sub	sp, #24
 800f784:	af00      	add	r7, sp, #0
 800f786:	60f8      	str	r0, [r7, #12]
 800f788:	60b9      	str	r1, [r7, #8]
 800f78a:	4613      	mov	r3, r2
 800f78c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f78e:	f7f5 f919 	bl	80049c4 <HAL_GetTick>
 800f792:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d002      	beq.n	800f7a0 <HAL_SAI_Transmit_DMA+0x20>
 800f79a:	88fb      	ldrh	r3, [r7, #6]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d101      	bne.n	800f7a4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	e098      	b.n	800f8d6 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f7aa:	b2db      	uxtb	r3, r3
 800f7ac:	2b01      	cmp	r3, #1
 800f7ae:	f040 8091 	bne.w	800f8d4 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f7b8:	2b01      	cmp	r3, #1
 800f7ba:	d101      	bne.n	800f7c0 <HAL_SAI_Transmit_DMA+0x40>
 800f7bc:	2302      	movs	r3, #2
 800f7be:	e08a      	b.n	800f8d6 <HAL_SAI_Transmit_DMA+0x156>
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	2201      	movs	r2, #1
 800f7c4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	68ba      	ldr	r2, [r7, #8]
 800f7cc:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	88fa      	ldrh	r2, [r7, #6]
 800f7d2:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	88fa      	ldrh	r2, [r7, #6]
 800f7da:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	2212      	movs	r2, #18
 800f7ea:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7f4:	4a3a      	ldr	r2, [pc, #232]	@ (800f8e0 <HAL_SAI_Transmit_DMA+0x160>)
 800f7f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7fe:	4a39      	ldr	r2, [pc, #228]	@ (800f8e4 <HAL_SAI_Transmit_DMA+0x164>)
 800f800:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f808:	4a37      	ldr	r2, [pc, #220]	@ (800f8e8 <HAL_SAI_Transmit_DMA+0x168>)
 800f80a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f812:	2200      	movs	r2, #0
 800f814:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f820:	4619      	mov	r1, r3
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	331c      	adds	r3, #28
 800f828:	461a      	mov	r2, r3
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f830:	f7f5 fd70 	bl	8005314 <HAL_DMA_Start_IT>
 800f834:	4603      	mov	r3, r0
 800f836:	2b00      	cmp	r3, #0
 800f838:	d005      	beq.n	800f846 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2200      	movs	r2, #0
 800f83e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f842:	2301      	movs	r3, #1
 800f844:	e047      	b.n	800f8d6 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f846:	2100      	movs	r1, #0
 800f848:	68f8      	ldr	r0, [r7, #12]
 800f84a:	f000 fab2 	bl	800fdb2 <SAI_InterruptFlag>
 800f84e:	4601      	mov	r1, r0
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	691a      	ldr	r2, [r3, #16]
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	430a      	orrs	r2, r1
 800f85c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	681a      	ldr	r2, [r3, #0]
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f86c:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f86e:	e015      	b.n	800f89c <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800f870:	f7f5 f8a8 	bl	80049c4 <HAL_GetTick>
 800f874:	4602      	mov	r2, r0
 800f876:	697b      	ldr	r3, [r7, #20]
 800f878:	1ad3      	subs	r3, r2, r3
 800f87a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f87e:	d90d      	bls.n	800f89c <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f886:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	2200      	movs	r2, #0
 800f894:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800f898:	2303      	movs	r3, #3
 800f89a:	e01c      	b.n	800f8d6 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	695b      	ldr	r3, [r3, #20]
 800f8a2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d0e2      	beq.n	800f870 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d107      	bne.n	800f8c8 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	681a      	ldr	r2, [r3, #0]
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f8c6:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	e000      	b.n	800f8d6 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800f8d4:	2302      	movs	r3, #2
  }
}
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	3718      	adds	r7, #24
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	bd80      	pop	{r7, pc}
 800f8de:	bf00      	nop
 800f8e0:	0800fef5 	.word	0x0800fef5
 800f8e4:	0800fe95 	.word	0x0800fe95
 800f8e8:	0800ff8d 	.word	0x0800ff8d

0800f8ec <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b084      	sub	sp, #16
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	60f8      	str	r0, [r7, #12]
 800f8f4:	60b9      	str	r1, [r7, #8]
 800f8f6:	4613      	mov	r3, r2
 800f8f8:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d002      	beq.n	800f906 <HAL_SAI_Receive_DMA+0x1a>
 800f900:	88fb      	ldrh	r3, [r7, #6]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d101      	bne.n	800f90a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800f906:	2301      	movs	r3, #1
 800f908:	e079      	b.n	800f9fe <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f910:	b2db      	uxtb	r3, r3
 800f912:	2b01      	cmp	r3, #1
 800f914:	d172      	bne.n	800f9fc <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f91c:	2b01      	cmp	r3, #1
 800f91e:	d101      	bne.n	800f924 <HAL_SAI_Receive_DMA+0x38>
 800f920:	2302      	movs	r3, #2
 800f922:	e06c      	b.n	800f9fe <HAL_SAI_Receive_DMA+0x112>
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	2201      	movs	r2, #1
 800f928:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	68ba      	ldr	r2, [r7, #8]
 800f930:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	88fa      	ldrh	r2, [r7, #6]
 800f936:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	88fa      	ldrh	r2, [r7, #6]
 800f93e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	2200      	movs	r2, #0
 800f946:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2222      	movs	r2, #34	@ 0x22
 800f94e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f958:	4a2b      	ldr	r2, [pc, #172]	@ (800fa08 <HAL_SAI_Receive_DMA+0x11c>)
 800f95a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f962:	4a2a      	ldr	r2, [pc, #168]	@ (800fa0c <HAL_SAI_Receive_DMA+0x120>)
 800f964:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f96c:	4a28      	ldr	r2, [pc, #160]	@ (800fa10 <HAL_SAI_Receive_DMA+0x124>)
 800f96e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f976:	2200      	movs	r2, #0
 800f978:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	331c      	adds	r3, #28
 800f986:	4619      	mov	r1, r3
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f98c:	461a      	mov	r2, r3
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f994:	f7f5 fcbe 	bl	8005314 <HAL_DMA_Start_IT>
 800f998:	4603      	mov	r3, r0
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d005      	beq.n	800f9aa <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f9a6:	2301      	movs	r3, #1
 800f9a8:	e029      	b.n	800f9fe <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f9aa:	2100      	movs	r1, #0
 800f9ac:	68f8      	ldr	r0, [r7, #12]
 800f9ae:	f000 fa00 	bl	800fdb2 <SAI_InterruptFlag>
 800f9b2:	4601      	mov	r1, r0
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	691a      	ldr	r2, [r3, #16]
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	430a      	orrs	r2, r1
 800f9c0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	681a      	ldr	r2, [r3, #0]
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f9d0:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d107      	bne.n	800f9f0 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	681a      	ldr	r2, [r3, #0]
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f9ee:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	e000      	b.n	800f9fe <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800f9fc:	2302      	movs	r3, #2
  }
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3710      	adds	r7, #16
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bd80      	pop	{r7, pc}
 800fa06:	bf00      	nop
 800fa08:	0800ff71 	.word	0x0800ff71
 800fa0c:	0800ff11 	.word	0x0800ff11
 800fa10:	0800ff8d 	.word	0x0800ff8d

0800fa14 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b086      	sub	sp, #24
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fa22:	b2db      	uxtb	r3, r3
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	f000 81a7 	beq.w	800fd78 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	695b      	ldr	r3, [r3, #20]
 800fa30:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	691b      	ldr	r3, [r3, #16]
 800fa38:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800fa42:	697b      	ldr	r3, [r7, #20]
 800fa44:	f003 0308 	and.w	r3, r3, #8
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d00a      	beq.n	800fa62 <HAL_SAI_IRQHandler+0x4e>
 800fa4c:	693b      	ldr	r3, [r7, #16]
 800fa4e:	f003 0308 	and.w	r3, r3, #8
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d005      	beq.n	800fa62 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa5c:	6878      	ldr	r0, [r7, #4]
 800fa5e:	4798      	blx	r3
 800fa60:	e18a      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800fa62:	697b      	ldr	r3, [r7, #20]
 800fa64:	f003 0301 	and.w	r3, r3, #1
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d01e      	beq.n	800faaa <HAL_SAI_IRQHandler+0x96>
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	f003 0301 	and.w	r3, r3, #1
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d019      	beq.n	800faaa <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	2201      	movs	r2, #1
 800fa7c:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fa84:	b2db      	uxtb	r3, r3
 800fa86:	2b22      	cmp	r3, #34	@ 0x22
 800fa88:	d101      	bne.n	800fa8e <HAL_SAI_IRQHandler+0x7a>
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e000      	b.n	800fa90 <HAL_SAI_IRQHandler+0x7c>
 800fa8e:	2302      	movs	r3, #2
 800fa90:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fa98:	68bb      	ldr	r3, [r7, #8]
 800fa9a:	431a      	orrs	r2, r3
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800faa2:	6878      	ldr	r0, [r7, #4]
 800faa4:	f000 f96e 	bl	800fd84 <HAL_SAI_ErrorCallback>
 800faa8:	e166      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800faaa:	697b      	ldr	r3, [r7, #20]
 800faac:	f003 0302 	and.w	r3, r3, #2
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d013      	beq.n	800fadc <HAL_SAI_IRQHandler+0xc8>
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	f003 0302 	and.w	r3, r3, #2
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d00e      	beq.n	800fadc <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	2202      	movs	r2, #2
 800fac4:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800facc:	2b00      	cmp	r3, #0
 800face:	f000 8153 	beq.w	800fd78 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fad8:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800fada:	e14d      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800fadc:	697b      	ldr	r3, [r7, #20]
 800fade:	f003 0320 	and.w	r3, r3, #32
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d05b      	beq.n	800fb9e <HAL_SAI_IRQHandler+0x18a>
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	f003 0320 	and.w	r3, r3, #32
 800faec:	2b00      	cmp	r3, #0
 800faee:	d056      	beq.n	800fb9e <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	2220      	movs	r2, #32
 800faf6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fafe:	f043 0204 	orr.w	r2, r3, #4
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d03e      	beq.n	800fb90 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d018      	beq.n	800fb4e <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb22:	4a97      	ldr	r2, [pc, #604]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fb24:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb2c:	4618      	mov	r0, r3
 800fb2e:	f7f6 f979 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fb32:	4603      	mov	r3, r0
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d00a      	beq.n	800fb4e <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb3e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fb48:	6878      	ldr	r0, [r7, #4]
 800fb4a:	f000 f91b 	bl	800fd84 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	f000 810a 	beq.w	800fd6e <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb60:	4a87      	ldr	r2, [pc, #540]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fb62:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7f6 f95a 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fb70:	4603      	mov	r3, r0
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	f000 80fb 	beq.w	800fd6e <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f000 f8fb 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb8e:	e0ee      	b.n	800fd6e <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fb90:	6878      	ldr	r0, [r7, #4]
 800fb92:	f7ff fd65 	bl	800f660 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f000 f8f4 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb9c:	e0e7      	b.n	800fd6e <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800fb9e:	697b      	ldr	r3, [r7, #20]
 800fba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d05b      	beq.n	800fc60 <HAL_SAI_IRQHandler+0x24c>
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d056      	beq.n	800fc60 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2240      	movs	r2, #64	@ 0x40
 800fbb8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fbc0:	f043 0208 	orr.w	r2, r3, #8
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d03e      	beq.n	800fc52 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d018      	beq.n	800fc10 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbe4:	4a66      	ldr	r2, [pc, #408]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fbe6:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f7f6 f918 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d00a      	beq.n	800fc10 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc00:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fc0a:	6878      	ldr	r0, [r7, #4]
 800fc0c:	f000 f8ba 	bl	800fd84 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	f000 80ab 	beq.w	800fd72 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc22:	4a57      	ldr	r2, [pc, #348]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fc24:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	f7f6 f8f9 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fc32:	4603      	mov	r3, r0
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	f000 809c 	beq.w	800fd72 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f000 f89a 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc50:	e08f      	b.n	800fd72 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fc52:	6878      	ldr	r0, [r7, #4]
 800fc54:	f7ff fd04 	bl	800f660 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f000 f893 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc5e:	e088      	b.n	800fd72 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800fc60:	697b      	ldr	r3, [r7, #20]
 800fc62:	f003 0304 	and.w	r3, r3, #4
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d067      	beq.n	800fd3a <HAL_SAI_IRQHandler+0x326>
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	f003 0304 	and.w	r3, r3, #4
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d062      	beq.n	800fd3a <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	2204      	movs	r2, #4
 800fc7a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc82:	f043 0220 	orr.w	r2, r3, #32
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d03c      	beq.n	800fd10 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d018      	beq.n	800fcd2 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fca6:	4a36      	ldr	r2, [pc, #216]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fca8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7f6 f8b7 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d00a      	beq.n	800fcd2 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fcc2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fccc:	6878      	ldr	r0, [r7, #4]
 800fcce:	f000 f859 	bl	800fd84 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d04c      	beq.n	800fd76 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fce2:	4a27      	ldr	r2, [pc, #156]	@ (800fd80 <HAL_SAI_IRQHandler+0x36c>)
 800fce4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7f6 f899 	bl	8005e24 <HAL_DMA_Abort_IT>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d03e      	beq.n	800fd76 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fcfe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fd08:	6878      	ldr	r0, [r7, #4]
 800fd0a:	f000 f83b 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd0e:	e032      	b.n	800fd76 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	2200      	movs	r2, #0
 800fd16:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd20:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	2201      	movs	r2, #1
 800fd26:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f000 f826 	bl	800fd84 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd38:	e01d      	b.n	800fd76 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800fd3a:	697b      	ldr	r3, [r7, #20]
 800fd3c:	f003 0310 	and.w	r3, r3, #16
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d019      	beq.n	800fd78 <HAL_SAI_IRQHandler+0x364>
 800fd44:	693b      	ldr	r3, [r7, #16]
 800fd46:	f003 0310 	and.w	r3, r3, #16
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d014      	beq.n	800fd78 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	2210      	movs	r2, #16
 800fd54:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd5c:	f043 0210 	orr.w	r2, r3, #16
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 f80c 	bl	800fd84 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800fd6c:	e004      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd6e:	bf00      	nop
 800fd70:	e002      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd72:	bf00      	nop
 800fd74:	e000      	b.n	800fd78 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd76:	bf00      	nop
}
 800fd78:	bf00      	nop
 800fd7a:	3718      	adds	r7, #24
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	bd80      	pop	{r7, pc}
 800fd80:	0800ffeb 	.word	0x0800ffeb

0800fd84 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800fd84:	b480      	push	{r7}
 800fd86:	b083      	sub	sp, #12
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800fd8c:	bf00      	nop
 800fd8e:	370c      	adds	r7, #12
 800fd90:	46bd      	mov	sp, r7
 800fd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd96:	4770      	bx	lr

0800fd98 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800fd98:	b480      	push	{r7}
 800fd9a:	b083      	sub	sp, #12
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	370c      	adds	r7, #12
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb0:	4770      	bx	lr

0800fdb2 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800fdb2:	b480      	push	{r7}
 800fdb4:	b085      	sub	sp, #20
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
 800fdba:	460b      	mov	r3, r1
 800fdbc:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800fdbe:	2301      	movs	r3, #1
 800fdc0:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800fdc2:	78fb      	ldrb	r3, [r7, #3]
 800fdc4:	2b01      	cmp	r3, #1
 800fdc6:	d103      	bne.n	800fdd0 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	f043 0308 	orr.w	r3, r3, #8
 800fdce:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fdd4:	2b08      	cmp	r3, #8
 800fdd6:	d10b      	bne.n	800fdf0 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fddc:	2b03      	cmp	r3, #3
 800fdde:	d003      	beq.n	800fde8 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	685b      	ldr	r3, [r3, #4]
 800fde4:	2b01      	cmp	r3, #1
 800fde6:	d103      	bne.n	800fdf0 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	f043 0310 	orr.w	r3, r3, #16
 800fdee:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	2b03      	cmp	r3, #3
 800fdf6:	d003      	beq.n	800fe00 <SAI_InterruptFlag+0x4e>
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	685b      	ldr	r3, [r3, #4]
 800fdfc:	2b02      	cmp	r3, #2
 800fdfe:	d104      	bne.n	800fe0a <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800fe06:	60fb      	str	r3, [r7, #12]
 800fe08:	e003      	b.n	800fe12 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	f043 0304 	orr.w	r3, r3, #4
 800fe10:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800fe12:	68fb      	ldr	r3, [r7, #12]
}
 800fe14:	4618      	mov	r0, r3
 800fe16:	3714      	adds	r7, #20
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1e:	4770      	bx	lr

0800fe20 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800fe20:	b480      	push	{r7}
 800fe22:	b085      	sub	sp, #20
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800fe28:	4b18      	ldr	r3, [pc, #96]	@ (800fe8c <SAI_Disable+0x6c>)
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	4a18      	ldr	r2, [pc, #96]	@ (800fe90 <SAI_Disable+0x70>)
 800fe2e:	fba2 2303 	umull	r2, r3, r2, r3
 800fe32:	0b1b      	lsrs	r3, r3, #12
 800fe34:	009b      	lsls	r3, r3, #2
 800fe36:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800fe38:	2300      	movs	r3, #0
 800fe3a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	681a      	ldr	r2, [r3, #0]
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800fe4a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d10a      	bne.n	800fe68 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe58:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800fe62:	2303      	movs	r3, #3
 800fe64:	72fb      	strb	r3, [r7, #11]
      break;
 800fe66:	e009      	b.n	800fe7c <SAI_Disable+0x5c>
    }
    count--;
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	3b01      	subs	r3, #1
 800fe6c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d1e7      	bne.n	800fe4c <SAI_Disable+0x2c>

  return status;
 800fe7c:	7afb      	ldrb	r3, [r7, #11]
}
 800fe7e:	4618      	mov	r0, r3
 800fe80:	3714      	adds	r7, #20
 800fe82:	46bd      	mov	sp, r7
 800fe84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop
 800fe8c:	240000fc 	.word	0x240000fc
 800fe90:	95cbec1b 	.word	0x95cbec1b

0800fe94 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b084      	sub	sp, #16
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	69db      	ldr	r3, [r3, #28]
 800fea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800feaa:	d01c      	beq.n	800fee6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	2200      	movs	r2, #0
 800feb0:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	681a      	ldr	r2, [r3, #0]
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800fec2:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fec4:	2100      	movs	r1, #0
 800fec6:	68f8      	ldr	r0, [r7, #12]
 800fec8:	f7ff ff73 	bl	800fdb2 <SAI_InterruptFlag>
 800fecc:	4603      	mov	r3, r0
 800fece:	43d9      	mvns	r1, r3
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	691a      	ldr	r2, [r3, #16]
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	400a      	ands	r2, r1
 800fedc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	2201      	movs	r2, #1
 800fee2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800fee6:	68f8      	ldr	r0, [r7, #12]
 800fee8:	f006 fa62 	bl	80163b0 <HAL_SAI_TxCpltCallback>
#endif
}
 800feec:	bf00      	nop
 800feee:	3710      	adds	r7, #16
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}

0800fef4 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b084      	sub	sp, #16
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff00:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800ff02:	68f8      	ldr	r0, [r7, #12]
 800ff04:	f006 fa3c 	bl	8016380 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800ff08:	bf00      	nop
 800ff0a:	3710      	adds	r7, #16
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}

0800ff10 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b084      	sub	sp, #16
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff1c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	69db      	ldr	r3, [r3, #28]
 800ff22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff26:	d01c      	beq.n	800ff62 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	681a      	ldr	r2, [r3, #0]
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ff36:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800ff40:	2100      	movs	r1, #0
 800ff42:	68f8      	ldr	r0, [r7, #12]
 800ff44:	f7ff ff35 	bl	800fdb2 <SAI_InterruptFlag>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	43d9      	mvns	r1, r3
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	691a      	ldr	r2, [r3, #16]
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	400a      	ands	r2, r1
 800ff58:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	2201      	movs	r2, #1
 800ff5e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800ff62:	68f8      	ldr	r0, [r7, #12]
 800ff64:	f006 f89a 	bl	801609c <HAL_SAI_RxCpltCallback>
#endif
}
 800ff68:	bf00      	nop
 800ff6a:	3710      	adds	r7, #16
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}

0800ff70 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b084      	sub	sp, #16
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff7c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800ff7e:	68f8      	ldr	r0, [r7, #12]
 800ff80:	f006 f874 	bl	801606c <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800ff84:	bf00      	nop
 800ff86:	3710      	adds	r7, #16
 800ff88:	46bd      	mov	sp, r7
 800ff8a:	bd80      	pop	{r7, pc}

0800ff8c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b084      	sub	sp, #16
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff98:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ff9a:	6878      	ldr	r0, [r7, #4]
 800ff9c:	f7f7 f8b2 	bl	8007104 <HAL_DMA_GetError>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b02      	cmp	r3, #2
 800ffa4:	d01d      	beq.n	800ffe2 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ffac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	681a      	ldr	r2, [r3, #0]
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ffc4:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800ffc6:	68f8      	ldr	r0, [r7, #12]
 800ffc8:	f7ff ff2a 	bl	800fe20 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	2201      	movs	r2, #1
 800ffd0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800ffdc:	68f8      	ldr	r0, [r7, #12]
 800ffde:	f7ff fed1 	bl	800fd84 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800ffe2:	bf00      	nop
 800ffe4:	3710      	adds	r7, #16
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}

0800ffea <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ffea:	b580      	push	{r7, lr}
 800ffec:	b084      	sub	sp, #16
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	681a      	ldr	r2, [r3, #0]
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8010006:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	2200      	movs	r2, #0
 801000e:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	f04f 32ff 	mov.w	r2, #4294967295
 8010018:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010020:	2b20      	cmp	r3, #32
 8010022:	d00a      	beq.n	801003a <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8010024:	68f8      	ldr	r0, [r7, #12]
 8010026:	f7ff fefb 	bl	800fe20 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	685a      	ldr	r2, [r3, #4]
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	f042 0208 	orr.w	r2, r2, #8
 8010038:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	2201      	movs	r2, #1
 801003e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	2200      	movs	r2, #0
 8010046:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 801004a:	68f8      	ldr	r0, [r7, #12]
 801004c:	f7ff fe9a 	bl	800fd84 <HAL_SAI_ErrorCallback>
#endif
}
 8010050:	bf00      	nop
 8010052:	3710      	adds	r7, #16
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}

08010058 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b08a      	sub	sp, #40	@ 0x28
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d101      	bne.n	801006a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8010066:	2301      	movs	r3, #1
 8010068:	e075      	b.n	8010156 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010070:	b2db      	uxtb	r3, r3
 8010072:	2b00      	cmp	r3, #0
 8010074:	d105      	bne.n	8010082 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2200      	movs	r2, #0
 801007a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 801007c:	6878      	ldr	r0, [r7, #4]
 801007e:	f008 ffd5 	bl	801902c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	2204      	movs	r2, #4
 8010086:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 801008a:	6878      	ldr	r0, [r7, #4]
 801008c:	f000 f868 	bl	8010160 <HAL_SD_InitCard>
 8010090:	4603      	mov	r3, r0
 8010092:	2b00      	cmp	r3, #0
 8010094:	d001      	beq.n	801009a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8010096:	2301      	movs	r3, #1
 8010098:	e05d      	b.n	8010156 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 801009a:	f107 0308 	add.w	r3, r7, #8
 801009e:	4619      	mov	r1, r3
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	f000 fc61 	bl	8010968 <HAL_SD_GetCardStatus>
 80100a6:	4603      	mov	r3, r0
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d001      	beq.n	80100b0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80100ac:	2301      	movs	r3, #1
 80100ae:	e052      	b.n	8010156 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80100b0:	7e3b      	ldrb	r3, [r7, #24]
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80100b6:	7e7b      	ldrb	r3, [r7, #25]
 80100b8:	b2db      	uxtb	r3, r3
 80100ba:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100c0:	2b01      	cmp	r3, #1
 80100c2:	d10a      	bne.n	80100da <HAL_SD_Init+0x82>
 80100c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d102      	bne.n	80100d0 <HAL_SD_Init+0x78>
 80100ca:	6a3b      	ldr	r3, [r7, #32]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d004      	beq.n	80100da <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80100d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80100d8:	e00b      	b.n	80100f2 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100de:	2b01      	cmp	r3, #1
 80100e0:	d104      	bne.n	80100ec <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80100e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80100ea:	e002      	b.n	80100f2 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2200      	movs	r2, #0
 80100f0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	68db      	ldr	r3, [r3, #12]
 80100f6:	4619      	mov	r1, r3
 80100f8:	6878      	ldr	r0, [r7, #4]
 80100fa:	f000 fd1f 	bl	8010b3c <HAL_SD_ConfigWideBusOperation>
 80100fe:	4603      	mov	r3, r0
 8010100:	2b00      	cmp	r3, #0
 8010102:	d001      	beq.n	8010108 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8010104:	2301      	movs	r3, #1
 8010106:	e026      	b.n	8010156 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8010108:	f7f4 fc5c 	bl	80049c4 <HAL_GetTick>
 801010c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 801010e:	e011      	b.n	8010134 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8010110:	f7f4 fc58 	bl	80049c4 <HAL_GetTick>
 8010114:	4602      	mov	r2, r0
 8010116:	69fb      	ldr	r3, [r7, #28]
 8010118:	1ad3      	subs	r3, r2, r3
 801011a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801011e:	d109      	bne.n	8010134 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010126:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	2201      	movs	r2, #1
 801012c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8010130:	2303      	movs	r3, #3
 8010132:	e010      	b.n	8010156 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8010134:	6878      	ldr	r0, [r7, #4]
 8010136:	f000 fe13 	bl	8010d60 <HAL_SD_GetCardState>
 801013a:	4603      	mov	r3, r0
 801013c:	2b04      	cmp	r3, #4
 801013e:	d1e7      	bne.n	8010110 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	2200      	movs	r2, #0
 8010144:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	2200      	movs	r2, #0
 801014a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2201      	movs	r2, #1
 8010150:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8010154:	2300      	movs	r3, #0
}
 8010156:	4618      	mov	r0, r3
 8010158:	3728      	adds	r7, #40	@ 0x28
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}
	...

08010160 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8010160:	b590      	push	{r4, r7, lr}
 8010162:	b08d      	sub	sp, #52	@ 0x34
 8010164:	af02      	add	r7, sp, #8
 8010166:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8010168:	2300      	movs	r3, #0
 801016a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 801016c:	2300      	movs	r3, #0
 801016e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8010170:	2300      	movs	r3, #0
 8010172:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8010174:	2300      	movs	r3, #0
 8010176:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010178:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 801017c:	f04f 0100 	mov.w	r1, #0
 8010180:	f7fd fcd0 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 8010184:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8010186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010188:	2b00      	cmp	r3, #0
 801018a:	d109      	bne.n	80101a0 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	2201      	movs	r2, #1
 8010190:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801019a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801019c:	2301      	movs	r3, #1
 801019e:	e070      	b.n	8010282 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80101a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101a2:	0a1b      	lsrs	r3, r3, #8
 80101a4:	4a39      	ldr	r2, [pc, #228]	@ (801028c <HAL_SD_InitCard+0x12c>)
 80101a6:	fba2 2303 	umull	r2, r3, r2, r3
 80101aa:	091b      	lsrs	r3, r3, #4
 80101ac:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681c      	ldr	r4, [r3, #0]
 80101b2:	466a      	mov	r2, sp
 80101b4:	f107 0318 	add.w	r3, r7, #24
 80101b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80101bc:	e882 0003 	stmia.w	r2, {r0, r1}
 80101c0:	f107 030c 	add.w	r3, r7, #12
 80101c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80101c6:	4620      	mov	r0, r4
 80101c8:	f002 fe96 	bl	8012ef8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	4618      	mov	r0, r3
 80101d2:	f002 fed9 	bl	8012f88 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80101d6:	69fb      	ldr	r3, [r7, #28]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d005      	beq.n	80101e8 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80101dc:	69fb      	ldr	r3, [r7, #28]
 80101de:	005b      	lsls	r3, r3, #1
 80101e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80101e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80101e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 80101e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d007      	beq.n	80101fe <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 80101ee:	4a28      	ldr	r2, [pc, #160]	@ (8010290 <HAL_SD_InitCard+0x130>)
 80101f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80101f6:	3301      	adds	r3, #1
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7f4 fbef 	bl	80049dc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80101fe:	6878      	ldr	r0, [r7, #4]
 8010200:	f000 fe9c 	bl	8010f3c <SD_PowerON>
 8010204:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010206:	6a3b      	ldr	r3, [r7, #32]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d00b      	beq.n	8010224 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2201      	movs	r2, #1
 8010210:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010218:	6a3b      	ldr	r3, [r7, #32]
 801021a:	431a      	orrs	r2, r3
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010220:	2301      	movs	r3, #1
 8010222:	e02e      	b.n	8010282 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8010224:	6878      	ldr	r0, [r7, #4]
 8010226:	f000 fdbb 	bl	8010da0 <SD_InitCard>
 801022a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801022c:	6a3b      	ldr	r3, [r7, #32]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d00b      	beq.n	801024a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2201      	movs	r2, #1
 8010236:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801023e:	6a3b      	ldr	r3, [r7, #32]
 8010240:	431a      	orrs	r2, r3
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010246:	2301      	movs	r3, #1
 8010248:	e01b      	b.n	8010282 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010252:	4618      	mov	r0, r3
 8010254:	f002 ff2e 	bl	80130b4 <SDMMC_CmdBlockLength>
 8010258:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801025a:	6a3b      	ldr	r3, [r7, #32]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d00f      	beq.n	8010280 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	4a0b      	ldr	r2, [pc, #44]	@ (8010294 <HAL_SD_InitCard+0x134>)
 8010266:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801026c:	6a3b      	ldr	r3, [r7, #32]
 801026e:	431a      	orrs	r2, r3
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2201      	movs	r2, #1
 8010278:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801027c:	2301      	movs	r3, #1
 801027e:	e000      	b.n	8010282 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8010280:	2300      	movs	r3, #0
}
 8010282:	4618      	mov	r0, r3
 8010284:	372c      	adds	r7, #44	@ 0x2c
 8010286:	46bd      	mov	sp, r7
 8010288:	bd90      	pop	{r4, r7, pc}
 801028a:	bf00      	nop
 801028c:	014f8b59 	.word	0x014f8b59
 8010290:	00012110 	.word	0x00012110
 8010294:	1fe00fff 	.word	0x1fe00fff

08010298 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102a4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d008      	beq.n	80102c6 <HAL_SD_IRQHandler+0x2e>
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	f003 0308 	and.w	r3, r3, #8
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d003      	beq.n	80102c6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80102be:	6878      	ldr	r0, [r7, #4]
 80102c0:	f001 f928 	bl	8011514 <SD_Read_IT>
 80102c4:	e19a      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	f000 80ac 	beq.w	801042e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80102de:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681a      	ldr	r2, [r3, #0]
 80102ea:	4b59      	ldr	r3, [pc, #356]	@ (8010450 <HAL_SD_IRQHandler+0x1b8>)
 80102ec:	400b      	ands	r3, r1
 80102ee:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80102fe:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	68da      	ldr	r2, [r3, #12]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801030e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f003 0308 	and.w	r3, r3, #8
 8010316:	2b00      	cmp	r3, #0
 8010318:	d038      	beq.n	801038c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	f003 0302 	and.w	r3, r3, #2
 8010320:	2b00      	cmp	r3, #0
 8010322:	d104      	bne.n	801032e <HAL_SD_IRQHandler+0x96>
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	f003 0320 	and.w	r3, r3, #32
 801032a:	2b00      	cmp	r3, #0
 801032c:	d011      	beq.n	8010352 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	4618      	mov	r0, r3
 8010334:	f002 ff28 	bl	8013188 <SDMMC_CmdStopTransfer>
 8010338:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 801033a:	68bb      	ldr	r3, [r7, #8]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d008      	beq.n	8010352 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010344:	68bb      	ldr	r3, [r7, #8]
 8010346:	431a      	orrs	r2, r3
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 801034c:	6878      	ldr	r0, [r7, #4]
 801034e:	f008 fd5d 	bl	8018e0c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	4a3f      	ldr	r2, [pc, #252]	@ (8010454 <HAL_SD_IRQHandler+0x1bc>)
 8010358:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	2201      	movs	r2, #1
 801035e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2200      	movs	r2, #0
 8010366:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	f003 0301 	and.w	r3, r3, #1
 801036e:	2b00      	cmp	r3, #0
 8010370:	d104      	bne.n	801037c <HAL_SD_IRQHandler+0xe4>
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	f003 0302 	and.w	r3, r3, #2
 8010378:	2b00      	cmp	r3, #0
 801037a:	d003      	beq.n	8010384 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 801037c:	6878      	ldr	r0, [r7, #4]
 801037e:	f008 fd09 	bl	8018d94 <HAL_SD_RxCpltCallback>
 8010382:	e13b      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	f008 fd23 	bl	8018dd0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 801038a:	e137      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010392:	2b00      	cmp	r3, #0
 8010394:	f000 8132 	beq.w	80105fc <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	2200      	movs	r2, #0
 801039e:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	2200      	movs	r2, #0
 80103a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	2200      	movs	r2, #0
 80103ae:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	f003 0302 	and.w	r3, r3, #2
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d104      	bne.n	80103c4 <HAL_SD_IRQHandler+0x12c>
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	f003 0320 	and.w	r3, r3, #32
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d011      	beq.n	80103e8 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	4618      	mov	r0, r3
 80103ca:	f002 fedd 	bl	8013188 <SDMMC_CmdStopTransfer>
 80103ce:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80103d0:	68bb      	ldr	r3, [r7, #8]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d008      	beq.n	80103e8 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	431a      	orrs	r2, r3
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f008 fd12 	bl	8018e0c <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	2201      	movs	r2, #1
 80103ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	2200      	movs	r2, #0
 80103f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	f003 0310 	and.w	r3, r3, #16
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d104      	bne.n	801040a <HAL_SD_IRQHandler+0x172>
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	f003 0320 	and.w	r3, r3, #32
 8010406:	2b00      	cmp	r3, #0
 8010408:	d002      	beq.n	8010410 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 801040a:	6878      	ldr	r0, [r7, #4]
 801040c:	f008 fce0 	bl	8018dd0 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	f003 0301 	and.w	r3, r3, #1
 8010416:	2b00      	cmp	r3, #0
 8010418:	d105      	bne.n	8010426 <HAL_SD_IRQHandler+0x18e>
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	f003 0302 	and.w	r3, r3, #2
 8010420:	2b00      	cmp	r3, #0
 8010422:	f000 80eb 	beq.w	80105fc <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8010426:	6878      	ldr	r0, [r7, #4]
 8010428:	f008 fcb4 	bl	8018d94 <HAL_SD_RxCpltCallback>
}
 801042c:	e0e6      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010434:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010438:	2b00      	cmp	r3, #0
 801043a:	d00d      	beq.n	8010458 <HAL_SD_IRQHandler+0x1c0>
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f003 0308 	and.w	r3, r3, #8
 8010442:	2b00      	cmp	r3, #0
 8010444:	d008      	beq.n	8010458 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8010446:	6878      	ldr	r0, [r7, #4]
 8010448:	f001 f8aa 	bl	80115a0 <SD_Write_IT>
 801044c:	e0d6      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
 801044e:	bf00      	nop
 8010450:	ffff3ec5 	.word	0xffff3ec5
 8010454:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801045e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8010462:	2b00      	cmp	r3, #0
 8010464:	f000 809d 	beq.w	80105a2 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801046e:	f003 0302 	and.w	r3, r3, #2
 8010472:	2b00      	cmp	r3, #0
 8010474:	d005      	beq.n	8010482 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801047a:	f043 0202 	orr.w	r2, r3, #2
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010488:	f003 0308 	and.w	r3, r3, #8
 801048c:	2b00      	cmp	r3, #0
 801048e:	d005      	beq.n	801049c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010494:	f043 0208 	orr.w	r2, r3, #8
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80104a2:	f003 0320 	and.w	r3, r3, #32
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d005      	beq.n	80104b6 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80104ae:	f043 0220 	orr.w	r2, r3, #32
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80104bc:	f003 0310 	and.w	r3, r3, #16
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d005      	beq.n	80104d0 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80104c8:	f043 0210 	orr.w	r2, r3, #16
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	4a4b      	ldr	r2, [pc, #300]	@ (8010604 <HAL_SD_IRQHandler+0x36c>)
 80104d6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80104e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	68da      	ldr	r2, [r3, #12]
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80104f6:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8010506:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	68da      	ldr	r2, [r3, #12]
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8010516:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	4618      	mov	r0, r3
 801051e:	f002 fe33 	bl	8013188 <SDMMC_CmdStopTransfer>
 8010522:	4602      	mov	r2, r0
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010528:	431a      	orrs	r2, r3
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	68da      	ldr	r2, [r3, #12]
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801053c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010546:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	f003 0308 	and.w	r3, r3, #8
 801054e:	2b00      	cmp	r3, #0
 8010550:	d00a      	beq.n	8010568 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2201      	movs	r2, #1
 8010556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	2200      	movs	r2, #0
 801055e:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f008 fc53 	bl	8018e0c <HAL_SD_ErrorCallback>
}
 8010566:	e049      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801056e:	2b00      	cmp	r3, #0
 8010570:	d044      	beq.n	80105fc <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010576:	2b00      	cmp	r3, #0
 8010578:	d040      	beq.n	80105fc <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8010588:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	2200      	movs	r2, #0
 8010590:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	2201      	movs	r2, #1
 8010596:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 801059a:	6878      	ldr	r0, [r7, #4]
 801059c:	f008 fc36 	bl	8018e0c <HAL_SD_ErrorCallback>
}
 80105a0:	e02c      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d025      	beq.n	80105fc <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105b8:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105c0:	f003 0304 	and.w	r3, r3, #4
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d10c      	bne.n	80105e2 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	f003 0320 	and.w	r3, r3, #32
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d003      	beq.n	80105da <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80105d2:	6878      	ldr	r0, [r7, #4]
 80105d4:	f008 fcd6 	bl	8018f84 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 80105d8:	e010      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80105da:	6878      	ldr	r0, [r7, #4]
 80105dc:	f008 fc6e 	bl	8018ebc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 80105e0:	e00c      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	f003 0320 	and.w	r3, r3, #32
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d003      	beq.n	80105f4 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f008 fc9b 	bl	8018f28 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 80105f2:	e003      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f008 fc2b 	bl	8018e50 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 80105fa:	e7ff      	b.n	80105fc <HAL_SD_IRQHandler+0x364>
 80105fc:	bf00      	nop
 80105fe:	3710      	adds	r7, #16
 8010600:	46bd      	mov	sp, r7
 8010602:	bd80      	pop	{r7, pc}
 8010604:	18000f3a 	.word	0x18000f3a

08010608 <HAL_SD_GetError>:
  * @param  hsd : Pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval SD Error Code
  */
uint32_t HAL_SD_GetError(const SD_HandleTypeDef *hsd)
{
 8010608:	b480      	push	{r7}
 801060a:	b083      	sub	sp, #12
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
  return hsd->ErrorCode;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8010614:	4618      	mov	r0, r3
 8010616:	370c      	adds	r7, #12
 8010618:	46bd      	mov	sp, r7
 801061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061e:	4770      	bx	lr

08010620 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8010620:	b480      	push	{r7}
 8010622:	b083      	sub	sp, #12
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
 8010628:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801062e:	0f9b      	lsrs	r3, r3, #30
 8010630:	b2da      	uxtb	r2, r3
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801063a:	0e9b      	lsrs	r3, r3, #26
 801063c:	b2db      	uxtb	r3, r3
 801063e:	f003 030f 	and.w	r3, r3, #15
 8010642:	b2da      	uxtb	r2, r3
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801064c:	0e1b      	lsrs	r3, r3, #24
 801064e:	b2db      	uxtb	r3, r3
 8010650:	f003 0303 	and.w	r3, r3, #3
 8010654:	b2da      	uxtb	r2, r3
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801065e:	0c1b      	lsrs	r3, r3, #16
 8010660:	b2da      	uxtb	r2, r3
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801066a:	0a1b      	lsrs	r3, r3, #8
 801066c:	b2da      	uxtb	r2, r3
 801066e:	683b      	ldr	r3, [r7, #0]
 8010670:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010676:	b2da      	uxtb	r2, r3
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010680:	0d1b      	lsrs	r3, r3, #20
 8010682:	b29a      	uxth	r2, r3
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801068c:	0c1b      	lsrs	r3, r3, #16
 801068e:	b2db      	uxtb	r3, r3
 8010690:	f003 030f 	and.w	r3, r3, #15
 8010694:	b2da      	uxtb	r2, r3
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801069e:	0bdb      	lsrs	r3, r3, #15
 80106a0:	b2db      	uxtb	r3, r3
 80106a2:	f003 0301 	and.w	r3, r3, #1
 80106a6:	b2da      	uxtb	r2, r3
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106b0:	0b9b      	lsrs	r3, r3, #14
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	f003 0301 	and.w	r3, r3, #1
 80106b8:	b2da      	uxtb	r2, r3
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106c2:	0b5b      	lsrs	r3, r3, #13
 80106c4:	b2db      	uxtb	r3, r3
 80106c6:	f003 0301 	and.w	r3, r3, #1
 80106ca:	b2da      	uxtb	r2, r3
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106d4:	0b1b      	lsrs	r3, r3, #12
 80106d6:	b2db      	uxtb	r3, r3
 80106d8:	f003 0301 	and.w	r3, r3, #1
 80106dc:	b2da      	uxtb	r2, r3
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	2200      	movs	r2, #0
 80106e6:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d163      	bne.n	80107b8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106f4:	009a      	lsls	r2, r3, #2
 80106f6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80106fa:	4013      	ands	r3, r2
 80106fc:	687a      	ldr	r2, [r7, #4]
 80106fe:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8010700:	0f92      	lsrs	r2, r2, #30
 8010702:	431a      	orrs	r2, r3
 8010704:	683b      	ldr	r3, [r7, #0]
 8010706:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801070c:	0edb      	lsrs	r3, r3, #27
 801070e:	b2db      	uxtb	r3, r3
 8010710:	f003 0307 	and.w	r3, r3, #7
 8010714:	b2da      	uxtb	r2, r3
 8010716:	683b      	ldr	r3, [r7, #0]
 8010718:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801071e:	0e1b      	lsrs	r3, r3, #24
 8010720:	b2db      	uxtb	r3, r3
 8010722:	f003 0307 	and.w	r3, r3, #7
 8010726:	b2da      	uxtb	r2, r3
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010730:	0d5b      	lsrs	r3, r3, #21
 8010732:	b2db      	uxtb	r3, r3
 8010734:	f003 0307 	and.w	r3, r3, #7
 8010738:	b2da      	uxtb	r2, r3
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010742:	0c9b      	lsrs	r3, r3, #18
 8010744:	b2db      	uxtb	r3, r3
 8010746:	f003 0307 	and.w	r3, r3, #7
 801074a:	b2da      	uxtb	r2, r3
 801074c:	683b      	ldr	r3, [r7, #0]
 801074e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010754:	0bdb      	lsrs	r3, r3, #15
 8010756:	b2db      	uxtb	r3, r3
 8010758:	f003 0307 	and.w	r3, r3, #7
 801075c:	b2da      	uxtb	r2, r3
 801075e:	683b      	ldr	r3, [r7, #0]
 8010760:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	691b      	ldr	r3, [r3, #16]
 8010766:	1c5a      	adds	r2, r3, #1
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	7e1b      	ldrb	r3, [r3, #24]
 8010770:	b2db      	uxtb	r3, r3
 8010772:	f003 0307 	and.w	r3, r3, #7
 8010776:	3302      	adds	r3, #2
 8010778:	2201      	movs	r2, #1
 801077a:	fa02 f303 	lsl.w	r3, r2, r3
 801077e:	687a      	ldr	r2, [r7, #4]
 8010780:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8010782:	fb03 f202 	mul.w	r2, r3, r2
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	7a1b      	ldrb	r3, [r3, #8]
 801078e:	b2db      	uxtb	r3, r3
 8010790:	f003 030f 	and.w	r3, r3, #15
 8010794:	2201      	movs	r2, #1
 8010796:	409a      	lsls	r2, r3
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80107a0:	687a      	ldr	r2, [r7, #4]
 80107a2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80107a4:	0a52      	lsrs	r2, r2, #9
 80107a6:	fb03 f202 	mul.w	r2, r3, r2
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80107b4:	655a      	str	r2, [r3, #84]	@ 0x54
 80107b6:	e031      	b.n	801081c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107bc:	2b01      	cmp	r3, #1
 80107be:	d11d      	bne.n	80107fc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107c4:	041b      	lsls	r3, r3, #16
 80107c6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107ce:	0c1b      	lsrs	r3, r3, #16
 80107d0:	431a      	orrs	r2, r3
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	691b      	ldr	r3, [r3, #16]
 80107da:	3301      	adds	r3, #1
 80107dc:	029a      	lsls	r2, r3, #10
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80107f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	655a      	str	r2, [r3, #84]	@ 0x54
 80107fa:	e00f      	b.n	801081c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	4a58      	ldr	r2, [pc, #352]	@ (8010964 <HAL_SD_GetCardCSD+0x344>)
 8010802:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010808:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	2201      	movs	r2, #1
 8010814:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8010818:	2301      	movs	r3, #1
 801081a:	e09d      	b.n	8010958 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010820:	0b9b      	lsrs	r3, r3, #14
 8010822:	b2db      	uxtb	r3, r3
 8010824:	f003 0301 	and.w	r3, r3, #1
 8010828:	b2da      	uxtb	r2, r3
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010832:	09db      	lsrs	r3, r3, #7
 8010834:	b2db      	uxtb	r3, r3
 8010836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801083a:	b2da      	uxtb	r2, r3
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010844:	b2db      	uxtb	r3, r3
 8010846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801084a:	b2da      	uxtb	r2, r3
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010854:	0fdb      	lsrs	r3, r3, #31
 8010856:	b2da      	uxtb	r2, r3
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010860:	0f5b      	lsrs	r3, r3, #29
 8010862:	b2db      	uxtb	r3, r3
 8010864:	f003 0303 	and.w	r3, r3, #3
 8010868:	b2da      	uxtb	r2, r3
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010872:	0e9b      	lsrs	r3, r3, #26
 8010874:	b2db      	uxtb	r3, r3
 8010876:	f003 0307 	and.w	r3, r3, #7
 801087a:	b2da      	uxtb	r2, r3
 801087c:	683b      	ldr	r3, [r7, #0]
 801087e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010884:	0d9b      	lsrs	r3, r3, #22
 8010886:	b2db      	uxtb	r3, r3
 8010888:	f003 030f 	and.w	r3, r3, #15
 801088c:	b2da      	uxtb	r2, r3
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010896:	0d5b      	lsrs	r3, r3, #21
 8010898:	b2db      	uxtb	r3, r3
 801089a:	f003 0301 	and.w	r3, r3, #1
 801089e:	b2da      	uxtb	r2, r3
 80108a0:	683b      	ldr	r3, [r7, #0]
 80108a2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	2200      	movs	r2, #0
 80108aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108b2:	0c1b      	lsrs	r3, r3, #16
 80108b4:	b2db      	uxtb	r3, r3
 80108b6:	f003 0301 	and.w	r3, r3, #1
 80108ba:	b2da      	uxtb	r2, r3
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108c6:	0bdb      	lsrs	r3, r3, #15
 80108c8:	b2db      	uxtb	r3, r3
 80108ca:	f003 0301 	and.w	r3, r3, #1
 80108ce:	b2da      	uxtb	r2, r3
 80108d0:	683b      	ldr	r3, [r7, #0]
 80108d2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108da:	0b9b      	lsrs	r3, r3, #14
 80108dc:	b2db      	uxtb	r3, r3
 80108de:	f003 0301 	and.w	r3, r3, #1
 80108e2:	b2da      	uxtb	r2, r3
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108ee:	0b5b      	lsrs	r3, r3, #13
 80108f0:	b2db      	uxtb	r3, r3
 80108f2:	f003 0301 	and.w	r3, r3, #1
 80108f6:	b2da      	uxtb	r2, r3
 80108f8:	683b      	ldr	r3, [r7, #0]
 80108fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010902:	0b1b      	lsrs	r3, r3, #12
 8010904:	b2db      	uxtb	r3, r3
 8010906:	f003 0301 	and.w	r3, r3, #1
 801090a:	b2da      	uxtb	r2, r3
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010916:	0a9b      	lsrs	r3, r3, #10
 8010918:	b2db      	uxtb	r3, r3
 801091a:	f003 0303 	and.w	r3, r3, #3
 801091e:	b2da      	uxtb	r2, r3
 8010920:	683b      	ldr	r3, [r7, #0]
 8010922:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801092a:	0a1b      	lsrs	r3, r3, #8
 801092c:	b2db      	uxtb	r3, r3
 801092e:	f003 0303 	and.w	r3, r3, #3
 8010932:	b2da      	uxtb	r2, r3
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801093e:	085b      	lsrs	r3, r3, #1
 8010940:	b2db      	uxtb	r3, r3
 8010942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010946:	b2da      	uxtb	r2, r3
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	2201      	movs	r2, #1
 8010952:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8010956:	2300      	movs	r3, #0
}
 8010958:	4618      	mov	r0, r3
 801095a:	370c      	adds	r7, #12
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr
 8010964:	1fe00fff 	.word	0x1fe00fff

08010968 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b094      	sub	sp, #80	@ 0x50
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
 8010970:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8010972:	2300      	movs	r3, #0
 8010974:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801097e:	b2db      	uxtb	r3, r3
 8010980:	2b03      	cmp	r3, #3
 8010982:	d101      	bne.n	8010988 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8010984:	2301      	movs	r3, #1
 8010986:	e0a7      	b.n	8010ad8 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8010988:	f107 0308 	add.w	r3, r7, #8
 801098c:	4619      	mov	r1, r3
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f000 fb62 	bl	8011058 <SD_SendSDStatus>
 8010994:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8010996:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010998:	2b00      	cmp	r3, #0
 801099a:	d011      	beq.n	80109c0 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	4a4f      	ldr	r2, [pc, #316]	@ (8010ae0 <HAL_SD_GetCardStatus+0x178>)
 80109a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80109a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109aa:	431a      	orrs	r2, r3
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2201      	movs	r2, #1
 80109b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80109b8:	2301      	movs	r3, #1
 80109ba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80109be:	e070      	b.n	8010aa2 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80109c0:	68bb      	ldr	r3, [r7, #8]
 80109c2:	099b      	lsrs	r3, r3, #6
 80109c4:	b2db      	uxtb	r3, r3
 80109c6:	f003 0303 	and.w	r3, r3, #3
 80109ca:	b2da      	uxtb	r2, r3
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80109d0:	68bb      	ldr	r3, [r7, #8]
 80109d2:	095b      	lsrs	r3, r3, #5
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	f003 0301 	and.w	r3, r3, #1
 80109da:	b2da      	uxtb	r2, r3
 80109dc:	683b      	ldr	r3, [r7, #0]
 80109de:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80109e0:	68bb      	ldr	r3, [r7, #8]
 80109e2:	0a1b      	lsrs	r3, r3, #8
 80109e4:	b29b      	uxth	r3, r3
 80109e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80109ea:	b29a      	uxth	r2, r3
 80109ec:	68bb      	ldr	r3, [r7, #8]
 80109ee:	0e1b      	lsrs	r3, r3, #24
 80109f0:	b29b      	uxth	r3, r3
 80109f2:	4313      	orrs	r3, r2
 80109f4:	b29a      	uxth	r2, r3
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	061a      	lsls	r2, r3, #24
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	021b      	lsls	r3, r3, #8
 8010a02:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010a06:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	0a1b      	lsrs	r3, r3, #8
 8010a0c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8010a10:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	0e1b      	lsrs	r3, r3, #24
 8010a16:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8010a18:	683b      	ldr	r3, [r7, #0]
 8010a1a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	b2da      	uxtb	r2, r3
 8010a20:	683b      	ldr	r3, [r7, #0]
 8010a22:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8010a24:	693b      	ldr	r3, [r7, #16]
 8010a26:	0a1b      	lsrs	r3, r3, #8
 8010a28:	b2da      	uxtb	r2, r3
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8010a2e:	693b      	ldr	r3, [r7, #16]
 8010a30:	0d1b      	lsrs	r3, r3, #20
 8010a32:	b2db      	uxtb	r3, r3
 8010a34:	f003 030f 	and.w	r3, r3, #15
 8010a38:	b2da      	uxtb	r2, r3
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	0c1b      	lsrs	r3, r3, #16
 8010a42:	b29b      	uxth	r3, r3
 8010a44:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010a48:	b29a      	uxth	r2, r3
 8010a4a:	697b      	ldr	r3, [r7, #20]
 8010a4c:	b29b      	uxth	r3, r3
 8010a4e:	b2db      	uxtb	r3, r3
 8010a50:	b29b      	uxth	r3, r3
 8010a52:	4313      	orrs	r3, r2
 8010a54:	b29a      	uxth	r2, r3
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8010a5a:	697b      	ldr	r3, [r7, #20]
 8010a5c:	0a9b      	lsrs	r3, r3, #10
 8010a5e:	b2db      	uxtb	r3, r3
 8010a60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a64:	b2da      	uxtb	r2, r3
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	0a1b      	lsrs	r3, r3, #8
 8010a6e:	b2db      	uxtb	r3, r3
 8010a70:	f003 0303 	and.w	r3, r3, #3
 8010a74:	b2da      	uxtb	r2, r3
 8010a76:	683b      	ldr	r3, [r7, #0]
 8010a78:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8010a7a:	697b      	ldr	r3, [r7, #20]
 8010a7c:	091b      	lsrs	r3, r3, #4
 8010a7e:	b2db      	uxtb	r3, r3
 8010a80:	f003 030f 	and.w	r3, r3, #15
 8010a84:	b2da      	uxtb	r2, r3
 8010a86:	683b      	ldr	r3, [r7, #0]
 8010a88:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8010a8a:	697b      	ldr	r3, [r7, #20]
 8010a8c:	b2db      	uxtb	r3, r3
 8010a8e:	f003 030f 	and.w	r3, r3, #15
 8010a92:	b2da      	uxtb	r2, r3
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8010a98:	69bb      	ldr	r3, [r7, #24]
 8010a9a:	0e1b      	lsrs	r3, r3, #24
 8010a9c:	b2da      	uxtb	r2, r3
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010aaa:	4618      	mov	r0, r3
 8010aac:	f002 fb02 	bl	80130b4 <SDMMC_CmdBlockLength>
 8010ab0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8010ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d00d      	beq.n	8010ad4 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	4a08      	ldr	r2, [pc, #32]	@ (8010ae0 <HAL_SD_GetCardStatus+0x178>)
 8010abe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ac4:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	2201      	movs	r2, #1
 8010aca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8010ace:	2301      	movs	r3, #1
 8010ad0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8010ad4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3750      	adds	r7, #80	@ 0x50
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	1fe00fff 	.word	0x1fe00fff

08010ae4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8010ae4:	b480      	push	{r7}
 8010ae6:	b083      	sub	sp, #12
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
 8010aec:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010af2:	683b      	ldr	r3, [r7, #0]
 8010af4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010b0a:	683b      	ldr	r3, [r7, #0]
 8010b0c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010b12:	683b      	ldr	r3, [r7, #0]
 8010b14:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8010b2e:	2300      	movs	r3, #0
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	370c      	adds	r7, #12
 8010b34:	46bd      	mov	sp, r7
 8010b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3a:	4770      	bx	lr

08010b3c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8010b3c:	b590      	push	{r4, r7, lr}
 8010b3e:	b08d      	sub	sp, #52	@ 0x34
 8010b40:	af02      	add	r7, sp, #8
 8010b42:	6078      	str	r0, [r7, #4]
 8010b44:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8010b46:	2300      	movs	r3, #0
 8010b48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	2203      	movs	r2, #3
 8010b50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b58:	2b03      	cmp	r3, #3
 8010b5a:	d02e      	beq.n	8010bba <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b62:	d106      	bne.n	8010b72 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b68:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b70:	e029      	b.n	8010bc6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b78:	d10a      	bne.n	8010b90 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8010b7a:	6878      	ldr	r0, [r7, #4]
 8010b7c:	f000 fb64 	bl	8011248 <SD_WideBus_Enable>
 8010b80:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b86:	6a3b      	ldr	r3, [r7, #32]
 8010b88:	431a      	orrs	r2, r3
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b8e:	e01a      	b.n	8010bc6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8010b90:	683b      	ldr	r3, [r7, #0]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d10a      	bne.n	8010bac <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8010b96:	6878      	ldr	r0, [r7, #4]
 8010b98:	f000 fba1 	bl	80112de <SD_WideBus_Disable>
 8010b9c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010ba2:	6a3b      	ldr	r3, [r7, #32]
 8010ba4:	431a      	orrs	r2, r3
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	635a      	str	r2, [r3, #52]	@ 0x34
 8010baa:	e00c      	b.n	8010bc6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bb0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8010bb8:	e005      	b.n	8010bc6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bbe:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d007      	beq.n	8010bde <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	4a5f      	ldr	r2, [pc, #380]	@ (8010d50 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010bd4:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010bdc:	e096      	b.n	8010d0c <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010bde:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010be2:	f04f 0100 	mov.w	r1, #0
 8010be6:	f7fc ff9d 	bl	800db24 <HAL_RCCEx_GetPeriphCLKFreq>
 8010bea:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8010bec:	69fb      	ldr	r3, [r7, #28]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	f000 8083 	beq.w	8010cfa <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	689b      	ldr	r3, [r3, #8]
 8010bfe:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	691b      	ldr	r3, [r3, #16]
 8010c08:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	695a      	ldr	r2, [r3, #20]
 8010c0e:	69fb      	ldr	r3, [r7, #28]
 8010c10:	4950      	ldr	r1, [pc, #320]	@ (8010d54 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c12:	fba1 1303 	umull	r1, r3, r1, r3
 8010c16:	0e1b      	lsrs	r3, r3, #24
 8010c18:	429a      	cmp	r2, r3
 8010c1a:	d303      	bcc.n	8010c24 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	695b      	ldr	r3, [r3, #20]
 8010c20:	61bb      	str	r3, [r7, #24]
 8010c22:	e05a      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010c2c:	d103      	bne.n	8010c36 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	695b      	ldr	r3, [r3, #20]
 8010c32:	61bb      	str	r3, [r7, #24]
 8010c34:	e051      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c3e:	d126      	bne.n	8010c8e <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	695b      	ldr	r3, [r3, #20]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d10e      	bne.n	8010c66 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8010c48:	69fb      	ldr	r3, [r7, #28]
 8010c4a:	4a43      	ldr	r2, [pc, #268]	@ (8010d58 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d906      	bls.n	8010c5e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010c50:	69fb      	ldr	r3, [r7, #28]
 8010c52:	4a40      	ldr	r2, [pc, #256]	@ (8010d54 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c54:	fba2 2303 	umull	r2, r3, r2, r3
 8010c58:	0e5b      	lsrs	r3, r3, #25
 8010c5a:	61bb      	str	r3, [r7, #24]
 8010c5c:	e03d      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	695b      	ldr	r3, [r3, #20]
 8010c62:	61bb      	str	r3, [r7, #24]
 8010c64:	e039      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	695b      	ldr	r3, [r3, #20]
 8010c6a:	005b      	lsls	r3, r3, #1
 8010c6c:	69fa      	ldr	r2, [r7, #28]
 8010c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c72:	4a39      	ldr	r2, [pc, #228]	@ (8010d58 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010c74:	4293      	cmp	r3, r2
 8010c76:	d906      	bls.n	8010c86 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010c78:	69fb      	ldr	r3, [r7, #28]
 8010c7a:	4a36      	ldr	r2, [pc, #216]	@ (8010d54 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8010c80:	0e5b      	lsrs	r3, r3, #25
 8010c82:	61bb      	str	r3, [r7, #24]
 8010c84:	e029      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	695b      	ldr	r3, [r3, #20]
 8010c8a:	61bb      	str	r3, [r7, #24]
 8010c8c:	e025      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	695b      	ldr	r3, [r3, #20]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d10e      	bne.n	8010cb4 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8010c96:	69fb      	ldr	r3, [r7, #28]
 8010c98:	4a30      	ldr	r2, [pc, #192]	@ (8010d5c <HAL_SD_ConfigWideBusOperation+0x220>)
 8010c9a:	4293      	cmp	r3, r2
 8010c9c:	d906      	bls.n	8010cac <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010c9e:	69fb      	ldr	r3, [r7, #28]
 8010ca0:	4a2c      	ldr	r2, [pc, #176]	@ (8010d54 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8010ca6:	0e1b      	lsrs	r3, r3, #24
 8010ca8:	61bb      	str	r3, [r7, #24]
 8010caa:	e016      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	695b      	ldr	r3, [r3, #20]
 8010cb0:	61bb      	str	r3, [r7, #24]
 8010cb2:	e012      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	695b      	ldr	r3, [r3, #20]
 8010cb8:	005b      	lsls	r3, r3, #1
 8010cba:	69fa      	ldr	r2, [r7, #28]
 8010cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cc0:	4a26      	ldr	r2, [pc, #152]	@ (8010d5c <HAL_SD_ConfigWideBusOperation+0x220>)
 8010cc2:	4293      	cmp	r3, r2
 8010cc4:	d906      	bls.n	8010cd4 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010cc6:	69fb      	ldr	r3, [r7, #28]
 8010cc8:	4a22      	ldr	r2, [pc, #136]	@ (8010d54 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010cca:	fba2 2303 	umull	r2, r3, r2, r3
 8010cce:	0e1b      	lsrs	r3, r3, #24
 8010cd0:	61bb      	str	r3, [r7, #24]
 8010cd2:	e002      	b.n	8010cda <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	695b      	ldr	r3, [r3, #20]
 8010cd8:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681c      	ldr	r4, [r3, #0]
 8010cde:	466a      	mov	r2, sp
 8010ce0:	f107 0314 	add.w	r3, r7, #20
 8010ce4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010ce8:	e882 0003 	stmia.w	r2, {r0, r1}
 8010cec:	f107 0308 	add.w	r3, r7, #8
 8010cf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010cf2:	4620      	mov	r0, r4
 8010cf4:	f002 f900 	bl	8012ef8 <SDMMC_Init>
 8010cf8:	e008      	b.n	8010d0c <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cfe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8010d06:	2301      	movs	r3, #1
 8010d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010d14:	4618      	mov	r0, r3
 8010d16:	f002 f9cd 	bl	80130b4 <SDMMC_CmdBlockLength>
 8010d1a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010d1c:	6a3b      	ldr	r3, [r7, #32]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d00c      	beq.n	8010d3c <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	4a0a      	ldr	r2, [pc, #40]	@ (8010d50 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010d28:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d2e:	6a3b      	ldr	r3, [r7, #32]
 8010d30:	431a      	orrs	r2, r3
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8010d36:	2301      	movs	r3, #1
 8010d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	2201      	movs	r2, #1
 8010d40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8010d44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010d48:	4618      	mov	r0, r3
 8010d4a:	372c      	adds	r7, #44	@ 0x2c
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd90      	pop	{r4, r7, pc}
 8010d50:	1fe00fff 	.word	0x1fe00fff
 8010d54:	55e63b89 	.word	0x55e63b89
 8010d58:	02faf080 	.word	0x02faf080
 8010d5c:	017d7840 	.word	0x017d7840

08010d60 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b086      	sub	sp, #24
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8010d6c:	f107 030c 	add.w	r3, r7, #12
 8010d70:	4619      	mov	r1, r3
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f000 fa40 	bl	80111f8 <SD_SendStatus>
 8010d78:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010d7a:	697b      	ldr	r3, [r7, #20]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d005      	beq.n	8010d8c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d84:	697b      	ldr	r3, [r7, #20]
 8010d86:	431a      	orrs	r2, r3
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	0a5b      	lsrs	r3, r3, #9
 8010d90:	f003 030f 	and.w	r3, r3, #15
 8010d94:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8010d96:	693b      	ldr	r3, [r7, #16]
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3718      	adds	r7, #24
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}

08010da0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b090      	sub	sp, #64	@ 0x40
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8010da8:	2300      	movs	r3, #0
 8010daa:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8010dac:	f7f3 fe0a 	bl	80049c4 <HAL_GetTick>
 8010db0:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	4618      	mov	r0, r3
 8010db8:	f002 f8f7 	bl	8012faa <SDMMC_GetPowerState>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d102      	bne.n	8010dc8 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010dc2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8010dc6:	e0b5      	b.n	8010f34 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010dcc:	2b03      	cmp	r3, #3
 8010dce:	d02e      	beq.n	8010e2e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f002 fafc 	bl	80133d2 <SDMMC_CmdSendCID>
 8010dda:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8010ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d001      	beq.n	8010de6 <SD_InitCard+0x46>
    {
      return errorstate;
 8010de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010de4:	e0a6      	b.n	8010f34 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	2100      	movs	r1, #0
 8010dec:	4618      	mov	r0, r3
 8010dee:	f002 f922 	bl	8013036 <SDMMC_GetResponse>
 8010df2:	4602      	mov	r2, r0
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	2104      	movs	r1, #4
 8010dfe:	4618      	mov	r0, r3
 8010e00:	f002 f919 	bl	8013036 <SDMMC_GetResponse>
 8010e04:	4602      	mov	r2, r0
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	2108      	movs	r1, #8
 8010e10:	4618      	mov	r0, r3
 8010e12:	f002 f910 	bl	8013036 <SDMMC_GetResponse>
 8010e16:	4602      	mov	r2, r0
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	210c      	movs	r1, #12
 8010e22:	4618      	mov	r0, r3
 8010e24:	f002 f907 	bl	8013036 <SDMMC_GetResponse>
 8010e28:	4602      	mov	r2, r0
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e32:	2b03      	cmp	r3, #3
 8010e34:	d01d      	beq.n	8010e72 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8010e36:	e019      	b.n	8010e6c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	f107 020a 	add.w	r2, r7, #10
 8010e40:	4611      	mov	r1, r2
 8010e42:	4618      	mov	r0, r3
 8010e44:	f002 fb04 	bl	8013450 <SDMMC_CmdSetRelAdd>
 8010e48:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8010e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d001      	beq.n	8010e54 <SD_InitCard+0xb4>
      {
        return errorstate;
 8010e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e52:	e06f      	b.n	8010f34 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8010e54:	f7f3 fdb6 	bl	80049c4 <HAL_GetTick>
 8010e58:	4602      	mov	r2, r0
 8010e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e5c:	1ad3      	subs	r3, r2, r3
 8010e5e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d902      	bls.n	8010e6c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8010e66:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010e6a:	e063      	b.n	8010f34 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8010e6c:	897b      	ldrh	r3, [r7, #10]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d0e2      	beq.n	8010e38 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e76:	2b03      	cmp	r3, #3
 8010e78:	d036      	beq.n	8010ee8 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8010e7a:	897b      	ldrh	r3, [r7, #10]
 8010e7c:	461a      	mov	r2, r3
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681a      	ldr	r2, [r3, #0]
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010e8a:	041b      	lsls	r3, r3, #16
 8010e8c:	4619      	mov	r1, r3
 8010e8e:	4610      	mov	r0, r2
 8010e90:	f002 fabe 	bl	8013410 <SDMMC_CmdSendCSD>
 8010e94:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8010e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d001      	beq.n	8010ea0 <SD_InitCard+0x100>
    {
      return errorstate;
 8010e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e9e:	e049      	b.n	8010f34 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	2100      	movs	r1, #0
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f002 f8c5 	bl	8013036 <SDMMC_GetResponse>
 8010eac:	4602      	mov	r2, r0
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	2104      	movs	r1, #4
 8010eb8:	4618      	mov	r0, r3
 8010eba:	f002 f8bc 	bl	8013036 <SDMMC_GetResponse>
 8010ebe:	4602      	mov	r2, r0
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	2108      	movs	r1, #8
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f002 f8b3 	bl	8013036 <SDMMC_GetResponse>
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	210c      	movs	r1, #12
 8010edc:	4618      	mov	r0, r3
 8010ede:	f002 f8aa 	bl	8013036 <SDMMC_GetResponse>
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2104      	movs	r1, #4
 8010eee:	4618      	mov	r0, r3
 8010ef0:	f002 f8a1 	bl	8013036 <SDMMC_GetResponse>
 8010ef4:	4603      	mov	r3, r0
 8010ef6:	0d1a      	lsrs	r2, r3, #20
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8010efc:	f107 030c 	add.w	r3, r7, #12
 8010f00:	4619      	mov	r1, r3
 8010f02:	6878      	ldr	r0, [r7, #4]
 8010f04:	f7ff fb8c 	bl	8010620 <HAL_SD_GetCardCSD>
 8010f08:	4603      	mov	r3, r0
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d002      	beq.n	8010f14 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010f0e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010f12:	e00f      	b.n	8010f34 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681a      	ldr	r2, [r3, #0]
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f1c:	041b      	lsls	r3, r3, #16
 8010f1e:	4619      	mov	r1, r3
 8010f20:	4610      	mov	r0, r2
 8010f22:	f002 f96d 	bl	8013200 <SDMMC_CmdSelDesel>
 8010f26:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8010f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d001      	beq.n	8010f32 <SD_InitCard+0x192>
  {
    return errorstate;
 8010f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f30:	e000      	b.n	8010f34 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8010f32:	2300      	movs	r3, #0
}
 8010f34:	4618      	mov	r0, r3
 8010f36:	3740      	adds	r7, #64	@ 0x40
 8010f38:	46bd      	mov	sp, r7
 8010f3a:	bd80      	pop	{r7, pc}

08010f3c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b086      	sub	sp, #24
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010f44:	2300      	movs	r3, #0
 8010f46:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8010f48:	2300      	movs	r3, #0
 8010f4a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	4618      	mov	r0, r3
 8010f56:	f002 f976 	bl	8013246 <SDMMC_CmdGoIdleState>
 8010f5a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d001      	beq.n	8010f66 <SD_PowerON+0x2a>
  {
    return errorstate;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	e072      	b.n	801104c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	f002 f989 	bl	8013282 <SDMMC_CmdOperCond>
 8010f70:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010f78:	d10d      	bne.n	8010f96 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	4618      	mov	r0, r3
 8010f86:	f002 f95e 	bl	8013246 <SDMMC_CmdGoIdleState>
 8010f8a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d004      	beq.n	8010f9c <SD_PowerON+0x60>
    {
      return errorstate;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	e05a      	b.n	801104c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	2201      	movs	r2, #1
 8010f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fa0:	2b01      	cmp	r3, #1
 8010fa2:	d137      	bne.n	8011014 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	2100      	movs	r1, #0
 8010faa:	4618      	mov	r0, r3
 8010fac:	f002 f989 	bl	80132c2 <SDMMC_CmdAppCommand>
 8010fb0:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d02d      	beq.n	8011014 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010fb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010fbc:	e046      	b.n	801104c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	2100      	movs	r1, #0
 8010fc4:	4618      	mov	r0, r3
 8010fc6:	f002 f97c 	bl	80132c2 <SDMMC_CmdAppCommand>
 8010fca:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d001      	beq.n	8010fd6 <SD_PowerON+0x9a>
    {
      return errorstate;
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	e03a      	b.n	801104c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	491e      	ldr	r1, [pc, #120]	@ (8011054 <SD_PowerON+0x118>)
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f002 f993 	bl	8013308 <SDMMC_CmdAppOperCommand>
 8010fe2:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d002      	beq.n	8010ff0 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010fea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010fee:	e02d      	b.n	801104c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	2100      	movs	r1, #0
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	f002 f81d 	bl	8013036 <SDMMC_GetResponse>
 8010ffc:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	0fdb      	lsrs	r3, r3, #31
 8011002:	2b01      	cmp	r3, #1
 8011004:	d101      	bne.n	801100a <SD_PowerON+0xce>
 8011006:	2301      	movs	r3, #1
 8011008:	e000      	b.n	801100c <SD_PowerON+0xd0>
 801100a:	2300      	movs	r3, #0
 801100c:	613b      	str	r3, [r7, #16]

    count++;
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	3301      	adds	r3, #1
 8011012:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8011014:	68bb      	ldr	r3, [r7, #8]
 8011016:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801101a:	4293      	cmp	r3, r2
 801101c:	d802      	bhi.n	8011024 <SD_PowerON+0xe8>
 801101e:	693b      	ldr	r3, [r7, #16]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d0cc      	beq.n	8010fbe <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801102a:	4293      	cmp	r3, r2
 801102c:	d902      	bls.n	8011034 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 801102e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011032:	e00b      	b.n	801104c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	2200      	movs	r2, #0
 8011038:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011040:	2b00      	cmp	r3, #0
 8011042:	d002      	beq.n	801104a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	2201      	movs	r2, #1
 8011048:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 801104a:	2300      	movs	r3, #0
}
 801104c:	4618      	mov	r0, r3
 801104e:	3718      	adds	r7, #24
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}
 8011054:	c1100000 	.word	0xc1100000

08011058 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b08c      	sub	sp, #48	@ 0x30
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011062:	f7f3 fcaf 	bl	80049c4 <HAL_GetTick>
 8011066:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	2100      	movs	r1, #0
 8011072:	4618      	mov	r0, r3
 8011074:	f001 ffdf 	bl	8013036 <SDMMC_GetResponse>
 8011078:	4603      	mov	r3, r0
 801107a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801107e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011082:	d102      	bne.n	801108a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011084:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011088:	e0b0      	b.n	80111ec <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	2140      	movs	r1, #64	@ 0x40
 8011090:	4618      	mov	r0, r3
 8011092:	f002 f80f 	bl	80130b4 <SDMMC_CmdBlockLength>
 8011096:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011098:	6a3b      	ldr	r3, [r7, #32]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d005      	beq.n	80110aa <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80110a6:	6a3b      	ldr	r3, [r7, #32]
 80110a8:	e0a0      	b.n	80111ec <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	681a      	ldr	r2, [r3, #0]
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80110b2:	041b      	lsls	r3, r3, #16
 80110b4:	4619      	mov	r1, r3
 80110b6:	4610      	mov	r0, r2
 80110b8:	f002 f903 	bl	80132c2 <SDMMC_CmdAppCommand>
 80110bc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80110be:	6a3b      	ldr	r3, [r7, #32]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d005      	beq.n	80110d0 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80110cc:	6a3b      	ldr	r3, [r7, #32]
 80110ce:	e08d      	b.n	80111ec <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80110d0:	f04f 33ff 	mov.w	r3, #4294967295
 80110d4:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 80110d6:	2340      	movs	r3, #64	@ 0x40
 80110d8:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 80110da:	2360      	movs	r3, #96	@ 0x60
 80110dc:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80110de:	2302      	movs	r3, #2
 80110e0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80110e2:	2300      	movs	r3, #0
 80110e4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80110e6:	2301      	movs	r3, #1
 80110e8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	f107 0208 	add.w	r2, r7, #8
 80110f2:	4611      	mov	r1, r2
 80110f4:	4618      	mov	r0, r3
 80110f6:	f001 ffb1 	bl	801305c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	4618      	mov	r0, r3
 8011100:	f002 f9eb 	bl	80134da <SDMMC_CmdStatusRegister>
 8011104:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011106:	6a3b      	ldr	r3, [r7, #32]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d02b      	beq.n	8011164 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8011114:	6a3b      	ldr	r3, [r7, #32]
 8011116:	e069      	b.n	80111ec <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801111e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011122:	2b00      	cmp	r3, #0
 8011124:	d013      	beq.n	801114e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8011126:	2300      	movs	r3, #0
 8011128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801112a:	e00d      	b.n	8011148 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4618      	mov	r0, r3
 8011132:	f001 ff0b 	bl	8012f4c <SDMMC_ReadFIFO>
 8011136:	4602      	mov	r2, r0
 8011138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801113a:	601a      	str	r2, [r3, #0]
        pData++;
 801113c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801113e:	3304      	adds	r3, #4
 8011140:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8011142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011144:	3301      	adds	r3, #1
 8011146:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801114a:	2b07      	cmp	r3, #7
 801114c:	d9ee      	bls.n	801112c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 801114e:	f7f3 fc39 	bl	80049c4 <HAL_GetTick>
 8011152:	4602      	mov	r2, r0
 8011154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011156:	1ad3      	subs	r3, r2, r3
 8011158:	f1b3 3fff 	cmp.w	r3, #4294967295
 801115c:	d102      	bne.n	8011164 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 801115e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011162:	e043      	b.n	80111ec <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801116a:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801116e:	2b00      	cmp	r3, #0
 8011170:	d0d2      	beq.n	8011118 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011178:	f003 0308 	and.w	r3, r3, #8
 801117c:	2b00      	cmp	r3, #0
 801117e:	d001      	beq.n	8011184 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8011180:	2308      	movs	r3, #8
 8011182:	e033      	b.n	80111ec <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801118a:	f003 0302 	and.w	r3, r3, #2
 801118e:	2b00      	cmp	r3, #0
 8011190:	d001      	beq.n	8011196 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8011192:	2302      	movs	r3, #2
 8011194:	e02a      	b.n	80111ec <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801119c:	f003 0320 	and.w	r3, r3, #32
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d017      	beq.n	80111d4 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 80111a4:	2320      	movs	r3, #32
 80111a6:	e021      	b.n	80111ec <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	4618      	mov	r0, r3
 80111ae:	f001 fecd 	bl	8012f4c <SDMMC_ReadFIFO>
 80111b2:	4602      	mov	r2, r0
 80111b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b6:	601a      	str	r2, [r3, #0]
    pData++;
 80111b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111ba:	3304      	adds	r3, #4
 80111bc:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80111be:	f7f3 fc01 	bl	80049c4 <HAL_GetTick>
 80111c2:	4602      	mov	r2, r0
 80111c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111c6:	1ad3      	subs	r3, r2, r3
 80111c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111cc:	d102      	bne.n	80111d4 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80111ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80111d2:	e00b      	b.n	80111ec <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d1e2      	bne.n	80111a8 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	4a03      	ldr	r2, [pc, #12]	@ (80111f4 <SD_SendSDStatus+0x19c>)
 80111e8:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 80111ea:	2300      	movs	r3, #0
}
 80111ec:	4618      	mov	r0, r3
 80111ee:	3730      	adds	r7, #48	@ 0x30
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}
 80111f4:	18000f3a 	.word	0x18000f3a

080111f8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80111f8:	b580      	push	{r7, lr}
 80111fa:	b084      	sub	sp, #16
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	6078      	str	r0, [r7, #4]
 8011200:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8011202:	683b      	ldr	r3, [r7, #0]
 8011204:	2b00      	cmp	r3, #0
 8011206:	d102      	bne.n	801120e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8011208:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801120c:	e018      	b.n	8011240 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681a      	ldr	r2, [r3, #0]
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011216:	041b      	lsls	r3, r3, #16
 8011218:	4619      	mov	r1, r3
 801121a:	4610      	mov	r0, r2
 801121c:	f002 f93a 	bl	8013494 <SDMMC_CmdSendStatus>
 8011220:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d001      	beq.n	801122c <SD_SendStatus+0x34>
  {
    return errorstate;
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	e009      	b.n	8011240 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	2100      	movs	r1, #0
 8011232:	4618      	mov	r0, r3
 8011234:	f001 feff 	bl	8013036 <SDMMC_GetResponse>
 8011238:	4602      	mov	r2, r0
 801123a:	683b      	ldr	r3, [r7, #0]
 801123c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 801123e:	2300      	movs	r3, #0
}
 8011240:	4618      	mov	r0, r3
 8011242:	3710      	adds	r7, #16
 8011244:	46bd      	mov	sp, r7
 8011246:	bd80      	pop	{r7, pc}

08011248 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b086      	sub	sp, #24
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8011250:	2300      	movs	r3, #0
 8011252:	60fb      	str	r3, [r7, #12]
 8011254:	2300      	movs	r3, #0
 8011256:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	2100      	movs	r1, #0
 801125e:	4618      	mov	r0, r3
 8011260:	f001 fee9 	bl	8013036 <SDMMC_GetResponse>
 8011264:	4603      	mov	r3, r0
 8011266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801126a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801126e:	d102      	bne.n	8011276 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011270:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011274:	e02f      	b.n	80112d6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8011276:	f107 030c 	add.w	r3, r7, #12
 801127a:	4619      	mov	r1, r3
 801127c:	6878      	ldr	r0, [r7, #4]
 801127e:	f000 f879 	bl	8011374 <SD_FindSCR>
 8011282:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011284:	697b      	ldr	r3, [r7, #20]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d001      	beq.n	801128e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 801128a:	697b      	ldr	r3, [r7, #20]
 801128c:	e023      	b.n	80112d6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 801128e:	693b      	ldr	r3, [r7, #16]
 8011290:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011294:	2b00      	cmp	r3, #0
 8011296:	d01c      	beq.n	80112d2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	681a      	ldr	r2, [r3, #0]
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112a0:	041b      	lsls	r3, r3, #16
 80112a2:	4619      	mov	r1, r3
 80112a4:	4610      	mov	r0, r2
 80112a6:	f002 f80c 	bl	80132c2 <SDMMC_CmdAppCommand>
 80112aa:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d001      	beq.n	80112b6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	e00f      	b.n	80112d6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	2102      	movs	r1, #2
 80112bc:	4618      	mov	r0, r3
 80112be:	f002 f843 	bl	8013348 <SDMMC_CmdBusWidth>
 80112c2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d001      	beq.n	80112ce <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80112ca:	697b      	ldr	r3, [r7, #20]
 80112cc:	e003      	b.n	80112d6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80112ce:	2300      	movs	r3, #0
 80112d0:	e001      	b.n	80112d6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80112d2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3718      	adds	r7, #24
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}

080112de <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80112de:	b580      	push	{r7, lr}
 80112e0:	b086      	sub	sp, #24
 80112e2:	af00      	add	r7, sp, #0
 80112e4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80112e6:	2300      	movs	r3, #0
 80112e8:	60fb      	str	r3, [r7, #12]
 80112ea:	2300      	movs	r3, #0
 80112ec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	2100      	movs	r1, #0
 80112f4:	4618      	mov	r0, r3
 80112f6:	f001 fe9e 	bl	8013036 <SDMMC_GetResponse>
 80112fa:	4603      	mov	r3, r0
 80112fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011300:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011304:	d102      	bne.n	801130c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011306:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801130a:	e02f      	b.n	801136c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 801130c:	f107 030c 	add.w	r3, r7, #12
 8011310:	4619      	mov	r1, r3
 8011312:	6878      	ldr	r0, [r7, #4]
 8011314:	f000 f82e 	bl	8011374 <SD_FindSCR>
 8011318:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d001      	beq.n	8011324 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	e023      	b.n	801136c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8011324:	693b      	ldr	r3, [r7, #16]
 8011326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801132a:	2b00      	cmp	r3, #0
 801132c:	d01c      	beq.n	8011368 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681a      	ldr	r2, [r3, #0]
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011336:	041b      	lsls	r3, r3, #16
 8011338:	4619      	mov	r1, r3
 801133a:	4610      	mov	r0, r2
 801133c:	f001 ffc1 	bl	80132c2 <SDMMC_CmdAppCommand>
 8011340:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d001      	beq.n	801134c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	e00f      	b.n	801136c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	2100      	movs	r1, #0
 8011352:	4618      	mov	r0, r3
 8011354:	f001 fff8 	bl	8013348 <SDMMC_CmdBusWidth>
 8011358:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d001      	beq.n	8011364 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8011360:	697b      	ldr	r3, [r7, #20]
 8011362:	e003      	b.n	801136c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8011364:	2300      	movs	r3, #0
 8011366:	e001      	b.n	801136c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8011368:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 801136c:	4618      	mov	r0, r3
 801136e:	3718      	adds	r7, #24
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}

08011374 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b08e      	sub	sp, #56	@ 0x38
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
 801137c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 801137e:	f7f3 fb21 	bl	80049c4 <HAL_GetTick>
 8011382:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8011384:	2300      	movs	r3, #0
 8011386:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8011388:	2300      	movs	r3, #0
 801138a:	60bb      	str	r3, [r7, #8]
 801138c:	2300      	movs	r3, #0
 801138e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	2108      	movs	r1, #8
 801139a:	4618      	mov	r0, r3
 801139c:	f001 fe8a 	bl	80130b4 <SDMMC_CmdBlockLength>
 80113a0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80113a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d001      	beq.n	80113ac <SD_FindSCR+0x38>
  {
    return errorstate;
 80113a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113aa:	e0ad      	b.n	8011508 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	681a      	ldr	r2, [r3, #0]
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80113b4:	041b      	lsls	r3, r3, #16
 80113b6:	4619      	mov	r1, r3
 80113b8:	4610      	mov	r0, r2
 80113ba:	f001 ff82 	bl	80132c2 <SDMMC_CmdAppCommand>
 80113be:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80113c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d001      	beq.n	80113ca <SD_FindSCR+0x56>
  {
    return errorstate;
 80113c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113c8:	e09e      	b.n	8011508 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80113ca:	f04f 33ff 	mov.w	r3, #4294967295
 80113ce:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80113d0:	2308      	movs	r3, #8
 80113d2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80113d4:	2330      	movs	r3, #48	@ 0x30
 80113d6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80113d8:	2302      	movs	r3, #2
 80113da:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80113dc:	2300      	movs	r3, #0
 80113de:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80113e0:	2301      	movs	r3, #1
 80113e2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	f107 0210 	add.w	r2, r7, #16
 80113ec:	4611      	mov	r1, r2
 80113ee:	4618      	mov	r0, r3
 80113f0:	f001 fe34 	bl	801305c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	4618      	mov	r0, r3
 80113fa:	f001 ffc8 	bl	801338e <SDMMC_CmdSendSCR>
 80113fe:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8011400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011402:	2b00      	cmp	r3, #0
 8011404:	d027      	beq.n	8011456 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8011406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011408:	e07e      	b.n	8011508 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	681b      	ldr	r3, [r3, #0]
 801140e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011410:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011414:	2b00      	cmp	r3, #0
 8011416:	d113      	bne.n	8011440 <SD_FindSCR+0xcc>
 8011418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801141a:	2b00      	cmp	r3, #0
 801141c:	d110      	bne.n	8011440 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	4618      	mov	r0, r3
 8011424:	f001 fd92 	bl	8012f4c <SDMMC_ReadFIFO>
 8011428:	4603      	mov	r3, r0
 801142a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	4618      	mov	r0, r3
 8011432:	f001 fd8b 	bl	8012f4c <SDMMC_ReadFIFO>
 8011436:	4603      	mov	r3, r0
 8011438:	60fb      	str	r3, [r7, #12]
      index++;
 801143a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801143c:	3301      	adds	r3, #1
 801143e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8011440:	f7f3 fac0 	bl	80049c4 <HAL_GetTick>
 8011444:	4602      	mov	r2, r0
 8011446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011448:	1ad3      	subs	r3, r2, r3
 801144a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801144e:	d102      	bne.n	8011456 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8011450:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011454:	e058      	b.n	8011508 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801145c:	f240 532a 	movw	r3, #1322	@ 0x52a
 8011460:	4013      	ands	r3, r2
 8011462:	2b00      	cmp	r3, #0
 8011464:	d0d1      	beq.n	801140a <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801146c:	f003 0308 	and.w	r3, r3, #8
 8011470:	2b00      	cmp	r3, #0
 8011472:	d005      	beq.n	8011480 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	2208      	movs	r2, #8
 801147a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 801147c:	2308      	movs	r3, #8
 801147e:	e043      	b.n	8011508 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011486:	f003 0302 	and.w	r3, r3, #2
 801148a:	2b00      	cmp	r3, #0
 801148c:	d005      	beq.n	801149a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	2202      	movs	r2, #2
 8011494:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8011496:	2302      	movs	r3, #2
 8011498:	e036      	b.n	8011508 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80114a0:	f003 0320 	and.w	r3, r3, #32
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d005      	beq.n	80114b4 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	2220      	movs	r2, #32
 80114ae:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80114b0:	2320      	movs	r3, #32
 80114b2:	e029      	b.n	8011508 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	4a15      	ldr	r2, [pc, #84]	@ (8011510 <SD_FindSCR+0x19c>)
 80114ba:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	061a      	lsls	r2, r3, #24
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	021b      	lsls	r3, r3, #8
 80114c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80114c8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	0a1b      	lsrs	r3, r3, #8
 80114ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80114d2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	0e1b      	lsrs	r3, r3, #24
 80114d8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80114da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114dc:	601a      	str	r2, [r3, #0]
    scr++;
 80114de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114e0:	3304      	adds	r3, #4
 80114e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	061a      	lsls	r2, r3, #24
 80114e8:	68bb      	ldr	r3, [r7, #8]
 80114ea:	021b      	lsls	r3, r3, #8
 80114ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80114f0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80114f2:	68bb      	ldr	r3, [r7, #8]
 80114f4:	0a1b      	lsrs	r3, r3, #8
 80114f6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80114fa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	0e1b      	lsrs	r3, r3, #24
 8011500:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8011502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011504:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8011506:	2300      	movs	r3, #0
}
 8011508:	4618      	mov	r0, r3
 801150a:	3738      	adds	r7, #56	@ 0x38
 801150c:	46bd      	mov	sp, r7
 801150e:	bd80      	pop	{r7, pc}
 8011510:	18000f3a 	.word	0x18000f3a

08011514 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b086      	sub	sp, #24
 8011518:	af00      	add	r7, sp, #0
 801151a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011520:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011526:	2b1f      	cmp	r3, #31
 8011528:	d936      	bls.n	8011598 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801152a:	2300      	movs	r3, #0
 801152c:	617b      	str	r3, [r7, #20]
 801152e:	e027      	b.n	8011580 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	4618      	mov	r0, r3
 8011536:	f001 fd09 	bl	8012f4c <SDMMC_ReadFIFO>
 801153a:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	b2da      	uxtb	r2, r3
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011544:	693b      	ldr	r3, [r7, #16]
 8011546:	3301      	adds	r3, #1
 8011548:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	0a1b      	lsrs	r3, r3, #8
 801154e:	b2da      	uxtb	r2, r3
 8011550:	693b      	ldr	r3, [r7, #16]
 8011552:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011554:	693b      	ldr	r3, [r7, #16]
 8011556:	3301      	adds	r3, #1
 8011558:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	0c1b      	lsrs	r3, r3, #16
 801155e:	b2da      	uxtb	r2, r3
 8011560:	693b      	ldr	r3, [r7, #16]
 8011562:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	3301      	adds	r3, #1
 8011568:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	0e1b      	lsrs	r3, r3, #24
 801156e:	b2da      	uxtb	r2, r3
 8011570:	693b      	ldr	r3, [r7, #16]
 8011572:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011574:	693b      	ldr	r3, [r7, #16]
 8011576:	3301      	adds	r3, #1
 8011578:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801157a:	697b      	ldr	r3, [r7, #20]
 801157c:	3301      	adds	r3, #1
 801157e:	617b      	str	r3, [r7, #20]
 8011580:	697b      	ldr	r3, [r7, #20]
 8011582:	2b07      	cmp	r3, #7
 8011584:	d9d4      	bls.n	8011530 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	693a      	ldr	r2, [r7, #16]
 801158a:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011590:	f1a3 0220 	sub.w	r2, r3, #32
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8011598:	bf00      	nop
 801159a:	3718      	adds	r7, #24
 801159c:	46bd      	mov	sp, r7
 801159e:	bd80      	pop	{r7, pc}

080115a0 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80115a0:	b580      	push	{r7, lr}
 80115a2:	b086      	sub	sp, #24
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	69db      	ldr	r3, [r3, #28]
 80115ac:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	6a1b      	ldr	r3, [r3, #32]
 80115b2:	2b1f      	cmp	r3, #31
 80115b4:	d93a      	bls.n	801162c <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80115b6:	2300      	movs	r3, #0
 80115b8:	617b      	str	r3, [r7, #20]
 80115ba:	e02b      	b.n	8011614 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 80115bc:	693b      	ldr	r3, [r7, #16]
 80115be:	781b      	ldrb	r3, [r3, #0]
 80115c0:	60fb      	str	r3, [r7, #12]
      tmp++;
 80115c2:	693b      	ldr	r3, [r7, #16]
 80115c4:	3301      	adds	r3, #1
 80115c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80115c8:	693b      	ldr	r3, [r7, #16]
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	021a      	lsls	r2, r3, #8
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	4313      	orrs	r3, r2
 80115d2:	60fb      	str	r3, [r7, #12]
      tmp++;
 80115d4:	693b      	ldr	r3, [r7, #16]
 80115d6:	3301      	adds	r3, #1
 80115d8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	781b      	ldrb	r3, [r3, #0]
 80115de:	041a      	lsls	r2, r3, #16
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	4313      	orrs	r3, r2
 80115e4:	60fb      	str	r3, [r7, #12]
      tmp++;
 80115e6:	693b      	ldr	r3, [r7, #16]
 80115e8:	3301      	adds	r3, #1
 80115ea:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80115ec:	693b      	ldr	r3, [r7, #16]
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	061a      	lsls	r2, r3, #24
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	4313      	orrs	r3, r2
 80115f6:	60fb      	str	r3, [r7, #12]
      tmp++;
 80115f8:	693b      	ldr	r3, [r7, #16]
 80115fa:	3301      	adds	r3, #1
 80115fc:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	f107 020c 	add.w	r2, r7, #12
 8011606:	4611      	mov	r1, r2
 8011608:	4618      	mov	r0, r3
 801160a:	f001 fcac 	bl	8012f66 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801160e:	697b      	ldr	r3, [r7, #20]
 8011610:	3301      	adds	r3, #1
 8011612:	617b      	str	r3, [r7, #20]
 8011614:	697b      	ldr	r3, [r7, #20]
 8011616:	2b07      	cmp	r3, #7
 8011618:	d9d0      	bls.n	80115bc <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	693a      	ldr	r2, [r7, #16]
 801161e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	6a1b      	ldr	r3, [r3, #32]
 8011624:	f1a3 0220 	sub.w	r2, r3, #32
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	621a      	str	r2, [r3, #32]
  }
}
 801162c:	bf00      	nop
 801162e:	3718      	adds	r7, #24
 8011630:	46bd      	mov	sp, r7
 8011632:	bd80      	pop	{r7, pc}

08011634 <HAL_SDEx_ConfigDMAMultiBuffer>:
  * @param  BufferSize: Size of Buffer0 in Blocks. Buffer0 and Buffer1 must have the same size.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ConfigDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t *pDataBuffer0, uint32_t *pDataBuffer1,
                                                uint32_t BufferSize)
{
 8011634:	b480      	push	{r7}
 8011636:	b085      	sub	sp, #20
 8011638:	af00      	add	r7, sp, #0
 801163a:	60f8      	str	r0, [r7, #12]
 801163c:	60b9      	str	r1, [r7, #8]
 801163e:	607a      	str	r2, [r7, #4]
 8011640:	603b      	str	r3, [r7, #0]
  if (hsd->State == HAL_SD_STATE_READY)
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011648:	b2db      	uxtb	r3, r3
 801164a:	2b01      	cmp	r3, #1
 801164c:	d10e      	bne.n	801166c <HAL_SDEx_ConfigDMAMultiBuffer+0x38>
  {
    hsd->Instance->IDMABASE0 = (uint32_t) pDataBuffer0;
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	68ba      	ldr	r2, [r7, #8]
 8011654:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMABASE1 = (uint32_t) pDataBuffer1;
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	687a      	ldr	r2, [r7, #4]
 801165c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->Instance->IDMABSIZE = (uint32_t)(BLOCKSIZE * BufferSize);
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	683a      	ldr	r2, [r7, #0]
 8011664:	0252      	lsls	r2, r2, #9
 8011666:	655a      	str	r2, [r3, #84]	@ 0x54

    return HAL_OK;
 8011668:	2300      	movs	r3, #0
 801166a:	e000      	b.n	801166e <HAL_SDEx_ConfigDMAMultiBuffer+0x3a>
  }
  else
  {
    return HAL_BUSY;
 801166c:	2302      	movs	r3, #2
  }
}
 801166e:	4618      	mov	r0, r3
 8011670:	3714      	adds	r7, #20
 8011672:	46bd      	mov	sp, r7
 8011674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011678:	4770      	bx	lr
	...

0801167c <HAL_SDEx_ReadBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ReadBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b08e      	sub	sp, #56	@ 0x38
 8011680:	af00      	add	r7, sp, #0
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011692:	b2db      	uxtb	r3, r3
 8011694:	2b01      	cmp	r3, #1
 8011696:	f040 808b 	bne.w	80117b0 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x134>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801169a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	441a      	add	r2, r3
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80116a4:	429a      	cmp	r2, r3
 80116a6:	d907      	bls.n	80116b8 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x3c>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80116ac:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80116b4:	2301      	movs	r3, #1
 80116b6:	e07c      	b.n	80117b2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116be:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80116c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d005      	beq.n	80116de <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 80116d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d002      	beq.n	80116de <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 80116d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d105      	bne.n	80116ea <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x6e>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80116e4:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80116e6:	2301      	movs	r3, #1
 80116e8:	e063      	b.n	80117b2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	2200      	movs	r2, #0
 80116f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Clear old Flags*/
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	4a31      	ldr	r2, [pc, #196]	@ (80117bc <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x140>)
 80116f8:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	2200      	movs	r2, #0
 80116fe:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_BUSY;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	2203      	movs	r2, #3
 8011704:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801170c:	2b01      	cmp	r3, #1
 801170e:	d002      	beq.n	8011716 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x9a>
    {
      add *= 512U;
 8011710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011712:	025b      	lsls	r3, r3, #9
 8011714:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011716:	f04f 33ff 	mov.w	r3, #4294967295
 801171a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	025b      	lsls	r3, r3, #9
 8011720:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011722:	2390      	movs	r3, #144	@ 0x90
 8011724:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8011726:	2302      	movs	r3, #2
 8011728:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801172a:	2300      	movs	r3, #0
 801172c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801172e:	2300      	movs	r3, #0
 8011730:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	f107 0210 	add.w	r2, r7, #16
 801173a:	4611      	mov	r1, r2
 801173c:	4618      	mov	r0, r3
 801173e:	f001 fc8d 	bl	801305c <SDMMC_ConfigData>

    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011750:	62da      	str	r2, [r3, #44]	@ 0x2c

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	68da      	ldr	r2, [r3, #12]
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011760:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 8011762:	68fb      	ldr	r3, [r7, #12]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	2203      	movs	r2, #3
 8011768:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	2282      	movs	r2, #130	@ 0x82
 801176e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Read Multi Block command */
    errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011776:	4618      	mov	r0, r3
 8011778:	f001 fcbf 	bl	80130fa <SDMMC_CmdReadMultiBlock>
 801177c:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 801177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011780:	2b00      	cmp	r3, #0
 8011782:	d00b      	beq.n	801179c <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x120>
    {
      hsd->State = HAL_SD_STATE_READY;
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	2201      	movs	r2, #1
 8011788:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011792:	431a      	orrs	r2, r3
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011798:	2301      	movs	r3, #1
 801179a:	e00a      	b.n	80117b2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND |
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	681a      	ldr	r2, [r3, #0]
 80117a6:	4b06      	ldr	r3, [pc, #24]	@ (80117c0 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x144>)
 80117a8:	430b      	orrs	r3, r1
 80117aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 80117ac:	2300      	movs	r3, #0
 80117ae:	e000      	b.n	80117b2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
  }
  else
  {
    return HAL_BUSY;
 80117b0:	2302      	movs	r3, #2
  }

}
 80117b2:	4618      	mov	r0, r3
 80117b4:	3738      	adds	r7, #56	@ 0x38
 80117b6:	46bd      	mov	sp, r7
 80117b8:	bd80      	pop	{r7, pc}
 80117ba:	bf00      	nop
 80117bc:	18000f3a 	.word	0x18000f3a
 80117c0:	1000012a 	.word	0x1000012a

080117c4 <HAL_SDEx_WriteBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_WriteBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b08e      	sub	sp, #56	@ 0x38
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	60f8      	str	r0, [r7, #12]
 80117cc:	60b9      	str	r1, [r7, #8]
 80117ce:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 80117d0:	68bb      	ldr	r3, [r7, #8]
 80117d2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80117da:	b2db      	uxtb	r3, r3
 80117dc:	2b01      	cmp	r3, #1
 80117de:	d17e      	bne.n	80118de <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11a>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80117e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	441a      	add	r2, r3
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80117ea:	429a      	cmp	r2, r3
 80117ec:	d907      	bls.n	80117fe <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117f2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80117fa:	2301      	movs	r3, #1
 80117fc:	e070      	b.n	80118e0 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011804:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801180c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011814:	2b00      	cmp	r3, #0
 8011816:	d005      	beq.n	8011824 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 8011818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801181a:	2b00      	cmp	r3, #0
 801181c:	d002      	beq.n	8011824 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 801181e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011820:	2b00      	cmp	r3, #0
 8011822:	d105      	bne.n	8011830 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x6c>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 801182a:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801182c:	2301      	movs	r3, #1
 801182e:	e057      	b.n	80118e0 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	2200      	movs	r2, #0
 8011836:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	2200      	movs	r2, #0
 801183c:	635a      	str	r2, [r3, #52]	@ 0x34

    hsd->State = HAL_SD_STATE_BUSY;
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	2203      	movs	r2, #3
 8011842:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801184a:	2b01      	cmp	r3, #1
 801184c:	d002      	beq.n	8011854 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x90>
    {
      add *= 512U;
 801184e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011850:	025b      	lsls	r3, r3, #9
 8011852:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011854:	f04f 33ff 	mov.w	r3, #4294967295
 8011858:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	025b      	lsls	r3, r3, #9
 801185e:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011860:	2390      	movs	r3, #144	@ 0x90
 8011862:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8011864:	2300      	movs	r3, #0
 8011866:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011868:	2300      	movs	r3, #0
 801186a:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801186c:	2300      	movs	r3, #0
 801186e:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	f107 0210 	add.w	r2, r7, #16
 8011878:	4611      	mov	r1, r2
 801187a:	4618      	mov	r0, r3
 801187c:	f001 fbee 	bl	801305c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	68da      	ldr	r2, [r3, #12]
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801188e:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	2203      	movs	r2, #3
 8011896:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	22a0      	movs	r2, #160	@ 0xa0
 801189c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Write Multi Block command */
    errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80118a4:	4618      	mov	r0, r3
 80118a6:	f001 fc4b 	bl	8013140 <SDMMC_CmdWriteMultiBlock>
 80118aa:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 80118ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d00b      	beq.n	80118ca <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x106>
    {
      hsd->State = HAL_SD_STATE_READY;
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	2201      	movs	r2, #1
 80118b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80118be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118c0:	431a      	orrs	r2, r3
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80118c6:	2301      	movs	r3, #1
 80118c8:	e00a      	b.n	80118e0 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND |
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	681a      	ldr	r2, [r3, #0]
 80118d4:	4b04      	ldr	r3, [pc, #16]	@ (80118e8 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x124>)
 80118d6:	430b      	orrs	r3, r1
 80118d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 80118da:	2300      	movs	r3, #0
 80118dc:	e000      	b.n	80118e0 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80118de:	2302      	movs	r3, #2
  }
}
 80118e0:	4618      	mov	r0, r3
 80118e2:	3738      	adds	r7, #56	@ 0x38
 80118e4:	46bd      	mov	sp, r7
 80118e6:	bd80      	pop	{r7, pc}
 80118e8:	1000011a 	.word	0x1000011a

080118ec <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b082      	sub	sp, #8
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
 80118f4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d101      	bne.n	8011900 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80118fc:	2301      	movs	r3, #1
 80118fe:	e02b      	b.n	8011958 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011906:	b2db      	uxtb	r3, r3
 8011908:	2b00      	cmp	r3, #0
 801190a:	d106      	bne.n	801191a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	2200      	movs	r2, #0
 8011910:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8011914:	6878      	ldr	r0, [r7, #4]
 8011916:	f005 fc41 	bl	801719c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	2202      	movs	r2, #2
 801191e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681a      	ldr	r2, [r3, #0]
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	3304      	adds	r3, #4
 801192a:	4619      	mov	r1, r3
 801192c:	4610      	mov	r0, r2
 801192e:	f001 f9e1 	bl	8012cf4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	6818      	ldr	r0, [r3, #0]
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	685b      	ldr	r3, [r3, #4]
 801193a:	461a      	mov	r2, r3
 801193c:	6839      	ldr	r1, [r7, #0]
 801193e:	f001 fa35 	bl	8012dac <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8011942:	4b07      	ldr	r3, [pc, #28]	@ (8011960 <HAL_SDRAM_Init+0x74>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	4a06      	ldr	r2, [pc, #24]	@ (8011960 <HAL_SDRAM_Init+0x74>)
 8011948:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801194c:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	2201      	movs	r2, #1
 8011952:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8011956:	2300      	movs	r3, #0
}
 8011958:	4618      	mov	r0, r3
 801195a:	3708      	adds	r7, #8
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}
 8011960:	52004000 	.word	0x52004000

08011964 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b086      	sub	sp, #24
 8011968:	af00      	add	r7, sp, #0
 801196a:	60f8      	str	r0, [r7, #12]
 801196c:	60b9      	str	r1, [r7, #8]
 801196e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011976:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8011978:	7dfb      	ldrb	r3, [r7, #23]
 801197a:	2b02      	cmp	r3, #2
 801197c:	d101      	bne.n	8011982 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 801197e:	2302      	movs	r3, #2
 8011980:	e021      	b.n	80119c6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8011982:	7dfb      	ldrb	r3, [r7, #23]
 8011984:	2b01      	cmp	r3, #1
 8011986:	d002      	beq.n	801198e <HAL_SDRAM_SendCommand+0x2a>
 8011988:	7dfb      	ldrb	r3, [r7, #23]
 801198a:	2b05      	cmp	r3, #5
 801198c:	d118      	bne.n	80119c0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	2202      	movs	r2, #2
 8011992:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	68b9      	ldr	r1, [r7, #8]
 801199e:	4618      	mov	r0, r3
 80119a0:	f001 fa6e 	bl	8012e80 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	2b02      	cmp	r3, #2
 80119aa:	d104      	bne.n	80119b6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	2205      	movs	r2, #5
 80119b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80119b4:	e006      	b.n	80119c4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	2201      	movs	r2, #1
 80119ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80119be:	e001      	b.n	80119c4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80119c0:	2301      	movs	r3, #1
 80119c2:	e000      	b.n	80119c6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80119c4:	2300      	movs	r3, #0
}
 80119c6:	4618      	mov	r0, r3
 80119c8:	3718      	adds	r7, #24
 80119ca:	46bd      	mov	sp, r7
 80119cc:	bd80      	pop	{r7, pc}

080119ce <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80119ce:	b580      	push	{r7, lr}
 80119d0:	b082      	sub	sp, #8
 80119d2:	af00      	add	r7, sp, #0
 80119d4:	6078      	str	r0, [r7, #4]
 80119d6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80119de:	b2db      	uxtb	r3, r3
 80119e0:	2b02      	cmp	r3, #2
 80119e2:	d101      	bne.n	80119e8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80119e4:	2302      	movs	r3, #2
 80119e6:	e016      	b.n	8011a16 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80119ee:	b2db      	uxtb	r3, r3
 80119f0:	2b01      	cmp	r3, #1
 80119f2:	d10f      	bne.n	8011a14 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2202      	movs	r2, #2
 80119f8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	6839      	ldr	r1, [r7, #0]
 8011a02:	4618      	mov	r0, r3
 8011a04:	f001 fa60 	bl	8012ec8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	2201      	movs	r2, #1
 8011a0c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8011a10:	2300      	movs	r3, #0
 8011a12:	e000      	b.n	8011a16 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8011a14:	2301      	movs	r3, #1
}
 8011a16:	4618      	mov	r0, r3
 8011a18:	3708      	adds	r7, #8
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd80      	pop	{r7, pc}

08011a1e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011a1e:	b580      	push	{r7, lr}
 8011a20:	b082      	sub	sp, #8
 8011a22:	af00      	add	r7, sp, #0
 8011a24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d101      	bne.n	8011a30 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011a2c:	2301      	movs	r3, #1
 8011a2e:	e042      	b.n	8011ab6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d106      	bne.n	8011a48 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	2200      	movs	r2, #0
 8011a3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011a42:	6878      	ldr	r0, [r7, #4]
 8011a44:	f007 ffbe 	bl	80199c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2224      	movs	r2, #36	@ 0x24
 8011a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	681a      	ldr	r2, [r3, #0]
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	f022 0201 	bic.w	r2, r2, #1
 8011a5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d002      	beq.n	8011a6e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011a68:	6878      	ldr	r0, [r7, #4]
 8011a6a:	f000 fe1f 	bl	80126ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011a6e:	6878      	ldr	r0, [r7, #4]
 8011a70:	f000 f8b4 	bl	8011bdc <UART_SetConfig>
 8011a74:	4603      	mov	r3, r0
 8011a76:	2b01      	cmp	r3, #1
 8011a78:	d101      	bne.n	8011a7e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	e01b      	b.n	8011ab6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	685a      	ldr	r2, [r3, #4]
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011a8c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	689a      	ldr	r2, [r3, #8]
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011a9c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	681a      	ldr	r2, [r3, #0]
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	f042 0201 	orr.w	r2, r2, #1
 8011aac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011aae:	6878      	ldr	r0, [r7, #4]
 8011ab0:	f000 fe9e 	bl	80127f0 <UART_CheckIdleState>
 8011ab4:	4603      	mov	r3, r0
}
 8011ab6:	4618      	mov	r0, r3
 8011ab8:	3708      	adds	r7, #8
 8011aba:	46bd      	mov	sp, r7
 8011abc:	bd80      	pop	{r7, pc}

08011abe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011abe:	b580      	push	{r7, lr}
 8011ac0:	b08a      	sub	sp, #40	@ 0x28
 8011ac2:	af02      	add	r7, sp, #8
 8011ac4:	60f8      	str	r0, [r7, #12]
 8011ac6:	60b9      	str	r1, [r7, #8]
 8011ac8:	603b      	str	r3, [r7, #0]
 8011aca:	4613      	mov	r3, r2
 8011acc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ad4:	2b20      	cmp	r3, #32
 8011ad6:	d17b      	bne.n	8011bd0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8011ad8:	68bb      	ldr	r3, [r7, #8]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d002      	beq.n	8011ae4 <HAL_UART_Transmit+0x26>
 8011ade:	88fb      	ldrh	r3, [r7, #6]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d101      	bne.n	8011ae8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	e074      	b.n	8011bd2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	2200      	movs	r2, #0
 8011aec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	2221      	movs	r2, #33	@ 0x21
 8011af4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011af8:	f7f2 ff64 	bl	80049c4 <HAL_GetTick>
 8011afc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	88fa      	ldrh	r2, [r7, #6]
 8011b02:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	88fa      	ldrh	r2, [r7, #6]
 8011b0a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	689b      	ldr	r3, [r3, #8]
 8011b12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011b16:	d108      	bne.n	8011b2a <HAL_UART_Transmit+0x6c>
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	691b      	ldr	r3, [r3, #16]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d104      	bne.n	8011b2a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8011b20:	2300      	movs	r3, #0
 8011b22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	61bb      	str	r3, [r7, #24]
 8011b28:	e003      	b.n	8011b32 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8011b2a:	68bb      	ldr	r3, [r7, #8]
 8011b2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011b2e:	2300      	movs	r3, #0
 8011b30:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8011b32:	e030      	b.n	8011b96 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011b34:	683b      	ldr	r3, [r7, #0]
 8011b36:	9300      	str	r3, [sp, #0]
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	2180      	movs	r1, #128	@ 0x80
 8011b3e:	68f8      	ldr	r0, [r7, #12]
 8011b40:	f000 ff00 	bl	8012944 <UART_WaitOnFlagUntilTimeout>
 8011b44:	4603      	mov	r3, r0
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d005      	beq.n	8011b56 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	2220      	movs	r2, #32
 8011b4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8011b52:	2303      	movs	r3, #3
 8011b54:	e03d      	b.n	8011bd2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8011b56:	69fb      	ldr	r3, [r7, #28]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d10b      	bne.n	8011b74 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8011b5c:	69bb      	ldr	r3, [r7, #24]
 8011b5e:	881b      	ldrh	r3, [r3, #0]
 8011b60:	461a      	mov	r2, r3
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011b6a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8011b6c:	69bb      	ldr	r3, [r7, #24]
 8011b6e:	3302      	adds	r3, #2
 8011b70:	61bb      	str	r3, [r7, #24]
 8011b72:	e007      	b.n	8011b84 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8011b74:	69fb      	ldr	r3, [r7, #28]
 8011b76:	781a      	ldrb	r2, [r3, #0]
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8011b7e:	69fb      	ldr	r3, [r7, #28]
 8011b80:	3301      	adds	r3, #1
 8011b82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011b8a:	b29b      	uxth	r3, r3
 8011b8c:	3b01      	subs	r3, #1
 8011b8e:	b29a      	uxth	r2, r3
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011b9c:	b29b      	uxth	r3, r3
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d1c8      	bne.n	8011b34 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011ba2:	683b      	ldr	r3, [r7, #0]
 8011ba4:	9300      	str	r3, [sp, #0]
 8011ba6:	697b      	ldr	r3, [r7, #20]
 8011ba8:	2200      	movs	r2, #0
 8011baa:	2140      	movs	r1, #64	@ 0x40
 8011bac:	68f8      	ldr	r0, [r7, #12]
 8011bae:	f000 fec9 	bl	8012944 <UART_WaitOnFlagUntilTimeout>
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d005      	beq.n	8011bc4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2220      	movs	r2, #32
 8011bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8011bc0:	2303      	movs	r3, #3
 8011bc2:	e006      	b.n	8011bd2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2220      	movs	r2, #32
 8011bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8011bcc:	2300      	movs	r3, #0
 8011bce:	e000      	b.n	8011bd2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8011bd0:	2302      	movs	r3, #2
  }
}
 8011bd2:	4618      	mov	r0, r3
 8011bd4:	3720      	adds	r7, #32
 8011bd6:	46bd      	mov	sp, r7
 8011bd8:	bd80      	pop	{r7, pc}
	...

08011bdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011be0:	b092      	sub	sp, #72	@ 0x48
 8011be2:	af00      	add	r7, sp, #0
 8011be4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011be6:	2300      	movs	r3, #0
 8011be8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011bec:	697b      	ldr	r3, [r7, #20]
 8011bee:	689a      	ldr	r2, [r3, #8]
 8011bf0:	697b      	ldr	r3, [r7, #20]
 8011bf2:	691b      	ldr	r3, [r3, #16]
 8011bf4:	431a      	orrs	r2, r3
 8011bf6:	697b      	ldr	r3, [r7, #20]
 8011bf8:	695b      	ldr	r3, [r3, #20]
 8011bfa:	431a      	orrs	r2, r3
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	69db      	ldr	r3, [r3, #28]
 8011c00:	4313      	orrs	r3, r2
 8011c02:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	681a      	ldr	r2, [r3, #0]
 8011c0a:	4bbe      	ldr	r3, [pc, #760]	@ (8011f04 <UART_SetConfig+0x328>)
 8011c0c:	4013      	ands	r3, r2
 8011c0e:	697a      	ldr	r2, [r7, #20]
 8011c10:	6812      	ldr	r2, [r2, #0]
 8011c12:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011c14:	430b      	orrs	r3, r1
 8011c16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011c18:	697b      	ldr	r3, [r7, #20]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	685b      	ldr	r3, [r3, #4]
 8011c1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011c22:	697b      	ldr	r3, [r7, #20]
 8011c24:	68da      	ldr	r2, [r3, #12]
 8011c26:	697b      	ldr	r3, [r7, #20]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	430a      	orrs	r2, r1
 8011c2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011c2e:	697b      	ldr	r3, [r7, #20]
 8011c30:	699b      	ldr	r3, [r3, #24]
 8011c32:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011c34:	697b      	ldr	r3, [r7, #20]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	4ab3      	ldr	r2, [pc, #716]	@ (8011f08 <UART_SetConfig+0x32c>)
 8011c3a:	4293      	cmp	r3, r2
 8011c3c:	d004      	beq.n	8011c48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011c3e:	697b      	ldr	r3, [r7, #20]
 8011c40:	6a1b      	ldr	r3, [r3, #32]
 8011c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011c44:	4313      	orrs	r3, r2
 8011c46:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011c48:	697b      	ldr	r3, [r7, #20]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	689a      	ldr	r2, [r3, #8]
 8011c4e:	4baf      	ldr	r3, [pc, #700]	@ (8011f0c <UART_SetConfig+0x330>)
 8011c50:	4013      	ands	r3, r2
 8011c52:	697a      	ldr	r2, [r7, #20]
 8011c54:	6812      	ldr	r2, [r2, #0]
 8011c56:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011c58:	430b      	orrs	r3, r1
 8011c5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011c5c:	697b      	ldr	r3, [r7, #20]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c62:	f023 010f 	bic.w	r1, r3, #15
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011c6a:	697b      	ldr	r3, [r7, #20]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	430a      	orrs	r2, r1
 8011c70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011c72:	697b      	ldr	r3, [r7, #20]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	4aa6      	ldr	r2, [pc, #664]	@ (8011f10 <UART_SetConfig+0x334>)
 8011c78:	4293      	cmp	r3, r2
 8011c7a:	d177      	bne.n	8011d6c <UART_SetConfig+0x190>
 8011c7c:	4ba5      	ldr	r3, [pc, #660]	@ (8011f14 <UART_SetConfig+0x338>)
 8011c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011c80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011c84:	2b28      	cmp	r3, #40	@ 0x28
 8011c86:	d86d      	bhi.n	8011d64 <UART_SetConfig+0x188>
 8011c88:	a201      	add	r2, pc, #4	@ (adr r2, 8011c90 <UART_SetConfig+0xb4>)
 8011c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c8e:	bf00      	nop
 8011c90:	08011d35 	.word	0x08011d35
 8011c94:	08011d65 	.word	0x08011d65
 8011c98:	08011d65 	.word	0x08011d65
 8011c9c:	08011d65 	.word	0x08011d65
 8011ca0:	08011d65 	.word	0x08011d65
 8011ca4:	08011d65 	.word	0x08011d65
 8011ca8:	08011d65 	.word	0x08011d65
 8011cac:	08011d65 	.word	0x08011d65
 8011cb0:	08011d3d 	.word	0x08011d3d
 8011cb4:	08011d65 	.word	0x08011d65
 8011cb8:	08011d65 	.word	0x08011d65
 8011cbc:	08011d65 	.word	0x08011d65
 8011cc0:	08011d65 	.word	0x08011d65
 8011cc4:	08011d65 	.word	0x08011d65
 8011cc8:	08011d65 	.word	0x08011d65
 8011ccc:	08011d65 	.word	0x08011d65
 8011cd0:	08011d45 	.word	0x08011d45
 8011cd4:	08011d65 	.word	0x08011d65
 8011cd8:	08011d65 	.word	0x08011d65
 8011cdc:	08011d65 	.word	0x08011d65
 8011ce0:	08011d65 	.word	0x08011d65
 8011ce4:	08011d65 	.word	0x08011d65
 8011ce8:	08011d65 	.word	0x08011d65
 8011cec:	08011d65 	.word	0x08011d65
 8011cf0:	08011d4d 	.word	0x08011d4d
 8011cf4:	08011d65 	.word	0x08011d65
 8011cf8:	08011d65 	.word	0x08011d65
 8011cfc:	08011d65 	.word	0x08011d65
 8011d00:	08011d65 	.word	0x08011d65
 8011d04:	08011d65 	.word	0x08011d65
 8011d08:	08011d65 	.word	0x08011d65
 8011d0c:	08011d65 	.word	0x08011d65
 8011d10:	08011d55 	.word	0x08011d55
 8011d14:	08011d65 	.word	0x08011d65
 8011d18:	08011d65 	.word	0x08011d65
 8011d1c:	08011d65 	.word	0x08011d65
 8011d20:	08011d65 	.word	0x08011d65
 8011d24:	08011d65 	.word	0x08011d65
 8011d28:	08011d65 	.word	0x08011d65
 8011d2c:	08011d65 	.word	0x08011d65
 8011d30:	08011d5d 	.word	0x08011d5d
 8011d34:	2301      	movs	r3, #1
 8011d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d3a:	e222      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d3c:	2304      	movs	r3, #4
 8011d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d42:	e21e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d44:	2308      	movs	r3, #8
 8011d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d4a:	e21a      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d4c:	2310      	movs	r3, #16
 8011d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d52:	e216      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d54:	2320      	movs	r3, #32
 8011d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d5a:	e212      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d5c:	2340      	movs	r3, #64	@ 0x40
 8011d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d62:	e20e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d64:	2380      	movs	r3, #128	@ 0x80
 8011d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d6a:	e20a      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011d6c:	697b      	ldr	r3, [r7, #20]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	4a69      	ldr	r2, [pc, #420]	@ (8011f18 <UART_SetConfig+0x33c>)
 8011d72:	4293      	cmp	r3, r2
 8011d74:	d130      	bne.n	8011dd8 <UART_SetConfig+0x1fc>
 8011d76:	4b67      	ldr	r3, [pc, #412]	@ (8011f14 <UART_SetConfig+0x338>)
 8011d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011d7a:	f003 0307 	and.w	r3, r3, #7
 8011d7e:	2b05      	cmp	r3, #5
 8011d80:	d826      	bhi.n	8011dd0 <UART_SetConfig+0x1f4>
 8011d82:	a201      	add	r2, pc, #4	@ (adr r2, 8011d88 <UART_SetConfig+0x1ac>)
 8011d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d88:	08011da1 	.word	0x08011da1
 8011d8c:	08011da9 	.word	0x08011da9
 8011d90:	08011db1 	.word	0x08011db1
 8011d94:	08011db9 	.word	0x08011db9
 8011d98:	08011dc1 	.word	0x08011dc1
 8011d9c:	08011dc9 	.word	0x08011dc9
 8011da0:	2300      	movs	r3, #0
 8011da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011da6:	e1ec      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011da8:	2304      	movs	r3, #4
 8011daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dae:	e1e8      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011db0:	2308      	movs	r3, #8
 8011db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011db6:	e1e4      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011db8:	2310      	movs	r3, #16
 8011dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dbe:	e1e0      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011dc0:	2320      	movs	r3, #32
 8011dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dc6:	e1dc      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011dc8:	2340      	movs	r3, #64	@ 0x40
 8011dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dce:	e1d8      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011dd0:	2380      	movs	r3, #128	@ 0x80
 8011dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dd6:	e1d4      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	4a4f      	ldr	r2, [pc, #316]	@ (8011f1c <UART_SetConfig+0x340>)
 8011dde:	4293      	cmp	r3, r2
 8011de0:	d130      	bne.n	8011e44 <UART_SetConfig+0x268>
 8011de2:	4b4c      	ldr	r3, [pc, #304]	@ (8011f14 <UART_SetConfig+0x338>)
 8011de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011de6:	f003 0307 	and.w	r3, r3, #7
 8011dea:	2b05      	cmp	r3, #5
 8011dec:	d826      	bhi.n	8011e3c <UART_SetConfig+0x260>
 8011dee:	a201      	add	r2, pc, #4	@ (adr r2, 8011df4 <UART_SetConfig+0x218>)
 8011df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011df4:	08011e0d 	.word	0x08011e0d
 8011df8:	08011e15 	.word	0x08011e15
 8011dfc:	08011e1d 	.word	0x08011e1d
 8011e00:	08011e25 	.word	0x08011e25
 8011e04:	08011e2d 	.word	0x08011e2d
 8011e08:	08011e35 	.word	0x08011e35
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e12:	e1b6      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e14:	2304      	movs	r3, #4
 8011e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e1a:	e1b2      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e1c:	2308      	movs	r3, #8
 8011e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e22:	e1ae      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e24:	2310      	movs	r3, #16
 8011e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e2a:	e1aa      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e2c:	2320      	movs	r3, #32
 8011e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e32:	e1a6      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e34:	2340      	movs	r3, #64	@ 0x40
 8011e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e3a:	e1a2      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e3c:	2380      	movs	r3, #128	@ 0x80
 8011e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e42:	e19e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e44:	697b      	ldr	r3, [r7, #20]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	4a35      	ldr	r2, [pc, #212]	@ (8011f20 <UART_SetConfig+0x344>)
 8011e4a:	4293      	cmp	r3, r2
 8011e4c:	d130      	bne.n	8011eb0 <UART_SetConfig+0x2d4>
 8011e4e:	4b31      	ldr	r3, [pc, #196]	@ (8011f14 <UART_SetConfig+0x338>)
 8011e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e52:	f003 0307 	and.w	r3, r3, #7
 8011e56:	2b05      	cmp	r3, #5
 8011e58:	d826      	bhi.n	8011ea8 <UART_SetConfig+0x2cc>
 8011e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8011e60 <UART_SetConfig+0x284>)
 8011e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e60:	08011e79 	.word	0x08011e79
 8011e64:	08011e81 	.word	0x08011e81
 8011e68:	08011e89 	.word	0x08011e89
 8011e6c:	08011e91 	.word	0x08011e91
 8011e70:	08011e99 	.word	0x08011e99
 8011e74:	08011ea1 	.word	0x08011ea1
 8011e78:	2300      	movs	r3, #0
 8011e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e7e:	e180      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e80:	2304      	movs	r3, #4
 8011e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e86:	e17c      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e88:	2308      	movs	r3, #8
 8011e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e8e:	e178      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e90:	2310      	movs	r3, #16
 8011e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e96:	e174      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011e98:	2320      	movs	r3, #32
 8011e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e9e:	e170      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011ea0:	2340      	movs	r3, #64	@ 0x40
 8011ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ea6:	e16c      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011ea8:	2380      	movs	r3, #128	@ 0x80
 8011eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eae:	e168      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011eb0:	697b      	ldr	r3, [r7, #20]
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8011f24 <UART_SetConfig+0x348>)
 8011eb6:	4293      	cmp	r3, r2
 8011eb8:	d142      	bne.n	8011f40 <UART_SetConfig+0x364>
 8011eba:	4b16      	ldr	r3, [pc, #88]	@ (8011f14 <UART_SetConfig+0x338>)
 8011ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ebe:	f003 0307 	and.w	r3, r3, #7
 8011ec2:	2b05      	cmp	r3, #5
 8011ec4:	d838      	bhi.n	8011f38 <UART_SetConfig+0x35c>
 8011ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8011ecc <UART_SetConfig+0x2f0>)
 8011ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ecc:	08011ee5 	.word	0x08011ee5
 8011ed0:	08011eed 	.word	0x08011eed
 8011ed4:	08011ef5 	.word	0x08011ef5
 8011ed8:	08011efd 	.word	0x08011efd
 8011edc:	08011f29 	.word	0x08011f29
 8011ee0:	08011f31 	.word	0x08011f31
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eea:	e14a      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011eec:	2304      	movs	r3, #4
 8011eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ef2:	e146      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011ef4:	2308      	movs	r3, #8
 8011ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011efa:	e142      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011efc:	2310      	movs	r3, #16
 8011efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f02:	e13e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011f04:	cfff69f3 	.word	0xcfff69f3
 8011f08:	58000c00 	.word	0x58000c00
 8011f0c:	11fff4ff 	.word	0x11fff4ff
 8011f10:	40011000 	.word	0x40011000
 8011f14:	58024400 	.word	0x58024400
 8011f18:	40004400 	.word	0x40004400
 8011f1c:	40004800 	.word	0x40004800
 8011f20:	40004c00 	.word	0x40004c00
 8011f24:	40005000 	.word	0x40005000
 8011f28:	2320      	movs	r3, #32
 8011f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f2e:	e128      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011f30:	2340      	movs	r3, #64	@ 0x40
 8011f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f36:	e124      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011f38:	2380      	movs	r3, #128	@ 0x80
 8011f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f3e:	e120      	b.n	8012182 <UART_SetConfig+0x5a6>
 8011f40:	697b      	ldr	r3, [r7, #20]
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	4acb      	ldr	r2, [pc, #812]	@ (8012274 <UART_SetConfig+0x698>)
 8011f46:	4293      	cmp	r3, r2
 8011f48:	d176      	bne.n	8012038 <UART_SetConfig+0x45c>
 8011f4a:	4bcb      	ldr	r3, [pc, #812]	@ (8012278 <UART_SetConfig+0x69c>)
 8011f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011f52:	2b28      	cmp	r3, #40	@ 0x28
 8011f54:	d86c      	bhi.n	8012030 <UART_SetConfig+0x454>
 8011f56:	a201      	add	r2, pc, #4	@ (adr r2, 8011f5c <UART_SetConfig+0x380>)
 8011f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f5c:	08012001 	.word	0x08012001
 8011f60:	08012031 	.word	0x08012031
 8011f64:	08012031 	.word	0x08012031
 8011f68:	08012031 	.word	0x08012031
 8011f6c:	08012031 	.word	0x08012031
 8011f70:	08012031 	.word	0x08012031
 8011f74:	08012031 	.word	0x08012031
 8011f78:	08012031 	.word	0x08012031
 8011f7c:	08012009 	.word	0x08012009
 8011f80:	08012031 	.word	0x08012031
 8011f84:	08012031 	.word	0x08012031
 8011f88:	08012031 	.word	0x08012031
 8011f8c:	08012031 	.word	0x08012031
 8011f90:	08012031 	.word	0x08012031
 8011f94:	08012031 	.word	0x08012031
 8011f98:	08012031 	.word	0x08012031
 8011f9c:	08012011 	.word	0x08012011
 8011fa0:	08012031 	.word	0x08012031
 8011fa4:	08012031 	.word	0x08012031
 8011fa8:	08012031 	.word	0x08012031
 8011fac:	08012031 	.word	0x08012031
 8011fb0:	08012031 	.word	0x08012031
 8011fb4:	08012031 	.word	0x08012031
 8011fb8:	08012031 	.word	0x08012031
 8011fbc:	08012019 	.word	0x08012019
 8011fc0:	08012031 	.word	0x08012031
 8011fc4:	08012031 	.word	0x08012031
 8011fc8:	08012031 	.word	0x08012031
 8011fcc:	08012031 	.word	0x08012031
 8011fd0:	08012031 	.word	0x08012031
 8011fd4:	08012031 	.word	0x08012031
 8011fd8:	08012031 	.word	0x08012031
 8011fdc:	08012021 	.word	0x08012021
 8011fe0:	08012031 	.word	0x08012031
 8011fe4:	08012031 	.word	0x08012031
 8011fe8:	08012031 	.word	0x08012031
 8011fec:	08012031 	.word	0x08012031
 8011ff0:	08012031 	.word	0x08012031
 8011ff4:	08012031 	.word	0x08012031
 8011ff8:	08012031 	.word	0x08012031
 8011ffc:	08012029 	.word	0x08012029
 8012000:	2301      	movs	r3, #1
 8012002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012006:	e0bc      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012008:	2304      	movs	r3, #4
 801200a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801200e:	e0b8      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012010:	2308      	movs	r3, #8
 8012012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012016:	e0b4      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012018:	2310      	movs	r3, #16
 801201a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801201e:	e0b0      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012020:	2320      	movs	r3, #32
 8012022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012026:	e0ac      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012028:	2340      	movs	r3, #64	@ 0x40
 801202a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801202e:	e0a8      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012030:	2380      	movs	r3, #128	@ 0x80
 8012032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012036:	e0a4      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012038:	697b      	ldr	r3, [r7, #20]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	4a8f      	ldr	r2, [pc, #572]	@ (801227c <UART_SetConfig+0x6a0>)
 801203e:	4293      	cmp	r3, r2
 8012040:	d130      	bne.n	80120a4 <UART_SetConfig+0x4c8>
 8012042:	4b8d      	ldr	r3, [pc, #564]	@ (8012278 <UART_SetConfig+0x69c>)
 8012044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012046:	f003 0307 	and.w	r3, r3, #7
 801204a:	2b05      	cmp	r3, #5
 801204c:	d826      	bhi.n	801209c <UART_SetConfig+0x4c0>
 801204e:	a201      	add	r2, pc, #4	@ (adr r2, 8012054 <UART_SetConfig+0x478>)
 8012050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012054:	0801206d 	.word	0x0801206d
 8012058:	08012075 	.word	0x08012075
 801205c:	0801207d 	.word	0x0801207d
 8012060:	08012085 	.word	0x08012085
 8012064:	0801208d 	.word	0x0801208d
 8012068:	08012095 	.word	0x08012095
 801206c:	2300      	movs	r3, #0
 801206e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012072:	e086      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012074:	2304      	movs	r3, #4
 8012076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801207a:	e082      	b.n	8012182 <UART_SetConfig+0x5a6>
 801207c:	2308      	movs	r3, #8
 801207e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012082:	e07e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012084:	2310      	movs	r3, #16
 8012086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801208a:	e07a      	b.n	8012182 <UART_SetConfig+0x5a6>
 801208c:	2320      	movs	r3, #32
 801208e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012092:	e076      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012094:	2340      	movs	r3, #64	@ 0x40
 8012096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801209a:	e072      	b.n	8012182 <UART_SetConfig+0x5a6>
 801209c:	2380      	movs	r3, #128	@ 0x80
 801209e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120a2:	e06e      	b.n	8012182 <UART_SetConfig+0x5a6>
 80120a4:	697b      	ldr	r3, [r7, #20]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	4a75      	ldr	r2, [pc, #468]	@ (8012280 <UART_SetConfig+0x6a4>)
 80120aa:	4293      	cmp	r3, r2
 80120ac:	d130      	bne.n	8012110 <UART_SetConfig+0x534>
 80120ae:	4b72      	ldr	r3, [pc, #456]	@ (8012278 <UART_SetConfig+0x69c>)
 80120b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80120b2:	f003 0307 	and.w	r3, r3, #7
 80120b6:	2b05      	cmp	r3, #5
 80120b8:	d826      	bhi.n	8012108 <UART_SetConfig+0x52c>
 80120ba:	a201      	add	r2, pc, #4	@ (adr r2, 80120c0 <UART_SetConfig+0x4e4>)
 80120bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120c0:	080120d9 	.word	0x080120d9
 80120c4:	080120e1 	.word	0x080120e1
 80120c8:	080120e9 	.word	0x080120e9
 80120cc:	080120f1 	.word	0x080120f1
 80120d0:	080120f9 	.word	0x080120f9
 80120d4:	08012101 	.word	0x08012101
 80120d8:	2300      	movs	r3, #0
 80120da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120de:	e050      	b.n	8012182 <UART_SetConfig+0x5a6>
 80120e0:	2304      	movs	r3, #4
 80120e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120e6:	e04c      	b.n	8012182 <UART_SetConfig+0x5a6>
 80120e8:	2308      	movs	r3, #8
 80120ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120ee:	e048      	b.n	8012182 <UART_SetConfig+0x5a6>
 80120f0:	2310      	movs	r3, #16
 80120f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120f6:	e044      	b.n	8012182 <UART_SetConfig+0x5a6>
 80120f8:	2320      	movs	r3, #32
 80120fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80120fe:	e040      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012100:	2340      	movs	r3, #64	@ 0x40
 8012102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012106:	e03c      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012108:	2380      	movs	r3, #128	@ 0x80
 801210a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801210e:	e038      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012110:	697b      	ldr	r3, [r7, #20]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	4a5b      	ldr	r2, [pc, #364]	@ (8012284 <UART_SetConfig+0x6a8>)
 8012116:	4293      	cmp	r3, r2
 8012118:	d130      	bne.n	801217c <UART_SetConfig+0x5a0>
 801211a:	4b57      	ldr	r3, [pc, #348]	@ (8012278 <UART_SetConfig+0x69c>)
 801211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801211e:	f003 0307 	and.w	r3, r3, #7
 8012122:	2b05      	cmp	r3, #5
 8012124:	d826      	bhi.n	8012174 <UART_SetConfig+0x598>
 8012126:	a201      	add	r2, pc, #4	@ (adr r2, 801212c <UART_SetConfig+0x550>)
 8012128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801212c:	08012145 	.word	0x08012145
 8012130:	0801214d 	.word	0x0801214d
 8012134:	08012155 	.word	0x08012155
 8012138:	0801215d 	.word	0x0801215d
 801213c:	08012165 	.word	0x08012165
 8012140:	0801216d 	.word	0x0801216d
 8012144:	2302      	movs	r3, #2
 8012146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801214a:	e01a      	b.n	8012182 <UART_SetConfig+0x5a6>
 801214c:	2304      	movs	r3, #4
 801214e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012152:	e016      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012154:	2308      	movs	r3, #8
 8012156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801215a:	e012      	b.n	8012182 <UART_SetConfig+0x5a6>
 801215c:	2310      	movs	r3, #16
 801215e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012162:	e00e      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012164:	2320      	movs	r3, #32
 8012166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801216a:	e00a      	b.n	8012182 <UART_SetConfig+0x5a6>
 801216c:	2340      	movs	r3, #64	@ 0x40
 801216e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012172:	e006      	b.n	8012182 <UART_SetConfig+0x5a6>
 8012174:	2380      	movs	r3, #128	@ 0x80
 8012176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801217a:	e002      	b.n	8012182 <UART_SetConfig+0x5a6>
 801217c:	2380      	movs	r3, #128	@ 0x80
 801217e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	4a3f      	ldr	r2, [pc, #252]	@ (8012284 <UART_SetConfig+0x6a8>)
 8012188:	4293      	cmp	r3, r2
 801218a:	f040 80f8 	bne.w	801237e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801218e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012192:	2b20      	cmp	r3, #32
 8012194:	dc46      	bgt.n	8012224 <UART_SetConfig+0x648>
 8012196:	2b02      	cmp	r3, #2
 8012198:	f2c0 8082 	blt.w	80122a0 <UART_SetConfig+0x6c4>
 801219c:	3b02      	subs	r3, #2
 801219e:	2b1e      	cmp	r3, #30
 80121a0:	d87e      	bhi.n	80122a0 <UART_SetConfig+0x6c4>
 80121a2:	a201      	add	r2, pc, #4	@ (adr r2, 80121a8 <UART_SetConfig+0x5cc>)
 80121a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121a8:	0801222b 	.word	0x0801222b
 80121ac:	080122a1 	.word	0x080122a1
 80121b0:	08012233 	.word	0x08012233
 80121b4:	080122a1 	.word	0x080122a1
 80121b8:	080122a1 	.word	0x080122a1
 80121bc:	080122a1 	.word	0x080122a1
 80121c0:	08012243 	.word	0x08012243
 80121c4:	080122a1 	.word	0x080122a1
 80121c8:	080122a1 	.word	0x080122a1
 80121cc:	080122a1 	.word	0x080122a1
 80121d0:	080122a1 	.word	0x080122a1
 80121d4:	080122a1 	.word	0x080122a1
 80121d8:	080122a1 	.word	0x080122a1
 80121dc:	080122a1 	.word	0x080122a1
 80121e0:	08012253 	.word	0x08012253
 80121e4:	080122a1 	.word	0x080122a1
 80121e8:	080122a1 	.word	0x080122a1
 80121ec:	080122a1 	.word	0x080122a1
 80121f0:	080122a1 	.word	0x080122a1
 80121f4:	080122a1 	.word	0x080122a1
 80121f8:	080122a1 	.word	0x080122a1
 80121fc:	080122a1 	.word	0x080122a1
 8012200:	080122a1 	.word	0x080122a1
 8012204:	080122a1 	.word	0x080122a1
 8012208:	080122a1 	.word	0x080122a1
 801220c:	080122a1 	.word	0x080122a1
 8012210:	080122a1 	.word	0x080122a1
 8012214:	080122a1 	.word	0x080122a1
 8012218:	080122a1 	.word	0x080122a1
 801221c:	080122a1 	.word	0x080122a1
 8012220:	08012293 	.word	0x08012293
 8012224:	2b40      	cmp	r3, #64	@ 0x40
 8012226:	d037      	beq.n	8012298 <UART_SetConfig+0x6bc>
 8012228:	e03a      	b.n	80122a0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801222a:	f7fc f9fb 	bl	800e624 <HAL_RCCEx_GetD3PCLK1Freq>
 801222e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012230:	e03c      	b.n	80122ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012236:	4618      	mov	r0, r3
 8012238:	f7fc fa0a 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801223c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801223e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012240:	e034      	b.n	80122ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012242:	f107 0318 	add.w	r3, r7, #24
 8012246:	4618      	mov	r0, r3
 8012248:	f7fc fb56 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801224c:	69fb      	ldr	r3, [r7, #28]
 801224e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012250:	e02c      	b.n	80122ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012252:	4b09      	ldr	r3, [pc, #36]	@ (8012278 <UART_SetConfig+0x69c>)
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	f003 0320 	and.w	r3, r3, #32
 801225a:	2b00      	cmp	r3, #0
 801225c:	d016      	beq.n	801228c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801225e:	4b06      	ldr	r3, [pc, #24]	@ (8012278 <UART_SetConfig+0x69c>)
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	08db      	lsrs	r3, r3, #3
 8012264:	f003 0303 	and.w	r3, r3, #3
 8012268:	4a07      	ldr	r2, [pc, #28]	@ (8012288 <UART_SetConfig+0x6ac>)
 801226a:	fa22 f303 	lsr.w	r3, r2, r3
 801226e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012270:	e01c      	b.n	80122ac <UART_SetConfig+0x6d0>
 8012272:	bf00      	nop
 8012274:	40011400 	.word	0x40011400
 8012278:	58024400 	.word	0x58024400
 801227c:	40007800 	.word	0x40007800
 8012280:	40007c00 	.word	0x40007c00
 8012284:	58000c00 	.word	0x58000c00
 8012288:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801228c:	4b9d      	ldr	r3, [pc, #628]	@ (8012504 <UART_SetConfig+0x928>)
 801228e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012290:	e00c      	b.n	80122ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012292:	4b9d      	ldr	r3, [pc, #628]	@ (8012508 <UART_SetConfig+0x92c>)
 8012294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012296:	e009      	b.n	80122ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012298:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801229c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801229e:	e005      	b.n	80122ac <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80122a0:	2300      	movs	r3, #0
 80122a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80122a4:	2301      	movs	r3, #1
 80122a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80122aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80122ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	f000 81de 	beq.w	8012670 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80122b4:	697b      	ldr	r3, [r7, #20]
 80122b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122b8:	4a94      	ldr	r2, [pc, #592]	@ (801250c <UART_SetConfig+0x930>)
 80122ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80122be:	461a      	mov	r2, r3
 80122c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80122c6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	685a      	ldr	r2, [r3, #4]
 80122cc:	4613      	mov	r3, r2
 80122ce:	005b      	lsls	r3, r3, #1
 80122d0:	4413      	add	r3, r2
 80122d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122d4:	429a      	cmp	r2, r3
 80122d6:	d305      	bcc.n	80122e4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80122d8:	697b      	ldr	r3, [r7, #20]
 80122da:	685b      	ldr	r3, [r3, #4]
 80122dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80122de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122e0:	429a      	cmp	r2, r3
 80122e2:	d903      	bls.n	80122ec <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80122e4:	2301      	movs	r3, #1
 80122e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80122ea:	e1c1      	b.n	8012670 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80122ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122ee:	2200      	movs	r2, #0
 80122f0:	60bb      	str	r3, [r7, #8]
 80122f2:	60fa      	str	r2, [r7, #12]
 80122f4:	697b      	ldr	r3, [r7, #20]
 80122f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122f8:	4a84      	ldr	r2, [pc, #528]	@ (801250c <UART_SetConfig+0x930>)
 80122fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80122fe:	b29b      	uxth	r3, r3
 8012300:	2200      	movs	r2, #0
 8012302:	603b      	str	r3, [r7, #0]
 8012304:	607a      	str	r2, [r7, #4]
 8012306:	e9d7 2300 	ldrd	r2, r3, [r7]
 801230a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801230e:	f7ee f84f 	bl	80003b0 <__aeabi_uldivmod>
 8012312:	4602      	mov	r2, r0
 8012314:	460b      	mov	r3, r1
 8012316:	4610      	mov	r0, r2
 8012318:	4619      	mov	r1, r3
 801231a:	f04f 0200 	mov.w	r2, #0
 801231e:	f04f 0300 	mov.w	r3, #0
 8012322:	020b      	lsls	r3, r1, #8
 8012324:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012328:	0202      	lsls	r2, r0, #8
 801232a:	6979      	ldr	r1, [r7, #20]
 801232c:	6849      	ldr	r1, [r1, #4]
 801232e:	0849      	lsrs	r1, r1, #1
 8012330:	2000      	movs	r0, #0
 8012332:	460c      	mov	r4, r1
 8012334:	4605      	mov	r5, r0
 8012336:	eb12 0804 	adds.w	r8, r2, r4
 801233a:	eb43 0905 	adc.w	r9, r3, r5
 801233e:	697b      	ldr	r3, [r7, #20]
 8012340:	685b      	ldr	r3, [r3, #4]
 8012342:	2200      	movs	r2, #0
 8012344:	469a      	mov	sl, r3
 8012346:	4693      	mov	fp, r2
 8012348:	4652      	mov	r2, sl
 801234a:	465b      	mov	r3, fp
 801234c:	4640      	mov	r0, r8
 801234e:	4649      	mov	r1, r9
 8012350:	f7ee f82e 	bl	80003b0 <__aeabi_uldivmod>
 8012354:	4602      	mov	r2, r0
 8012356:	460b      	mov	r3, r1
 8012358:	4613      	mov	r3, r2
 801235a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801235c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801235e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012362:	d308      	bcc.n	8012376 <UART_SetConfig+0x79a>
 8012364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801236a:	d204      	bcs.n	8012376 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801236c:	697b      	ldr	r3, [r7, #20]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012372:	60da      	str	r2, [r3, #12]
 8012374:	e17c      	b.n	8012670 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8012376:	2301      	movs	r3, #1
 8012378:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801237c:	e178      	b.n	8012670 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	69db      	ldr	r3, [r3, #28]
 8012382:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012386:	f040 80c5 	bne.w	8012514 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801238a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801238e:	2b20      	cmp	r3, #32
 8012390:	dc48      	bgt.n	8012424 <UART_SetConfig+0x848>
 8012392:	2b00      	cmp	r3, #0
 8012394:	db7b      	blt.n	801248e <UART_SetConfig+0x8b2>
 8012396:	2b20      	cmp	r3, #32
 8012398:	d879      	bhi.n	801248e <UART_SetConfig+0x8b2>
 801239a:	a201      	add	r2, pc, #4	@ (adr r2, 80123a0 <UART_SetConfig+0x7c4>)
 801239c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123a0:	0801242b 	.word	0x0801242b
 80123a4:	08012433 	.word	0x08012433
 80123a8:	0801248f 	.word	0x0801248f
 80123ac:	0801248f 	.word	0x0801248f
 80123b0:	0801243b 	.word	0x0801243b
 80123b4:	0801248f 	.word	0x0801248f
 80123b8:	0801248f 	.word	0x0801248f
 80123bc:	0801248f 	.word	0x0801248f
 80123c0:	0801244b 	.word	0x0801244b
 80123c4:	0801248f 	.word	0x0801248f
 80123c8:	0801248f 	.word	0x0801248f
 80123cc:	0801248f 	.word	0x0801248f
 80123d0:	0801248f 	.word	0x0801248f
 80123d4:	0801248f 	.word	0x0801248f
 80123d8:	0801248f 	.word	0x0801248f
 80123dc:	0801248f 	.word	0x0801248f
 80123e0:	0801245b 	.word	0x0801245b
 80123e4:	0801248f 	.word	0x0801248f
 80123e8:	0801248f 	.word	0x0801248f
 80123ec:	0801248f 	.word	0x0801248f
 80123f0:	0801248f 	.word	0x0801248f
 80123f4:	0801248f 	.word	0x0801248f
 80123f8:	0801248f 	.word	0x0801248f
 80123fc:	0801248f 	.word	0x0801248f
 8012400:	0801248f 	.word	0x0801248f
 8012404:	0801248f 	.word	0x0801248f
 8012408:	0801248f 	.word	0x0801248f
 801240c:	0801248f 	.word	0x0801248f
 8012410:	0801248f 	.word	0x0801248f
 8012414:	0801248f 	.word	0x0801248f
 8012418:	0801248f 	.word	0x0801248f
 801241c:	0801248f 	.word	0x0801248f
 8012420:	08012481 	.word	0x08012481
 8012424:	2b40      	cmp	r3, #64	@ 0x40
 8012426:	d02e      	beq.n	8012486 <UART_SetConfig+0x8aa>
 8012428:	e031      	b.n	801248e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801242a:	f7fa f945 	bl	800c6b8 <HAL_RCC_GetPCLK1Freq>
 801242e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012430:	e033      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012432:	f7fa f957 	bl	800c6e4 <HAL_RCC_GetPCLK2Freq>
 8012436:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012438:	e02f      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801243a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801243e:	4618      	mov	r0, r3
 8012440:	f7fc f906 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012448:	e027      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801244a:	f107 0318 	add.w	r3, r7, #24
 801244e:	4618      	mov	r0, r3
 8012450:	f7fc fa52 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012454:	69fb      	ldr	r3, [r7, #28]
 8012456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012458:	e01f      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801245a:	4b2d      	ldr	r3, [pc, #180]	@ (8012510 <UART_SetConfig+0x934>)
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	f003 0320 	and.w	r3, r3, #32
 8012462:	2b00      	cmp	r3, #0
 8012464:	d009      	beq.n	801247a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012466:	4b2a      	ldr	r3, [pc, #168]	@ (8012510 <UART_SetConfig+0x934>)
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	08db      	lsrs	r3, r3, #3
 801246c:	f003 0303 	and.w	r3, r3, #3
 8012470:	4a24      	ldr	r2, [pc, #144]	@ (8012504 <UART_SetConfig+0x928>)
 8012472:	fa22 f303 	lsr.w	r3, r2, r3
 8012476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012478:	e00f      	b.n	801249a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801247a:	4b22      	ldr	r3, [pc, #136]	@ (8012504 <UART_SetConfig+0x928>)
 801247c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801247e:	e00c      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012480:	4b21      	ldr	r3, [pc, #132]	@ (8012508 <UART_SetConfig+0x92c>)
 8012482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012484:	e009      	b.n	801249a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801248a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801248c:	e005      	b.n	801249a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801248e:	2300      	movs	r3, #0
 8012490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012492:	2301      	movs	r3, #1
 8012494:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012498:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801249a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801249c:	2b00      	cmp	r3, #0
 801249e:	f000 80e7 	beq.w	8012670 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80124a2:	697b      	ldr	r3, [r7, #20]
 80124a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124a6:	4a19      	ldr	r2, [pc, #100]	@ (801250c <UART_SetConfig+0x930>)
 80124a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124ac:	461a      	mov	r2, r3
 80124ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80124b4:	005a      	lsls	r2, r3, #1
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	685b      	ldr	r3, [r3, #4]
 80124ba:	085b      	lsrs	r3, r3, #1
 80124bc:	441a      	add	r2, r3
 80124be:	697b      	ldr	r3, [r7, #20]
 80124c0:	685b      	ldr	r3, [r3, #4]
 80124c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80124c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80124c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124ca:	2b0f      	cmp	r3, #15
 80124cc:	d916      	bls.n	80124fc <UART_SetConfig+0x920>
 80124ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80124d4:	d212      	bcs.n	80124fc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80124d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124d8:	b29b      	uxth	r3, r3
 80124da:	f023 030f 	bic.w	r3, r3, #15
 80124de:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80124e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124e2:	085b      	lsrs	r3, r3, #1
 80124e4:	b29b      	uxth	r3, r3
 80124e6:	f003 0307 	and.w	r3, r3, #7
 80124ea:	b29a      	uxth	r2, r3
 80124ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80124ee:	4313      	orrs	r3, r2
 80124f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80124f2:	697b      	ldr	r3, [r7, #20]
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80124f8:	60da      	str	r2, [r3, #12]
 80124fa:	e0b9      	b.n	8012670 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80124fc:	2301      	movs	r3, #1
 80124fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012502:	e0b5      	b.n	8012670 <UART_SetConfig+0xa94>
 8012504:	03d09000 	.word	0x03d09000
 8012508:	003d0900 	.word	0x003d0900
 801250c:	0801b4e8 	.word	0x0801b4e8
 8012510:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012514:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012518:	2b20      	cmp	r3, #32
 801251a:	dc49      	bgt.n	80125b0 <UART_SetConfig+0x9d4>
 801251c:	2b00      	cmp	r3, #0
 801251e:	db7c      	blt.n	801261a <UART_SetConfig+0xa3e>
 8012520:	2b20      	cmp	r3, #32
 8012522:	d87a      	bhi.n	801261a <UART_SetConfig+0xa3e>
 8012524:	a201      	add	r2, pc, #4	@ (adr r2, 801252c <UART_SetConfig+0x950>)
 8012526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801252a:	bf00      	nop
 801252c:	080125b7 	.word	0x080125b7
 8012530:	080125bf 	.word	0x080125bf
 8012534:	0801261b 	.word	0x0801261b
 8012538:	0801261b 	.word	0x0801261b
 801253c:	080125c7 	.word	0x080125c7
 8012540:	0801261b 	.word	0x0801261b
 8012544:	0801261b 	.word	0x0801261b
 8012548:	0801261b 	.word	0x0801261b
 801254c:	080125d7 	.word	0x080125d7
 8012550:	0801261b 	.word	0x0801261b
 8012554:	0801261b 	.word	0x0801261b
 8012558:	0801261b 	.word	0x0801261b
 801255c:	0801261b 	.word	0x0801261b
 8012560:	0801261b 	.word	0x0801261b
 8012564:	0801261b 	.word	0x0801261b
 8012568:	0801261b 	.word	0x0801261b
 801256c:	080125e7 	.word	0x080125e7
 8012570:	0801261b 	.word	0x0801261b
 8012574:	0801261b 	.word	0x0801261b
 8012578:	0801261b 	.word	0x0801261b
 801257c:	0801261b 	.word	0x0801261b
 8012580:	0801261b 	.word	0x0801261b
 8012584:	0801261b 	.word	0x0801261b
 8012588:	0801261b 	.word	0x0801261b
 801258c:	0801261b 	.word	0x0801261b
 8012590:	0801261b 	.word	0x0801261b
 8012594:	0801261b 	.word	0x0801261b
 8012598:	0801261b 	.word	0x0801261b
 801259c:	0801261b 	.word	0x0801261b
 80125a0:	0801261b 	.word	0x0801261b
 80125a4:	0801261b 	.word	0x0801261b
 80125a8:	0801261b 	.word	0x0801261b
 80125ac:	0801260d 	.word	0x0801260d
 80125b0:	2b40      	cmp	r3, #64	@ 0x40
 80125b2:	d02e      	beq.n	8012612 <UART_SetConfig+0xa36>
 80125b4:	e031      	b.n	801261a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80125b6:	f7fa f87f 	bl	800c6b8 <HAL_RCC_GetPCLK1Freq>
 80125ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80125bc:	e033      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80125be:	f7fa f891 	bl	800c6e4 <HAL_RCC_GetPCLK2Freq>
 80125c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80125c4:	e02f      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80125c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80125ca:	4618      	mov	r0, r3
 80125cc:	f7fc f840 	bl	800e650 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80125d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80125d4:	e027      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80125d6:	f107 0318 	add.w	r3, r7, #24
 80125da:	4618      	mov	r0, r3
 80125dc:	f7fc f98c 	bl	800e8f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80125e0:	69fb      	ldr	r3, [r7, #28]
 80125e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80125e4:	e01f      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80125e6:	4b2d      	ldr	r3, [pc, #180]	@ (801269c <UART_SetConfig+0xac0>)
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	f003 0320 	and.w	r3, r3, #32
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d009      	beq.n	8012606 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80125f2:	4b2a      	ldr	r3, [pc, #168]	@ (801269c <UART_SetConfig+0xac0>)
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	08db      	lsrs	r3, r3, #3
 80125f8:	f003 0303 	and.w	r3, r3, #3
 80125fc:	4a28      	ldr	r2, [pc, #160]	@ (80126a0 <UART_SetConfig+0xac4>)
 80125fe:	fa22 f303 	lsr.w	r3, r2, r3
 8012602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012604:	e00f      	b.n	8012626 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012606:	4b26      	ldr	r3, [pc, #152]	@ (80126a0 <UART_SetConfig+0xac4>)
 8012608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801260a:	e00c      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801260c:	4b25      	ldr	r3, [pc, #148]	@ (80126a4 <UART_SetConfig+0xac8>)
 801260e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012610:	e009      	b.n	8012626 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012618:	e005      	b.n	8012626 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801261a:	2300      	movs	r3, #0
 801261c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801261e:	2301      	movs	r3, #1
 8012620:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012624:	bf00      	nop
    }

    if (pclk != 0U)
 8012626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012628:	2b00      	cmp	r3, #0
 801262a:	d021      	beq.n	8012670 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801262c:	697b      	ldr	r3, [r7, #20]
 801262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012630:	4a1d      	ldr	r2, [pc, #116]	@ (80126a8 <UART_SetConfig+0xacc>)
 8012632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012636:	461a      	mov	r2, r3
 8012638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801263a:	fbb3 f2f2 	udiv	r2, r3, r2
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	685b      	ldr	r3, [r3, #4]
 8012642:	085b      	lsrs	r3, r3, #1
 8012644:	441a      	add	r2, r3
 8012646:	697b      	ldr	r3, [r7, #20]
 8012648:	685b      	ldr	r3, [r3, #4]
 801264a:	fbb2 f3f3 	udiv	r3, r2, r3
 801264e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012652:	2b0f      	cmp	r3, #15
 8012654:	d909      	bls.n	801266a <UART_SetConfig+0xa8e>
 8012656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801265c:	d205      	bcs.n	801266a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801265e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012660:	b29a      	uxth	r2, r3
 8012662:	697b      	ldr	r3, [r7, #20]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	60da      	str	r2, [r3, #12]
 8012668:	e002      	b.n	8012670 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801266a:	2301      	movs	r3, #1
 801266c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012670:	697b      	ldr	r3, [r7, #20]
 8012672:	2201      	movs	r2, #1
 8012674:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012678:	697b      	ldr	r3, [r7, #20]
 801267a:	2201      	movs	r2, #1
 801267c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012680:	697b      	ldr	r3, [r7, #20]
 8012682:	2200      	movs	r2, #0
 8012684:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012686:	697b      	ldr	r3, [r7, #20]
 8012688:	2200      	movs	r2, #0
 801268a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801268c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012690:	4618      	mov	r0, r3
 8012692:	3748      	adds	r7, #72	@ 0x48
 8012694:	46bd      	mov	sp, r7
 8012696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801269a:	bf00      	nop
 801269c:	58024400 	.word	0x58024400
 80126a0:	03d09000 	.word	0x03d09000
 80126a4:	003d0900 	.word	0x003d0900
 80126a8:	0801b4e8 	.word	0x0801b4e8

080126ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80126ac:	b480      	push	{r7}
 80126ae:	b083      	sub	sp, #12
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126b8:	f003 0308 	and.w	r3, r3, #8
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d00a      	beq.n	80126d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	685b      	ldr	r3, [r3, #4]
 80126c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	430a      	orrs	r2, r1
 80126d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126da:	f003 0301 	and.w	r3, r3, #1
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d00a      	beq.n	80126f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	685b      	ldr	r3, [r3, #4]
 80126e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	430a      	orrs	r2, r1
 80126f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126fc:	f003 0302 	and.w	r3, r3, #2
 8012700:	2b00      	cmp	r3, #0
 8012702:	d00a      	beq.n	801271a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	685b      	ldr	r3, [r3, #4]
 801270a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	681b      	ldr	r3, [r3, #0]
 8012716:	430a      	orrs	r2, r1
 8012718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801271e:	f003 0304 	and.w	r3, r3, #4
 8012722:	2b00      	cmp	r3, #0
 8012724:	d00a      	beq.n	801273c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	430a      	orrs	r2, r1
 801273a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012740:	f003 0310 	and.w	r3, r3, #16
 8012744:	2b00      	cmp	r3, #0
 8012746:	d00a      	beq.n	801275e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	689b      	ldr	r3, [r3, #8]
 801274e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	430a      	orrs	r2, r1
 801275c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012762:	f003 0320 	and.w	r3, r3, #32
 8012766:	2b00      	cmp	r3, #0
 8012768:	d00a      	beq.n	8012780 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	689b      	ldr	r3, [r3, #8]
 8012770:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	430a      	orrs	r2, r1
 801277e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012788:	2b00      	cmp	r3, #0
 801278a:	d01a      	beq.n	80127c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	685b      	ldr	r3, [r3, #4]
 8012792:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	430a      	orrs	r2, r1
 80127a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80127a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80127aa:	d10a      	bne.n	80127c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	685b      	ldr	r3, [r3, #4]
 80127b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	430a      	orrs	r2, r1
 80127c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d00a      	beq.n	80127e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	685b      	ldr	r3, [r3, #4]
 80127d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	430a      	orrs	r2, r1
 80127e2:	605a      	str	r2, [r3, #4]
  }
}
 80127e4:	bf00      	nop
 80127e6:	370c      	adds	r7, #12
 80127e8:	46bd      	mov	sp, r7
 80127ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ee:	4770      	bx	lr

080127f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	b098      	sub	sp, #96	@ 0x60
 80127f4:	af02      	add	r7, sp, #8
 80127f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	2200      	movs	r2, #0
 80127fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012800:	f7f2 f8e0 	bl	80049c4 <HAL_GetTick>
 8012804:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	f003 0308 	and.w	r3, r3, #8
 8012810:	2b08      	cmp	r3, #8
 8012812:	d12f      	bne.n	8012874 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012814:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012818:	9300      	str	r3, [sp, #0]
 801281a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801281c:	2200      	movs	r2, #0
 801281e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012822:	6878      	ldr	r0, [r7, #4]
 8012824:	f000 f88e 	bl	8012944 <UART_WaitOnFlagUntilTimeout>
 8012828:	4603      	mov	r3, r0
 801282a:	2b00      	cmp	r3, #0
 801282c:	d022      	beq.n	8012874 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012836:	e853 3f00 	ldrex	r3, [r3]
 801283a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801283c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801283e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012842:	653b      	str	r3, [r7, #80]	@ 0x50
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	461a      	mov	r2, r3
 801284a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801284c:	647b      	str	r3, [r7, #68]	@ 0x44
 801284e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012850:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012852:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012854:	e841 2300 	strex	r3, r2, [r1]
 8012858:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801285a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801285c:	2b00      	cmp	r3, #0
 801285e:	d1e6      	bne.n	801282e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	2220      	movs	r2, #32
 8012864:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	2200      	movs	r2, #0
 801286c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012870:	2303      	movs	r3, #3
 8012872:	e063      	b.n	801293c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	f003 0304 	and.w	r3, r3, #4
 801287e:	2b04      	cmp	r3, #4
 8012880:	d149      	bne.n	8012916 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012882:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012886:	9300      	str	r3, [sp, #0]
 8012888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801288a:	2200      	movs	r2, #0
 801288c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012890:	6878      	ldr	r0, [r7, #4]
 8012892:	f000 f857 	bl	8012944 <UART_WaitOnFlagUntilTimeout>
 8012896:	4603      	mov	r3, r0
 8012898:	2b00      	cmp	r3, #0
 801289a:	d03c      	beq.n	8012916 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128a4:	e853 3f00 	ldrex	r3, [r3]
 80128a8:	623b      	str	r3, [r7, #32]
   return(result);
 80128aa:	6a3b      	ldr	r3, [r7, #32]
 80128ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80128b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	461a      	mov	r2, r3
 80128b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80128bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80128c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128c2:	e841 2300 	strex	r3, r2, [r1]
 80128c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80128c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d1e6      	bne.n	801289c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	3308      	adds	r3, #8
 80128d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128d6:	693b      	ldr	r3, [r7, #16]
 80128d8:	e853 3f00 	ldrex	r3, [r3]
 80128dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	f023 0301 	bic.w	r3, r3, #1
 80128e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	3308      	adds	r3, #8
 80128ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80128ee:	61fa      	str	r2, [r7, #28]
 80128f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128f2:	69b9      	ldr	r1, [r7, #24]
 80128f4:	69fa      	ldr	r2, [r7, #28]
 80128f6:	e841 2300 	strex	r3, r2, [r1]
 80128fa:	617b      	str	r3, [r7, #20]
   return(result);
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d1e5      	bne.n	80128ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	2220      	movs	r2, #32
 8012906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	2200      	movs	r2, #0
 801290e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012912:	2303      	movs	r3, #3
 8012914:	e012      	b.n	801293c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	2220      	movs	r2, #32
 801291a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	2220      	movs	r2, #32
 8012922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	2200      	movs	r2, #0
 801292a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	2200      	movs	r2, #0
 8012930:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2200      	movs	r2, #0
 8012936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801293a:	2300      	movs	r3, #0
}
 801293c:	4618      	mov	r0, r3
 801293e:	3758      	adds	r7, #88	@ 0x58
 8012940:	46bd      	mov	sp, r7
 8012942:	bd80      	pop	{r7, pc}

08012944 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012944:	b580      	push	{r7, lr}
 8012946:	b084      	sub	sp, #16
 8012948:	af00      	add	r7, sp, #0
 801294a:	60f8      	str	r0, [r7, #12]
 801294c:	60b9      	str	r1, [r7, #8]
 801294e:	603b      	str	r3, [r7, #0]
 8012950:	4613      	mov	r3, r2
 8012952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012954:	e04f      	b.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012956:	69bb      	ldr	r3, [r7, #24]
 8012958:	f1b3 3fff 	cmp.w	r3, #4294967295
 801295c:	d04b      	beq.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801295e:	f7f2 f831 	bl	80049c4 <HAL_GetTick>
 8012962:	4602      	mov	r2, r0
 8012964:	683b      	ldr	r3, [r7, #0]
 8012966:	1ad3      	subs	r3, r2, r3
 8012968:	69ba      	ldr	r2, [r7, #24]
 801296a:	429a      	cmp	r2, r3
 801296c:	d302      	bcc.n	8012974 <UART_WaitOnFlagUntilTimeout+0x30>
 801296e:	69bb      	ldr	r3, [r7, #24]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d101      	bne.n	8012978 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012974:	2303      	movs	r3, #3
 8012976:	e04e      	b.n	8012a16 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	681b      	ldr	r3, [r3, #0]
 801297e:	f003 0304 	and.w	r3, r3, #4
 8012982:	2b00      	cmp	r3, #0
 8012984:	d037      	beq.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012986:	68bb      	ldr	r3, [r7, #8]
 8012988:	2b80      	cmp	r3, #128	@ 0x80
 801298a:	d034      	beq.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801298c:	68bb      	ldr	r3, [r7, #8]
 801298e:	2b40      	cmp	r3, #64	@ 0x40
 8012990:	d031      	beq.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	69db      	ldr	r3, [r3, #28]
 8012998:	f003 0308 	and.w	r3, r3, #8
 801299c:	2b08      	cmp	r3, #8
 801299e:	d110      	bne.n	80129c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	2208      	movs	r2, #8
 80129a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80129a8:	68f8      	ldr	r0, [r7, #12]
 80129aa:	f000 f839 	bl	8012a20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80129ae:	68fb      	ldr	r3, [r7, #12]
 80129b0:	2208      	movs	r2, #8
 80129b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	2200      	movs	r2, #0
 80129ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80129be:	2301      	movs	r3, #1
 80129c0:	e029      	b.n	8012a16 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	681b      	ldr	r3, [r3, #0]
 80129c6:	69db      	ldr	r3, [r3, #28]
 80129c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80129cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80129d0:	d111      	bne.n	80129f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80129da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80129dc:	68f8      	ldr	r0, [r7, #12]
 80129de:	f000 f81f 	bl	8012a20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	2220      	movs	r2, #32
 80129e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	2200      	movs	r2, #0
 80129ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80129f2:	2303      	movs	r3, #3
 80129f4:	e00f      	b.n	8012a16 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	69da      	ldr	r2, [r3, #28]
 80129fc:	68bb      	ldr	r3, [r7, #8]
 80129fe:	4013      	ands	r3, r2
 8012a00:	68ba      	ldr	r2, [r7, #8]
 8012a02:	429a      	cmp	r2, r3
 8012a04:	bf0c      	ite	eq
 8012a06:	2301      	moveq	r3, #1
 8012a08:	2300      	movne	r3, #0
 8012a0a:	b2db      	uxtb	r3, r3
 8012a0c:	461a      	mov	r2, r3
 8012a0e:	79fb      	ldrb	r3, [r7, #7]
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d0a0      	beq.n	8012956 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012a14:	2300      	movs	r3, #0
}
 8012a16:	4618      	mov	r0, r3
 8012a18:	3710      	adds	r7, #16
 8012a1a:	46bd      	mov	sp, r7
 8012a1c:	bd80      	pop	{r7, pc}
	...

08012a20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012a20:	b480      	push	{r7}
 8012a22:	b095      	sub	sp, #84	@ 0x54
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a30:	e853 3f00 	ldrex	r3, [r3]
 8012a34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	461a      	mov	r2, r3
 8012a44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a46:	643b      	str	r3, [r7, #64]	@ 0x40
 8012a48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012a4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012a4e:	e841 2300 	strex	r3, r2, [r1]
 8012a52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d1e6      	bne.n	8012a28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	3308      	adds	r3, #8
 8012a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a62:	6a3b      	ldr	r3, [r7, #32]
 8012a64:	e853 3f00 	ldrex	r3, [r3]
 8012a68:	61fb      	str	r3, [r7, #28]
   return(result);
 8012a6a:	69fa      	ldr	r2, [r7, #28]
 8012a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8012ae8 <UART_EndRxTransfer+0xc8>)
 8012a6e:	4013      	ands	r3, r2
 8012a70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	3308      	adds	r3, #8
 8012a78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012a7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012a80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a82:	e841 2300 	strex	r3, r2, [r1]
 8012a86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d1e5      	bne.n	8012a5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d118      	bne.n	8012ac8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	e853 3f00 	ldrex	r3, [r3]
 8012aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8012aa4:	68bb      	ldr	r3, [r7, #8]
 8012aa6:	f023 0310 	bic.w	r3, r3, #16
 8012aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	461a      	mov	r2, r3
 8012ab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ab4:	61bb      	str	r3, [r7, #24]
 8012ab6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ab8:	6979      	ldr	r1, [r7, #20]
 8012aba:	69ba      	ldr	r2, [r7, #24]
 8012abc:	e841 2300 	strex	r3, r2, [r1]
 8012ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8012ac2:	693b      	ldr	r3, [r7, #16]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d1e6      	bne.n	8012a96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	2220      	movs	r2, #32
 8012acc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	2200      	movs	r2, #0
 8012ad4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2200      	movs	r2, #0
 8012ada:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012adc:	bf00      	nop
 8012ade:	3754      	adds	r7, #84	@ 0x54
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae6:	4770      	bx	lr
 8012ae8:	effffffe 	.word	0xeffffffe

08012aec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012aec:	b480      	push	{r7}
 8012aee:	b085      	sub	sp, #20
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012afa:	2b01      	cmp	r3, #1
 8012afc:	d101      	bne.n	8012b02 <HAL_UARTEx_DisableFifoMode+0x16>
 8012afe:	2302      	movs	r3, #2
 8012b00:	e027      	b.n	8012b52 <HAL_UARTEx_DisableFifoMode+0x66>
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2201      	movs	r2, #1
 8012b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	2224      	movs	r2, #36	@ 0x24
 8012b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	681a      	ldr	r2, [r3, #0]
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	f022 0201 	bic.w	r2, r2, #1
 8012b28:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012b30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	2200      	movs	r2, #0
 8012b36:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	68fa      	ldr	r2, [r7, #12]
 8012b3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	2220      	movs	r2, #32
 8012b44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012b50:	2300      	movs	r3, #0
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	3714      	adds	r7, #20
 8012b56:	46bd      	mov	sp, r7
 8012b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b5c:	4770      	bx	lr

08012b5e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012b5e:	b580      	push	{r7, lr}
 8012b60:	b084      	sub	sp, #16
 8012b62:	af00      	add	r7, sp, #0
 8012b64:	6078      	str	r0, [r7, #4]
 8012b66:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012b6e:	2b01      	cmp	r3, #1
 8012b70:	d101      	bne.n	8012b76 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012b72:	2302      	movs	r3, #2
 8012b74:	e02d      	b.n	8012bd2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	2201      	movs	r2, #1
 8012b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	2224      	movs	r2, #36	@ 0x24
 8012b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	681a      	ldr	r2, [r3, #0]
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	f022 0201 	bic.w	r2, r2, #1
 8012b9c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	689b      	ldr	r3, [r3, #8]
 8012ba4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	683a      	ldr	r2, [r7, #0]
 8012bae:	430a      	orrs	r2, r1
 8012bb0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012bb2:	6878      	ldr	r0, [r7, #4]
 8012bb4:	f000 f850 	bl	8012c58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	68fa      	ldr	r2, [r7, #12]
 8012bbe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2220      	movs	r2, #32
 8012bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012bd0:	2300      	movs	r3, #0
}
 8012bd2:	4618      	mov	r0, r3
 8012bd4:	3710      	adds	r7, #16
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	bd80      	pop	{r7, pc}

08012bda <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012bda:	b580      	push	{r7, lr}
 8012bdc:	b084      	sub	sp, #16
 8012bde:	af00      	add	r7, sp, #0
 8012be0:	6078      	str	r0, [r7, #4]
 8012be2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012bea:	2b01      	cmp	r3, #1
 8012bec:	d101      	bne.n	8012bf2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012bee:	2302      	movs	r3, #2
 8012bf0:	e02d      	b.n	8012c4e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	2201      	movs	r2, #1
 8012bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2224      	movs	r2, #36	@ 0x24
 8012bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	681a      	ldr	r2, [r3, #0]
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	f022 0201 	bic.w	r2, r2, #1
 8012c18:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	689b      	ldr	r3, [r3, #8]
 8012c20:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	683a      	ldr	r2, [r7, #0]
 8012c2a:	430a      	orrs	r2, r1
 8012c2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012c2e:	6878      	ldr	r0, [r7, #4]
 8012c30:	f000 f812 	bl	8012c58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	68fa      	ldr	r2, [r7, #12]
 8012c3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	2220      	movs	r2, #32
 8012c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	2200      	movs	r2, #0
 8012c48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012c4c:	2300      	movs	r3, #0
}
 8012c4e:	4618      	mov	r0, r3
 8012c50:	3710      	adds	r7, #16
 8012c52:	46bd      	mov	sp, r7
 8012c54:	bd80      	pop	{r7, pc}
	...

08012c58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012c58:	b480      	push	{r7}
 8012c5a:	b085      	sub	sp, #20
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d108      	bne.n	8012c7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	2201      	movs	r2, #1
 8012c6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	2201      	movs	r2, #1
 8012c74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012c78:	e031      	b.n	8012cde <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012c7a:	2310      	movs	r3, #16
 8012c7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012c7e:	2310      	movs	r3, #16
 8012c80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	689b      	ldr	r3, [r3, #8]
 8012c88:	0e5b      	lsrs	r3, r3, #25
 8012c8a:	b2db      	uxtb	r3, r3
 8012c8c:	f003 0307 	and.w	r3, r3, #7
 8012c90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	689b      	ldr	r3, [r3, #8]
 8012c98:	0f5b      	lsrs	r3, r3, #29
 8012c9a:	b2db      	uxtb	r3, r3
 8012c9c:	f003 0307 	and.w	r3, r3, #7
 8012ca0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012ca2:	7bbb      	ldrb	r3, [r7, #14]
 8012ca4:	7b3a      	ldrb	r2, [r7, #12]
 8012ca6:	4911      	ldr	r1, [pc, #68]	@ (8012cec <UARTEx_SetNbDataToProcess+0x94>)
 8012ca8:	5c8a      	ldrb	r2, [r1, r2]
 8012caa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012cae:	7b3a      	ldrb	r2, [r7, #12]
 8012cb0:	490f      	ldr	r1, [pc, #60]	@ (8012cf0 <UARTEx_SetNbDataToProcess+0x98>)
 8012cb2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012cb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8012cb8:	b29a      	uxth	r2, r3
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012cc0:	7bfb      	ldrb	r3, [r7, #15]
 8012cc2:	7b7a      	ldrb	r2, [r7, #13]
 8012cc4:	4909      	ldr	r1, [pc, #36]	@ (8012cec <UARTEx_SetNbDataToProcess+0x94>)
 8012cc6:	5c8a      	ldrb	r2, [r1, r2]
 8012cc8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012ccc:	7b7a      	ldrb	r2, [r7, #13]
 8012cce:	4908      	ldr	r1, [pc, #32]	@ (8012cf0 <UARTEx_SetNbDataToProcess+0x98>)
 8012cd0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012cd2:	fb93 f3f2 	sdiv	r3, r3, r2
 8012cd6:	b29a      	uxth	r2, r3
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012cde:	bf00      	nop
 8012ce0:	3714      	adds	r7, #20
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce8:	4770      	bx	lr
 8012cea:	bf00      	nop
 8012cec:	0801b500 	.word	0x0801b500
 8012cf0:	0801b508 	.word	0x0801b508

08012cf4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8012cf4:	b480      	push	{r7}
 8012cf6:	b083      	sub	sp, #12
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
 8012cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8012cfe:	683b      	ldr	r3, [r7, #0]
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d121      	bne.n	8012d4a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	681a      	ldr	r2, [r3, #0]
 8012d0a:	4b27      	ldr	r3, [pc, #156]	@ (8012da8 <FMC_SDRAM_Init+0xb4>)
 8012d0c:	4013      	ands	r3, r2
 8012d0e:	683a      	ldr	r2, [r7, #0]
 8012d10:	6851      	ldr	r1, [r2, #4]
 8012d12:	683a      	ldr	r2, [r7, #0]
 8012d14:	6892      	ldr	r2, [r2, #8]
 8012d16:	4311      	orrs	r1, r2
 8012d18:	683a      	ldr	r2, [r7, #0]
 8012d1a:	68d2      	ldr	r2, [r2, #12]
 8012d1c:	4311      	orrs	r1, r2
 8012d1e:	683a      	ldr	r2, [r7, #0]
 8012d20:	6912      	ldr	r2, [r2, #16]
 8012d22:	4311      	orrs	r1, r2
 8012d24:	683a      	ldr	r2, [r7, #0]
 8012d26:	6952      	ldr	r2, [r2, #20]
 8012d28:	4311      	orrs	r1, r2
 8012d2a:	683a      	ldr	r2, [r7, #0]
 8012d2c:	6992      	ldr	r2, [r2, #24]
 8012d2e:	4311      	orrs	r1, r2
 8012d30:	683a      	ldr	r2, [r7, #0]
 8012d32:	69d2      	ldr	r2, [r2, #28]
 8012d34:	4311      	orrs	r1, r2
 8012d36:	683a      	ldr	r2, [r7, #0]
 8012d38:	6a12      	ldr	r2, [r2, #32]
 8012d3a:	4311      	orrs	r1, r2
 8012d3c:	683a      	ldr	r2, [r7, #0]
 8012d3e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012d40:	430a      	orrs	r2, r1
 8012d42:	431a      	orrs	r2, r3
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	601a      	str	r2, [r3, #0]
 8012d48:	e026      	b.n	8012d98 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8012d52:	683b      	ldr	r3, [r7, #0]
 8012d54:	69d9      	ldr	r1, [r3, #28]
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	6a1b      	ldr	r3, [r3, #32]
 8012d5a:	4319      	orrs	r1, r3
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d60:	430b      	orrs	r3, r1
 8012d62:	431a      	orrs	r2, r3
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	685a      	ldr	r2, [r3, #4]
 8012d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8012da8 <FMC_SDRAM_Init+0xb4>)
 8012d6e:	4013      	ands	r3, r2
 8012d70:	683a      	ldr	r2, [r7, #0]
 8012d72:	6851      	ldr	r1, [r2, #4]
 8012d74:	683a      	ldr	r2, [r7, #0]
 8012d76:	6892      	ldr	r2, [r2, #8]
 8012d78:	4311      	orrs	r1, r2
 8012d7a:	683a      	ldr	r2, [r7, #0]
 8012d7c:	68d2      	ldr	r2, [r2, #12]
 8012d7e:	4311      	orrs	r1, r2
 8012d80:	683a      	ldr	r2, [r7, #0]
 8012d82:	6912      	ldr	r2, [r2, #16]
 8012d84:	4311      	orrs	r1, r2
 8012d86:	683a      	ldr	r2, [r7, #0]
 8012d88:	6952      	ldr	r2, [r2, #20]
 8012d8a:	4311      	orrs	r1, r2
 8012d8c:	683a      	ldr	r2, [r7, #0]
 8012d8e:	6992      	ldr	r2, [r2, #24]
 8012d90:	430a      	orrs	r2, r1
 8012d92:	431a      	orrs	r2, r3
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8012d98:	2300      	movs	r3, #0
}
 8012d9a:	4618      	mov	r0, r3
 8012d9c:	370c      	adds	r7, #12
 8012d9e:	46bd      	mov	sp, r7
 8012da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da4:	4770      	bx	lr
 8012da6:	bf00      	nop
 8012da8:	ffff8000 	.word	0xffff8000

08012dac <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8012dac:	b480      	push	{r7}
 8012dae:	b085      	sub	sp, #20
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	60f8      	str	r0, [r7, #12]
 8012db4:	60b9      	str	r1, [r7, #8]
 8012db6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d128      	bne.n	8012e10 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	689b      	ldr	r3, [r3, #8]
 8012dc2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012dc6:	68bb      	ldr	r3, [r7, #8]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	1e59      	subs	r1, r3, #1
 8012dcc:	68bb      	ldr	r3, [r7, #8]
 8012dce:	685b      	ldr	r3, [r3, #4]
 8012dd0:	3b01      	subs	r3, #1
 8012dd2:	011b      	lsls	r3, r3, #4
 8012dd4:	4319      	orrs	r1, r3
 8012dd6:	68bb      	ldr	r3, [r7, #8]
 8012dd8:	689b      	ldr	r3, [r3, #8]
 8012dda:	3b01      	subs	r3, #1
 8012ddc:	021b      	lsls	r3, r3, #8
 8012dde:	4319      	orrs	r1, r3
 8012de0:	68bb      	ldr	r3, [r7, #8]
 8012de2:	68db      	ldr	r3, [r3, #12]
 8012de4:	3b01      	subs	r3, #1
 8012de6:	031b      	lsls	r3, r3, #12
 8012de8:	4319      	orrs	r1, r3
 8012dea:	68bb      	ldr	r3, [r7, #8]
 8012dec:	691b      	ldr	r3, [r3, #16]
 8012dee:	3b01      	subs	r3, #1
 8012df0:	041b      	lsls	r3, r3, #16
 8012df2:	4319      	orrs	r1, r3
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	695b      	ldr	r3, [r3, #20]
 8012df8:	3b01      	subs	r3, #1
 8012dfa:	051b      	lsls	r3, r3, #20
 8012dfc:	4319      	orrs	r1, r3
 8012dfe:	68bb      	ldr	r3, [r7, #8]
 8012e00:	699b      	ldr	r3, [r3, #24]
 8012e02:	3b01      	subs	r3, #1
 8012e04:	061b      	lsls	r3, r3, #24
 8012e06:	430b      	orrs	r3, r1
 8012e08:	431a      	orrs	r2, r3
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	609a      	str	r2, [r3, #8]
 8012e0e:	e02d      	b.n	8012e6c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	689a      	ldr	r2, [r3, #8]
 8012e14:	4b19      	ldr	r3, [pc, #100]	@ (8012e7c <FMC_SDRAM_Timing_Init+0xd0>)
 8012e16:	4013      	ands	r3, r2
 8012e18:	68ba      	ldr	r2, [r7, #8]
 8012e1a:	68d2      	ldr	r2, [r2, #12]
 8012e1c:	3a01      	subs	r2, #1
 8012e1e:	0311      	lsls	r1, r2, #12
 8012e20:	68ba      	ldr	r2, [r7, #8]
 8012e22:	6952      	ldr	r2, [r2, #20]
 8012e24:	3a01      	subs	r2, #1
 8012e26:	0512      	lsls	r2, r2, #20
 8012e28:	430a      	orrs	r2, r1
 8012e2a:	431a      	orrs	r2, r3
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	68db      	ldr	r3, [r3, #12]
 8012e34:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012e38:	68bb      	ldr	r3, [r7, #8]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	1e59      	subs	r1, r3, #1
 8012e3e:	68bb      	ldr	r3, [r7, #8]
 8012e40:	685b      	ldr	r3, [r3, #4]
 8012e42:	3b01      	subs	r3, #1
 8012e44:	011b      	lsls	r3, r3, #4
 8012e46:	4319      	orrs	r1, r3
 8012e48:	68bb      	ldr	r3, [r7, #8]
 8012e4a:	689b      	ldr	r3, [r3, #8]
 8012e4c:	3b01      	subs	r3, #1
 8012e4e:	021b      	lsls	r3, r3, #8
 8012e50:	4319      	orrs	r1, r3
 8012e52:	68bb      	ldr	r3, [r7, #8]
 8012e54:	691b      	ldr	r3, [r3, #16]
 8012e56:	3b01      	subs	r3, #1
 8012e58:	041b      	lsls	r3, r3, #16
 8012e5a:	4319      	orrs	r1, r3
 8012e5c:	68bb      	ldr	r3, [r7, #8]
 8012e5e:	699b      	ldr	r3, [r3, #24]
 8012e60:	3b01      	subs	r3, #1
 8012e62:	061b      	lsls	r3, r3, #24
 8012e64:	430b      	orrs	r3, r1
 8012e66:	431a      	orrs	r2, r3
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8012e6c:	2300      	movs	r3, #0
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3714      	adds	r7, #20
 8012e72:	46bd      	mov	sp, r7
 8012e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e78:	4770      	bx	lr
 8012e7a:	bf00      	nop
 8012e7c:	ff0f0fff 	.word	0xff0f0fff

08012e80 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8012e80:	b480      	push	{r7}
 8012e82:	b085      	sub	sp, #20
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	60f8      	str	r0, [r7, #12]
 8012e88:	60b9      	str	r1, [r7, #8]
 8012e8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	691a      	ldr	r2, [r3, #16]
 8012e90:	4b0c      	ldr	r3, [pc, #48]	@ (8012ec4 <FMC_SDRAM_SendCommand+0x44>)
 8012e92:	4013      	ands	r3, r2
 8012e94:	68ba      	ldr	r2, [r7, #8]
 8012e96:	6811      	ldr	r1, [r2, #0]
 8012e98:	68ba      	ldr	r2, [r7, #8]
 8012e9a:	6852      	ldr	r2, [r2, #4]
 8012e9c:	4311      	orrs	r1, r2
 8012e9e:	68ba      	ldr	r2, [r7, #8]
 8012ea0:	6892      	ldr	r2, [r2, #8]
 8012ea2:	3a01      	subs	r2, #1
 8012ea4:	0152      	lsls	r2, r2, #5
 8012ea6:	4311      	orrs	r1, r2
 8012ea8:	68ba      	ldr	r2, [r7, #8]
 8012eaa:	68d2      	ldr	r2, [r2, #12]
 8012eac:	0252      	lsls	r2, r2, #9
 8012eae:	430a      	orrs	r2, r1
 8012eb0:	431a      	orrs	r2, r3
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8012eb6:	2300      	movs	r3, #0
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	3714      	adds	r7, #20
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ec2:	4770      	bx	lr
 8012ec4:	ffc00000 	.word	0xffc00000

08012ec8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8012ec8:	b480      	push	{r7}
 8012eca:	b083      	sub	sp, #12
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
 8012ed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	695a      	ldr	r2, [r3, #20]
 8012ed6:	4b07      	ldr	r3, [pc, #28]	@ (8012ef4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8012ed8:	4013      	ands	r3, r2
 8012eda:	683a      	ldr	r2, [r7, #0]
 8012edc:	0052      	lsls	r2, r2, #1
 8012ede:	431a      	orrs	r2, r3
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8012ee4:	2300      	movs	r3, #0
}
 8012ee6:	4618      	mov	r0, r3
 8012ee8:	370c      	adds	r7, #12
 8012eea:	46bd      	mov	sp, r7
 8012eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef0:	4770      	bx	lr
 8012ef2:	bf00      	nop
 8012ef4:	ffffc001 	.word	0xffffc001

08012ef8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012ef8:	b084      	sub	sp, #16
 8012efa:	b480      	push	{r7}
 8012efc:	b085      	sub	sp, #20
 8012efe:	af00      	add	r7, sp, #0
 8012f00:	6078      	str	r0, [r7, #4]
 8012f02:	f107 001c 	add.w	r0, r7, #28
 8012f06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012f0e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012f10:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012f12:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8012f16:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8012f1a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8012f1e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012f20:	68fa      	ldr	r2, [r7, #12]
 8012f22:	4313      	orrs	r3, r2
 8012f24:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	685a      	ldr	r2, [r3, #4]
 8012f2a:	4b07      	ldr	r3, [pc, #28]	@ (8012f48 <SDMMC_Init+0x50>)
 8012f2c:	4013      	ands	r3, r2
 8012f2e:	68fa      	ldr	r2, [r7, #12]
 8012f30:	431a      	orrs	r2, r3
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012f36:	2300      	movs	r3, #0
}
 8012f38:	4618      	mov	r0, r3
 8012f3a:	3714      	adds	r7, #20
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f42:	b004      	add	sp, #16
 8012f44:	4770      	bx	lr
 8012f46:	bf00      	nop
 8012f48:	ffc02c00 	.word	0xffc02c00

08012f4c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8012f4c:	b480      	push	{r7}
 8012f4e:	b083      	sub	sp, #12
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	370c      	adds	r7, #12
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f64:	4770      	bx	lr

08012f66 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8012f66:	b480      	push	{r7}
 8012f68:	b083      	sub	sp, #12
 8012f6a:	af00      	add	r7, sp, #0
 8012f6c:	6078      	str	r0, [r7, #4]
 8012f6e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	681a      	ldr	r2, [r3, #0]
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012f7a:	2300      	movs	r3, #0
}
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	370c      	adds	r7, #12
 8012f80:	46bd      	mov	sp, r7
 8012f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f86:	4770      	bx	lr

08012f88 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012f88:	b480      	push	{r7}
 8012f8a:	b083      	sub	sp, #12
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	f043 0203 	orr.w	r2, r3, #3
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012f9c:	2300      	movs	r3, #0
}
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	370c      	adds	r7, #12
 8012fa2:	46bd      	mov	sp, r7
 8012fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa8:	4770      	bx	lr

08012faa <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8012faa:	b480      	push	{r7}
 8012fac:	b083      	sub	sp, #12
 8012fae:	af00      	add	r7, sp, #0
 8012fb0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	f003 0303 	and.w	r3, r3, #3
}
 8012fba:	4618      	mov	r0, r3
 8012fbc:	370c      	adds	r7, #12
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc4:	4770      	bx	lr
	...

08012fc8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8012fc8:	b480      	push	{r7}
 8012fca:	b085      	sub	sp, #20
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	6078      	str	r0, [r7, #4]
 8012fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012fd6:	683b      	ldr	r3, [r7, #0]
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012fde:	683b      	ldr	r3, [r7, #0]
 8012fe0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012fe2:	683b      	ldr	r3, [r7, #0]
 8012fe4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012fe6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012fec:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012fee:	683b      	ldr	r3, [r7, #0]
 8012ff0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012ff2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012ff4:	68fa      	ldr	r2, [r7, #12]
 8012ff6:	4313      	orrs	r3, r2
 8012ff8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	68da      	ldr	r2, [r3, #12]
 8012ffe:	4b06      	ldr	r3, [pc, #24]	@ (8013018 <SDMMC_SendCommand+0x50>)
 8013000:	4013      	ands	r3, r2
 8013002:	68fa      	ldr	r2, [r7, #12]
 8013004:	431a      	orrs	r2, r3
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801300a:	2300      	movs	r3, #0
}
 801300c:	4618      	mov	r0, r3
 801300e:	3714      	adds	r7, #20
 8013010:	46bd      	mov	sp, r7
 8013012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013016:	4770      	bx	lr
 8013018:	fffee0c0 	.word	0xfffee0c0

0801301c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 801301c:	b480      	push	{r7}
 801301e:	b083      	sub	sp, #12
 8013020:	af00      	add	r7, sp, #0
 8013022:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	691b      	ldr	r3, [r3, #16]
 8013028:	b2db      	uxtb	r3, r3
}
 801302a:	4618      	mov	r0, r3
 801302c:	370c      	adds	r7, #12
 801302e:	46bd      	mov	sp, r7
 8013030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013034:	4770      	bx	lr

08013036 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8013036:	b480      	push	{r7}
 8013038:	b085      	sub	sp, #20
 801303a:	af00      	add	r7, sp, #0
 801303c:	6078      	str	r0, [r7, #4]
 801303e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	3314      	adds	r3, #20
 8013044:	461a      	mov	r2, r3
 8013046:	683b      	ldr	r3, [r7, #0]
 8013048:	4413      	add	r3, r2
 801304a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	681b      	ldr	r3, [r3, #0]
}
 8013050:	4618      	mov	r0, r3
 8013052:	3714      	adds	r7, #20
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr

0801305c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 801305c:	b480      	push	{r7}
 801305e:	b085      	sub	sp, #20
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
 8013064:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8013066:	2300      	movs	r3, #0
 8013068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801306a:	683b      	ldr	r3, [r7, #0]
 801306c:	681a      	ldr	r2, [r3, #0]
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8013072:	683b      	ldr	r3, [r7, #0]
 8013074:	685a      	ldr	r2, [r3, #4]
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801307a:	683b      	ldr	r3, [r7, #0]
 801307c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801307e:	683b      	ldr	r3, [r7, #0]
 8013080:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013082:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8013084:	683b      	ldr	r3, [r7, #0]
 8013086:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8013088:	431a      	orrs	r2, r3
                       Data->DPSM);
 801308a:	683b      	ldr	r3, [r7, #0]
 801308c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801308e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013090:	68fa      	ldr	r2, [r7, #12]
 8013092:	4313      	orrs	r3, r2
 8013094:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801309a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	431a      	orrs	r2, r3
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80130a6:	2300      	movs	r3, #0

}
 80130a8:	4618      	mov	r0, r3
 80130aa:	3714      	adds	r7, #20
 80130ac:	46bd      	mov	sp, r7
 80130ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130b2:	4770      	bx	lr

080130b4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80130b4:	b580      	push	{r7, lr}
 80130b6:	b088      	sub	sp, #32
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	6078      	str	r0, [r7, #4]
 80130bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80130be:	683b      	ldr	r3, [r7, #0]
 80130c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80130c2:	2310      	movs	r3, #16
 80130c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80130ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130cc:	2300      	movs	r3, #0
 80130ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80130d4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130d6:	f107 0308 	add.w	r3, r7, #8
 80130da:	4619      	mov	r1, r3
 80130dc:	6878      	ldr	r0, [r7, #4]
 80130de:	f7ff ff73 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80130e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80130e6:	2110      	movs	r1, #16
 80130e8:	6878      	ldr	r0, [r7, #4]
 80130ea:	f000 fa19 	bl	8013520 <SDMMC_GetCmdResp1>
 80130ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130f0:	69fb      	ldr	r3, [r7, #28]
}
 80130f2:	4618      	mov	r0, r3
 80130f4:	3720      	adds	r7, #32
 80130f6:	46bd      	mov	sp, r7
 80130f8:	bd80      	pop	{r7, pc}

080130fa <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80130fa:	b580      	push	{r7, lr}
 80130fc:	b088      	sub	sp, #32
 80130fe:	af00      	add	r7, sp, #0
 8013100:	6078      	str	r0, [r7, #4]
 8013102:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8013104:	683b      	ldr	r3, [r7, #0]
 8013106:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8013108:	2312      	movs	r3, #18
 801310a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801310c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013110:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013112:	2300      	movs	r3, #0
 8013114:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013116:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801311a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801311c:	f107 0308 	add.w	r3, r7, #8
 8013120:	4619      	mov	r1, r3
 8013122:	6878      	ldr	r0, [r7, #4]
 8013124:	f7ff ff50 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013128:	f241 3288 	movw	r2, #5000	@ 0x1388
 801312c:	2112      	movs	r1, #18
 801312e:	6878      	ldr	r0, [r7, #4]
 8013130:	f000 f9f6 	bl	8013520 <SDMMC_GetCmdResp1>
 8013134:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013136:	69fb      	ldr	r3, [r7, #28]
}
 8013138:	4618      	mov	r0, r3
 801313a:	3720      	adds	r7, #32
 801313c:	46bd      	mov	sp, r7
 801313e:	bd80      	pop	{r7, pc}

08013140 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b088      	sub	sp, #32
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
 8013148:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801314a:	683b      	ldr	r3, [r7, #0]
 801314c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801314e:	2319      	movs	r3, #25
 8013150:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013152:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013156:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013158:	2300      	movs	r3, #0
 801315a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801315c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013160:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013162:	f107 0308 	add.w	r3, r7, #8
 8013166:	4619      	mov	r1, r3
 8013168:	6878      	ldr	r0, [r7, #4]
 801316a:	f7ff ff2d 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801316e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013172:	2119      	movs	r1, #25
 8013174:	6878      	ldr	r0, [r7, #4]
 8013176:	f000 f9d3 	bl	8013520 <SDMMC_GetCmdResp1>
 801317a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801317c:	69fb      	ldr	r3, [r7, #28]
}
 801317e:	4618      	mov	r0, r3
 8013180:	3720      	adds	r7, #32
 8013182:	46bd      	mov	sp, r7
 8013184:	bd80      	pop	{r7, pc}
	...

08013188 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b088      	sub	sp, #32
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8013190:	2300      	movs	r3, #0
 8013192:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8013194:	230c      	movs	r3, #12
 8013196:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013198:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801319c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801319e:	2300      	movs	r3, #0
 80131a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80131a6:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	68db      	ldr	r3, [r3, #12]
 80131ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	68db      	ldr	r3, [r3, #12]
 80131b8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131c0:	f107 0308 	add.w	r3, r7, #8
 80131c4:	4619      	mov	r1, r3
 80131c6:	6878      	ldr	r0, [r7, #4]
 80131c8:	f7ff fefe 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80131cc:	4a0b      	ldr	r2, [pc, #44]	@ (80131fc <SDMMC_CmdStopTransfer+0x74>)
 80131ce:	210c      	movs	r1, #12
 80131d0:	6878      	ldr	r0, [r7, #4]
 80131d2:	f000 f9a5 	bl	8013520 <SDMMC_GetCmdResp1>
 80131d6:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	68db      	ldr	r3, [r3, #12]
 80131dc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80131e4:	69fb      	ldr	r3, [r7, #28]
 80131e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80131ea:	d101      	bne.n	80131f0 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80131ec:	2300      	movs	r3, #0
 80131ee:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80131f0:	69fb      	ldr	r3, [r7, #28]
}
 80131f2:	4618      	mov	r0, r3
 80131f4:	3720      	adds	r7, #32
 80131f6:	46bd      	mov	sp, r7
 80131f8:	bd80      	pop	{r7, pc}
 80131fa:	bf00      	nop
 80131fc:	05f5e100 	.word	0x05f5e100

08013200 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013200:	b580      	push	{r7, lr}
 8013202:	b088      	sub	sp, #32
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
 8013208:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801320a:	683b      	ldr	r3, [r7, #0]
 801320c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801320e:	2307      	movs	r3, #7
 8013210:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013212:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013216:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013218:	2300      	movs	r3, #0
 801321a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801321c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013220:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013222:	f107 0308 	add.w	r3, r7, #8
 8013226:	4619      	mov	r1, r3
 8013228:	6878      	ldr	r0, [r7, #4]
 801322a:	f7ff fecd 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801322e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013232:	2107      	movs	r1, #7
 8013234:	6878      	ldr	r0, [r7, #4]
 8013236:	f000 f973 	bl	8013520 <SDMMC_GetCmdResp1>
 801323a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801323c:	69fb      	ldr	r3, [r7, #28]
}
 801323e:	4618      	mov	r0, r3
 8013240:	3720      	adds	r7, #32
 8013242:	46bd      	mov	sp, r7
 8013244:	bd80      	pop	{r7, pc}

08013246 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8013246:	b580      	push	{r7, lr}
 8013248:	b088      	sub	sp, #32
 801324a:	af00      	add	r7, sp, #0
 801324c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801324e:	2300      	movs	r3, #0
 8013250:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013252:	2300      	movs	r3, #0
 8013254:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8013256:	2300      	movs	r3, #0
 8013258:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801325a:	2300      	movs	r3, #0
 801325c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801325e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013262:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013264:	f107 0308 	add.w	r3, r7, #8
 8013268:	4619      	mov	r1, r3
 801326a:	6878      	ldr	r0, [r7, #4]
 801326c:	f7ff feac 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013270:	6878      	ldr	r0, [r7, #4]
 8013272:	f000 fb97 	bl	80139a4 <SDMMC_GetCmdError>
 8013276:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013278:	69fb      	ldr	r3, [r7, #28]
}
 801327a:	4618      	mov	r0, r3
 801327c:	3720      	adds	r7, #32
 801327e:	46bd      	mov	sp, r7
 8013280:	bd80      	pop	{r7, pc}

08013282 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8013282:	b580      	push	{r7, lr}
 8013284:	b088      	sub	sp, #32
 8013286:	af00      	add	r7, sp, #0
 8013288:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801328a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 801328e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8013290:	2308      	movs	r3, #8
 8013292:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013294:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013298:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801329a:	2300      	movs	r3, #0
 801329c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801329e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132a4:	f107 0308 	add.w	r3, r7, #8
 80132a8:	4619      	mov	r1, r3
 80132aa:	6878      	ldr	r0, [r7, #4]
 80132ac:	f7ff fe8c 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80132b0:	6878      	ldr	r0, [r7, #4]
 80132b2:	f000 fb29 	bl	8013908 <SDMMC_GetCmdResp7>
 80132b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132b8:	69fb      	ldr	r3, [r7, #28]
}
 80132ba:	4618      	mov	r0, r3
 80132bc:	3720      	adds	r7, #32
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}

080132c2 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80132c2:	b580      	push	{r7, lr}
 80132c4:	b088      	sub	sp, #32
 80132c6:	af00      	add	r7, sp, #0
 80132c8:	6078      	str	r0, [r7, #4]
 80132ca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80132cc:	683b      	ldr	r3, [r7, #0]
 80132ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80132d0:	2337      	movs	r3, #55	@ 0x37
 80132d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80132d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132da:	2300      	movs	r3, #0
 80132dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132e4:	f107 0308 	add.w	r3, r7, #8
 80132e8:	4619      	mov	r1, r3
 80132ea:	6878      	ldr	r0, [r7, #4]
 80132ec:	f7ff fe6c 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80132f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80132f4:	2137      	movs	r1, #55	@ 0x37
 80132f6:	6878      	ldr	r0, [r7, #4]
 80132f8:	f000 f912 	bl	8013520 <SDMMC_GetCmdResp1>
 80132fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132fe:	69fb      	ldr	r3, [r7, #28]
}
 8013300:	4618      	mov	r0, r3
 8013302:	3720      	adds	r7, #32
 8013304:	46bd      	mov	sp, r7
 8013306:	bd80      	pop	{r7, pc}

08013308 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b088      	sub	sp, #32
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]
 8013310:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013312:	683b      	ldr	r3, [r7, #0]
 8013314:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8013316:	2329      	movs	r3, #41	@ 0x29
 8013318:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801331a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801331e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013320:	2300      	movs	r3, #0
 8013322:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013328:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801332a:	f107 0308 	add.w	r3, r7, #8
 801332e:	4619      	mov	r1, r3
 8013330:	6878      	ldr	r0, [r7, #4]
 8013332:	f7ff fe49 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8013336:	6878      	ldr	r0, [r7, #4]
 8013338:	f000 fa2e 	bl	8013798 <SDMMC_GetCmdResp3>
 801333c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801333e:	69fb      	ldr	r3, [r7, #28]
}
 8013340:	4618      	mov	r0, r3
 8013342:	3720      	adds	r7, #32
 8013344:	46bd      	mov	sp, r7
 8013346:	bd80      	pop	{r7, pc}

08013348 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8013348:	b580      	push	{r7, lr}
 801334a:	b088      	sub	sp, #32
 801334c:	af00      	add	r7, sp, #0
 801334e:	6078      	str	r0, [r7, #4]
 8013350:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8013356:	2306      	movs	r3, #6
 8013358:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801335a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801335e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013360:	2300      	movs	r3, #0
 8013362:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013364:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013368:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801336a:	f107 0308 	add.w	r3, r7, #8
 801336e:	4619      	mov	r1, r3
 8013370:	6878      	ldr	r0, [r7, #4]
 8013372:	f7ff fe29 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8013376:	f241 3288 	movw	r2, #5000	@ 0x1388
 801337a:	2106      	movs	r1, #6
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f000 f8cf 	bl	8013520 <SDMMC_GetCmdResp1>
 8013382:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013384:	69fb      	ldr	r3, [r7, #28]
}
 8013386:	4618      	mov	r0, r3
 8013388:	3720      	adds	r7, #32
 801338a:	46bd      	mov	sp, r7
 801338c:	bd80      	pop	{r7, pc}

0801338e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 801338e:	b580      	push	{r7, lr}
 8013390:	b088      	sub	sp, #32
 8013392:	af00      	add	r7, sp, #0
 8013394:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8013396:	2300      	movs	r3, #0
 8013398:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 801339a:	2333      	movs	r3, #51	@ 0x33
 801339c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801339e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80133a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133a4:	2300      	movs	r3, #0
 80133a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80133ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133ae:	f107 0308 	add.w	r3, r7, #8
 80133b2:	4619      	mov	r1, r3
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f7ff fe07 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80133ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80133be:	2133      	movs	r1, #51	@ 0x33
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f000 f8ad 	bl	8013520 <SDMMC_GetCmdResp1>
 80133c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133c8:	69fb      	ldr	r3, [r7, #28]
}
 80133ca:	4618      	mov	r0, r3
 80133cc:	3720      	adds	r7, #32
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}

080133d2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80133d2:	b580      	push	{r7, lr}
 80133d4:	b088      	sub	sp, #32
 80133d6:	af00      	add	r7, sp, #0
 80133d8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80133da:	2300      	movs	r3, #0
 80133dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80133de:	2302      	movs	r3, #2
 80133e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80133e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80133e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133e8:	2300      	movs	r3, #0
 80133ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80133f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133f2:	f107 0308 	add.w	r3, r7, #8
 80133f6:	4619      	mov	r1, r3
 80133f8:	6878      	ldr	r0, [r7, #4]
 80133fa:	f7ff fde5 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80133fe:	6878      	ldr	r0, [r7, #4]
 8013400:	f000 f980 	bl	8013704 <SDMMC_GetCmdResp2>
 8013404:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013406:	69fb      	ldr	r3, [r7, #28]
}
 8013408:	4618      	mov	r0, r3
 801340a:	3720      	adds	r7, #32
 801340c:	46bd      	mov	sp, r7
 801340e:	bd80      	pop	{r7, pc}

08013410 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013410:	b580      	push	{r7, lr}
 8013412:	b088      	sub	sp, #32
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
 8013418:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801341a:	683b      	ldr	r3, [r7, #0]
 801341c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801341e:	2309      	movs	r3, #9
 8013420:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013422:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8013426:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013428:	2300      	movs	r3, #0
 801342a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801342c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013430:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013432:	f107 0308 	add.w	r3, r7, #8
 8013436:	4619      	mov	r1, r3
 8013438:	6878      	ldr	r0, [r7, #4]
 801343a:	f7ff fdc5 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801343e:	6878      	ldr	r0, [r7, #4]
 8013440:	f000 f960 	bl	8013704 <SDMMC_GetCmdResp2>
 8013444:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013446:	69fb      	ldr	r3, [r7, #28]
}
 8013448:	4618      	mov	r0, r3
 801344a:	3720      	adds	r7, #32
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}

08013450 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b088      	sub	sp, #32
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
 8013458:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801345a:	2300      	movs	r3, #0
 801345c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801345e:	2303      	movs	r3, #3
 8013460:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013466:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013468:	2300      	movs	r3, #0
 801346a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801346c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013470:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013472:	f107 0308 	add.w	r3, r7, #8
 8013476:	4619      	mov	r1, r3
 8013478:	6878      	ldr	r0, [r7, #4]
 801347a:	f7ff fda5 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801347e:	683a      	ldr	r2, [r7, #0]
 8013480:	2103      	movs	r1, #3
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f000 f9c8 	bl	8013818 <SDMMC_GetCmdResp6>
 8013488:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801348a:	69fb      	ldr	r3, [r7, #28]
}
 801348c:	4618      	mov	r0, r3
 801348e:	3720      	adds	r7, #32
 8013490:	46bd      	mov	sp, r7
 8013492:	bd80      	pop	{r7, pc}

08013494 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b088      	sub	sp, #32
 8013498:	af00      	add	r7, sp, #0
 801349a:	6078      	str	r0, [r7, #4]
 801349c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801349e:	683b      	ldr	r3, [r7, #0]
 80134a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80134a2:	230d      	movs	r3, #13
 80134a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134ac:	2300      	movs	r3, #0
 80134ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134b6:	f107 0308 	add.w	r3, r7, #8
 80134ba:	4619      	mov	r1, r3
 80134bc:	6878      	ldr	r0, [r7, #4]
 80134be:	f7ff fd83 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80134c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80134c6:	210d      	movs	r1, #13
 80134c8:	6878      	ldr	r0, [r7, #4]
 80134ca:	f000 f829 	bl	8013520 <SDMMC_GetCmdResp1>
 80134ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134d0:	69fb      	ldr	r3, [r7, #28]
}
 80134d2:	4618      	mov	r0, r3
 80134d4:	3720      	adds	r7, #32
 80134d6:	46bd      	mov	sp, r7
 80134d8:	bd80      	pop	{r7, pc}

080134da <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80134da:	b580      	push	{r7, lr}
 80134dc:	b088      	sub	sp, #32
 80134de:	af00      	add	r7, sp, #0
 80134e0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80134e2:	2300      	movs	r3, #0
 80134e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80134e6:	230d      	movs	r3, #13
 80134e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134f0:	2300      	movs	r3, #0
 80134f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134fa:	f107 0308 	add.w	r3, r7, #8
 80134fe:	4619      	mov	r1, r3
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f7ff fd61 	bl	8012fc8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8013506:	f241 3288 	movw	r2, #5000	@ 0x1388
 801350a:	210d      	movs	r1, #13
 801350c:	6878      	ldr	r0, [r7, #4]
 801350e:	f000 f807 	bl	8013520 <SDMMC_GetCmdResp1>
 8013512:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013514:	69fb      	ldr	r3, [r7, #28]
}
 8013516:	4618      	mov	r0, r3
 8013518:	3720      	adds	r7, #32
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}
	...

08013520 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013520:	b580      	push	{r7, lr}
 8013522:	b088      	sub	sp, #32
 8013524:	af00      	add	r7, sp, #0
 8013526:	60f8      	str	r0, [r7, #12]
 8013528:	460b      	mov	r3, r1
 801352a:	607a      	str	r2, [r7, #4]
 801352c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801352e:	4b70      	ldr	r3, [pc, #448]	@ (80136f0 <SDMMC_GetCmdResp1+0x1d0>)
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	4a70      	ldr	r2, [pc, #448]	@ (80136f4 <SDMMC_GetCmdResp1+0x1d4>)
 8013534:	fba2 2303 	umull	r2, r3, r2, r3
 8013538:	0a5a      	lsrs	r2, r3, #9
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	fb02 f303 	mul.w	r3, r2, r3
 8013540:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013542:	69fb      	ldr	r3, [r7, #28]
 8013544:	1e5a      	subs	r2, r3, #1
 8013546:	61fa      	str	r2, [r7, #28]
 8013548:	2b00      	cmp	r3, #0
 801354a:	d102      	bne.n	8013552 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 801354c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013550:	e0c9      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013556:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8013558:	69ba      	ldr	r2, [r7, #24]
 801355a:	4b67      	ldr	r3, [pc, #412]	@ (80136f8 <SDMMC_GetCmdResp1+0x1d8>)
 801355c:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801355e:	2b00      	cmp	r3, #0
 8013560:	d0ef      	beq.n	8013542 <SDMMC_GetCmdResp1+0x22>
 8013562:	69bb      	ldr	r3, [r7, #24]
 8013564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013568:	2b00      	cmp	r3, #0
 801356a:	d1ea      	bne.n	8013542 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013570:	f003 0304 	and.w	r3, r3, #4
 8013574:	2b00      	cmp	r3, #0
 8013576:	d004      	beq.n	8013582 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	2204      	movs	r2, #4
 801357c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801357e:	2304      	movs	r3, #4
 8013580:	e0b1      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013586:	f003 0301 	and.w	r3, r3, #1
 801358a:	2b00      	cmp	r3, #0
 801358c:	d004      	beq.n	8013598 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	2201      	movs	r2, #1
 8013592:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013594:	2301      	movs	r3, #1
 8013596:	e0a6      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	4a58      	ldr	r2, [pc, #352]	@ (80136fc <SDMMC_GetCmdResp1+0x1dc>)
 801359c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801359e:	68f8      	ldr	r0, [r7, #12]
 80135a0:	f7ff fd3c 	bl	801301c <SDMMC_GetCommandResponse>
 80135a4:	4603      	mov	r3, r0
 80135a6:	461a      	mov	r2, r3
 80135a8:	7afb      	ldrb	r3, [r7, #11]
 80135aa:	4293      	cmp	r3, r2
 80135ac:	d001      	beq.n	80135b2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135ae:	2301      	movs	r3, #1
 80135b0:	e099      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80135b2:	2100      	movs	r1, #0
 80135b4:	68f8      	ldr	r0, [r7, #12]
 80135b6:	f7ff fd3e 	bl	8013036 <SDMMC_GetResponse>
 80135ba:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80135bc:	697a      	ldr	r2, [r7, #20]
 80135be:	4b50      	ldr	r3, [pc, #320]	@ (8013700 <SDMMC_GetCmdResp1+0x1e0>)
 80135c0:	4013      	ands	r3, r2
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d101      	bne.n	80135ca <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80135c6:	2300      	movs	r3, #0
 80135c8:	e08d      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80135ca:	697b      	ldr	r3, [r7, #20]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	da02      	bge.n	80135d6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80135d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80135d4:	e087      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80135d6:	697b      	ldr	r3, [r7, #20]
 80135d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d001      	beq.n	80135e4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80135e0:	2340      	movs	r3, #64	@ 0x40
 80135e2:	e080      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80135e4:	697b      	ldr	r3, [r7, #20]
 80135e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d001      	beq.n	80135f2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80135ee:	2380      	movs	r3, #128	@ 0x80
 80135f0:	e079      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80135f2:	697b      	ldr	r3, [r7, #20]
 80135f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d002      	beq.n	8013602 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80135fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013600:	e071      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013602:	697b      	ldr	r3, [r7, #20]
 8013604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013608:	2b00      	cmp	r3, #0
 801360a:	d002      	beq.n	8013612 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 801360c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013610:	e069      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013612:	697b      	ldr	r3, [r7, #20]
 8013614:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013618:	2b00      	cmp	r3, #0
 801361a:	d002      	beq.n	8013622 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 801361c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013620:	e061      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013622:	697b      	ldr	r3, [r7, #20]
 8013624:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013628:	2b00      	cmp	r3, #0
 801362a:	d002      	beq.n	8013632 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 801362c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013630:	e059      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013632:	697b      	ldr	r3, [r7, #20]
 8013634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013638:	2b00      	cmp	r3, #0
 801363a:	d002      	beq.n	8013642 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801363c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013640:	e051      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013642:	697b      	ldr	r3, [r7, #20]
 8013644:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013648:	2b00      	cmp	r3, #0
 801364a:	d002      	beq.n	8013652 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801364c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013650:	e049      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013652:	697b      	ldr	r3, [r7, #20]
 8013654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013658:	2b00      	cmp	r3, #0
 801365a:	d002      	beq.n	8013662 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 801365c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013660:	e041      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8013662:	697b      	ldr	r3, [r7, #20]
 8013664:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013668:	2b00      	cmp	r3, #0
 801366a:	d002      	beq.n	8013672 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 801366c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013670:	e039      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8013672:	697b      	ldr	r3, [r7, #20]
 8013674:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8013678:	2b00      	cmp	r3, #0
 801367a:	d002      	beq.n	8013682 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 801367c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013680:	e031      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8013682:	697b      	ldr	r3, [r7, #20]
 8013684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013688:	2b00      	cmp	r3, #0
 801368a:	d002      	beq.n	8013692 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 801368c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8013690:	e029      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8013692:	697b      	ldr	r3, [r7, #20]
 8013694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013698:	2b00      	cmp	r3, #0
 801369a:	d002      	beq.n	80136a2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 801369c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80136a0:	e021      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80136a2:	697b      	ldr	r3, [r7, #20]
 80136a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d002      	beq.n	80136b2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80136ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80136b0:	e019      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80136b2:	697b      	ldr	r3, [r7, #20]
 80136b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d002      	beq.n	80136c2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80136bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80136c0:	e011      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d002      	beq.n	80136d2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80136cc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80136d0:	e009      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80136d2:	697b      	ldr	r3, [r7, #20]
 80136d4:	f003 0308 	and.w	r3, r3, #8
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d002      	beq.n	80136e2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80136dc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80136e0:	e001      	b.n	80136e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80136e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80136e6:	4618      	mov	r0, r3
 80136e8:	3720      	adds	r7, #32
 80136ea:	46bd      	mov	sp, r7
 80136ec:	bd80      	pop	{r7, pc}
 80136ee:	bf00      	nop
 80136f0:	240000fc 	.word	0x240000fc
 80136f4:	10624dd3 	.word	0x10624dd3
 80136f8:	00200045 	.word	0x00200045
 80136fc:	002000c5 	.word	0x002000c5
 8013700:	fdffe008 	.word	0xfdffe008

08013704 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013704:	b480      	push	{r7}
 8013706:	b085      	sub	sp, #20
 8013708:	af00      	add	r7, sp, #0
 801370a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801370c:	4b1f      	ldr	r3, [pc, #124]	@ (801378c <SDMMC_GetCmdResp2+0x88>)
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	4a1f      	ldr	r2, [pc, #124]	@ (8013790 <SDMMC_GetCmdResp2+0x8c>)
 8013712:	fba2 2303 	umull	r2, r3, r2, r3
 8013716:	0a5b      	lsrs	r3, r3, #9
 8013718:	f241 3288 	movw	r2, #5000	@ 0x1388
 801371c:	fb02 f303 	mul.w	r3, r2, r3
 8013720:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	1e5a      	subs	r2, r3, #1
 8013726:	60fa      	str	r2, [r7, #12]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d102      	bne.n	8013732 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801372c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013730:	e026      	b.n	8013780 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013736:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013738:	68bb      	ldr	r3, [r7, #8]
 801373a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801373e:	2b00      	cmp	r3, #0
 8013740:	d0ef      	beq.n	8013722 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013742:	68bb      	ldr	r3, [r7, #8]
 8013744:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013748:	2b00      	cmp	r3, #0
 801374a:	d1ea      	bne.n	8013722 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013750:	f003 0304 	and.w	r3, r3, #4
 8013754:	2b00      	cmp	r3, #0
 8013756:	d004      	beq.n	8013762 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2204      	movs	r2, #4
 801375c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801375e:	2304      	movs	r3, #4
 8013760:	e00e      	b.n	8013780 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013766:	f003 0301 	and.w	r3, r3, #1
 801376a:	2b00      	cmp	r3, #0
 801376c:	d004      	beq.n	8013778 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	2201      	movs	r2, #1
 8013772:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013774:	2301      	movs	r3, #1
 8013776:	e003      	b.n	8013780 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	4a06      	ldr	r2, [pc, #24]	@ (8013794 <SDMMC_GetCmdResp2+0x90>)
 801377c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801377e:	2300      	movs	r3, #0
}
 8013780:	4618      	mov	r0, r3
 8013782:	3714      	adds	r7, #20
 8013784:	46bd      	mov	sp, r7
 8013786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801378a:	4770      	bx	lr
 801378c:	240000fc 	.word	0x240000fc
 8013790:	10624dd3 	.word	0x10624dd3
 8013794:	002000c5 	.word	0x002000c5

08013798 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8013798:	b480      	push	{r7}
 801379a:	b085      	sub	sp, #20
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80137a0:	4b1a      	ldr	r3, [pc, #104]	@ (801380c <SDMMC_GetCmdResp3+0x74>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	4a1a      	ldr	r2, [pc, #104]	@ (8013810 <SDMMC_GetCmdResp3+0x78>)
 80137a6:	fba2 2303 	umull	r2, r3, r2, r3
 80137aa:	0a5b      	lsrs	r3, r3, #9
 80137ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80137b0:	fb02 f303 	mul.w	r3, r2, r3
 80137b4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	1e5a      	subs	r2, r3, #1
 80137ba:	60fa      	str	r2, [r7, #12]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d102      	bne.n	80137c6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80137c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80137c4:	e01b      	b.n	80137fe <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137ca:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137cc:	68bb      	ldr	r3, [r7, #8]
 80137ce:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d0ef      	beq.n	80137b6 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d1ea      	bne.n	80137b6 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137e4:	f003 0304 	and.w	r3, r3, #4
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d004      	beq.n	80137f6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2204      	movs	r2, #4
 80137f0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80137f2:	2304      	movs	r3, #4
 80137f4:	e003      	b.n	80137fe <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	4a06      	ldr	r2, [pc, #24]	@ (8013814 <SDMMC_GetCmdResp3+0x7c>)
 80137fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80137fc:	2300      	movs	r3, #0
}
 80137fe:	4618      	mov	r0, r3
 8013800:	3714      	adds	r7, #20
 8013802:	46bd      	mov	sp, r7
 8013804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013808:	4770      	bx	lr
 801380a:	bf00      	nop
 801380c:	240000fc 	.word	0x240000fc
 8013810:	10624dd3 	.word	0x10624dd3
 8013814:	002000c5 	.word	0x002000c5

08013818 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b088      	sub	sp, #32
 801381c:	af00      	add	r7, sp, #0
 801381e:	60f8      	str	r0, [r7, #12]
 8013820:	460b      	mov	r3, r1
 8013822:	607a      	str	r2, [r7, #4]
 8013824:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013826:	4b35      	ldr	r3, [pc, #212]	@ (80138fc <SDMMC_GetCmdResp6+0xe4>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	4a35      	ldr	r2, [pc, #212]	@ (8013900 <SDMMC_GetCmdResp6+0xe8>)
 801382c:	fba2 2303 	umull	r2, r3, r2, r3
 8013830:	0a5b      	lsrs	r3, r3, #9
 8013832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013836:	fb02 f303 	mul.w	r3, r2, r3
 801383a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801383c:	69fb      	ldr	r3, [r7, #28]
 801383e:	1e5a      	subs	r2, r3, #1
 8013840:	61fa      	str	r2, [r7, #28]
 8013842:	2b00      	cmp	r3, #0
 8013844:	d102      	bne.n	801384c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013846:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801384a:	e052      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013850:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013852:	69bb      	ldr	r3, [r7, #24]
 8013854:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013858:	2b00      	cmp	r3, #0
 801385a:	d0ef      	beq.n	801383c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801385c:	69bb      	ldr	r3, [r7, #24]
 801385e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013862:	2b00      	cmp	r3, #0
 8013864:	d1ea      	bne.n	801383c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801386a:	f003 0304 	and.w	r3, r3, #4
 801386e:	2b00      	cmp	r3, #0
 8013870:	d004      	beq.n	801387c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013872:	68fb      	ldr	r3, [r7, #12]
 8013874:	2204      	movs	r2, #4
 8013876:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013878:	2304      	movs	r3, #4
 801387a:	e03a      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013880:	f003 0301 	and.w	r3, r3, #1
 8013884:	2b00      	cmp	r3, #0
 8013886:	d004      	beq.n	8013892 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	2201      	movs	r2, #1
 801388c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801388e:	2301      	movs	r3, #1
 8013890:	e02f      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013892:	68f8      	ldr	r0, [r7, #12]
 8013894:	f7ff fbc2 	bl	801301c <SDMMC_GetCommandResponse>
 8013898:	4603      	mov	r3, r0
 801389a:	461a      	mov	r2, r3
 801389c:	7afb      	ldrb	r3, [r7, #11]
 801389e:	4293      	cmp	r3, r2
 80138a0:	d001      	beq.n	80138a6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80138a2:	2301      	movs	r3, #1
 80138a4:	e025      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80138a6:	68fb      	ldr	r3, [r7, #12]
 80138a8:	4a16      	ldr	r2, [pc, #88]	@ (8013904 <SDMMC_GetCmdResp6+0xec>)
 80138aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80138ac:	2100      	movs	r1, #0
 80138ae:	68f8      	ldr	r0, [r7, #12]
 80138b0:	f7ff fbc1 	bl	8013036 <SDMMC_GetResponse>
 80138b4:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80138b6:	697b      	ldr	r3, [r7, #20]
 80138b8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d106      	bne.n	80138ce <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80138c0:	697b      	ldr	r3, [r7, #20]
 80138c2:	0c1b      	lsrs	r3, r3, #16
 80138c4:	b29a      	uxth	r2, r3
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80138ca:	2300      	movs	r3, #0
 80138cc:	e011      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80138ce:	697b      	ldr	r3, [r7, #20]
 80138d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d002      	beq.n	80138de <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80138d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80138dc:	e009      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80138de:	697b      	ldr	r3, [r7, #20]
 80138e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d002      	beq.n	80138ee <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80138e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80138ec:	e001      	b.n	80138f2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80138ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80138f2:	4618      	mov	r0, r3
 80138f4:	3720      	adds	r7, #32
 80138f6:	46bd      	mov	sp, r7
 80138f8:	bd80      	pop	{r7, pc}
 80138fa:	bf00      	nop
 80138fc:	240000fc 	.word	0x240000fc
 8013900:	10624dd3 	.word	0x10624dd3
 8013904:	002000c5 	.word	0x002000c5

08013908 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013908:	b480      	push	{r7}
 801390a:	b085      	sub	sp, #20
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013910:	4b22      	ldr	r3, [pc, #136]	@ (801399c <SDMMC_GetCmdResp7+0x94>)
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	4a22      	ldr	r2, [pc, #136]	@ (80139a0 <SDMMC_GetCmdResp7+0x98>)
 8013916:	fba2 2303 	umull	r2, r3, r2, r3
 801391a:	0a5b      	lsrs	r3, r3, #9
 801391c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013920:	fb02 f303 	mul.w	r3, r2, r3
 8013924:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	1e5a      	subs	r2, r3, #1
 801392a:	60fa      	str	r2, [r7, #12]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d102      	bne.n	8013936 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013930:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013934:	e02c      	b.n	8013990 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801393a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801393c:	68bb      	ldr	r3, [r7, #8]
 801393e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013942:	2b00      	cmp	r3, #0
 8013944:	d0ef      	beq.n	8013926 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013946:	68bb      	ldr	r3, [r7, #8]
 8013948:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801394c:	2b00      	cmp	r3, #0
 801394e:	d1ea      	bne.n	8013926 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013954:	f003 0304 	and.w	r3, r3, #4
 8013958:	2b00      	cmp	r3, #0
 801395a:	d004      	beq.n	8013966 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2204      	movs	r2, #4
 8013960:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013962:	2304      	movs	r3, #4
 8013964:	e014      	b.n	8013990 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801396a:	f003 0301 	and.w	r3, r3, #1
 801396e:	2b00      	cmp	r3, #0
 8013970:	d004      	beq.n	801397c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	2201      	movs	r2, #1
 8013976:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013978:	2301      	movs	r3, #1
 801397a:	e009      	b.n	8013990 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013984:	2b00      	cmp	r3, #0
 8013986:	d002      	beq.n	801398e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	2240      	movs	r2, #64	@ 0x40
 801398c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801398e:	2300      	movs	r3, #0

}
 8013990:	4618      	mov	r0, r3
 8013992:	3714      	adds	r7, #20
 8013994:	46bd      	mov	sp, r7
 8013996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801399a:	4770      	bx	lr
 801399c:	240000fc 	.word	0x240000fc
 80139a0:	10624dd3 	.word	0x10624dd3

080139a4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80139a4:	b480      	push	{r7}
 80139a6:	b085      	sub	sp, #20
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80139ac:	4b11      	ldr	r3, [pc, #68]	@ (80139f4 <SDMMC_GetCmdError+0x50>)
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	4a11      	ldr	r2, [pc, #68]	@ (80139f8 <SDMMC_GetCmdError+0x54>)
 80139b2:	fba2 2303 	umull	r2, r3, r2, r3
 80139b6:	0a5b      	lsrs	r3, r3, #9
 80139b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80139bc:	fb02 f303 	mul.w	r3, r2, r3
 80139c0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	1e5a      	subs	r2, r3, #1
 80139c6:	60fa      	str	r2, [r7, #12]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d102      	bne.n	80139d2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80139cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80139d0:	e009      	b.n	80139e6 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d0f1      	beq.n	80139c2 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	4a06      	ldr	r2, [pc, #24]	@ (80139fc <SDMMC_GetCmdError+0x58>)
 80139e2:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80139e4:	2300      	movs	r3, #0
}
 80139e6:	4618      	mov	r0, r3
 80139e8:	3714      	adds	r7, #20
 80139ea:	46bd      	mov	sp, r7
 80139ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f0:	4770      	bx	lr
 80139f2:	bf00      	nop
 80139f4:	240000fc 	.word	0x240000fc
 80139f8:	10624dd3 	.word	0x10624dd3
 80139fc:	002000c5 	.word	0x002000c5

08013a00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013a00:	b084      	sub	sp, #16
 8013a02:	b580      	push	{r7, lr}
 8013a04:	b084      	sub	sp, #16
 8013a06:	af00      	add	r7, sp, #0
 8013a08:	6078      	str	r0, [r7, #4]
 8013a0a:	f107 001c 	add.w	r0, r7, #28
 8013a0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013a12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013a16:	2b01      	cmp	r3, #1
 8013a18:	d121      	bne.n	8013a5e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	68da      	ldr	r2, [r3, #12]
 8013a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8013adc <USB_CoreInit+0xdc>)
 8013a2c:	4013      	ands	r3, r2
 8013a2e:	687a      	ldr	r2, [r7, #4]
 8013a30:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	68db      	ldr	r3, [r3, #12]
 8013a36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013a3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013a42:	2b01      	cmp	r3, #1
 8013a44:	d105      	bne.n	8013a52 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	68db      	ldr	r3, [r3, #12]
 8013a4a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013a52:	6878      	ldr	r0, [r7, #4]
 8013a54:	f001 fb1a 	bl	801508c <USB_CoreReset>
 8013a58:	4603      	mov	r3, r0
 8013a5a:	73fb      	strb	r3, [r7, #15]
 8013a5c:	e01b      	b.n	8013a96 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	68db      	ldr	r3, [r3, #12]
 8013a62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013a6a:	6878      	ldr	r0, [r7, #4]
 8013a6c:	f001 fb0e 	bl	801508c <USB_CoreReset>
 8013a70:	4603      	mov	r3, r0
 8013a72:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013a74:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d106      	bne.n	8013a8a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	639a      	str	r2, [r3, #56]	@ 0x38
 8013a88:	e005      	b.n	8013a96 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013a96:	7fbb      	ldrb	r3, [r7, #30]
 8013a98:	2b01      	cmp	r3, #1
 8013a9a:	d116      	bne.n	8013aca <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013aa0:	b29a      	uxth	r2, r3
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8013ae0 <USB_CoreInit+0xe0>)
 8013aac:	4313      	orrs	r3, r2
 8013aae:	687a      	ldr	r2, [r7, #4]
 8013ab0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	689b      	ldr	r3, [r3, #8]
 8013ab6:	f043 0206 	orr.w	r2, r3, #6
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	689b      	ldr	r3, [r3, #8]
 8013ac2:	f043 0220 	orr.w	r2, r3, #32
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8013acc:	4618      	mov	r0, r3
 8013ace:	3710      	adds	r7, #16
 8013ad0:	46bd      	mov	sp, r7
 8013ad2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013ad6:	b004      	add	sp, #16
 8013ad8:	4770      	bx	lr
 8013ada:	bf00      	nop
 8013adc:	ffbdffbf 	.word	0xffbdffbf
 8013ae0:	03ee0000 	.word	0x03ee0000

08013ae4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013ae4:	b480      	push	{r7}
 8013ae6:	b087      	sub	sp, #28
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	60f8      	str	r0, [r7, #12]
 8013aec:	60b9      	str	r1, [r7, #8]
 8013aee:	4613      	mov	r3, r2
 8013af0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013af2:	79fb      	ldrb	r3, [r7, #7]
 8013af4:	2b02      	cmp	r3, #2
 8013af6:	d165      	bne.n	8013bc4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013af8:	68bb      	ldr	r3, [r7, #8]
 8013afa:	4a41      	ldr	r2, [pc, #260]	@ (8013c00 <USB_SetTurnaroundTime+0x11c>)
 8013afc:	4293      	cmp	r3, r2
 8013afe:	d906      	bls.n	8013b0e <USB_SetTurnaroundTime+0x2a>
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	4a40      	ldr	r2, [pc, #256]	@ (8013c04 <USB_SetTurnaroundTime+0x120>)
 8013b04:	4293      	cmp	r3, r2
 8013b06:	d202      	bcs.n	8013b0e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013b08:	230f      	movs	r3, #15
 8013b0a:	617b      	str	r3, [r7, #20]
 8013b0c:	e062      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013b0e:	68bb      	ldr	r3, [r7, #8]
 8013b10:	4a3c      	ldr	r2, [pc, #240]	@ (8013c04 <USB_SetTurnaroundTime+0x120>)
 8013b12:	4293      	cmp	r3, r2
 8013b14:	d306      	bcc.n	8013b24 <USB_SetTurnaroundTime+0x40>
 8013b16:	68bb      	ldr	r3, [r7, #8]
 8013b18:	4a3b      	ldr	r2, [pc, #236]	@ (8013c08 <USB_SetTurnaroundTime+0x124>)
 8013b1a:	4293      	cmp	r3, r2
 8013b1c:	d202      	bcs.n	8013b24 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013b1e:	230e      	movs	r3, #14
 8013b20:	617b      	str	r3, [r7, #20]
 8013b22:	e057      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013b24:	68bb      	ldr	r3, [r7, #8]
 8013b26:	4a38      	ldr	r2, [pc, #224]	@ (8013c08 <USB_SetTurnaroundTime+0x124>)
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d306      	bcc.n	8013b3a <USB_SetTurnaroundTime+0x56>
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	4a37      	ldr	r2, [pc, #220]	@ (8013c0c <USB_SetTurnaroundTime+0x128>)
 8013b30:	4293      	cmp	r3, r2
 8013b32:	d202      	bcs.n	8013b3a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013b34:	230d      	movs	r3, #13
 8013b36:	617b      	str	r3, [r7, #20]
 8013b38:	e04c      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013b3a:	68bb      	ldr	r3, [r7, #8]
 8013b3c:	4a33      	ldr	r2, [pc, #204]	@ (8013c0c <USB_SetTurnaroundTime+0x128>)
 8013b3e:	4293      	cmp	r3, r2
 8013b40:	d306      	bcc.n	8013b50 <USB_SetTurnaroundTime+0x6c>
 8013b42:	68bb      	ldr	r3, [r7, #8]
 8013b44:	4a32      	ldr	r2, [pc, #200]	@ (8013c10 <USB_SetTurnaroundTime+0x12c>)
 8013b46:	4293      	cmp	r3, r2
 8013b48:	d802      	bhi.n	8013b50 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013b4a:	230c      	movs	r3, #12
 8013b4c:	617b      	str	r3, [r7, #20]
 8013b4e:	e041      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013b50:	68bb      	ldr	r3, [r7, #8]
 8013b52:	4a2f      	ldr	r2, [pc, #188]	@ (8013c10 <USB_SetTurnaroundTime+0x12c>)
 8013b54:	4293      	cmp	r3, r2
 8013b56:	d906      	bls.n	8013b66 <USB_SetTurnaroundTime+0x82>
 8013b58:	68bb      	ldr	r3, [r7, #8]
 8013b5a:	4a2e      	ldr	r2, [pc, #184]	@ (8013c14 <USB_SetTurnaroundTime+0x130>)
 8013b5c:	4293      	cmp	r3, r2
 8013b5e:	d802      	bhi.n	8013b66 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013b60:	230b      	movs	r3, #11
 8013b62:	617b      	str	r3, [r7, #20]
 8013b64:	e036      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013b66:	68bb      	ldr	r3, [r7, #8]
 8013b68:	4a2a      	ldr	r2, [pc, #168]	@ (8013c14 <USB_SetTurnaroundTime+0x130>)
 8013b6a:	4293      	cmp	r3, r2
 8013b6c:	d906      	bls.n	8013b7c <USB_SetTurnaroundTime+0x98>
 8013b6e:	68bb      	ldr	r3, [r7, #8]
 8013b70:	4a29      	ldr	r2, [pc, #164]	@ (8013c18 <USB_SetTurnaroundTime+0x134>)
 8013b72:	4293      	cmp	r3, r2
 8013b74:	d802      	bhi.n	8013b7c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013b76:	230a      	movs	r3, #10
 8013b78:	617b      	str	r3, [r7, #20]
 8013b7a:	e02b      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013b7c:	68bb      	ldr	r3, [r7, #8]
 8013b7e:	4a26      	ldr	r2, [pc, #152]	@ (8013c18 <USB_SetTurnaroundTime+0x134>)
 8013b80:	4293      	cmp	r3, r2
 8013b82:	d906      	bls.n	8013b92 <USB_SetTurnaroundTime+0xae>
 8013b84:	68bb      	ldr	r3, [r7, #8]
 8013b86:	4a25      	ldr	r2, [pc, #148]	@ (8013c1c <USB_SetTurnaroundTime+0x138>)
 8013b88:	4293      	cmp	r3, r2
 8013b8a:	d202      	bcs.n	8013b92 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013b8c:	2309      	movs	r3, #9
 8013b8e:	617b      	str	r3, [r7, #20]
 8013b90:	e020      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013b92:	68bb      	ldr	r3, [r7, #8]
 8013b94:	4a21      	ldr	r2, [pc, #132]	@ (8013c1c <USB_SetTurnaroundTime+0x138>)
 8013b96:	4293      	cmp	r3, r2
 8013b98:	d306      	bcc.n	8013ba8 <USB_SetTurnaroundTime+0xc4>
 8013b9a:	68bb      	ldr	r3, [r7, #8]
 8013b9c:	4a20      	ldr	r2, [pc, #128]	@ (8013c20 <USB_SetTurnaroundTime+0x13c>)
 8013b9e:	4293      	cmp	r3, r2
 8013ba0:	d802      	bhi.n	8013ba8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013ba2:	2308      	movs	r3, #8
 8013ba4:	617b      	str	r3, [r7, #20]
 8013ba6:	e015      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013ba8:	68bb      	ldr	r3, [r7, #8]
 8013baa:	4a1d      	ldr	r2, [pc, #116]	@ (8013c20 <USB_SetTurnaroundTime+0x13c>)
 8013bac:	4293      	cmp	r3, r2
 8013bae:	d906      	bls.n	8013bbe <USB_SetTurnaroundTime+0xda>
 8013bb0:	68bb      	ldr	r3, [r7, #8]
 8013bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8013c24 <USB_SetTurnaroundTime+0x140>)
 8013bb4:	4293      	cmp	r3, r2
 8013bb6:	d202      	bcs.n	8013bbe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013bb8:	2307      	movs	r3, #7
 8013bba:	617b      	str	r3, [r7, #20]
 8013bbc:	e00a      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013bbe:	2306      	movs	r3, #6
 8013bc0:	617b      	str	r3, [r7, #20]
 8013bc2:	e007      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013bc4:	79fb      	ldrb	r3, [r7, #7]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d102      	bne.n	8013bd0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013bca:	2309      	movs	r3, #9
 8013bcc:	617b      	str	r3, [r7, #20]
 8013bce:	e001      	b.n	8013bd4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013bd0:	2309      	movs	r3, #9
 8013bd2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	68db      	ldr	r3, [r3, #12]
 8013bd8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013be0:	68fb      	ldr	r3, [r7, #12]
 8013be2:	68da      	ldr	r2, [r3, #12]
 8013be4:	697b      	ldr	r3, [r7, #20]
 8013be6:	029b      	lsls	r3, r3, #10
 8013be8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013bec:	431a      	orrs	r2, r3
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013bf2:	2300      	movs	r3, #0
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	371c      	adds	r7, #28
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfe:	4770      	bx	lr
 8013c00:	00d8acbf 	.word	0x00d8acbf
 8013c04:	00e4e1c0 	.word	0x00e4e1c0
 8013c08:	00f42400 	.word	0x00f42400
 8013c0c:	01067380 	.word	0x01067380
 8013c10:	011a499f 	.word	0x011a499f
 8013c14:	01312cff 	.word	0x01312cff
 8013c18:	014ca43f 	.word	0x014ca43f
 8013c1c:	016e3600 	.word	0x016e3600
 8013c20:	01a6ab1f 	.word	0x01a6ab1f
 8013c24:	01e84800 	.word	0x01e84800

08013c28 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013c28:	b480      	push	{r7}
 8013c2a:	b083      	sub	sp, #12
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	689b      	ldr	r3, [r3, #8]
 8013c34:	f043 0201 	orr.w	r2, r3, #1
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013c3c:	2300      	movs	r3, #0
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	370c      	adds	r7, #12
 8013c42:	46bd      	mov	sp, r7
 8013c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c48:	4770      	bx	lr

08013c4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013c4a:	b480      	push	{r7}
 8013c4c:	b083      	sub	sp, #12
 8013c4e:	af00      	add	r7, sp, #0
 8013c50:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	689b      	ldr	r3, [r3, #8]
 8013c56:	f023 0201 	bic.w	r2, r3, #1
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013c5e:	2300      	movs	r3, #0
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	370c      	adds	r7, #12
 8013c64:	46bd      	mov	sp, r7
 8013c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6a:	4770      	bx	lr

08013c6c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	460b      	mov	r3, r1
 8013c76:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013c78:	2300      	movs	r3, #0
 8013c7a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	68db      	ldr	r3, [r3, #12]
 8013c80:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013c88:	78fb      	ldrb	r3, [r7, #3]
 8013c8a:	2b01      	cmp	r3, #1
 8013c8c:	d115      	bne.n	8013cba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	68db      	ldr	r3, [r3, #12]
 8013c92:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013c9a:	200a      	movs	r0, #10
 8013c9c:	f7f0 fe9e 	bl	80049dc <HAL_Delay>
      ms += 10U;
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	330a      	adds	r3, #10
 8013ca4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013ca6:	6878      	ldr	r0, [r7, #4]
 8013ca8:	f001 f960 	bl	8014f6c <USB_GetMode>
 8013cac:	4603      	mov	r3, r0
 8013cae:	2b01      	cmp	r3, #1
 8013cb0:	d01e      	beq.n	8013cf0 <USB_SetCurrentMode+0x84>
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8013cb6:	d9f0      	bls.n	8013c9a <USB_SetCurrentMode+0x2e>
 8013cb8:	e01a      	b.n	8013cf0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013cba:	78fb      	ldrb	r3, [r7, #3]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d115      	bne.n	8013cec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	68db      	ldr	r3, [r3, #12]
 8013cc4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013ccc:	200a      	movs	r0, #10
 8013cce:	f7f0 fe85 	bl	80049dc <HAL_Delay>
      ms += 10U;
 8013cd2:	68fb      	ldr	r3, [r7, #12]
 8013cd4:	330a      	adds	r3, #10
 8013cd6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013cd8:	6878      	ldr	r0, [r7, #4]
 8013cda:	f001 f947 	bl	8014f6c <USB_GetMode>
 8013cde:	4603      	mov	r3, r0
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d005      	beq.n	8013cf0 <USB_SetCurrentMode+0x84>
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	2bc7      	cmp	r3, #199	@ 0xc7
 8013ce8:	d9f0      	bls.n	8013ccc <USB_SetCurrentMode+0x60>
 8013cea:	e001      	b.n	8013cf0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013cec:	2301      	movs	r3, #1
 8013cee:	e005      	b.n	8013cfc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	2bc8      	cmp	r3, #200	@ 0xc8
 8013cf4:	d101      	bne.n	8013cfa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013cf6:	2301      	movs	r3, #1
 8013cf8:	e000      	b.n	8013cfc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013cfa:	2300      	movs	r3, #0
}
 8013cfc:	4618      	mov	r0, r3
 8013cfe:	3710      	adds	r7, #16
 8013d00:	46bd      	mov	sp, r7
 8013d02:	bd80      	pop	{r7, pc}

08013d04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013d04:	b084      	sub	sp, #16
 8013d06:	b580      	push	{r7, lr}
 8013d08:	b086      	sub	sp, #24
 8013d0a:	af00      	add	r7, sp, #0
 8013d0c:	6078      	str	r0, [r7, #4]
 8013d0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013d16:	2300      	movs	r3, #0
 8013d18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013d1e:	2300      	movs	r3, #0
 8013d20:	613b      	str	r3, [r7, #16]
 8013d22:	e009      	b.n	8013d38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013d24:	687a      	ldr	r2, [r7, #4]
 8013d26:	693b      	ldr	r3, [r7, #16]
 8013d28:	3340      	adds	r3, #64	@ 0x40
 8013d2a:	009b      	lsls	r3, r3, #2
 8013d2c:	4413      	add	r3, r2
 8013d2e:	2200      	movs	r2, #0
 8013d30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013d32:	693b      	ldr	r3, [r7, #16]
 8013d34:	3301      	adds	r3, #1
 8013d36:	613b      	str	r3, [r7, #16]
 8013d38:	693b      	ldr	r3, [r7, #16]
 8013d3a:	2b0e      	cmp	r3, #14
 8013d3c:	d9f2      	bls.n	8013d24 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013d3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d11c      	bne.n	8013d80 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013d4c:	685b      	ldr	r3, [r3, #4]
 8013d4e:	68fa      	ldr	r2, [r7, #12]
 8013d50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013d54:	f043 0302 	orr.w	r3, r3, #2
 8013d58:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d5e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	601a      	str	r2, [r3, #0]
 8013d7e:	e005      	b.n	8013d8c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d84:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013d92:	461a      	mov	r2, r3
 8013d94:	2300      	movs	r3, #0
 8013d96:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013d98:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013d9c:	2b01      	cmp	r3, #1
 8013d9e:	d10d      	bne.n	8013dbc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d104      	bne.n	8013db2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013da8:	2100      	movs	r1, #0
 8013daa:	6878      	ldr	r0, [r7, #4]
 8013dac:	f000 f968 	bl	8014080 <USB_SetDevSpeed>
 8013db0:	e008      	b.n	8013dc4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013db2:	2101      	movs	r1, #1
 8013db4:	6878      	ldr	r0, [r7, #4]
 8013db6:	f000 f963 	bl	8014080 <USB_SetDevSpeed>
 8013dba:	e003      	b.n	8013dc4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013dbc:	2103      	movs	r1, #3
 8013dbe:	6878      	ldr	r0, [r7, #4]
 8013dc0:	f000 f95e 	bl	8014080 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013dc4:	2110      	movs	r1, #16
 8013dc6:	6878      	ldr	r0, [r7, #4]
 8013dc8:	f000 f8fa 	bl	8013fc0 <USB_FlushTxFifo>
 8013dcc:	4603      	mov	r3, r0
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d001      	beq.n	8013dd6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8013dd2:	2301      	movs	r3, #1
 8013dd4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013dd6:	6878      	ldr	r0, [r7, #4]
 8013dd8:	f000 f924 	bl	8014024 <USB_FlushRxFifo>
 8013ddc:	4603      	mov	r3, r0
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d001      	beq.n	8013de6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8013de2:	2301      	movs	r3, #1
 8013de4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013dec:	461a      	mov	r2, r3
 8013dee:	2300      	movs	r3, #0
 8013df0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013df8:	461a      	mov	r2, r3
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013e04:	461a      	mov	r2, r3
 8013e06:	2300      	movs	r3, #0
 8013e08:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	613b      	str	r3, [r7, #16]
 8013e0e:	e043      	b.n	8013e98 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013e10:	693b      	ldr	r3, [r7, #16]
 8013e12:	015a      	lsls	r2, r3, #5
 8013e14:	68fb      	ldr	r3, [r7, #12]
 8013e16:	4413      	add	r3, r2
 8013e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013e26:	d118      	bne.n	8013e5a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8013e28:	693b      	ldr	r3, [r7, #16]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d10a      	bne.n	8013e44 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013e2e:	693b      	ldr	r3, [r7, #16]
 8013e30:	015a      	lsls	r2, r3, #5
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	4413      	add	r3, r2
 8013e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e3a:	461a      	mov	r2, r3
 8013e3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013e40:	6013      	str	r3, [r2, #0]
 8013e42:	e013      	b.n	8013e6c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013e44:	693b      	ldr	r3, [r7, #16]
 8013e46:	015a      	lsls	r2, r3, #5
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	4413      	add	r3, r2
 8013e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e50:	461a      	mov	r2, r3
 8013e52:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013e56:	6013      	str	r3, [r2, #0]
 8013e58:	e008      	b.n	8013e6c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013e5a:	693b      	ldr	r3, [r7, #16]
 8013e5c:	015a      	lsls	r2, r3, #5
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	4413      	add	r3, r2
 8013e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e66:	461a      	mov	r2, r3
 8013e68:	2300      	movs	r3, #0
 8013e6a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013e6c:	693b      	ldr	r3, [r7, #16]
 8013e6e:	015a      	lsls	r2, r3, #5
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	4413      	add	r3, r2
 8013e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e78:	461a      	mov	r2, r3
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013e7e:	693b      	ldr	r3, [r7, #16]
 8013e80:	015a      	lsls	r2, r3, #5
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	4413      	add	r3, r2
 8013e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013e8a:	461a      	mov	r2, r3
 8013e8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013e90:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e92:	693b      	ldr	r3, [r7, #16]
 8013e94:	3301      	adds	r3, #1
 8013e96:	613b      	str	r3, [r7, #16]
 8013e98:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013e9c:	461a      	mov	r2, r3
 8013e9e:	693b      	ldr	r3, [r7, #16]
 8013ea0:	4293      	cmp	r3, r2
 8013ea2:	d3b5      	bcc.n	8013e10 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	613b      	str	r3, [r7, #16]
 8013ea8:	e043      	b.n	8013f32 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013eaa:	693b      	ldr	r3, [r7, #16]
 8013eac:	015a      	lsls	r2, r3, #5
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	4413      	add	r3, r2
 8013eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013ebc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013ec0:	d118      	bne.n	8013ef4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8013ec2:	693b      	ldr	r3, [r7, #16]
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d10a      	bne.n	8013ede <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013ec8:	693b      	ldr	r3, [r7, #16]
 8013eca:	015a      	lsls	r2, r3, #5
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	4413      	add	r3, r2
 8013ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013ed4:	461a      	mov	r2, r3
 8013ed6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013eda:	6013      	str	r3, [r2, #0]
 8013edc:	e013      	b.n	8013f06 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013ede:	693b      	ldr	r3, [r7, #16]
 8013ee0:	015a      	lsls	r2, r3, #5
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	4413      	add	r3, r2
 8013ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013eea:	461a      	mov	r2, r3
 8013eec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013ef0:	6013      	str	r3, [r2, #0]
 8013ef2:	e008      	b.n	8013f06 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013ef4:	693b      	ldr	r3, [r7, #16]
 8013ef6:	015a      	lsls	r2, r3, #5
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	4413      	add	r3, r2
 8013efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013f00:	461a      	mov	r2, r3
 8013f02:	2300      	movs	r3, #0
 8013f04:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013f06:	693b      	ldr	r3, [r7, #16]
 8013f08:	015a      	lsls	r2, r3, #5
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	4413      	add	r3, r2
 8013f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013f12:	461a      	mov	r2, r3
 8013f14:	2300      	movs	r3, #0
 8013f16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013f18:	693b      	ldr	r3, [r7, #16]
 8013f1a:	015a      	lsls	r2, r3, #5
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	4413      	add	r3, r2
 8013f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013f24:	461a      	mov	r2, r3
 8013f26:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013f2a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013f2c:	693b      	ldr	r3, [r7, #16]
 8013f2e:	3301      	adds	r3, #1
 8013f30:	613b      	str	r3, [r7, #16]
 8013f32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013f36:	461a      	mov	r2, r3
 8013f38:	693b      	ldr	r3, [r7, #16]
 8013f3a:	4293      	cmp	r3, r2
 8013f3c:	d3b5      	bcc.n	8013eaa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013f44:	691b      	ldr	r3, [r3, #16]
 8013f46:	68fa      	ldr	r2, [r7, #12]
 8013f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013f50:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	2200      	movs	r2, #0
 8013f56:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8013f5e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013f60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d105      	bne.n	8013f74 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	699b      	ldr	r3, [r3, #24]
 8013f6c:	f043 0210 	orr.w	r2, r3, #16
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	699a      	ldr	r2, [r3, #24]
 8013f78:	4b0f      	ldr	r3, [pc, #60]	@ (8013fb8 <USB_DevInit+0x2b4>)
 8013f7a:	4313      	orrs	r3, r2
 8013f7c:	687a      	ldr	r2, [r7, #4]
 8013f7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013f80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d005      	beq.n	8013f94 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	699b      	ldr	r3, [r3, #24]
 8013f8c:	f043 0208 	orr.w	r2, r3, #8
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013f94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013f98:	2b01      	cmp	r3, #1
 8013f9a:	d105      	bne.n	8013fa8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	699a      	ldr	r2, [r3, #24]
 8013fa0:	4b06      	ldr	r3, [pc, #24]	@ (8013fbc <USB_DevInit+0x2b8>)
 8013fa2:	4313      	orrs	r3, r2
 8013fa4:	687a      	ldr	r2, [r7, #4]
 8013fa6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8013faa:	4618      	mov	r0, r3
 8013fac:	3718      	adds	r7, #24
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013fb4:	b004      	add	sp, #16
 8013fb6:	4770      	bx	lr
 8013fb8:	803c3800 	.word	0x803c3800
 8013fbc:	40000004 	.word	0x40000004

08013fc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013fc0:	b480      	push	{r7}
 8013fc2:	b085      	sub	sp, #20
 8013fc4:	af00      	add	r7, sp, #0
 8013fc6:	6078      	str	r0, [r7, #4]
 8013fc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013fca:	2300      	movs	r3, #0
 8013fcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013fce:	68fb      	ldr	r3, [r7, #12]
 8013fd0:	3301      	adds	r3, #1
 8013fd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013fda:	d901      	bls.n	8013fe0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013fdc:	2303      	movs	r3, #3
 8013fde:	e01b      	b.n	8014018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	691b      	ldr	r3, [r3, #16]
 8013fe4:	2b00      	cmp	r3, #0
 8013fe6:	daf2      	bge.n	8013fce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013fe8:	2300      	movs	r3, #0
 8013fea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013fec:	683b      	ldr	r3, [r7, #0]
 8013fee:	019b      	lsls	r3, r3, #6
 8013ff0:	f043 0220 	orr.w	r2, r3, #32
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	3301      	adds	r3, #1
 8013ffc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014004:	d901      	bls.n	801400a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014006:	2303      	movs	r3, #3
 8014008:	e006      	b.n	8014018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	691b      	ldr	r3, [r3, #16]
 801400e:	f003 0320 	and.w	r3, r3, #32
 8014012:	2b20      	cmp	r3, #32
 8014014:	d0f0      	beq.n	8013ff8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014016:	2300      	movs	r3, #0
}
 8014018:	4618      	mov	r0, r3
 801401a:	3714      	adds	r7, #20
 801401c:	46bd      	mov	sp, r7
 801401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014022:	4770      	bx	lr

08014024 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014024:	b480      	push	{r7}
 8014026:	b085      	sub	sp, #20
 8014028:	af00      	add	r7, sp, #0
 801402a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801402c:	2300      	movs	r3, #0
 801402e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	3301      	adds	r3, #1
 8014034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801403c:	d901      	bls.n	8014042 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801403e:	2303      	movs	r3, #3
 8014040:	e018      	b.n	8014074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	691b      	ldr	r3, [r3, #16]
 8014046:	2b00      	cmp	r3, #0
 8014048:	daf2      	bge.n	8014030 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801404a:	2300      	movs	r3, #0
 801404c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	2210      	movs	r2, #16
 8014052:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	3301      	adds	r3, #1
 8014058:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014060:	d901      	bls.n	8014066 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014062:	2303      	movs	r3, #3
 8014064:	e006      	b.n	8014074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	691b      	ldr	r3, [r3, #16]
 801406a:	f003 0310 	and.w	r3, r3, #16
 801406e:	2b10      	cmp	r3, #16
 8014070:	d0f0      	beq.n	8014054 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014072:	2300      	movs	r3, #0
}
 8014074:	4618      	mov	r0, r3
 8014076:	3714      	adds	r7, #20
 8014078:	46bd      	mov	sp, r7
 801407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801407e:	4770      	bx	lr

08014080 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014080:	b480      	push	{r7}
 8014082:	b085      	sub	sp, #20
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
 8014088:	460b      	mov	r3, r1
 801408a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014096:	681a      	ldr	r2, [r3, #0]
 8014098:	78fb      	ldrb	r3, [r7, #3]
 801409a:	68f9      	ldr	r1, [r7, #12]
 801409c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80140a0:	4313      	orrs	r3, r2
 80140a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80140a4:	2300      	movs	r3, #0
}
 80140a6:	4618      	mov	r0, r3
 80140a8:	3714      	adds	r7, #20
 80140aa:	46bd      	mov	sp, r7
 80140ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b0:	4770      	bx	lr

080140b2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80140b2:	b480      	push	{r7}
 80140b4:	b087      	sub	sp, #28
 80140b6:	af00      	add	r7, sp, #0
 80140b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80140be:	693b      	ldr	r3, [r7, #16]
 80140c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140c4:	689b      	ldr	r3, [r3, #8]
 80140c6:	f003 0306 	and.w	r3, r3, #6
 80140ca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80140cc:	68fb      	ldr	r3, [r7, #12]
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d102      	bne.n	80140d8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80140d2:	2300      	movs	r3, #0
 80140d4:	75fb      	strb	r3, [r7, #23]
 80140d6:	e00a      	b.n	80140ee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	2b02      	cmp	r3, #2
 80140dc:	d002      	beq.n	80140e4 <USB_GetDevSpeed+0x32>
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	2b06      	cmp	r3, #6
 80140e2:	d102      	bne.n	80140ea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80140e4:	2302      	movs	r3, #2
 80140e6:	75fb      	strb	r3, [r7, #23]
 80140e8:	e001      	b.n	80140ee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80140ea:	230f      	movs	r3, #15
 80140ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80140ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80140f0:	4618      	mov	r0, r3
 80140f2:	371c      	adds	r7, #28
 80140f4:	46bd      	mov	sp, r7
 80140f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140fa:	4770      	bx	lr

080140fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80140fc:	b480      	push	{r7}
 80140fe:	b085      	sub	sp, #20
 8014100:	af00      	add	r7, sp, #0
 8014102:	6078      	str	r0, [r7, #4]
 8014104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801410a:	683b      	ldr	r3, [r7, #0]
 801410c:	781b      	ldrb	r3, [r3, #0]
 801410e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014110:	683b      	ldr	r3, [r7, #0]
 8014112:	785b      	ldrb	r3, [r3, #1]
 8014114:	2b01      	cmp	r3, #1
 8014116:	d139      	bne.n	801418c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801411e:	69da      	ldr	r2, [r3, #28]
 8014120:	683b      	ldr	r3, [r7, #0]
 8014122:	781b      	ldrb	r3, [r3, #0]
 8014124:	f003 030f 	and.w	r3, r3, #15
 8014128:	2101      	movs	r1, #1
 801412a:	fa01 f303 	lsl.w	r3, r1, r3
 801412e:	b29b      	uxth	r3, r3
 8014130:	68f9      	ldr	r1, [r7, #12]
 8014132:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014136:	4313      	orrs	r3, r2
 8014138:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	015a      	lsls	r2, r3, #5
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	4413      	add	r3, r2
 8014142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801414c:	2b00      	cmp	r3, #0
 801414e:	d153      	bne.n	80141f8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014150:	68bb      	ldr	r3, [r7, #8]
 8014152:	015a      	lsls	r2, r3, #5
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	4413      	add	r3, r2
 8014158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801415c:	681a      	ldr	r2, [r3, #0]
 801415e:	683b      	ldr	r3, [r7, #0]
 8014160:	689b      	ldr	r3, [r3, #8]
 8014162:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	791b      	ldrb	r3, [r3, #4]
 801416a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801416c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	059b      	lsls	r3, r3, #22
 8014172:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014174:	431a      	orrs	r2, r3
 8014176:	68bb      	ldr	r3, [r7, #8]
 8014178:	0159      	lsls	r1, r3, #5
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	440b      	add	r3, r1
 801417e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014182:	4619      	mov	r1, r3
 8014184:	4b20      	ldr	r3, [pc, #128]	@ (8014208 <USB_ActivateEndpoint+0x10c>)
 8014186:	4313      	orrs	r3, r2
 8014188:	600b      	str	r3, [r1, #0]
 801418a:	e035      	b.n	80141f8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014192:	69da      	ldr	r2, [r3, #28]
 8014194:	683b      	ldr	r3, [r7, #0]
 8014196:	781b      	ldrb	r3, [r3, #0]
 8014198:	f003 030f 	and.w	r3, r3, #15
 801419c:	2101      	movs	r1, #1
 801419e:	fa01 f303 	lsl.w	r3, r1, r3
 80141a2:	041b      	lsls	r3, r3, #16
 80141a4:	68f9      	ldr	r1, [r7, #12]
 80141a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80141aa:	4313      	orrs	r3, r2
 80141ac:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	015a      	lsls	r2, r3, #5
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	4413      	add	r3, r2
 80141b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d119      	bne.n	80141f8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80141c4:	68bb      	ldr	r3, [r7, #8]
 80141c6:	015a      	lsls	r2, r3, #5
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	4413      	add	r3, r2
 80141cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141d0:	681a      	ldr	r2, [r3, #0]
 80141d2:	683b      	ldr	r3, [r7, #0]
 80141d4:	689b      	ldr	r3, [r3, #8]
 80141d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	791b      	ldrb	r3, [r3, #4]
 80141de:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80141e0:	430b      	orrs	r3, r1
 80141e2:	431a      	orrs	r2, r3
 80141e4:	68bb      	ldr	r3, [r7, #8]
 80141e6:	0159      	lsls	r1, r3, #5
 80141e8:	68fb      	ldr	r3, [r7, #12]
 80141ea:	440b      	add	r3, r1
 80141ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141f0:	4619      	mov	r1, r3
 80141f2:	4b05      	ldr	r3, [pc, #20]	@ (8014208 <USB_ActivateEndpoint+0x10c>)
 80141f4:	4313      	orrs	r3, r2
 80141f6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80141f8:	2300      	movs	r3, #0
}
 80141fa:	4618      	mov	r0, r3
 80141fc:	3714      	adds	r7, #20
 80141fe:	46bd      	mov	sp, r7
 8014200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014204:	4770      	bx	lr
 8014206:	bf00      	nop
 8014208:	10008000 	.word	0x10008000

0801420c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801420c:	b480      	push	{r7}
 801420e:	b085      	sub	sp, #20
 8014210:	af00      	add	r7, sp, #0
 8014212:	6078      	str	r0, [r7, #4]
 8014214:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801421a:	683b      	ldr	r3, [r7, #0]
 801421c:	781b      	ldrb	r3, [r3, #0]
 801421e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014220:	683b      	ldr	r3, [r7, #0]
 8014222:	785b      	ldrb	r3, [r3, #1]
 8014224:	2b01      	cmp	r3, #1
 8014226:	d161      	bne.n	80142ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	015a      	lsls	r2, r3, #5
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	4413      	add	r3, r2
 8014230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801423a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801423e:	d11f      	bne.n	8014280 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	015a      	lsls	r2, r3, #5
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	4413      	add	r3, r2
 8014248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	68ba      	ldr	r2, [r7, #8]
 8014250:	0151      	lsls	r1, r2, #5
 8014252:	68fa      	ldr	r2, [r7, #12]
 8014254:	440a      	add	r2, r1
 8014256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801425a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801425e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014260:	68bb      	ldr	r3, [r7, #8]
 8014262:	015a      	lsls	r2, r3, #5
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	4413      	add	r3, r2
 8014268:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	68ba      	ldr	r2, [r7, #8]
 8014270:	0151      	lsls	r1, r2, #5
 8014272:	68fa      	ldr	r2, [r7, #12]
 8014274:	440a      	add	r2, r1
 8014276:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801427a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801427e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014286:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	f003 030f 	and.w	r3, r3, #15
 8014290:	2101      	movs	r1, #1
 8014292:	fa01 f303 	lsl.w	r3, r1, r3
 8014296:	b29b      	uxth	r3, r3
 8014298:	43db      	mvns	r3, r3
 801429a:	68f9      	ldr	r1, [r7, #12]
 801429c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80142a0:	4013      	ands	r3, r2
 80142a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80142aa:	69da      	ldr	r2, [r3, #28]
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	781b      	ldrb	r3, [r3, #0]
 80142b0:	f003 030f 	and.w	r3, r3, #15
 80142b4:	2101      	movs	r1, #1
 80142b6:	fa01 f303 	lsl.w	r3, r1, r3
 80142ba:	b29b      	uxth	r3, r3
 80142bc:	43db      	mvns	r3, r3
 80142be:	68f9      	ldr	r1, [r7, #12]
 80142c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80142c4:	4013      	ands	r3, r2
 80142c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80142c8:	68bb      	ldr	r3, [r7, #8]
 80142ca:	015a      	lsls	r2, r3, #5
 80142cc:	68fb      	ldr	r3, [r7, #12]
 80142ce:	4413      	add	r3, r2
 80142d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142d4:	681a      	ldr	r2, [r3, #0]
 80142d6:	68bb      	ldr	r3, [r7, #8]
 80142d8:	0159      	lsls	r1, r3, #5
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	440b      	add	r3, r1
 80142de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142e2:	4619      	mov	r1, r3
 80142e4:	4b35      	ldr	r3, [pc, #212]	@ (80143bc <USB_DeactivateEndpoint+0x1b0>)
 80142e6:	4013      	ands	r3, r2
 80142e8:	600b      	str	r3, [r1, #0]
 80142ea:	e060      	b.n	80143ae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80142ec:	68bb      	ldr	r3, [r7, #8]
 80142ee:	015a      	lsls	r2, r3, #5
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	4413      	add	r3, r2
 80142f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80142fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014302:	d11f      	bne.n	8014344 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	015a      	lsls	r2, r3, #5
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	4413      	add	r3, r2
 801430c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	68ba      	ldr	r2, [r7, #8]
 8014314:	0151      	lsls	r1, r2, #5
 8014316:	68fa      	ldr	r2, [r7, #12]
 8014318:	440a      	add	r2, r1
 801431a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801431e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014322:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014324:	68bb      	ldr	r3, [r7, #8]
 8014326:	015a      	lsls	r2, r3, #5
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	4413      	add	r3, r2
 801432c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	68ba      	ldr	r2, [r7, #8]
 8014334:	0151      	lsls	r1, r2, #5
 8014336:	68fa      	ldr	r2, [r7, #12]
 8014338:	440a      	add	r2, r1
 801433a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801433e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014342:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801434a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801434c:	683b      	ldr	r3, [r7, #0]
 801434e:	781b      	ldrb	r3, [r3, #0]
 8014350:	f003 030f 	and.w	r3, r3, #15
 8014354:	2101      	movs	r1, #1
 8014356:	fa01 f303 	lsl.w	r3, r1, r3
 801435a:	041b      	lsls	r3, r3, #16
 801435c:	43db      	mvns	r3, r3
 801435e:	68f9      	ldr	r1, [r7, #12]
 8014360:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014364:	4013      	ands	r3, r2
 8014366:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801436e:	69da      	ldr	r2, [r3, #28]
 8014370:	683b      	ldr	r3, [r7, #0]
 8014372:	781b      	ldrb	r3, [r3, #0]
 8014374:	f003 030f 	and.w	r3, r3, #15
 8014378:	2101      	movs	r1, #1
 801437a:	fa01 f303 	lsl.w	r3, r1, r3
 801437e:	041b      	lsls	r3, r3, #16
 8014380:	43db      	mvns	r3, r3
 8014382:	68f9      	ldr	r1, [r7, #12]
 8014384:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014388:	4013      	ands	r3, r2
 801438a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	015a      	lsls	r2, r3, #5
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	4413      	add	r3, r2
 8014394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014398:	681a      	ldr	r2, [r3, #0]
 801439a:	68bb      	ldr	r3, [r7, #8]
 801439c:	0159      	lsls	r1, r3, #5
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	440b      	add	r3, r1
 80143a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80143a6:	4619      	mov	r1, r3
 80143a8:	4b05      	ldr	r3, [pc, #20]	@ (80143c0 <USB_DeactivateEndpoint+0x1b4>)
 80143aa:	4013      	ands	r3, r2
 80143ac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80143ae:	2300      	movs	r3, #0
}
 80143b0:	4618      	mov	r0, r3
 80143b2:	3714      	adds	r7, #20
 80143b4:	46bd      	mov	sp, r7
 80143b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ba:	4770      	bx	lr
 80143bc:	ec337800 	.word	0xec337800
 80143c0:	eff37800 	.word	0xeff37800

080143c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b08a      	sub	sp, #40	@ 0x28
 80143c8:	af02      	add	r7, sp, #8
 80143ca:	60f8      	str	r0, [r7, #12]
 80143cc:	60b9      	str	r1, [r7, #8]
 80143ce:	4613      	mov	r3, r2
 80143d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80143d6:	68bb      	ldr	r3, [r7, #8]
 80143d8:	781b      	ldrb	r3, [r3, #0]
 80143da:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80143dc:	68bb      	ldr	r3, [r7, #8]
 80143de:	785b      	ldrb	r3, [r3, #1]
 80143e0:	2b01      	cmp	r3, #1
 80143e2:	f040 8185 	bne.w	80146f0 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80143e6:	68bb      	ldr	r3, [r7, #8]
 80143e8:	691b      	ldr	r3, [r3, #16]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d132      	bne.n	8014454 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80143ee:	69bb      	ldr	r3, [r7, #24]
 80143f0:	015a      	lsls	r2, r3, #5
 80143f2:	69fb      	ldr	r3, [r7, #28]
 80143f4:	4413      	add	r3, r2
 80143f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143fa:	691a      	ldr	r2, [r3, #16]
 80143fc:	69bb      	ldr	r3, [r7, #24]
 80143fe:	0159      	lsls	r1, r3, #5
 8014400:	69fb      	ldr	r3, [r7, #28]
 8014402:	440b      	add	r3, r1
 8014404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014408:	4619      	mov	r1, r3
 801440a:	4ba7      	ldr	r3, [pc, #668]	@ (80146a8 <USB_EPStartXfer+0x2e4>)
 801440c:	4013      	ands	r3, r2
 801440e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014410:	69bb      	ldr	r3, [r7, #24]
 8014412:	015a      	lsls	r2, r3, #5
 8014414:	69fb      	ldr	r3, [r7, #28]
 8014416:	4413      	add	r3, r2
 8014418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801441c:	691b      	ldr	r3, [r3, #16]
 801441e:	69ba      	ldr	r2, [r7, #24]
 8014420:	0151      	lsls	r1, r2, #5
 8014422:	69fa      	ldr	r2, [r7, #28]
 8014424:	440a      	add	r2, r1
 8014426:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801442a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801442e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014430:	69bb      	ldr	r3, [r7, #24]
 8014432:	015a      	lsls	r2, r3, #5
 8014434:	69fb      	ldr	r3, [r7, #28]
 8014436:	4413      	add	r3, r2
 8014438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801443c:	691a      	ldr	r2, [r3, #16]
 801443e:	69bb      	ldr	r3, [r7, #24]
 8014440:	0159      	lsls	r1, r3, #5
 8014442:	69fb      	ldr	r3, [r7, #28]
 8014444:	440b      	add	r3, r1
 8014446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801444a:	4619      	mov	r1, r3
 801444c:	4b97      	ldr	r3, [pc, #604]	@ (80146ac <USB_EPStartXfer+0x2e8>)
 801444e:	4013      	ands	r3, r2
 8014450:	610b      	str	r3, [r1, #16]
 8014452:	e097      	b.n	8014584 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	015a      	lsls	r2, r3, #5
 8014458:	69fb      	ldr	r3, [r7, #28]
 801445a:	4413      	add	r3, r2
 801445c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014460:	691a      	ldr	r2, [r3, #16]
 8014462:	69bb      	ldr	r3, [r7, #24]
 8014464:	0159      	lsls	r1, r3, #5
 8014466:	69fb      	ldr	r3, [r7, #28]
 8014468:	440b      	add	r3, r1
 801446a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801446e:	4619      	mov	r1, r3
 8014470:	4b8e      	ldr	r3, [pc, #568]	@ (80146ac <USB_EPStartXfer+0x2e8>)
 8014472:	4013      	ands	r3, r2
 8014474:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014476:	69bb      	ldr	r3, [r7, #24]
 8014478:	015a      	lsls	r2, r3, #5
 801447a:	69fb      	ldr	r3, [r7, #28]
 801447c:	4413      	add	r3, r2
 801447e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014482:	691a      	ldr	r2, [r3, #16]
 8014484:	69bb      	ldr	r3, [r7, #24]
 8014486:	0159      	lsls	r1, r3, #5
 8014488:	69fb      	ldr	r3, [r7, #28]
 801448a:	440b      	add	r3, r1
 801448c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014490:	4619      	mov	r1, r3
 8014492:	4b85      	ldr	r3, [pc, #532]	@ (80146a8 <USB_EPStartXfer+0x2e4>)
 8014494:	4013      	ands	r3, r2
 8014496:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8014498:	69bb      	ldr	r3, [r7, #24]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d11a      	bne.n	80144d4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801449e:	68bb      	ldr	r3, [r7, #8]
 80144a0:	691a      	ldr	r2, [r3, #16]
 80144a2:	68bb      	ldr	r3, [r7, #8]
 80144a4:	689b      	ldr	r3, [r3, #8]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d903      	bls.n	80144b2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80144aa:	68bb      	ldr	r3, [r7, #8]
 80144ac:	689a      	ldr	r2, [r3, #8]
 80144ae:	68bb      	ldr	r3, [r7, #8]
 80144b0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80144b2:	69bb      	ldr	r3, [r7, #24]
 80144b4:	015a      	lsls	r2, r3, #5
 80144b6:	69fb      	ldr	r3, [r7, #28]
 80144b8:	4413      	add	r3, r2
 80144ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144be:	691b      	ldr	r3, [r3, #16]
 80144c0:	69ba      	ldr	r2, [r7, #24]
 80144c2:	0151      	lsls	r1, r2, #5
 80144c4:	69fa      	ldr	r2, [r7, #28]
 80144c6:	440a      	add	r2, r1
 80144c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80144cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80144d0:	6113      	str	r3, [r2, #16]
 80144d2:	e044      	b.n	801455e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80144d4:	68bb      	ldr	r3, [r7, #8]
 80144d6:	691a      	ldr	r2, [r3, #16]
 80144d8:	68bb      	ldr	r3, [r7, #8]
 80144da:	689b      	ldr	r3, [r3, #8]
 80144dc:	4413      	add	r3, r2
 80144de:	1e5a      	subs	r2, r3, #1
 80144e0:	68bb      	ldr	r3, [r7, #8]
 80144e2:	689b      	ldr	r3, [r3, #8]
 80144e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80144e8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80144ea:	69bb      	ldr	r3, [r7, #24]
 80144ec:	015a      	lsls	r2, r3, #5
 80144ee:	69fb      	ldr	r3, [r7, #28]
 80144f0:	4413      	add	r3, r2
 80144f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144f6:	691a      	ldr	r2, [r3, #16]
 80144f8:	8afb      	ldrh	r3, [r7, #22]
 80144fa:	04d9      	lsls	r1, r3, #19
 80144fc:	4b6c      	ldr	r3, [pc, #432]	@ (80146b0 <USB_EPStartXfer+0x2ec>)
 80144fe:	400b      	ands	r3, r1
 8014500:	69b9      	ldr	r1, [r7, #24]
 8014502:	0148      	lsls	r0, r1, #5
 8014504:	69f9      	ldr	r1, [r7, #28]
 8014506:	4401      	add	r1, r0
 8014508:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801450c:	4313      	orrs	r3, r2
 801450e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014510:	68bb      	ldr	r3, [r7, #8]
 8014512:	791b      	ldrb	r3, [r3, #4]
 8014514:	2b01      	cmp	r3, #1
 8014516:	d122      	bne.n	801455e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014518:	69bb      	ldr	r3, [r7, #24]
 801451a:	015a      	lsls	r2, r3, #5
 801451c:	69fb      	ldr	r3, [r7, #28]
 801451e:	4413      	add	r3, r2
 8014520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014524:	691b      	ldr	r3, [r3, #16]
 8014526:	69ba      	ldr	r2, [r7, #24]
 8014528:	0151      	lsls	r1, r2, #5
 801452a:	69fa      	ldr	r2, [r7, #28]
 801452c:	440a      	add	r2, r1
 801452e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014532:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8014536:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8014538:	69bb      	ldr	r3, [r7, #24]
 801453a:	015a      	lsls	r2, r3, #5
 801453c:	69fb      	ldr	r3, [r7, #28]
 801453e:	4413      	add	r3, r2
 8014540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014544:	691a      	ldr	r2, [r3, #16]
 8014546:	8afb      	ldrh	r3, [r7, #22]
 8014548:	075b      	lsls	r3, r3, #29
 801454a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801454e:	69b9      	ldr	r1, [r7, #24]
 8014550:	0148      	lsls	r0, r1, #5
 8014552:	69f9      	ldr	r1, [r7, #28]
 8014554:	4401      	add	r1, r0
 8014556:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801455a:	4313      	orrs	r3, r2
 801455c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801455e:	69bb      	ldr	r3, [r7, #24]
 8014560:	015a      	lsls	r2, r3, #5
 8014562:	69fb      	ldr	r3, [r7, #28]
 8014564:	4413      	add	r3, r2
 8014566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801456a:	691a      	ldr	r2, [r3, #16]
 801456c:	68bb      	ldr	r3, [r7, #8]
 801456e:	691b      	ldr	r3, [r3, #16]
 8014570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014574:	69b9      	ldr	r1, [r7, #24]
 8014576:	0148      	lsls	r0, r1, #5
 8014578:	69f9      	ldr	r1, [r7, #28]
 801457a:	4401      	add	r1, r0
 801457c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014580:	4313      	orrs	r3, r2
 8014582:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8014584:	79fb      	ldrb	r3, [r7, #7]
 8014586:	2b01      	cmp	r3, #1
 8014588:	d14b      	bne.n	8014622 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801458a:	68bb      	ldr	r3, [r7, #8]
 801458c:	69db      	ldr	r3, [r3, #28]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d009      	beq.n	80145a6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8014592:	69bb      	ldr	r3, [r7, #24]
 8014594:	015a      	lsls	r2, r3, #5
 8014596:	69fb      	ldr	r3, [r7, #28]
 8014598:	4413      	add	r3, r2
 801459a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801459e:	461a      	mov	r2, r3
 80145a0:	68bb      	ldr	r3, [r7, #8]
 80145a2:	69db      	ldr	r3, [r3, #28]
 80145a4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80145a6:	68bb      	ldr	r3, [r7, #8]
 80145a8:	791b      	ldrb	r3, [r3, #4]
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	d128      	bne.n	8014600 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80145ae:	69fb      	ldr	r3, [r7, #28]
 80145b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145b4:	689b      	ldr	r3, [r3, #8]
 80145b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d110      	bne.n	80145e0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80145be:	69bb      	ldr	r3, [r7, #24]
 80145c0:	015a      	lsls	r2, r3, #5
 80145c2:	69fb      	ldr	r3, [r7, #28]
 80145c4:	4413      	add	r3, r2
 80145c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	69ba      	ldr	r2, [r7, #24]
 80145ce:	0151      	lsls	r1, r2, #5
 80145d0:	69fa      	ldr	r2, [r7, #28]
 80145d2:	440a      	add	r2, r1
 80145d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80145d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80145dc:	6013      	str	r3, [r2, #0]
 80145de:	e00f      	b.n	8014600 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80145e0:	69bb      	ldr	r3, [r7, #24]
 80145e2:	015a      	lsls	r2, r3, #5
 80145e4:	69fb      	ldr	r3, [r7, #28]
 80145e6:	4413      	add	r3, r2
 80145e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	69ba      	ldr	r2, [r7, #24]
 80145f0:	0151      	lsls	r1, r2, #5
 80145f2:	69fa      	ldr	r2, [r7, #28]
 80145f4:	440a      	add	r2, r1
 80145f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80145fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80145fe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014600:	69bb      	ldr	r3, [r7, #24]
 8014602:	015a      	lsls	r2, r3, #5
 8014604:	69fb      	ldr	r3, [r7, #28]
 8014606:	4413      	add	r3, r2
 8014608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	69ba      	ldr	r2, [r7, #24]
 8014610:	0151      	lsls	r1, r2, #5
 8014612:	69fa      	ldr	r2, [r7, #28]
 8014614:	440a      	add	r2, r1
 8014616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801461a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801461e:	6013      	str	r3, [r2, #0]
 8014620:	e169      	b.n	80148f6 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014622:	69bb      	ldr	r3, [r7, #24]
 8014624:	015a      	lsls	r2, r3, #5
 8014626:	69fb      	ldr	r3, [r7, #28]
 8014628:	4413      	add	r3, r2
 801462a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	69ba      	ldr	r2, [r7, #24]
 8014632:	0151      	lsls	r1, r2, #5
 8014634:	69fa      	ldr	r2, [r7, #28]
 8014636:	440a      	add	r2, r1
 8014638:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801463c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014640:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	791b      	ldrb	r3, [r3, #4]
 8014646:	2b01      	cmp	r3, #1
 8014648:	d015      	beq.n	8014676 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801464a:	68bb      	ldr	r3, [r7, #8]
 801464c:	691b      	ldr	r3, [r3, #16]
 801464e:	2b00      	cmp	r3, #0
 8014650:	f000 8151 	beq.w	80148f6 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014654:	69fb      	ldr	r3, [r7, #28]
 8014656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801465a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801465c:	68bb      	ldr	r3, [r7, #8]
 801465e:	781b      	ldrb	r3, [r3, #0]
 8014660:	f003 030f 	and.w	r3, r3, #15
 8014664:	2101      	movs	r1, #1
 8014666:	fa01 f303 	lsl.w	r3, r1, r3
 801466a:	69f9      	ldr	r1, [r7, #28]
 801466c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014670:	4313      	orrs	r3, r2
 8014672:	634b      	str	r3, [r1, #52]	@ 0x34
 8014674:	e13f      	b.n	80148f6 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014676:	69fb      	ldr	r3, [r7, #28]
 8014678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801467c:	689b      	ldr	r3, [r3, #8]
 801467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014682:	2b00      	cmp	r3, #0
 8014684:	d116      	bne.n	80146b4 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014686:	69bb      	ldr	r3, [r7, #24]
 8014688:	015a      	lsls	r2, r3, #5
 801468a:	69fb      	ldr	r3, [r7, #28]
 801468c:	4413      	add	r3, r2
 801468e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	69ba      	ldr	r2, [r7, #24]
 8014696:	0151      	lsls	r1, r2, #5
 8014698:	69fa      	ldr	r2, [r7, #28]
 801469a:	440a      	add	r2, r1
 801469c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80146a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80146a4:	6013      	str	r3, [r2, #0]
 80146a6:	e015      	b.n	80146d4 <USB_EPStartXfer+0x310>
 80146a8:	e007ffff 	.word	0xe007ffff
 80146ac:	fff80000 	.word	0xfff80000
 80146b0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80146b4:	69bb      	ldr	r3, [r7, #24]
 80146b6:	015a      	lsls	r2, r3, #5
 80146b8:	69fb      	ldr	r3, [r7, #28]
 80146ba:	4413      	add	r3, r2
 80146bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80146c0:	681b      	ldr	r3, [r3, #0]
 80146c2:	69ba      	ldr	r2, [r7, #24]
 80146c4:	0151      	lsls	r1, r2, #5
 80146c6:	69fa      	ldr	r2, [r7, #28]
 80146c8:	440a      	add	r2, r1
 80146ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80146ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80146d2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80146d4:	68bb      	ldr	r3, [r7, #8]
 80146d6:	68d9      	ldr	r1, [r3, #12]
 80146d8:	68bb      	ldr	r3, [r7, #8]
 80146da:	781a      	ldrb	r2, [r3, #0]
 80146dc:	68bb      	ldr	r3, [r7, #8]
 80146de:	691b      	ldr	r3, [r3, #16]
 80146e0:	b298      	uxth	r0, r3
 80146e2:	79fb      	ldrb	r3, [r7, #7]
 80146e4:	9300      	str	r3, [sp, #0]
 80146e6:	4603      	mov	r3, r0
 80146e8:	68f8      	ldr	r0, [r7, #12]
 80146ea:	f000 f9b9 	bl	8014a60 <USB_WritePacket>
 80146ee:	e102      	b.n	80148f6 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80146f0:	69bb      	ldr	r3, [r7, #24]
 80146f2:	015a      	lsls	r2, r3, #5
 80146f4:	69fb      	ldr	r3, [r7, #28]
 80146f6:	4413      	add	r3, r2
 80146f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146fc:	691a      	ldr	r2, [r3, #16]
 80146fe:	69bb      	ldr	r3, [r7, #24]
 8014700:	0159      	lsls	r1, r3, #5
 8014702:	69fb      	ldr	r3, [r7, #28]
 8014704:	440b      	add	r3, r1
 8014706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801470a:	4619      	mov	r1, r3
 801470c:	4b7c      	ldr	r3, [pc, #496]	@ (8014900 <USB_EPStartXfer+0x53c>)
 801470e:	4013      	ands	r3, r2
 8014710:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014712:	69bb      	ldr	r3, [r7, #24]
 8014714:	015a      	lsls	r2, r3, #5
 8014716:	69fb      	ldr	r3, [r7, #28]
 8014718:	4413      	add	r3, r2
 801471a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801471e:	691a      	ldr	r2, [r3, #16]
 8014720:	69bb      	ldr	r3, [r7, #24]
 8014722:	0159      	lsls	r1, r3, #5
 8014724:	69fb      	ldr	r3, [r7, #28]
 8014726:	440b      	add	r3, r1
 8014728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801472c:	4619      	mov	r1, r3
 801472e:	4b75      	ldr	r3, [pc, #468]	@ (8014904 <USB_EPStartXfer+0x540>)
 8014730:	4013      	ands	r3, r2
 8014732:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014734:	69bb      	ldr	r3, [r7, #24]
 8014736:	2b00      	cmp	r3, #0
 8014738:	d12f      	bne.n	801479a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801473a:	68bb      	ldr	r3, [r7, #8]
 801473c:	691b      	ldr	r3, [r3, #16]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d003      	beq.n	801474a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014742:	68bb      	ldr	r3, [r7, #8]
 8014744:	689a      	ldr	r2, [r3, #8]
 8014746:	68bb      	ldr	r3, [r7, #8]
 8014748:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	689a      	ldr	r2, [r3, #8]
 801474e:	68bb      	ldr	r3, [r7, #8]
 8014750:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014752:	69bb      	ldr	r3, [r7, #24]
 8014754:	015a      	lsls	r2, r3, #5
 8014756:	69fb      	ldr	r3, [r7, #28]
 8014758:	4413      	add	r3, r2
 801475a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801475e:	691a      	ldr	r2, [r3, #16]
 8014760:	68bb      	ldr	r3, [r7, #8]
 8014762:	6a1b      	ldr	r3, [r3, #32]
 8014764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014768:	69b9      	ldr	r1, [r7, #24]
 801476a:	0148      	lsls	r0, r1, #5
 801476c:	69f9      	ldr	r1, [r7, #28]
 801476e:	4401      	add	r1, r0
 8014770:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014774:	4313      	orrs	r3, r2
 8014776:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014778:	69bb      	ldr	r3, [r7, #24]
 801477a:	015a      	lsls	r2, r3, #5
 801477c:	69fb      	ldr	r3, [r7, #28]
 801477e:	4413      	add	r3, r2
 8014780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014784:	691b      	ldr	r3, [r3, #16]
 8014786:	69ba      	ldr	r2, [r7, #24]
 8014788:	0151      	lsls	r1, r2, #5
 801478a:	69fa      	ldr	r2, [r7, #28]
 801478c:	440a      	add	r2, r1
 801478e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014792:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014796:	6113      	str	r3, [r2, #16]
 8014798:	e05f      	b.n	801485a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801479a:	68bb      	ldr	r3, [r7, #8]
 801479c:	691b      	ldr	r3, [r3, #16]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d123      	bne.n	80147ea <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80147a2:	69bb      	ldr	r3, [r7, #24]
 80147a4:	015a      	lsls	r2, r3, #5
 80147a6:	69fb      	ldr	r3, [r7, #28]
 80147a8:	4413      	add	r3, r2
 80147aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147ae:	691a      	ldr	r2, [r3, #16]
 80147b0:	68bb      	ldr	r3, [r7, #8]
 80147b2:	689b      	ldr	r3, [r3, #8]
 80147b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147b8:	69b9      	ldr	r1, [r7, #24]
 80147ba:	0148      	lsls	r0, r1, #5
 80147bc:	69f9      	ldr	r1, [r7, #28]
 80147be:	4401      	add	r1, r0
 80147c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80147c4:	4313      	orrs	r3, r2
 80147c6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80147c8:	69bb      	ldr	r3, [r7, #24]
 80147ca:	015a      	lsls	r2, r3, #5
 80147cc:	69fb      	ldr	r3, [r7, #28]
 80147ce:	4413      	add	r3, r2
 80147d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147d4:	691b      	ldr	r3, [r3, #16]
 80147d6:	69ba      	ldr	r2, [r7, #24]
 80147d8:	0151      	lsls	r1, r2, #5
 80147da:	69fa      	ldr	r2, [r7, #28]
 80147dc:	440a      	add	r2, r1
 80147de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80147e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80147e6:	6113      	str	r3, [r2, #16]
 80147e8:	e037      	b.n	801485a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80147ea:	68bb      	ldr	r3, [r7, #8]
 80147ec:	691a      	ldr	r2, [r3, #16]
 80147ee:	68bb      	ldr	r3, [r7, #8]
 80147f0:	689b      	ldr	r3, [r3, #8]
 80147f2:	4413      	add	r3, r2
 80147f4:	1e5a      	subs	r2, r3, #1
 80147f6:	68bb      	ldr	r3, [r7, #8]
 80147f8:	689b      	ldr	r3, [r3, #8]
 80147fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80147fe:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014800:	68bb      	ldr	r3, [r7, #8]
 8014802:	689b      	ldr	r3, [r3, #8]
 8014804:	8afa      	ldrh	r2, [r7, #22]
 8014806:	fb03 f202 	mul.w	r2, r3, r2
 801480a:	68bb      	ldr	r3, [r7, #8]
 801480c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801480e:	69bb      	ldr	r3, [r7, #24]
 8014810:	015a      	lsls	r2, r3, #5
 8014812:	69fb      	ldr	r3, [r7, #28]
 8014814:	4413      	add	r3, r2
 8014816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801481a:	691a      	ldr	r2, [r3, #16]
 801481c:	8afb      	ldrh	r3, [r7, #22]
 801481e:	04d9      	lsls	r1, r3, #19
 8014820:	4b39      	ldr	r3, [pc, #228]	@ (8014908 <USB_EPStartXfer+0x544>)
 8014822:	400b      	ands	r3, r1
 8014824:	69b9      	ldr	r1, [r7, #24]
 8014826:	0148      	lsls	r0, r1, #5
 8014828:	69f9      	ldr	r1, [r7, #28]
 801482a:	4401      	add	r1, r0
 801482c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014830:	4313      	orrs	r3, r2
 8014832:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014834:	69bb      	ldr	r3, [r7, #24]
 8014836:	015a      	lsls	r2, r3, #5
 8014838:	69fb      	ldr	r3, [r7, #28]
 801483a:	4413      	add	r3, r2
 801483c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014840:	691a      	ldr	r2, [r3, #16]
 8014842:	68bb      	ldr	r3, [r7, #8]
 8014844:	6a1b      	ldr	r3, [r3, #32]
 8014846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801484a:	69b9      	ldr	r1, [r7, #24]
 801484c:	0148      	lsls	r0, r1, #5
 801484e:	69f9      	ldr	r1, [r7, #28]
 8014850:	4401      	add	r1, r0
 8014852:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014856:	4313      	orrs	r3, r2
 8014858:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801485a:	79fb      	ldrb	r3, [r7, #7]
 801485c:	2b01      	cmp	r3, #1
 801485e:	d10d      	bne.n	801487c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014860:	68bb      	ldr	r3, [r7, #8]
 8014862:	68db      	ldr	r3, [r3, #12]
 8014864:	2b00      	cmp	r3, #0
 8014866:	d009      	beq.n	801487c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014868:	68bb      	ldr	r3, [r7, #8]
 801486a:	68d9      	ldr	r1, [r3, #12]
 801486c:	69bb      	ldr	r3, [r7, #24]
 801486e:	015a      	lsls	r2, r3, #5
 8014870:	69fb      	ldr	r3, [r7, #28]
 8014872:	4413      	add	r3, r2
 8014874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014878:	460a      	mov	r2, r1
 801487a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801487c:	68bb      	ldr	r3, [r7, #8]
 801487e:	791b      	ldrb	r3, [r3, #4]
 8014880:	2b01      	cmp	r3, #1
 8014882:	d128      	bne.n	80148d6 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014884:	69fb      	ldr	r3, [r7, #28]
 8014886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801488a:	689b      	ldr	r3, [r3, #8]
 801488c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014890:	2b00      	cmp	r3, #0
 8014892:	d110      	bne.n	80148b6 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014894:	69bb      	ldr	r3, [r7, #24]
 8014896:	015a      	lsls	r2, r3, #5
 8014898:	69fb      	ldr	r3, [r7, #28]
 801489a:	4413      	add	r3, r2
 801489c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	69ba      	ldr	r2, [r7, #24]
 80148a4:	0151      	lsls	r1, r2, #5
 80148a6:	69fa      	ldr	r2, [r7, #28]
 80148a8:	440a      	add	r2, r1
 80148aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80148ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80148b2:	6013      	str	r3, [r2, #0]
 80148b4:	e00f      	b.n	80148d6 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80148b6:	69bb      	ldr	r3, [r7, #24]
 80148b8:	015a      	lsls	r2, r3, #5
 80148ba:	69fb      	ldr	r3, [r7, #28]
 80148bc:	4413      	add	r3, r2
 80148be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	69ba      	ldr	r2, [r7, #24]
 80148c6:	0151      	lsls	r1, r2, #5
 80148c8:	69fa      	ldr	r2, [r7, #28]
 80148ca:	440a      	add	r2, r1
 80148cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80148d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80148d4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80148d6:	69bb      	ldr	r3, [r7, #24]
 80148d8:	015a      	lsls	r2, r3, #5
 80148da:	69fb      	ldr	r3, [r7, #28]
 80148dc:	4413      	add	r3, r2
 80148de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80148e2:	681b      	ldr	r3, [r3, #0]
 80148e4:	69ba      	ldr	r2, [r7, #24]
 80148e6:	0151      	lsls	r1, r2, #5
 80148e8:	69fa      	ldr	r2, [r7, #28]
 80148ea:	440a      	add	r2, r1
 80148ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80148f0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80148f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80148f6:	2300      	movs	r3, #0
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	3720      	adds	r7, #32
 80148fc:	46bd      	mov	sp, r7
 80148fe:	bd80      	pop	{r7, pc}
 8014900:	fff80000 	.word	0xfff80000
 8014904:	e007ffff 	.word	0xe007ffff
 8014908:	1ff80000 	.word	0x1ff80000

0801490c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801490c:	b480      	push	{r7}
 801490e:	b087      	sub	sp, #28
 8014910:	af00      	add	r7, sp, #0
 8014912:	6078      	str	r0, [r7, #4]
 8014914:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014916:	2300      	movs	r3, #0
 8014918:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801491a:	2300      	movs	r3, #0
 801491c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014922:	683b      	ldr	r3, [r7, #0]
 8014924:	785b      	ldrb	r3, [r3, #1]
 8014926:	2b01      	cmp	r3, #1
 8014928:	d14a      	bne.n	80149c0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801492a:	683b      	ldr	r3, [r7, #0]
 801492c:	781b      	ldrb	r3, [r3, #0]
 801492e:	015a      	lsls	r2, r3, #5
 8014930:	693b      	ldr	r3, [r7, #16]
 8014932:	4413      	add	r3, r2
 8014934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801493e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014942:	f040 8086 	bne.w	8014a52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014946:	683b      	ldr	r3, [r7, #0]
 8014948:	781b      	ldrb	r3, [r3, #0]
 801494a:	015a      	lsls	r2, r3, #5
 801494c:	693b      	ldr	r3, [r7, #16]
 801494e:	4413      	add	r3, r2
 8014950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	683a      	ldr	r2, [r7, #0]
 8014958:	7812      	ldrb	r2, [r2, #0]
 801495a:	0151      	lsls	r1, r2, #5
 801495c:	693a      	ldr	r2, [r7, #16]
 801495e:	440a      	add	r2, r1
 8014960:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014964:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014968:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801496a:	683b      	ldr	r3, [r7, #0]
 801496c:	781b      	ldrb	r3, [r3, #0]
 801496e:	015a      	lsls	r2, r3, #5
 8014970:	693b      	ldr	r3, [r7, #16]
 8014972:	4413      	add	r3, r2
 8014974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	683a      	ldr	r2, [r7, #0]
 801497c:	7812      	ldrb	r2, [r2, #0]
 801497e:	0151      	lsls	r1, r2, #5
 8014980:	693a      	ldr	r2, [r7, #16]
 8014982:	440a      	add	r2, r1
 8014984:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014988:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801498c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	3301      	adds	r3, #1
 8014992:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	f242 7210 	movw	r2, #10000	@ 0x2710
 801499a:	4293      	cmp	r3, r2
 801499c:	d902      	bls.n	80149a4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801499e:	2301      	movs	r3, #1
 80149a0:	75fb      	strb	r3, [r7, #23]
          break;
 80149a2:	e056      	b.n	8014a52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80149a4:	683b      	ldr	r3, [r7, #0]
 80149a6:	781b      	ldrb	r3, [r3, #0]
 80149a8:	015a      	lsls	r2, r3, #5
 80149aa:	693b      	ldr	r3, [r7, #16]
 80149ac:	4413      	add	r3, r2
 80149ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80149b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80149bc:	d0e7      	beq.n	801498e <USB_EPStopXfer+0x82>
 80149be:	e048      	b.n	8014a52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80149c0:	683b      	ldr	r3, [r7, #0]
 80149c2:	781b      	ldrb	r3, [r3, #0]
 80149c4:	015a      	lsls	r2, r3, #5
 80149c6:	693b      	ldr	r3, [r7, #16]
 80149c8:	4413      	add	r3, r2
 80149ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80149d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80149d8:	d13b      	bne.n	8014a52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	781b      	ldrb	r3, [r3, #0]
 80149de:	015a      	lsls	r2, r3, #5
 80149e0:	693b      	ldr	r3, [r7, #16]
 80149e2:	4413      	add	r3, r2
 80149e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	683a      	ldr	r2, [r7, #0]
 80149ec:	7812      	ldrb	r2, [r2, #0]
 80149ee:	0151      	lsls	r1, r2, #5
 80149f0:	693a      	ldr	r2, [r7, #16]
 80149f2:	440a      	add	r2, r1
 80149f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80149f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80149fc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80149fe:	683b      	ldr	r3, [r7, #0]
 8014a00:	781b      	ldrb	r3, [r3, #0]
 8014a02:	015a      	lsls	r2, r3, #5
 8014a04:	693b      	ldr	r3, [r7, #16]
 8014a06:	4413      	add	r3, r2
 8014a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	683a      	ldr	r2, [r7, #0]
 8014a10:	7812      	ldrb	r2, [r2, #0]
 8014a12:	0151      	lsls	r1, r2, #5
 8014a14:	693a      	ldr	r2, [r7, #16]
 8014a16:	440a      	add	r2, r1
 8014a18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014a20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	3301      	adds	r3, #1
 8014a26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014a2e:	4293      	cmp	r3, r2
 8014a30:	d902      	bls.n	8014a38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014a32:	2301      	movs	r3, #1
 8014a34:	75fb      	strb	r3, [r7, #23]
          break;
 8014a36:	e00c      	b.n	8014a52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014a38:	683b      	ldr	r3, [r7, #0]
 8014a3a:	781b      	ldrb	r3, [r3, #0]
 8014a3c:	015a      	lsls	r2, r3, #5
 8014a3e:	693b      	ldr	r3, [r7, #16]
 8014a40:	4413      	add	r3, r2
 8014a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014a50:	d0e7      	beq.n	8014a22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a54:	4618      	mov	r0, r3
 8014a56:	371c      	adds	r7, #28
 8014a58:	46bd      	mov	sp, r7
 8014a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a5e:	4770      	bx	lr

08014a60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014a60:	b480      	push	{r7}
 8014a62:	b089      	sub	sp, #36	@ 0x24
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	60f8      	str	r0, [r7, #12]
 8014a68:	60b9      	str	r1, [r7, #8]
 8014a6a:	4611      	mov	r1, r2
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	460b      	mov	r3, r1
 8014a70:	71fb      	strb	r3, [r7, #7]
 8014a72:	4613      	mov	r3, r2
 8014a74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a76:	68fb      	ldr	r3, [r7, #12]
 8014a78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014a7a:	68bb      	ldr	r3, [r7, #8]
 8014a7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014a7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d123      	bne.n	8014ace <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014a86:	88bb      	ldrh	r3, [r7, #4]
 8014a88:	3303      	adds	r3, #3
 8014a8a:	089b      	lsrs	r3, r3, #2
 8014a8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014a8e:	2300      	movs	r3, #0
 8014a90:	61bb      	str	r3, [r7, #24]
 8014a92:	e018      	b.n	8014ac6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014a94:	79fb      	ldrb	r3, [r7, #7]
 8014a96:	031a      	lsls	r2, r3, #12
 8014a98:	697b      	ldr	r3, [r7, #20]
 8014a9a:	4413      	add	r3, r2
 8014a9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014aa0:	461a      	mov	r2, r3
 8014aa2:	69fb      	ldr	r3, [r7, #28]
 8014aa4:	681b      	ldr	r3, [r3, #0]
 8014aa6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014aa8:	69fb      	ldr	r3, [r7, #28]
 8014aaa:	3301      	adds	r3, #1
 8014aac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014aae:	69fb      	ldr	r3, [r7, #28]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014ab4:	69fb      	ldr	r3, [r7, #28]
 8014ab6:	3301      	adds	r3, #1
 8014ab8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014aba:	69fb      	ldr	r3, [r7, #28]
 8014abc:	3301      	adds	r3, #1
 8014abe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014ac0:	69bb      	ldr	r3, [r7, #24]
 8014ac2:	3301      	adds	r3, #1
 8014ac4:	61bb      	str	r3, [r7, #24]
 8014ac6:	69ba      	ldr	r2, [r7, #24]
 8014ac8:	693b      	ldr	r3, [r7, #16]
 8014aca:	429a      	cmp	r2, r3
 8014acc:	d3e2      	bcc.n	8014a94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014ace:	2300      	movs	r3, #0
}
 8014ad0:	4618      	mov	r0, r3
 8014ad2:	3724      	adds	r7, #36	@ 0x24
 8014ad4:	46bd      	mov	sp, r7
 8014ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ada:	4770      	bx	lr

08014adc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014adc:	b480      	push	{r7}
 8014ade:	b08b      	sub	sp, #44	@ 0x2c
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	60f8      	str	r0, [r7, #12]
 8014ae4:	60b9      	str	r1, [r7, #8]
 8014ae6:	4613      	mov	r3, r2
 8014ae8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014aee:	68bb      	ldr	r3, [r7, #8]
 8014af0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014af2:	88fb      	ldrh	r3, [r7, #6]
 8014af4:	089b      	lsrs	r3, r3, #2
 8014af6:	b29b      	uxth	r3, r3
 8014af8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014afa:	88fb      	ldrh	r3, [r7, #6]
 8014afc:	f003 0303 	and.w	r3, r3, #3
 8014b00:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014b02:	2300      	movs	r3, #0
 8014b04:	623b      	str	r3, [r7, #32]
 8014b06:	e014      	b.n	8014b32 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014b08:	69bb      	ldr	r3, [r7, #24]
 8014b0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014b0e:	681a      	ldr	r2, [r3, #0]
 8014b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b12:	601a      	str	r2, [r3, #0]
    pDest++;
 8014b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b16:	3301      	adds	r3, #1
 8014b18:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b1c:	3301      	adds	r3, #1
 8014b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b22:	3301      	adds	r3, #1
 8014b24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b28:	3301      	adds	r3, #1
 8014b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014b2c:	6a3b      	ldr	r3, [r7, #32]
 8014b2e:	3301      	adds	r3, #1
 8014b30:	623b      	str	r3, [r7, #32]
 8014b32:	6a3a      	ldr	r2, [r7, #32]
 8014b34:	697b      	ldr	r3, [r7, #20]
 8014b36:	429a      	cmp	r2, r3
 8014b38:	d3e6      	bcc.n	8014b08 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014b3a:	8bfb      	ldrh	r3, [r7, #30]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d01e      	beq.n	8014b7e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014b40:	2300      	movs	r3, #0
 8014b42:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014b44:	69bb      	ldr	r3, [r7, #24]
 8014b46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014b4a:	461a      	mov	r2, r3
 8014b4c:	f107 0310 	add.w	r3, r7, #16
 8014b50:	6812      	ldr	r2, [r2, #0]
 8014b52:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014b54:	693a      	ldr	r2, [r7, #16]
 8014b56:	6a3b      	ldr	r3, [r7, #32]
 8014b58:	b2db      	uxtb	r3, r3
 8014b5a:	00db      	lsls	r3, r3, #3
 8014b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8014b60:	b2da      	uxtb	r2, r3
 8014b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b64:	701a      	strb	r2, [r3, #0]
      i++;
 8014b66:	6a3b      	ldr	r3, [r7, #32]
 8014b68:	3301      	adds	r3, #1
 8014b6a:	623b      	str	r3, [r7, #32]
      pDest++;
 8014b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b6e:	3301      	adds	r3, #1
 8014b70:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8014b72:	8bfb      	ldrh	r3, [r7, #30]
 8014b74:	3b01      	subs	r3, #1
 8014b76:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014b78:	8bfb      	ldrh	r3, [r7, #30]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d1ea      	bne.n	8014b54 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014b80:	4618      	mov	r0, r3
 8014b82:	372c      	adds	r7, #44	@ 0x2c
 8014b84:	46bd      	mov	sp, r7
 8014b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b8a:	4770      	bx	lr

08014b8c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014b8c:	b480      	push	{r7}
 8014b8e:	b085      	sub	sp, #20
 8014b90:	af00      	add	r7, sp, #0
 8014b92:	6078      	str	r0, [r7, #4]
 8014b94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014b9a:	683b      	ldr	r3, [r7, #0]
 8014b9c:	781b      	ldrb	r3, [r3, #0]
 8014b9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ba0:	683b      	ldr	r3, [r7, #0]
 8014ba2:	785b      	ldrb	r3, [r3, #1]
 8014ba4:	2b01      	cmp	r3, #1
 8014ba6:	d12c      	bne.n	8014c02 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014ba8:	68bb      	ldr	r3, [r7, #8]
 8014baa:	015a      	lsls	r2, r3, #5
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	4413      	add	r3, r2
 8014bb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	db12      	blt.n	8014be0 <USB_EPSetStall+0x54>
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d00f      	beq.n	8014be0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014bc0:	68bb      	ldr	r3, [r7, #8]
 8014bc2:	015a      	lsls	r2, r3, #5
 8014bc4:	68fb      	ldr	r3, [r7, #12]
 8014bc6:	4413      	add	r3, r2
 8014bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	68ba      	ldr	r2, [r7, #8]
 8014bd0:	0151      	lsls	r1, r2, #5
 8014bd2:	68fa      	ldr	r2, [r7, #12]
 8014bd4:	440a      	add	r2, r1
 8014bd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014bda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014bde:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014be0:	68bb      	ldr	r3, [r7, #8]
 8014be2:	015a      	lsls	r2, r3, #5
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	4413      	add	r3, r2
 8014be8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bec:	681b      	ldr	r3, [r3, #0]
 8014bee:	68ba      	ldr	r2, [r7, #8]
 8014bf0:	0151      	lsls	r1, r2, #5
 8014bf2:	68fa      	ldr	r2, [r7, #12]
 8014bf4:	440a      	add	r2, r1
 8014bf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014bfa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014bfe:	6013      	str	r3, [r2, #0]
 8014c00:	e02b      	b.n	8014c5a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014c02:	68bb      	ldr	r3, [r7, #8]
 8014c04:	015a      	lsls	r2, r3, #5
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	4413      	add	r3, r2
 8014c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	db12      	blt.n	8014c3a <USB_EPSetStall+0xae>
 8014c14:	68bb      	ldr	r3, [r7, #8]
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	d00f      	beq.n	8014c3a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014c1a:	68bb      	ldr	r3, [r7, #8]
 8014c1c:	015a      	lsls	r2, r3, #5
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	4413      	add	r3, r2
 8014c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	68ba      	ldr	r2, [r7, #8]
 8014c2a:	0151      	lsls	r1, r2, #5
 8014c2c:	68fa      	ldr	r2, [r7, #12]
 8014c2e:	440a      	add	r2, r1
 8014c30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014c38:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014c3a:	68bb      	ldr	r3, [r7, #8]
 8014c3c:	015a      	lsls	r2, r3, #5
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	4413      	add	r3, r2
 8014c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	68ba      	ldr	r2, [r7, #8]
 8014c4a:	0151      	lsls	r1, r2, #5
 8014c4c:	68fa      	ldr	r2, [r7, #12]
 8014c4e:	440a      	add	r2, r1
 8014c50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014c54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014c58:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014c5a:	2300      	movs	r3, #0
}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3714      	adds	r7, #20
 8014c60:	46bd      	mov	sp, r7
 8014c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c66:	4770      	bx	lr

08014c68 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014c68:	b480      	push	{r7}
 8014c6a:	b085      	sub	sp, #20
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
 8014c70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014c76:	683b      	ldr	r3, [r7, #0]
 8014c78:	781b      	ldrb	r3, [r3, #0]
 8014c7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014c7c:	683b      	ldr	r3, [r7, #0]
 8014c7e:	785b      	ldrb	r3, [r3, #1]
 8014c80:	2b01      	cmp	r3, #1
 8014c82:	d128      	bne.n	8014cd6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014c84:	68bb      	ldr	r3, [r7, #8]
 8014c86:	015a      	lsls	r2, r3, #5
 8014c88:	68fb      	ldr	r3, [r7, #12]
 8014c8a:	4413      	add	r3, r2
 8014c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c90:	681b      	ldr	r3, [r3, #0]
 8014c92:	68ba      	ldr	r2, [r7, #8]
 8014c94:	0151      	lsls	r1, r2, #5
 8014c96:	68fa      	ldr	r2, [r7, #12]
 8014c98:	440a      	add	r2, r1
 8014c9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014ca2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014ca4:	683b      	ldr	r3, [r7, #0]
 8014ca6:	791b      	ldrb	r3, [r3, #4]
 8014ca8:	2b03      	cmp	r3, #3
 8014caa:	d003      	beq.n	8014cb4 <USB_EPClearStall+0x4c>
 8014cac:	683b      	ldr	r3, [r7, #0]
 8014cae:	791b      	ldrb	r3, [r3, #4]
 8014cb0:	2b02      	cmp	r3, #2
 8014cb2:	d138      	bne.n	8014d26 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014cb4:	68bb      	ldr	r3, [r7, #8]
 8014cb6:	015a      	lsls	r2, r3, #5
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	4413      	add	r3, r2
 8014cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	68ba      	ldr	r2, [r7, #8]
 8014cc4:	0151      	lsls	r1, r2, #5
 8014cc6:	68fa      	ldr	r2, [r7, #12]
 8014cc8:	440a      	add	r2, r1
 8014cca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014cce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014cd2:	6013      	str	r3, [r2, #0]
 8014cd4:	e027      	b.n	8014d26 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014cd6:	68bb      	ldr	r3, [r7, #8]
 8014cd8:	015a      	lsls	r2, r3, #5
 8014cda:	68fb      	ldr	r3, [r7, #12]
 8014cdc:	4413      	add	r3, r2
 8014cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ce2:	681b      	ldr	r3, [r3, #0]
 8014ce4:	68ba      	ldr	r2, [r7, #8]
 8014ce6:	0151      	lsls	r1, r2, #5
 8014ce8:	68fa      	ldr	r2, [r7, #12]
 8014cea:	440a      	add	r2, r1
 8014cec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014cf0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014cf4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014cf6:	683b      	ldr	r3, [r7, #0]
 8014cf8:	791b      	ldrb	r3, [r3, #4]
 8014cfa:	2b03      	cmp	r3, #3
 8014cfc:	d003      	beq.n	8014d06 <USB_EPClearStall+0x9e>
 8014cfe:	683b      	ldr	r3, [r7, #0]
 8014d00:	791b      	ldrb	r3, [r3, #4]
 8014d02:	2b02      	cmp	r3, #2
 8014d04:	d10f      	bne.n	8014d26 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014d06:	68bb      	ldr	r3, [r7, #8]
 8014d08:	015a      	lsls	r2, r3, #5
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	4413      	add	r3, r2
 8014d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d12:	681b      	ldr	r3, [r3, #0]
 8014d14:	68ba      	ldr	r2, [r7, #8]
 8014d16:	0151      	lsls	r1, r2, #5
 8014d18:	68fa      	ldr	r2, [r7, #12]
 8014d1a:	440a      	add	r2, r1
 8014d1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014d24:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014d26:	2300      	movs	r3, #0
}
 8014d28:	4618      	mov	r0, r3
 8014d2a:	3714      	adds	r7, #20
 8014d2c:	46bd      	mov	sp, r7
 8014d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d32:	4770      	bx	lr

08014d34 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014d34:	b480      	push	{r7}
 8014d36:	b085      	sub	sp, #20
 8014d38:	af00      	add	r7, sp, #0
 8014d3a:	6078      	str	r0, [r7, #4]
 8014d3c:	460b      	mov	r3, r1
 8014d3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	68fa      	ldr	r2, [r7, #12]
 8014d4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014d52:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014d56:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014d58:	68fb      	ldr	r3, [r7, #12]
 8014d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d5e:	681a      	ldr	r2, [r3, #0]
 8014d60:	78fb      	ldrb	r3, [r7, #3]
 8014d62:	011b      	lsls	r3, r3, #4
 8014d64:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8014d68:	68f9      	ldr	r1, [r7, #12]
 8014d6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014d6e:	4313      	orrs	r3, r2
 8014d70:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014d72:	2300      	movs	r3, #0
}
 8014d74:	4618      	mov	r0, r3
 8014d76:	3714      	adds	r7, #20
 8014d78:	46bd      	mov	sp, r7
 8014d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d7e:	4770      	bx	lr

08014d80 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014d80:	b480      	push	{r7}
 8014d82:	b085      	sub	sp, #20
 8014d84:	af00      	add	r7, sp, #0
 8014d86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014d92:	681b      	ldr	r3, [r3, #0]
 8014d94:	68fa      	ldr	r2, [r7, #12]
 8014d96:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014d9a:	f023 0303 	bic.w	r3, r3, #3
 8014d9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014da0:	68fb      	ldr	r3, [r7, #12]
 8014da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014da6:	685b      	ldr	r3, [r3, #4]
 8014da8:	68fa      	ldr	r2, [r7, #12]
 8014daa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014dae:	f023 0302 	bic.w	r3, r3, #2
 8014db2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014db4:	2300      	movs	r3, #0
}
 8014db6:	4618      	mov	r0, r3
 8014db8:	3714      	adds	r7, #20
 8014dba:	46bd      	mov	sp, r7
 8014dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc0:	4770      	bx	lr

08014dc2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014dc2:	b480      	push	{r7}
 8014dc4:	b085      	sub	sp, #20
 8014dc6:	af00      	add	r7, sp, #0
 8014dc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	68fa      	ldr	r2, [r7, #12]
 8014dd8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014ddc:	f023 0303 	bic.w	r3, r3, #3
 8014de0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014de8:	685b      	ldr	r3, [r3, #4]
 8014dea:	68fa      	ldr	r2, [r7, #12]
 8014dec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014df0:	f043 0302 	orr.w	r3, r3, #2
 8014df4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014df6:	2300      	movs	r3, #0
}
 8014df8:	4618      	mov	r0, r3
 8014dfa:	3714      	adds	r7, #20
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e02:	4770      	bx	lr

08014e04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b085      	sub	sp, #20
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	695b      	ldr	r3, [r3, #20]
 8014e10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	699b      	ldr	r3, [r3, #24]
 8014e16:	68fa      	ldr	r2, [r7, #12]
 8014e18:	4013      	ands	r3, r2
 8014e1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014e1c:	68fb      	ldr	r3, [r7, #12]
}
 8014e1e:	4618      	mov	r0, r3
 8014e20:	3714      	adds	r7, #20
 8014e22:	46bd      	mov	sp, r7
 8014e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e28:	4770      	bx	lr

08014e2a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8014e2a:	b480      	push	{r7}
 8014e2c:	b085      	sub	sp, #20
 8014e2e:	af00      	add	r7, sp, #0
 8014e30:	6078      	str	r0, [r7, #4]
 8014e32:	460b      	mov	r3, r1
 8014e34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8014e3a:	78fb      	ldrb	r3, [r7, #3]
 8014e3c:	015a      	lsls	r2, r3, #5
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	4413      	add	r3, r2
 8014e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014e46:	689b      	ldr	r3, [r3, #8]
 8014e48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8014e4a:	78fb      	ldrb	r3, [r7, #3]
 8014e4c:	015a      	lsls	r2, r3, #5
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	4413      	add	r3, r2
 8014e52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014e56:	68db      	ldr	r3, [r3, #12]
 8014e58:	68ba      	ldr	r2, [r7, #8]
 8014e5a:	4013      	ands	r3, r2
 8014e5c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014e5e:	68bb      	ldr	r3, [r7, #8]
}
 8014e60:	4618      	mov	r0, r3
 8014e62:	3714      	adds	r7, #20
 8014e64:	46bd      	mov	sp, r7
 8014e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e6a:	4770      	bx	lr

08014e6c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e6c:	b480      	push	{r7}
 8014e6e:	b085      	sub	sp, #20
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e7e:	699b      	ldr	r3, [r3, #24]
 8014e80:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e88:	69db      	ldr	r3, [r3, #28]
 8014e8a:	68ba      	ldr	r2, [r7, #8]
 8014e8c:	4013      	ands	r3, r2
 8014e8e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014e90:	68bb      	ldr	r3, [r7, #8]
 8014e92:	0c1b      	lsrs	r3, r3, #16
}
 8014e94:	4618      	mov	r0, r3
 8014e96:	3714      	adds	r7, #20
 8014e98:	46bd      	mov	sp, r7
 8014e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9e:	4770      	bx	lr

08014ea0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014ea0:	b480      	push	{r7}
 8014ea2:	b085      	sub	sp, #20
 8014ea4:	af00      	add	r7, sp, #0
 8014ea6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014eb2:	699b      	ldr	r3, [r3, #24]
 8014eb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ebc:	69db      	ldr	r3, [r3, #28]
 8014ebe:	68ba      	ldr	r2, [r7, #8]
 8014ec0:	4013      	ands	r3, r2
 8014ec2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014ec4:	68bb      	ldr	r3, [r7, #8]
 8014ec6:	b29b      	uxth	r3, r3
}
 8014ec8:	4618      	mov	r0, r3
 8014eca:	3714      	adds	r7, #20
 8014ecc:	46bd      	mov	sp, r7
 8014ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed2:	4770      	bx	lr

08014ed4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014ed4:	b480      	push	{r7}
 8014ed6:	b085      	sub	sp, #20
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	6078      	str	r0, [r7, #4]
 8014edc:	460b      	mov	r3, r1
 8014ede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014ee4:	78fb      	ldrb	r3, [r7, #3]
 8014ee6:	015a      	lsls	r2, r3, #5
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	4413      	add	r3, r2
 8014eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ef0:	689b      	ldr	r3, [r3, #8]
 8014ef2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014efa:	695b      	ldr	r3, [r3, #20]
 8014efc:	68ba      	ldr	r2, [r7, #8]
 8014efe:	4013      	ands	r3, r2
 8014f00:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014f02:	68bb      	ldr	r3, [r7, #8]
}
 8014f04:	4618      	mov	r0, r3
 8014f06:	3714      	adds	r7, #20
 8014f08:	46bd      	mov	sp, r7
 8014f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f0e:	4770      	bx	lr

08014f10 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014f10:	b480      	push	{r7}
 8014f12:	b087      	sub	sp, #28
 8014f14:	af00      	add	r7, sp, #0
 8014f16:	6078      	str	r0, [r7, #4]
 8014f18:	460b      	mov	r3, r1
 8014f1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f26:	691b      	ldr	r3, [r3, #16]
 8014f28:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014f2a:	697b      	ldr	r3, [r7, #20]
 8014f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014f32:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014f34:	78fb      	ldrb	r3, [r7, #3]
 8014f36:	f003 030f 	and.w	r3, r3, #15
 8014f3a:	68fa      	ldr	r2, [r7, #12]
 8014f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8014f40:	01db      	lsls	r3, r3, #7
 8014f42:	b2db      	uxtb	r3, r3
 8014f44:	693a      	ldr	r2, [r7, #16]
 8014f46:	4313      	orrs	r3, r2
 8014f48:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014f4a:	78fb      	ldrb	r3, [r7, #3]
 8014f4c:	015a      	lsls	r2, r3, #5
 8014f4e:	697b      	ldr	r3, [r7, #20]
 8014f50:	4413      	add	r3, r2
 8014f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f56:	689b      	ldr	r3, [r3, #8]
 8014f58:	693a      	ldr	r2, [r7, #16]
 8014f5a:	4013      	ands	r3, r2
 8014f5c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014f5e:	68bb      	ldr	r3, [r7, #8]
}
 8014f60:	4618      	mov	r0, r3
 8014f62:	371c      	adds	r7, #28
 8014f64:	46bd      	mov	sp, r7
 8014f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f6a:	4770      	bx	lr

08014f6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8014f6c:	b480      	push	{r7}
 8014f6e:	b083      	sub	sp, #12
 8014f70:	af00      	add	r7, sp, #0
 8014f72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	695b      	ldr	r3, [r3, #20]
 8014f78:	f003 0301 	and.w	r3, r3, #1
}
 8014f7c:	4618      	mov	r0, r3
 8014f7e:	370c      	adds	r7, #12
 8014f80:	46bd      	mov	sp, r7
 8014f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f86:	4770      	bx	lr

08014f88 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8014f88:	b480      	push	{r7}
 8014f8a:	b085      	sub	sp, #20
 8014f8c:	af00      	add	r7, sp, #0
 8014f8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f9a:	681a      	ldr	r2, [r3, #0]
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fa2:	4619      	mov	r1, r3
 8014fa4:	4b09      	ldr	r3, [pc, #36]	@ (8014fcc <USB_ActivateSetup+0x44>)
 8014fa6:	4013      	ands	r3, r2
 8014fa8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014faa:	68fb      	ldr	r3, [r7, #12]
 8014fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fb0:	685b      	ldr	r3, [r3, #4]
 8014fb2:	68fa      	ldr	r2, [r7, #12]
 8014fb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014fbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014fbe:	2300      	movs	r3, #0
}
 8014fc0:	4618      	mov	r0, r3
 8014fc2:	3714      	adds	r7, #20
 8014fc4:	46bd      	mov	sp, r7
 8014fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fca:	4770      	bx	lr
 8014fcc:	fffff800 	.word	0xfffff800

08014fd0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8014fd0:	b480      	push	{r7}
 8014fd2:	b087      	sub	sp, #28
 8014fd4:	af00      	add	r7, sp, #0
 8014fd6:	60f8      	str	r0, [r7, #12]
 8014fd8:	460b      	mov	r3, r1
 8014fda:	607a      	str	r2, [r7, #4]
 8014fdc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	333c      	adds	r3, #60	@ 0x3c
 8014fe6:	3304      	adds	r3, #4
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014fec:	693b      	ldr	r3, [r7, #16]
 8014fee:	4a26      	ldr	r2, [pc, #152]	@ (8015088 <USB_EP0_OutStart+0xb8>)
 8014ff0:	4293      	cmp	r3, r2
 8014ff2:	d90a      	bls.n	801500a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014ff4:	697b      	ldr	r3, [r7, #20]
 8014ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015004:	d101      	bne.n	801500a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015006:	2300      	movs	r3, #0
 8015008:	e037      	b.n	801507a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801500a:	697b      	ldr	r3, [r7, #20]
 801500c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015010:	461a      	mov	r2, r3
 8015012:	2300      	movs	r3, #0
 8015014:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015016:	697b      	ldr	r3, [r7, #20]
 8015018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801501c:	691b      	ldr	r3, [r3, #16]
 801501e:	697a      	ldr	r2, [r7, #20]
 8015020:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015024:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015028:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801502a:	697b      	ldr	r3, [r7, #20]
 801502c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015030:	691b      	ldr	r3, [r3, #16]
 8015032:	697a      	ldr	r2, [r7, #20]
 8015034:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015038:	f043 0318 	orr.w	r3, r3, #24
 801503c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801503e:	697b      	ldr	r3, [r7, #20]
 8015040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015044:	691b      	ldr	r3, [r3, #16]
 8015046:	697a      	ldr	r2, [r7, #20]
 8015048:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801504c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015050:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015052:	7afb      	ldrb	r3, [r7, #11]
 8015054:	2b01      	cmp	r3, #1
 8015056:	d10f      	bne.n	8015078 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015058:	697b      	ldr	r3, [r7, #20]
 801505a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801505e:	461a      	mov	r2, r3
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015064:	697b      	ldr	r3, [r7, #20]
 8015066:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801506a:	681b      	ldr	r3, [r3, #0]
 801506c:	697a      	ldr	r2, [r7, #20]
 801506e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015072:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015076:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015078:	2300      	movs	r3, #0
}
 801507a:	4618      	mov	r0, r3
 801507c:	371c      	adds	r7, #28
 801507e:	46bd      	mov	sp, r7
 8015080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015084:	4770      	bx	lr
 8015086:	bf00      	nop
 8015088:	4f54300a 	.word	0x4f54300a

0801508c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801508c:	b480      	push	{r7}
 801508e:	b085      	sub	sp, #20
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015094:	2300      	movs	r3, #0
 8015096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	3301      	adds	r3, #1
 801509c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80150a4:	d901      	bls.n	80150aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80150a6:	2303      	movs	r3, #3
 80150a8:	e01b      	b.n	80150e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	691b      	ldr	r3, [r3, #16]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	daf2      	bge.n	8015098 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80150b2:	2300      	movs	r3, #0
 80150b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	691b      	ldr	r3, [r3, #16]
 80150ba:	f043 0201 	orr.w	r2, r3, #1
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	3301      	adds	r3, #1
 80150c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80150ce:	d901      	bls.n	80150d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80150d0:	2303      	movs	r3, #3
 80150d2:	e006      	b.n	80150e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	691b      	ldr	r3, [r3, #16]
 80150d8:	f003 0301 	and.w	r3, r3, #1
 80150dc:	2b01      	cmp	r3, #1
 80150de:	d0f0      	beq.n	80150c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80150e0:	2300      	movs	r3, #0
}
 80150e2:	4618      	mov	r0, r3
 80150e4:	3714      	adds	r7, #20
 80150e6:	46bd      	mov	sp, r7
 80150e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150ec:	4770      	bx	lr
	...

080150f0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80150f0:	b084      	sub	sp, #16
 80150f2:	b580      	push	{r7, lr}
 80150f4:	b086      	sub	sp, #24
 80150f6:	af00      	add	r7, sp, #0
 80150f8:	6078      	str	r0, [r7, #4]
 80150fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80150fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015102:	2300      	movs	r3, #0
 8015104:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015110:	461a      	mov	r2, r3
 8015112:	2300      	movs	r3, #0
 8015114:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801511a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015126:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	68db      	ldr	r3, [r3, #12]
 8015132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015136:	2b00      	cmp	r3, #0
 8015138:	d119      	bne.n	801516e <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801513a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801513e:	2b01      	cmp	r3, #1
 8015140:	d10a      	bne.n	8015158 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015148:	681b      	ldr	r3, [r3, #0]
 801514a:	68fa      	ldr	r2, [r7, #12]
 801514c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015150:	f043 0304 	orr.w	r3, r3, #4
 8015154:	6013      	str	r3, [r2, #0]
 8015156:	e014      	b.n	8015182 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	68fa      	ldr	r2, [r7, #12]
 8015162:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015166:	f023 0304 	bic.w	r3, r3, #4
 801516a:	6013      	str	r3, [r2, #0]
 801516c:	e009      	b.n	8015182 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	68fa      	ldr	r2, [r7, #12]
 8015178:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801517c:	f023 0304 	bic.w	r3, r3, #4
 8015180:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8015182:	2110      	movs	r1, #16
 8015184:	6878      	ldr	r0, [r7, #4]
 8015186:	f7fe ff1b 	bl	8013fc0 <USB_FlushTxFifo>
 801518a:	4603      	mov	r3, r0
 801518c:	2b00      	cmp	r3, #0
 801518e:	d001      	beq.n	8015194 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8015190:	2301      	movs	r3, #1
 8015192:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015194:	6878      	ldr	r0, [r7, #4]
 8015196:	f7fe ff45 	bl	8014024 <USB_FlushRxFifo>
 801519a:	4603      	mov	r3, r0
 801519c:	2b00      	cmp	r3, #0
 801519e:	d001      	beq.n	80151a4 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 80151a0:	2301      	movs	r3, #1
 80151a2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80151a4:	2300      	movs	r3, #0
 80151a6:	613b      	str	r3, [r7, #16]
 80151a8:	e015      	b.n	80151d6 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80151aa:	693b      	ldr	r3, [r7, #16]
 80151ac:	015a      	lsls	r2, r3, #5
 80151ae:	68fb      	ldr	r3, [r7, #12]
 80151b0:	4413      	add	r3, r2
 80151b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80151b6:	461a      	mov	r2, r3
 80151b8:	f04f 33ff 	mov.w	r3, #4294967295
 80151bc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80151be:	693b      	ldr	r3, [r7, #16]
 80151c0:	015a      	lsls	r2, r3, #5
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	4413      	add	r3, r2
 80151c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80151ca:	461a      	mov	r2, r3
 80151cc:	2300      	movs	r3, #0
 80151ce:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80151d0:	693b      	ldr	r3, [r7, #16]
 80151d2:	3301      	adds	r3, #1
 80151d4:	613b      	str	r3, [r7, #16]
 80151d6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80151da:	461a      	mov	r2, r3
 80151dc:	693b      	ldr	r3, [r7, #16]
 80151de:	4293      	cmp	r3, r2
 80151e0:	d3e3      	bcc.n	80151aa <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	2200      	movs	r2, #0
 80151e6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	f04f 32ff 	mov.w	r2, #4294967295
 80151ee:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80151f6:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	4a0f      	ldr	r2, [pc, #60]	@ (8015238 <USB_HostInit+0x148>)
 80151fc:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	4a0e      	ldr	r2, [pc, #56]	@ (801523c <USB_HostInit+0x14c>)
 8015202:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8015206:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801520a:	2b00      	cmp	r3, #0
 801520c:	d105      	bne.n	801521a <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	699b      	ldr	r3, [r3, #24]
 8015212:	f043 0210 	orr.w	r2, r3, #16
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	699a      	ldr	r2, [r3, #24]
 801521e:	4b08      	ldr	r3, [pc, #32]	@ (8015240 <USB_HostInit+0x150>)
 8015220:	4313      	orrs	r3, r2
 8015222:	687a      	ldr	r2, [r7, #4]
 8015224:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8015226:	7dfb      	ldrb	r3, [r7, #23]
}
 8015228:	4618      	mov	r0, r3
 801522a:	3718      	adds	r7, #24
 801522c:	46bd      	mov	sp, r7
 801522e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015232:	b004      	add	sp, #16
 8015234:	4770      	bx	lr
 8015236:	bf00      	nop
 8015238:	01000200 	.word	0x01000200
 801523c:	00e00300 	.word	0x00e00300
 8015240:	a3200008 	.word	0xa3200008

08015244 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8015244:	b480      	push	{r7}
 8015246:	b085      	sub	sp, #20
 8015248:	af00      	add	r7, sp, #0
 801524a:	6078      	str	r0, [r7, #4]
 801524c:	460b      	mov	r3, r1
 801524e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	68fa      	ldr	r2, [r7, #12]
 801525e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015262:	f023 0303 	bic.w	r3, r3, #3
 8015266:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801526e:	681a      	ldr	r2, [r3, #0]
 8015270:	78fb      	ldrb	r3, [r7, #3]
 8015272:	f003 0303 	and.w	r3, r3, #3
 8015276:	68f9      	ldr	r1, [r7, #12]
 8015278:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 801527c:	4313      	orrs	r3, r2
 801527e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8015280:	78fb      	ldrb	r3, [r7, #3]
 8015282:	2b01      	cmp	r3, #1
 8015284:	d107      	bne.n	8015296 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801528c:	461a      	mov	r2, r3
 801528e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8015292:	6053      	str	r3, [r2, #4]
 8015294:	e00c      	b.n	80152b0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8015296:	78fb      	ldrb	r3, [r7, #3]
 8015298:	2b02      	cmp	r3, #2
 801529a:	d107      	bne.n	80152ac <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80152a2:	461a      	mov	r2, r3
 80152a4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80152a8:	6053      	str	r3, [r2, #4]
 80152aa:	e001      	b.n	80152b0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80152ac:	2301      	movs	r3, #1
 80152ae:	e000      	b.n	80152b2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80152b0:	2300      	movs	r3, #0
}
 80152b2:	4618      	mov	r0, r3
 80152b4:	3714      	adds	r7, #20
 80152b6:	46bd      	mov	sp, r7
 80152b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152bc:	4770      	bx	lr

080152be <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80152be:	b580      	push	{r7, lr}
 80152c0:	b084      	sub	sp, #16
 80152c2:	af00      	add	r7, sp, #0
 80152c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80152ca:	2300      	movs	r3, #0
 80152cc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80152d8:	68bb      	ldr	r3, [r7, #8]
 80152da:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80152de:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80152e0:	68bb      	ldr	r3, [r7, #8]
 80152e2:	68fa      	ldr	r2, [r7, #12]
 80152e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80152e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80152ec:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80152ee:	2064      	movs	r0, #100	@ 0x64
 80152f0:	f7ef fb74 	bl	80049dc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80152f4:	68bb      	ldr	r3, [r7, #8]
 80152f6:	68fa      	ldr	r2, [r7, #12]
 80152f8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80152fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015300:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8015302:	200a      	movs	r0, #10
 8015304:	f7ef fb6a 	bl	80049dc <HAL_Delay>

  return HAL_OK;
 8015308:	2300      	movs	r3, #0
}
 801530a:	4618      	mov	r0, r3
 801530c:	3710      	adds	r7, #16
 801530e:	46bd      	mov	sp, r7
 8015310:	bd80      	pop	{r7, pc}

08015312 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8015312:	b480      	push	{r7}
 8015314:	b085      	sub	sp, #20
 8015316:	af00      	add	r7, sp, #0
 8015318:	6078      	str	r0, [r7, #4]
 801531a:	460b      	mov	r3, r1
 801531c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8015322:	2300      	movs	r3, #0
 8015324:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8015326:	68fb      	ldr	r3, [r7, #12]
 8015328:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8015330:	68bb      	ldr	r3, [r7, #8]
 8015332:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8015336:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8015338:	68bb      	ldr	r3, [r7, #8]
 801533a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801533e:	2b00      	cmp	r3, #0
 8015340:	d109      	bne.n	8015356 <USB_DriveVbus+0x44>
 8015342:	78fb      	ldrb	r3, [r7, #3]
 8015344:	2b01      	cmp	r3, #1
 8015346:	d106      	bne.n	8015356 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8015348:	68bb      	ldr	r3, [r7, #8]
 801534a:	68fa      	ldr	r2, [r7, #12]
 801534c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015350:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015354:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8015356:	68bb      	ldr	r3, [r7, #8]
 8015358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801535c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015360:	d109      	bne.n	8015376 <USB_DriveVbus+0x64>
 8015362:	78fb      	ldrb	r3, [r7, #3]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d106      	bne.n	8015376 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8015368:	68bb      	ldr	r3, [r7, #8]
 801536a:	68fa      	ldr	r2, [r7, #12]
 801536c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015370:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015374:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8015376:	2300      	movs	r3, #0
}
 8015378:	4618      	mov	r0, r3
 801537a:	3714      	adds	r7, #20
 801537c:	46bd      	mov	sp, r7
 801537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015382:	4770      	bx	lr

08015384 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8015384:	b480      	push	{r7}
 8015386:	b085      	sub	sp, #20
 8015388:	af00      	add	r7, sp, #0
 801538a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8015390:	2300      	movs	r3, #0
 8015392:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 801539e:	68bb      	ldr	r3, [r7, #8]
 80153a0:	0c5b      	lsrs	r3, r3, #17
 80153a2:	f003 0303 	and.w	r3, r3, #3
}
 80153a6:	4618      	mov	r0, r3
 80153a8:	3714      	adds	r7, #20
 80153aa:	46bd      	mov	sp, r7
 80153ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b0:	4770      	bx	lr

080153b2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80153b2:	b480      	push	{r7}
 80153b4:	b085      	sub	sp, #20
 80153b6:	af00      	add	r7, sp, #0
 80153b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80153c4:	689b      	ldr	r3, [r3, #8]
 80153c6:	b29b      	uxth	r3, r3
}
 80153c8:	4618      	mov	r0, r3
 80153ca:	3714      	adds	r7, #20
 80153cc:	46bd      	mov	sp, r7
 80153ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153d2:	4770      	bx	lr

080153d4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80153d4:	b580      	push	{r7, lr}
 80153d6:	b088      	sub	sp, #32
 80153d8:	af00      	add	r7, sp, #0
 80153da:	6078      	str	r0, [r7, #4]
 80153dc:	4608      	mov	r0, r1
 80153de:	4611      	mov	r1, r2
 80153e0:	461a      	mov	r2, r3
 80153e2:	4603      	mov	r3, r0
 80153e4:	70fb      	strb	r3, [r7, #3]
 80153e6:	460b      	mov	r3, r1
 80153e8:	70bb      	strb	r3, [r7, #2]
 80153ea:	4613      	mov	r3, r2
 80153ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80153ee:	2300      	movs	r3, #0
 80153f0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80153f6:	78fb      	ldrb	r3, [r7, #3]
 80153f8:	015a      	lsls	r2, r3, #5
 80153fa:	693b      	ldr	r3, [r7, #16]
 80153fc:	4413      	add	r3, r2
 80153fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015402:	461a      	mov	r2, r3
 8015404:	f04f 33ff 	mov.w	r3, #4294967295
 8015408:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 801540a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801540e:	2b03      	cmp	r3, #3
 8015410:	d878      	bhi.n	8015504 <USB_HC_Init+0x130>
 8015412:	a201      	add	r2, pc, #4	@ (adr r2, 8015418 <USB_HC_Init+0x44>)
 8015414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015418:	08015429 	.word	0x08015429
 801541c:	080154c7 	.word	0x080154c7
 8015420:	08015429 	.word	0x08015429
 8015424:	08015489 	.word	0x08015489
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8015428:	78fb      	ldrb	r3, [r7, #3]
 801542a:	015a      	lsls	r2, r3, #5
 801542c:	693b      	ldr	r3, [r7, #16]
 801542e:	4413      	add	r3, r2
 8015430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015434:	461a      	mov	r2, r3
 8015436:	f240 439d 	movw	r3, #1181	@ 0x49d
 801543a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 801543c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015440:	2b00      	cmp	r3, #0
 8015442:	da10      	bge.n	8015466 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8015444:	78fb      	ldrb	r3, [r7, #3]
 8015446:	015a      	lsls	r2, r3, #5
 8015448:	693b      	ldr	r3, [r7, #16]
 801544a:	4413      	add	r3, r2
 801544c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015450:	68db      	ldr	r3, [r3, #12]
 8015452:	78fa      	ldrb	r2, [r7, #3]
 8015454:	0151      	lsls	r1, r2, #5
 8015456:	693a      	ldr	r2, [r7, #16]
 8015458:	440a      	add	r2, r1
 801545a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801545e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015462:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 8015464:	e054      	b.n	8015510 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8015466:	78fb      	ldrb	r3, [r7, #3]
 8015468:	015a      	lsls	r2, r3, #5
 801546a:	693b      	ldr	r3, [r7, #16]
 801546c:	4413      	add	r3, r2
 801546e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015472:	68db      	ldr	r3, [r3, #12]
 8015474:	78fa      	ldrb	r2, [r7, #3]
 8015476:	0151      	lsls	r1, r2, #5
 8015478:	693a      	ldr	r2, [r7, #16]
 801547a:	440a      	add	r2, r1
 801547c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015480:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8015484:	60d3      	str	r3, [r2, #12]
      break;
 8015486:	e043      	b.n	8015510 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8015488:	78fb      	ldrb	r3, [r7, #3]
 801548a:	015a      	lsls	r2, r3, #5
 801548c:	693b      	ldr	r3, [r7, #16]
 801548e:	4413      	add	r3, r2
 8015490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015494:	461a      	mov	r2, r3
 8015496:	f240 639d 	movw	r3, #1693	@ 0x69d
 801549a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 801549c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	da32      	bge.n	801550a <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80154a4:	78fb      	ldrb	r3, [r7, #3]
 80154a6:	015a      	lsls	r2, r3, #5
 80154a8:	693b      	ldr	r3, [r7, #16]
 80154aa:	4413      	add	r3, r2
 80154ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80154b0:	68db      	ldr	r3, [r3, #12]
 80154b2:	78fa      	ldrb	r2, [r7, #3]
 80154b4:	0151      	lsls	r1, r2, #5
 80154b6:	693a      	ldr	r2, [r7, #16]
 80154b8:	440a      	add	r2, r1
 80154ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80154be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80154c2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80154c4:	e021      	b.n	801550a <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80154c6:	78fb      	ldrb	r3, [r7, #3]
 80154c8:	015a      	lsls	r2, r3, #5
 80154ca:	693b      	ldr	r3, [r7, #16]
 80154cc:	4413      	add	r3, r2
 80154ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80154d2:	461a      	mov	r2, r3
 80154d4:	f240 2325 	movw	r3, #549	@ 0x225
 80154d8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80154da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	da15      	bge.n	801550e <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80154e2:	78fb      	ldrb	r3, [r7, #3]
 80154e4:	015a      	lsls	r2, r3, #5
 80154e6:	693b      	ldr	r3, [r7, #16]
 80154e8:	4413      	add	r3, r2
 80154ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80154ee:	68db      	ldr	r3, [r3, #12]
 80154f0:	78fa      	ldrb	r2, [r7, #3]
 80154f2:	0151      	lsls	r1, r2, #5
 80154f4:	693a      	ldr	r2, [r7, #16]
 80154f6:	440a      	add	r2, r1
 80154f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80154fc:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8015500:	60d3      	str	r3, [r2, #12]
      }
      break;
 8015502:	e004      	b.n	801550e <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 8015504:	2301      	movs	r3, #1
 8015506:	77fb      	strb	r3, [r7, #31]
      break;
 8015508:	e002      	b.n	8015510 <USB_HC_Init+0x13c>
      break;
 801550a:	bf00      	nop
 801550c:	e000      	b.n	8015510 <USB_HC_Init+0x13c>
      break;
 801550e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8015510:	78fb      	ldrb	r3, [r7, #3]
 8015512:	015a      	lsls	r2, r3, #5
 8015514:	693b      	ldr	r3, [r7, #16]
 8015516:	4413      	add	r3, r2
 8015518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801551c:	461a      	mov	r2, r3
 801551e:	2300      	movs	r3, #0
 8015520:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8015522:	78fb      	ldrb	r3, [r7, #3]
 8015524:	015a      	lsls	r2, r3, #5
 8015526:	693b      	ldr	r3, [r7, #16]
 8015528:	4413      	add	r3, r2
 801552a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801552e:	68db      	ldr	r3, [r3, #12]
 8015530:	78fa      	ldrb	r2, [r7, #3]
 8015532:	0151      	lsls	r1, r2, #5
 8015534:	693a      	ldr	r2, [r7, #16]
 8015536:	440a      	add	r2, r1
 8015538:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801553c:	f043 0302 	orr.w	r3, r3, #2
 8015540:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8015542:	693b      	ldr	r3, [r7, #16]
 8015544:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015548:	699a      	ldr	r2, [r3, #24]
 801554a:	78fb      	ldrb	r3, [r7, #3]
 801554c:	f003 030f 	and.w	r3, r3, #15
 8015550:	2101      	movs	r1, #1
 8015552:	fa01 f303 	lsl.w	r3, r1, r3
 8015556:	6939      	ldr	r1, [r7, #16]
 8015558:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 801555c:	4313      	orrs	r3, r2
 801555e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	699b      	ldr	r3, [r3, #24]
 8015564:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 801556c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015570:	2b00      	cmp	r3, #0
 8015572:	da03      	bge.n	801557c <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8015574:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015578:	61bb      	str	r3, [r7, #24]
 801557a:	e001      	b.n	8015580 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 801557c:	2300      	movs	r3, #0
 801557e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8015580:	6878      	ldr	r0, [r7, #4]
 8015582:	f7ff feff 	bl	8015384 <USB_GetHostSpeed>
 8015586:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8015588:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801558c:	2b02      	cmp	r3, #2
 801558e:	d106      	bne.n	801559e <USB_HC_Init+0x1ca>
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	2b02      	cmp	r3, #2
 8015594:	d003      	beq.n	801559e <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8015596:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 801559a:	617b      	str	r3, [r7, #20]
 801559c:	e001      	b.n	80155a2 <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 801559e:	2300      	movs	r3, #0
 80155a0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80155a2:	787b      	ldrb	r3, [r7, #1]
 80155a4:	059b      	lsls	r3, r3, #22
 80155a6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80155aa:	78bb      	ldrb	r3, [r7, #2]
 80155ac:	02db      	lsls	r3, r3, #11
 80155ae:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80155b2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80155b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80155b8:	049b      	lsls	r3, r3, #18
 80155ba:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80155be:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80155c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80155c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80155c6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80155c8:	69bb      	ldr	r3, [r7, #24]
 80155ca:	431a      	orrs	r2, r3
 80155cc:	697b      	ldr	r3, [r7, #20]
 80155ce:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80155d0:	78fa      	ldrb	r2, [r7, #3]
 80155d2:	0151      	lsls	r1, r2, #5
 80155d4:	693a      	ldr	r2, [r7, #16]
 80155d6:	440a      	add	r2, r1
 80155d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80155dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80155e0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80155e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80155e6:	2b03      	cmp	r3, #3
 80155e8:	d003      	beq.n	80155f2 <USB_HC_Init+0x21e>
 80155ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80155ee:	2b01      	cmp	r3, #1
 80155f0:	d10f      	bne.n	8015612 <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80155f2:	78fb      	ldrb	r3, [r7, #3]
 80155f4:	015a      	lsls	r2, r3, #5
 80155f6:	693b      	ldr	r3, [r7, #16]
 80155f8:	4413      	add	r3, r2
 80155fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	78fa      	ldrb	r2, [r7, #3]
 8015602:	0151      	lsls	r1, r2, #5
 8015604:	693a      	ldr	r2, [r7, #16]
 8015606:	440a      	add	r2, r1
 8015608:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801560c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015610:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8015612:	7ffb      	ldrb	r3, [r7, #31]
}
 8015614:	4618      	mov	r0, r3
 8015616:	3720      	adds	r7, #32
 8015618:	46bd      	mov	sp, r7
 801561a:	bd80      	pop	{r7, pc}

0801561c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 801561c:	b580      	push	{r7, lr}
 801561e:	b08c      	sub	sp, #48	@ 0x30
 8015620:	af02      	add	r7, sp, #8
 8015622:	60f8      	str	r0, [r7, #12]
 8015624:	60b9      	str	r1, [r7, #8]
 8015626:	4613      	mov	r3, r2
 8015628:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 801562e:	68bb      	ldr	r3, [r7, #8]
 8015630:	785b      	ldrb	r3, [r3, #1]
 8015632:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8015634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8015638:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 801563a:	79fb      	ldrb	r3, [r7, #7]
 801563c:	2b01      	cmp	r3, #1
 801563e:	d118      	bne.n	8015672 <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 8015640:	68bb      	ldr	r3, [r7, #8]
 8015642:	7c9b      	ldrb	r3, [r3, #18]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d003      	beq.n	8015650 <USB_HC_StartXfer+0x34>
 8015648:	68bb      	ldr	r3, [r7, #8]
 801564a:	7c9b      	ldrb	r3, [r3, #18]
 801564c:	2b02      	cmp	r3, #2
 801564e:	d120      	bne.n	8015692 <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8015650:	69fb      	ldr	r3, [r7, #28]
 8015652:	015a      	lsls	r2, r3, #5
 8015654:	6a3b      	ldr	r3, [r7, #32]
 8015656:	4413      	add	r3, r2
 8015658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801565c:	68db      	ldr	r3, [r3, #12]
 801565e:	69fa      	ldr	r2, [r7, #28]
 8015660:	0151      	lsls	r1, r2, #5
 8015662:	6a3a      	ldr	r2, [r7, #32]
 8015664:	440a      	add	r2, r1
 8015666:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801566a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801566e:	60d3      	str	r3, [r2, #12]
 8015670:	e00f      	b.n	8015692 <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8015672:	68bb      	ldr	r3, [r7, #8]
 8015674:	791b      	ldrb	r3, [r3, #4]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d10b      	bne.n	8015692 <USB_HC_StartXfer+0x76>
 801567a:	68bb      	ldr	r3, [r7, #8]
 801567c:	795b      	ldrb	r3, [r3, #5]
 801567e:	2b01      	cmp	r3, #1
 8015680:	d107      	bne.n	8015692 <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8015682:	68bb      	ldr	r3, [r7, #8]
 8015684:	785b      	ldrb	r3, [r3, #1]
 8015686:	4619      	mov	r1, r3
 8015688:	68f8      	ldr	r0, [r7, #12]
 801568a:	f000 fb69 	bl	8015d60 <USB_DoPing>
      return HAL_OK;
 801568e:	2300      	movs	r3, #0
 8015690:	e230      	b.n	8015af4 <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 8015692:	68bb      	ldr	r3, [r7, #8]
 8015694:	799b      	ldrb	r3, [r3, #6]
 8015696:	2b01      	cmp	r3, #1
 8015698:	d158      	bne.n	801574c <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 801569a:	2301      	movs	r3, #1
 801569c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 801569e:	68bb      	ldr	r3, [r7, #8]
 80156a0:	78db      	ldrb	r3, [r3, #3]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d007      	beq.n	80156b6 <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80156a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80156a8:	68ba      	ldr	r2, [r7, #8]
 80156aa:	8a92      	ldrh	r2, [r2, #20]
 80156ac:	fb03 f202 	mul.w	r2, r3, r2
 80156b0:	68bb      	ldr	r3, [r7, #8]
 80156b2:	61da      	str	r2, [r3, #28]
 80156b4:	e079      	b.n	80157aa <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80156b6:	68bb      	ldr	r3, [r7, #8]
 80156b8:	7c9b      	ldrb	r3, [r3, #18]
 80156ba:	2b01      	cmp	r3, #1
 80156bc:	d130      	bne.n	8015720 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80156be:	68bb      	ldr	r3, [r7, #8]
 80156c0:	6a1b      	ldr	r3, [r3, #32]
 80156c2:	2bbc      	cmp	r3, #188	@ 0xbc
 80156c4:	d918      	bls.n	80156f8 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	8a9b      	ldrh	r3, [r3, #20]
 80156ca:	461a      	mov	r2, r3
 80156cc:	68bb      	ldr	r3, [r7, #8]
 80156ce:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80156d0:	68bb      	ldr	r3, [r7, #8]
 80156d2:	69da      	ldr	r2, [r3, #28]
 80156d4:	68bb      	ldr	r3, [r7, #8]
 80156d6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80156d8:	68bb      	ldr	r3, [r7, #8]
 80156da:	68db      	ldr	r3, [r3, #12]
 80156dc:	2b01      	cmp	r3, #1
 80156de:	d003      	beq.n	80156e8 <USB_HC_StartXfer+0xcc>
 80156e0:	68bb      	ldr	r3, [r7, #8]
 80156e2:	68db      	ldr	r3, [r3, #12]
 80156e4:	2b02      	cmp	r3, #2
 80156e6:	d103      	bne.n	80156f0 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80156e8:	68bb      	ldr	r3, [r7, #8]
 80156ea:	2202      	movs	r2, #2
 80156ec:	60da      	str	r2, [r3, #12]
 80156ee:	e05c      	b.n	80157aa <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80156f0:	68bb      	ldr	r3, [r7, #8]
 80156f2:	2201      	movs	r2, #1
 80156f4:	60da      	str	r2, [r3, #12]
 80156f6:	e058      	b.n	80157aa <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80156f8:	68bb      	ldr	r3, [r7, #8]
 80156fa:	6a1a      	ldr	r2, [r3, #32]
 80156fc:	68bb      	ldr	r3, [r7, #8]
 80156fe:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8015700:	68bb      	ldr	r3, [r7, #8]
 8015702:	68db      	ldr	r3, [r3, #12]
 8015704:	2b01      	cmp	r3, #1
 8015706:	d007      	beq.n	8015718 <USB_HC_StartXfer+0xfc>
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	68db      	ldr	r3, [r3, #12]
 801570c:	2b02      	cmp	r3, #2
 801570e:	d003      	beq.n	8015718 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8015710:	68bb      	ldr	r3, [r7, #8]
 8015712:	2204      	movs	r2, #4
 8015714:	60da      	str	r2, [r3, #12]
 8015716:	e048      	b.n	80157aa <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8015718:	68bb      	ldr	r3, [r7, #8]
 801571a:	2203      	movs	r2, #3
 801571c:	60da      	str	r2, [r3, #12]
 801571e:	e044      	b.n	80157aa <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8015720:	79fb      	ldrb	r3, [r7, #7]
 8015722:	2b01      	cmp	r3, #1
 8015724:	d10d      	bne.n	8015742 <USB_HC_StartXfer+0x126>
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	6a1b      	ldr	r3, [r3, #32]
 801572a:	68ba      	ldr	r2, [r7, #8]
 801572c:	8a92      	ldrh	r2, [r2, #20]
 801572e:	4293      	cmp	r3, r2
 8015730:	d907      	bls.n	8015742 <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8015732:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015734:	68ba      	ldr	r2, [r7, #8]
 8015736:	8a92      	ldrh	r2, [r2, #20]
 8015738:	fb03 f202 	mul.w	r2, r3, r2
 801573c:	68bb      	ldr	r3, [r7, #8]
 801573e:	61da      	str	r2, [r3, #28]
 8015740:	e033      	b.n	80157aa <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8015742:	68bb      	ldr	r3, [r7, #8]
 8015744:	6a1a      	ldr	r2, [r3, #32]
 8015746:	68bb      	ldr	r3, [r7, #8]
 8015748:	61da      	str	r2, [r3, #28]
 801574a:	e02e      	b.n	80157aa <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 801574c:	68bb      	ldr	r3, [r7, #8]
 801574e:	6a1b      	ldr	r3, [r3, #32]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d018      	beq.n	8015786 <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8015754:	68bb      	ldr	r3, [r7, #8]
 8015756:	6a1b      	ldr	r3, [r3, #32]
 8015758:	68ba      	ldr	r2, [r7, #8]
 801575a:	8a92      	ldrh	r2, [r2, #20]
 801575c:	4413      	add	r3, r2
 801575e:	3b01      	subs	r3, #1
 8015760:	68ba      	ldr	r2, [r7, #8]
 8015762:	8a92      	ldrh	r2, [r2, #20]
 8015764:	fbb3 f3f2 	udiv	r3, r3, r2
 8015768:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 801576a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801576c:	8b7b      	ldrh	r3, [r7, #26]
 801576e:	429a      	cmp	r2, r3
 8015770:	d90b      	bls.n	801578a <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 8015772:	8b7b      	ldrh	r3, [r7, #26]
 8015774:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8015776:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015778:	68ba      	ldr	r2, [r7, #8]
 801577a:	8a92      	ldrh	r2, [r2, #20]
 801577c:	fb03 f202 	mul.w	r2, r3, r2
 8015780:	68bb      	ldr	r3, [r7, #8]
 8015782:	61da      	str	r2, [r3, #28]
 8015784:	e001      	b.n	801578a <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 8015786:	2301      	movs	r3, #1
 8015788:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 801578a:	68bb      	ldr	r3, [r7, #8]
 801578c:	78db      	ldrb	r3, [r3, #3]
 801578e:	2b00      	cmp	r3, #0
 8015790:	d007      	beq.n	80157a2 <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8015792:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015794:	68ba      	ldr	r2, [r7, #8]
 8015796:	8a92      	ldrh	r2, [r2, #20]
 8015798:	fb03 f202 	mul.w	r2, r3, r2
 801579c:	68bb      	ldr	r3, [r7, #8]
 801579e:	61da      	str	r2, [r3, #28]
 80157a0:	e003      	b.n	80157aa <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80157a2:	68bb      	ldr	r3, [r7, #8]
 80157a4:	6a1a      	ldr	r2, [r3, #32]
 80157a6:	68bb      	ldr	r3, [r7, #8]
 80157a8:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80157aa:	68bb      	ldr	r3, [r7, #8]
 80157ac:	69db      	ldr	r3, [r3, #28]
 80157ae:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80157b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80157b4:	04d9      	lsls	r1, r3, #19
 80157b6:	4ba4      	ldr	r3, [pc, #656]	@ (8015a48 <USB_HC_StartXfer+0x42c>)
 80157b8:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80157ba:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80157bc:	68bb      	ldr	r3, [r7, #8]
 80157be:	7d9b      	ldrb	r3, [r3, #22]
 80157c0:	075b      	lsls	r3, r3, #29
 80157c2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80157c6:	69f9      	ldr	r1, [r7, #28]
 80157c8:	0148      	lsls	r0, r1, #5
 80157ca:	6a39      	ldr	r1, [r7, #32]
 80157cc:	4401      	add	r1, r0
 80157ce:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80157d2:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80157d4:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80157d6:	79fb      	ldrb	r3, [r7, #7]
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d009      	beq.n	80157f0 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80157dc:	68bb      	ldr	r3, [r7, #8]
 80157de:	6999      	ldr	r1, [r3, #24]
 80157e0:	69fb      	ldr	r3, [r7, #28]
 80157e2:	015a      	lsls	r2, r3, #5
 80157e4:	6a3b      	ldr	r3, [r7, #32]
 80157e6:	4413      	add	r3, r2
 80157e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157ec:	460a      	mov	r2, r1
 80157ee:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80157f0:	6a3b      	ldr	r3, [r7, #32]
 80157f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80157f6:	689b      	ldr	r3, [r3, #8]
 80157f8:	f003 0301 	and.w	r3, r3, #1
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	bf0c      	ite	eq
 8015800:	2301      	moveq	r3, #1
 8015802:	2300      	movne	r3, #0
 8015804:	b2db      	uxtb	r3, r3
 8015806:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8015808:	69fb      	ldr	r3, [r7, #28]
 801580a:	015a      	lsls	r2, r3, #5
 801580c:	6a3b      	ldr	r3, [r7, #32]
 801580e:	4413      	add	r3, r2
 8015810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	69fa      	ldr	r2, [r7, #28]
 8015818:	0151      	lsls	r1, r2, #5
 801581a:	6a3a      	ldr	r2, [r7, #32]
 801581c:	440a      	add	r2, r1
 801581e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015822:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015826:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8015828:	69fb      	ldr	r3, [r7, #28]
 801582a:	015a      	lsls	r2, r3, #5
 801582c:	6a3b      	ldr	r3, [r7, #32]
 801582e:	4413      	add	r3, r2
 8015830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015834:	681a      	ldr	r2, [r3, #0]
 8015836:	7e7b      	ldrb	r3, [r7, #25]
 8015838:	075b      	lsls	r3, r3, #29
 801583a:	69f9      	ldr	r1, [r7, #28]
 801583c:	0148      	lsls	r0, r1, #5
 801583e:	6a39      	ldr	r1, [r7, #32]
 8015840:	4401      	add	r1, r0
 8015842:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8015846:	4313      	orrs	r3, r2
 8015848:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 801584a:	68bb      	ldr	r3, [r7, #8]
 801584c:	799b      	ldrb	r3, [r3, #6]
 801584e:	2b01      	cmp	r3, #1
 8015850:	f040 80c4 	bne.w	80159dc <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8015854:	68bb      	ldr	r3, [r7, #8]
 8015856:	7c5b      	ldrb	r3, [r3, #17]
 8015858:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801585a:	68ba      	ldr	r2, [r7, #8]
 801585c:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 801585e:	4313      	orrs	r3, r2
 8015860:	69fa      	ldr	r2, [r7, #28]
 8015862:	0151      	lsls	r1, r2, #5
 8015864:	6a3a      	ldr	r2, [r7, #32]
 8015866:	440a      	add	r2, r1
 8015868:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801586c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8015870:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8015872:	69fb      	ldr	r3, [r7, #28]
 8015874:	015a      	lsls	r2, r3, #5
 8015876:	6a3b      	ldr	r3, [r7, #32]
 8015878:	4413      	add	r3, r2
 801587a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801587e:	68db      	ldr	r3, [r3, #12]
 8015880:	69fa      	ldr	r2, [r7, #28]
 8015882:	0151      	lsls	r1, r2, #5
 8015884:	6a3a      	ldr	r2, [r7, #32]
 8015886:	440a      	add	r2, r1
 8015888:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801588c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8015890:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8015892:	68bb      	ldr	r3, [r7, #8]
 8015894:	79db      	ldrb	r3, [r3, #7]
 8015896:	2b01      	cmp	r3, #1
 8015898:	d123      	bne.n	80158e2 <USB_HC_StartXfer+0x2c6>
 801589a:	68bb      	ldr	r3, [r7, #8]
 801589c:	78db      	ldrb	r3, [r3, #3]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d11f      	bne.n	80158e2 <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80158a2:	69fb      	ldr	r3, [r7, #28]
 80158a4:	015a      	lsls	r2, r3, #5
 80158a6:	6a3b      	ldr	r3, [r7, #32]
 80158a8:	4413      	add	r3, r2
 80158aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80158ae:	685b      	ldr	r3, [r3, #4]
 80158b0:	69fa      	ldr	r2, [r7, #28]
 80158b2:	0151      	lsls	r1, r2, #5
 80158b4:	6a3a      	ldr	r2, [r7, #32]
 80158b6:	440a      	add	r2, r1
 80158b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80158bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80158c0:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80158c2:	69fb      	ldr	r3, [r7, #28]
 80158c4:	015a      	lsls	r2, r3, #5
 80158c6:	6a3b      	ldr	r3, [r7, #32]
 80158c8:	4413      	add	r3, r2
 80158ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80158ce:	68db      	ldr	r3, [r3, #12]
 80158d0:	69fa      	ldr	r2, [r7, #28]
 80158d2:	0151      	lsls	r1, r2, #5
 80158d4:	6a3a      	ldr	r2, [r7, #32]
 80158d6:	440a      	add	r2, r1
 80158d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80158dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158e0:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80158e2:	68bb      	ldr	r3, [r7, #8]
 80158e4:	7c9b      	ldrb	r3, [r3, #18]
 80158e6:	2b01      	cmp	r3, #1
 80158e8:	d003      	beq.n	80158f2 <USB_HC_StartXfer+0x2d6>
 80158ea:	68bb      	ldr	r3, [r7, #8]
 80158ec:	7c9b      	ldrb	r3, [r3, #18]
 80158ee:	2b03      	cmp	r3, #3
 80158f0:	d117      	bne.n	8015922 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80158f2:	68bb      	ldr	r3, [r7, #8]
 80158f4:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80158f6:	2b01      	cmp	r3, #1
 80158f8:	d113      	bne.n	8015922 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80158fa:	68bb      	ldr	r3, [r7, #8]
 80158fc:	78db      	ldrb	r3, [r3, #3]
 80158fe:	2b01      	cmp	r3, #1
 8015900:	d10f      	bne.n	8015922 <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8015902:	69fb      	ldr	r3, [r7, #28]
 8015904:	015a      	lsls	r2, r3, #5
 8015906:	6a3b      	ldr	r3, [r7, #32]
 8015908:	4413      	add	r3, r2
 801590a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801590e:	685b      	ldr	r3, [r3, #4]
 8015910:	69fa      	ldr	r2, [r7, #28]
 8015912:	0151      	lsls	r1, r2, #5
 8015914:	6a3a      	ldr	r2, [r7, #32]
 8015916:	440a      	add	r2, r1
 8015918:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801591c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015920:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	7c9b      	ldrb	r3, [r3, #18]
 8015926:	2b01      	cmp	r3, #1
 8015928:	d163      	bne.n	80159f2 <USB_HC_StartXfer+0x3d6>
 801592a:	68bb      	ldr	r3, [r7, #8]
 801592c:	78db      	ldrb	r3, [r3, #3]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d15f      	bne.n	80159f2 <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8015932:	68bb      	ldr	r3, [r7, #8]
 8015934:	68db      	ldr	r3, [r3, #12]
 8015936:	3b01      	subs	r3, #1
 8015938:	2b03      	cmp	r3, #3
 801593a:	d859      	bhi.n	80159f0 <USB_HC_StartXfer+0x3d4>
 801593c:	a201      	add	r2, pc, #4	@ (adr r2, 8015944 <USB_HC_StartXfer+0x328>)
 801593e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015942:	bf00      	nop
 8015944:	08015955 	.word	0x08015955
 8015948:	08015977 	.word	0x08015977
 801594c:	08015999 	.word	0x08015999
 8015950:	080159bb 	.word	0x080159bb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8015954:	69fb      	ldr	r3, [r7, #28]
 8015956:	015a      	lsls	r2, r3, #5
 8015958:	6a3b      	ldr	r3, [r7, #32]
 801595a:	4413      	add	r3, r2
 801595c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015960:	685b      	ldr	r3, [r3, #4]
 8015962:	69fa      	ldr	r2, [r7, #28]
 8015964:	0151      	lsls	r1, r2, #5
 8015966:	6a3a      	ldr	r2, [r7, #32]
 8015968:	440a      	add	r2, r1
 801596a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801596e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8015972:	6053      	str	r3, [r2, #4]
          break;
 8015974:	e03d      	b.n	80159f2 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8015976:	69fb      	ldr	r3, [r7, #28]
 8015978:	015a      	lsls	r2, r3, #5
 801597a:	6a3b      	ldr	r3, [r7, #32]
 801597c:	4413      	add	r3, r2
 801597e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015982:	685b      	ldr	r3, [r3, #4]
 8015984:	69fa      	ldr	r2, [r7, #28]
 8015986:	0151      	lsls	r1, r2, #5
 8015988:	6a3a      	ldr	r2, [r7, #32]
 801598a:	440a      	add	r2, r1
 801598c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015990:	f043 030e 	orr.w	r3, r3, #14
 8015994:	6053      	str	r3, [r2, #4]
          break;
 8015996:	e02c      	b.n	80159f2 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8015998:	69fb      	ldr	r3, [r7, #28]
 801599a:	015a      	lsls	r2, r3, #5
 801599c:	6a3b      	ldr	r3, [r7, #32]
 801599e:	4413      	add	r3, r2
 80159a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159a4:	685b      	ldr	r3, [r3, #4]
 80159a6:	69fa      	ldr	r2, [r7, #28]
 80159a8:	0151      	lsls	r1, r2, #5
 80159aa:	6a3a      	ldr	r2, [r7, #32]
 80159ac:	440a      	add	r2, r1
 80159ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80159b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80159b6:	6053      	str	r3, [r2, #4]
          break;
 80159b8:	e01b      	b.n	80159f2 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80159ba:	69fb      	ldr	r3, [r7, #28]
 80159bc:	015a      	lsls	r2, r3, #5
 80159be:	6a3b      	ldr	r3, [r7, #32]
 80159c0:	4413      	add	r3, r2
 80159c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159c6:	685b      	ldr	r3, [r3, #4]
 80159c8:	69fa      	ldr	r2, [r7, #28]
 80159ca:	0151      	lsls	r1, r2, #5
 80159cc:	6a3a      	ldr	r2, [r7, #32]
 80159ce:	440a      	add	r2, r1
 80159d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80159d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80159d8:	6053      	str	r3, [r2, #4]
          break;
 80159da:	e00a      	b.n	80159f2 <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80159dc:	69fb      	ldr	r3, [r7, #28]
 80159de:	015a      	lsls	r2, r3, #5
 80159e0:	6a3b      	ldr	r3, [r7, #32]
 80159e2:	4413      	add	r3, r2
 80159e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159e8:	461a      	mov	r2, r3
 80159ea:	2300      	movs	r3, #0
 80159ec:	6053      	str	r3, [r2, #4]
 80159ee:	e000      	b.n	80159f2 <USB_HC_StartXfer+0x3d6>
          break;
 80159f0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80159f2:	69fb      	ldr	r3, [r7, #28]
 80159f4:	015a      	lsls	r2, r3, #5
 80159f6:	6a3b      	ldr	r3, [r7, #32]
 80159f8:	4413      	add	r3, r2
 80159fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015a02:	693b      	ldr	r3, [r7, #16]
 8015a04:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015a08:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8015a0a:	68bb      	ldr	r3, [r7, #8]
 8015a0c:	78db      	ldrb	r3, [r3, #3]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d004      	beq.n	8015a1c <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8015a12:	693b      	ldr	r3, [r7, #16]
 8015a14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8015a18:	613b      	str	r3, [r7, #16]
 8015a1a:	e003      	b.n	8015a24 <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8015a1c:	693b      	ldr	r3, [r7, #16]
 8015a1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015a22:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015a24:	693b      	ldr	r3, [r7, #16]
 8015a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015a2a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8015a2c:	69fb      	ldr	r3, [r7, #28]
 8015a2e:	015a      	lsls	r2, r3, #5
 8015a30:	6a3b      	ldr	r3, [r7, #32]
 8015a32:	4413      	add	r3, r2
 8015a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a38:	461a      	mov	r2, r3
 8015a3a:	693b      	ldr	r3, [r7, #16]
 8015a3c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8015a3e:	79fb      	ldrb	r3, [r7, #7]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d003      	beq.n	8015a4c <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 8015a44:	2300      	movs	r3, #0
 8015a46:	e055      	b.n	8015af4 <USB_HC_StartXfer+0x4d8>
 8015a48:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8015a4c:	68bb      	ldr	r3, [r7, #8]
 8015a4e:	78db      	ldrb	r3, [r3, #3]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d14e      	bne.n	8015af2 <USB_HC_StartXfer+0x4d6>
 8015a54:	68bb      	ldr	r3, [r7, #8]
 8015a56:	6a1b      	ldr	r3, [r3, #32]
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d04a      	beq.n	8015af2 <USB_HC_StartXfer+0x4d6>
 8015a5c:	68bb      	ldr	r3, [r7, #8]
 8015a5e:	79db      	ldrb	r3, [r3, #7]
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d146      	bne.n	8015af2 <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 8015a64:	68bb      	ldr	r3, [r7, #8]
 8015a66:	7c9b      	ldrb	r3, [r3, #18]
 8015a68:	2b03      	cmp	r3, #3
 8015a6a:	d831      	bhi.n	8015ad0 <USB_HC_StartXfer+0x4b4>
 8015a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8015a74 <USB_HC_StartXfer+0x458>)
 8015a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a72:	bf00      	nop
 8015a74:	08015a85 	.word	0x08015a85
 8015a78:	08015aa9 	.word	0x08015aa9
 8015a7c:	08015a85 	.word	0x08015a85
 8015a80:	08015aa9 	.word	0x08015aa9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8015a84:	68bb      	ldr	r3, [r7, #8]
 8015a86:	6a1b      	ldr	r3, [r3, #32]
 8015a88:	3303      	adds	r3, #3
 8015a8a:	089b      	lsrs	r3, r3, #2
 8015a8c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8015a8e:	8afa      	ldrh	r2, [r7, #22]
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a94:	b29b      	uxth	r3, r3
 8015a96:	429a      	cmp	r2, r3
 8015a98:	d91c      	bls.n	8015ad4 <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	699b      	ldr	r3, [r3, #24]
 8015a9e:	f043 0220 	orr.w	r2, r3, #32
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	619a      	str	r2, [r3, #24]
        }
        break;
 8015aa6:	e015      	b.n	8015ad4 <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8015aa8:	68bb      	ldr	r3, [r7, #8]
 8015aaa:	6a1b      	ldr	r3, [r3, #32]
 8015aac:	3303      	adds	r3, #3
 8015aae:	089b      	lsrs	r3, r3, #2
 8015ab0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8015ab2:	8afa      	ldrh	r2, [r7, #22]
 8015ab4:	6a3b      	ldr	r3, [r7, #32]
 8015ab6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015aba:	691b      	ldr	r3, [r3, #16]
 8015abc:	b29b      	uxth	r3, r3
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d90a      	bls.n	8015ad8 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	699b      	ldr	r3, [r3, #24]
 8015ac6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8015aca:	68fb      	ldr	r3, [r7, #12]
 8015acc:	619a      	str	r2, [r3, #24]
        }
        break;
 8015ace:	e003      	b.n	8015ad8 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 8015ad0:	bf00      	nop
 8015ad2:	e002      	b.n	8015ada <USB_HC_StartXfer+0x4be>
        break;
 8015ad4:	bf00      	nop
 8015ad6:	e000      	b.n	8015ada <USB_HC_StartXfer+0x4be>
        break;
 8015ad8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8015ada:	68bb      	ldr	r3, [r7, #8]
 8015adc:	6999      	ldr	r1, [r3, #24]
 8015ade:	68bb      	ldr	r3, [r7, #8]
 8015ae0:	785a      	ldrb	r2, [r3, #1]
 8015ae2:	68bb      	ldr	r3, [r7, #8]
 8015ae4:	6a1b      	ldr	r3, [r3, #32]
 8015ae6:	b29b      	uxth	r3, r3
 8015ae8:	2000      	movs	r0, #0
 8015aea:	9000      	str	r0, [sp, #0]
 8015aec:	68f8      	ldr	r0, [r7, #12]
 8015aee:	f7fe ffb7 	bl	8014a60 <USB_WritePacket>
  }

  return HAL_OK;
 8015af2:	2300      	movs	r3, #0
}
 8015af4:	4618      	mov	r0, r3
 8015af6:	3728      	adds	r7, #40	@ 0x28
 8015af8:	46bd      	mov	sp, r7
 8015afa:	bd80      	pop	{r7, pc}

08015afc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015afc:	b480      	push	{r7}
 8015afe:	b085      	sub	sp, #20
 8015b00:	af00      	add	r7, sp, #0
 8015b02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015b0e:	695b      	ldr	r3, [r3, #20]
 8015b10:	b29b      	uxth	r3, r3
}
 8015b12:	4618      	mov	r0, r3
 8015b14:	3714      	adds	r7, #20
 8015b16:	46bd      	mov	sp, r7
 8015b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b1c:	4770      	bx	lr

08015b1e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8015b1e:	b480      	push	{r7}
 8015b20:	b089      	sub	sp, #36	@ 0x24
 8015b22:	af00      	add	r7, sp, #0
 8015b24:	6078      	str	r0, [r7, #4]
 8015b26:	460b      	mov	r3, r1
 8015b28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8015b2e:	78fb      	ldrb	r3, [r7, #3]
 8015b30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8015b32:	2300      	movs	r3, #0
 8015b34:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8015b36:	69bb      	ldr	r3, [r7, #24]
 8015b38:	015a      	lsls	r2, r3, #5
 8015b3a:	69fb      	ldr	r3, [r7, #28]
 8015b3c:	4413      	add	r3, r2
 8015b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b42:	681b      	ldr	r3, [r3, #0]
 8015b44:	0c9b      	lsrs	r3, r3, #18
 8015b46:	f003 0303 	and.w	r3, r3, #3
 8015b4a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8015b4c:	69bb      	ldr	r3, [r7, #24]
 8015b4e:	015a      	lsls	r2, r3, #5
 8015b50:	69fb      	ldr	r3, [r7, #28]
 8015b52:	4413      	add	r3, r2
 8015b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	0fdb      	lsrs	r3, r3, #31
 8015b5c:	f003 0301 	and.w	r3, r3, #1
 8015b60:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8015b62:	69bb      	ldr	r3, [r7, #24]
 8015b64:	015a      	lsls	r2, r3, #5
 8015b66:	69fb      	ldr	r3, [r7, #28]
 8015b68:	4413      	add	r3, r2
 8015b6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b6e:	685b      	ldr	r3, [r3, #4]
 8015b70:	0fdb      	lsrs	r3, r3, #31
 8015b72:	f003 0301 	and.w	r3, r3, #1
 8015b76:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	689b      	ldr	r3, [r3, #8]
 8015b7c:	f003 0320 	and.w	r3, r3, #32
 8015b80:	2b20      	cmp	r3, #32
 8015b82:	d10d      	bne.n	8015ba0 <USB_HC_Halt+0x82>
 8015b84:	68fb      	ldr	r3, [r7, #12]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d10a      	bne.n	8015ba0 <USB_HC_Halt+0x82>
 8015b8a:	693b      	ldr	r3, [r7, #16]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d005      	beq.n	8015b9c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8015b90:	697b      	ldr	r3, [r7, #20]
 8015b92:	2b01      	cmp	r3, #1
 8015b94:	d002      	beq.n	8015b9c <USB_HC_Halt+0x7e>
 8015b96:	697b      	ldr	r3, [r7, #20]
 8015b98:	2b03      	cmp	r3, #3
 8015b9a:	d101      	bne.n	8015ba0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8015b9c:	2300      	movs	r3, #0
 8015b9e:	e0d8      	b.n	8015d52 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8015ba0:	697b      	ldr	r3, [r7, #20]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d002      	beq.n	8015bac <USB_HC_Halt+0x8e>
 8015ba6:	697b      	ldr	r3, [r7, #20]
 8015ba8:	2b02      	cmp	r3, #2
 8015baa:	d173      	bne.n	8015c94 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8015bac:	69bb      	ldr	r3, [r7, #24]
 8015bae:	015a      	lsls	r2, r3, #5
 8015bb0:	69fb      	ldr	r3, [r7, #28]
 8015bb2:	4413      	add	r3, r2
 8015bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015bb8:	681b      	ldr	r3, [r3, #0]
 8015bba:	69ba      	ldr	r2, [r7, #24]
 8015bbc:	0151      	lsls	r1, r2, #5
 8015bbe:	69fa      	ldr	r2, [r7, #28]
 8015bc0:	440a      	add	r2, r1
 8015bc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015bc6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015bca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	689b      	ldr	r3, [r3, #8]
 8015bd0:	f003 0320 	and.w	r3, r3, #32
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d14a      	bne.n	8015c6e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bdc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d133      	bne.n	8015c4c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015be4:	69bb      	ldr	r3, [r7, #24]
 8015be6:	015a      	lsls	r2, r3, #5
 8015be8:	69fb      	ldr	r3, [r7, #28]
 8015bea:	4413      	add	r3, r2
 8015bec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	69ba      	ldr	r2, [r7, #24]
 8015bf4:	0151      	lsls	r1, r2, #5
 8015bf6:	69fa      	ldr	r2, [r7, #28]
 8015bf8:	440a      	add	r2, r1
 8015bfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015bfe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015c02:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015c04:	69bb      	ldr	r3, [r7, #24]
 8015c06:	015a      	lsls	r2, r3, #5
 8015c08:	69fb      	ldr	r3, [r7, #28]
 8015c0a:	4413      	add	r3, r2
 8015c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c10:	681b      	ldr	r3, [r3, #0]
 8015c12:	69ba      	ldr	r2, [r7, #24]
 8015c14:	0151      	lsls	r1, r2, #5
 8015c16:	69fa      	ldr	r2, [r7, #28]
 8015c18:	440a      	add	r2, r1
 8015c1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015c22:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8015c24:	68bb      	ldr	r3, [r7, #8]
 8015c26:	3301      	adds	r3, #1
 8015c28:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8015c2a:	68bb      	ldr	r3, [r7, #8]
 8015c2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015c30:	d82e      	bhi.n	8015c90 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015c32:	69bb      	ldr	r3, [r7, #24]
 8015c34:	015a      	lsls	r2, r3, #5
 8015c36:	69fb      	ldr	r3, [r7, #28]
 8015c38:	4413      	add	r3, r2
 8015c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015c44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015c48:	d0ec      	beq.n	8015c24 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015c4a:	e081      	b.n	8015d50 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015c4c:	69bb      	ldr	r3, [r7, #24]
 8015c4e:	015a      	lsls	r2, r3, #5
 8015c50:	69fb      	ldr	r3, [r7, #28]
 8015c52:	4413      	add	r3, r2
 8015c54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	69ba      	ldr	r2, [r7, #24]
 8015c5c:	0151      	lsls	r1, r2, #5
 8015c5e:	69fa      	ldr	r2, [r7, #28]
 8015c60:	440a      	add	r2, r1
 8015c62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015c66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015c6a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015c6c:	e070      	b.n	8015d50 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015c6e:	69bb      	ldr	r3, [r7, #24]
 8015c70:	015a      	lsls	r2, r3, #5
 8015c72:	69fb      	ldr	r3, [r7, #28]
 8015c74:	4413      	add	r3, r2
 8015c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c7a:	681b      	ldr	r3, [r3, #0]
 8015c7c:	69ba      	ldr	r2, [r7, #24]
 8015c7e:	0151      	lsls	r1, r2, #5
 8015c80:	69fa      	ldr	r2, [r7, #28]
 8015c82:	440a      	add	r2, r1
 8015c84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015c88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015c8c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015c8e:	e05f      	b.n	8015d50 <USB_HC_Halt+0x232>
            break;
 8015c90:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015c92:	e05d      	b.n	8015d50 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8015c94:	69bb      	ldr	r3, [r7, #24]
 8015c96:	015a      	lsls	r2, r3, #5
 8015c98:	69fb      	ldr	r3, [r7, #28]
 8015c9a:	4413      	add	r3, r2
 8015c9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015ca0:	681b      	ldr	r3, [r3, #0]
 8015ca2:	69ba      	ldr	r2, [r7, #24]
 8015ca4:	0151      	lsls	r1, r2, #5
 8015ca6:	69fa      	ldr	r2, [r7, #28]
 8015ca8:	440a      	add	r2, r1
 8015caa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015cae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015cb2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8015cb4:	69fb      	ldr	r3, [r7, #28]
 8015cb6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015cba:	691b      	ldr	r3, [r3, #16]
 8015cbc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d133      	bne.n	8015d2c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015cc4:	69bb      	ldr	r3, [r7, #24]
 8015cc6:	015a      	lsls	r2, r3, #5
 8015cc8:	69fb      	ldr	r3, [r7, #28]
 8015cca:	4413      	add	r3, r2
 8015ccc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	69ba      	ldr	r2, [r7, #24]
 8015cd4:	0151      	lsls	r1, r2, #5
 8015cd6:	69fa      	ldr	r2, [r7, #28]
 8015cd8:	440a      	add	r2, r1
 8015cda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015ce2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015ce4:	69bb      	ldr	r3, [r7, #24]
 8015ce6:	015a      	lsls	r2, r3, #5
 8015ce8:	69fb      	ldr	r3, [r7, #28]
 8015cea:	4413      	add	r3, r2
 8015cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cf0:	681b      	ldr	r3, [r3, #0]
 8015cf2:	69ba      	ldr	r2, [r7, #24]
 8015cf4:	0151      	lsls	r1, r2, #5
 8015cf6:	69fa      	ldr	r2, [r7, #28]
 8015cf8:	440a      	add	r2, r1
 8015cfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015cfe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015d02:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	3301      	adds	r3, #1
 8015d08:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8015d0a:	68bb      	ldr	r3, [r7, #8]
 8015d0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015d10:	d81d      	bhi.n	8015d4e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015d12:	69bb      	ldr	r3, [r7, #24]
 8015d14:	015a      	lsls	r2, r3, #5
 8015d16:	69fb      	ldr	r3, [r7, #28]
 8015d18:	4413      	add	r3, r2
 8015d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015d24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015d28:	d0ec      	beq.n	8015d04 <USB_HC_Halt+0x1e6>
 8015d2a:	e011      	b.n	8015d50 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015d2c:	69bb      	ldr	r3, [r7, #24]
 8015d2e:	015a      	lsls	r2, r3, #5
 8015d30:	69fb      	ldr	r3, [r7, #28]
 8015d32:	4413      	add	r3, r2
 8015d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	69ba      	ldr	r2, [r7, #24]
 8015d3c:	0151      	lsls	r1, r2, #5
 8015d3e:	69fa      	ldr	r2, [r7, #28]
 8015d40:	440a      	add	r2, r1
 8015d42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015d46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015d4a:	6013      	str	r3, [r2, #0]
 8015d4c:	e000      	b.n	8015d50 <USB_HC_Halt+0x232>
          break;
 8015d4e:	bf00      	nop
    }
  }

  return HAL_OK;
 8015d50:	2300      	movs	r3, #0
}
 8015d52:	4618      	mov	r0, r3
 8015d54:	3724      	adds	r7, #36	@ 0x24
 8015d56:	46bd      	mov	sp, r7
 8015d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d5c:	4770      	bx	lr
	...

08015d60 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8015d60:	b480      	push	{r7}
 8015d62:	b087      	sub	sp, #28
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	6078      	str	r0, [r7, #4]
 8015d68:	460b      	mov	r3, r1
 8015d6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8015d70:	78fb      	ldrb	r3, [r7, #3]
 8015d72:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8015d74:	2301      	movs	r3, #1
 8015d76:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	04da      	lsls	r2, r3, #19
 8015d7c:	4b15      	ldr	r3, [pc, #84]	@ (8015dd4 <USB_DoPing+0x74>)
 8015d7e:	4013      	ands	r3, r2
 8015d80:	693a      	ldr	r2, [r7, #16]
 8015d82:	0151      	lsls	r1, r2, #5
 8015d84:	697a      	ldr	r2, [r7, #20]
 8015d86:	440a      	add	r2, r1
 8015d88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015d8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015d90:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8015d92:	693b      	ldr	r3, [r7, #16]
 8015d94:	015a      	lsls	r2, r3, #5
 8015d96:	697b      	ldr	r3, [r7, #20]
 8015d98:	4413      	add	r3, r2
 8015d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015da2:	68bb      	ldr	r3, [r7, #8]
 8015da4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015da8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015daa:	68bb      	ldr	r3, [r7, #8]
 8015dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015db0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8015db2:	693b      	ldr	r3, [r7, #16]
 8015db4:	015a      	lsls	r2, r3, #5
 8015db6:	697b      	ldr	r3, [r7, #20]
 8015db8:	4413      	add	r3, r2
 8015dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015dbe:	461a      	mov	r2, r3
 8015dc0:	68bb      	ldr	r3, [r7, #8]
 8015dc2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8015dc4:	2300      	movs	r3, #0
}
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	371c      	adds	r7, #28
 8015dca:	46bd      	mov	sp, r7
 8015dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dd0:	4770      	bx	lr
 8015dd2:	bf00      	nop
 8015dd4:	1ff80000 	.word	0x1ff80000

08015dd8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8015dd8:	b580      	push	{r7, lr}
 8015dda:	b088      	sub	sp, #32
 8015ddc:	af00      	add	r7, sp, #0
 8015dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8015de0:	2300      	movs	r3, #0
 8015de2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8015de8:	2300      	movs	r3, #0
 8015dea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8015dec:	6878      	ldr	r0, [r7, #4]
 8015dee:	f7fd ff2c 	bl	8013c4a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8015df2:	2110      	movs	r1, #16
 8015df4:	6878      	ldr	r0, [r7, #4]
 8015df6:	f7fe f8e3 	bl	8013fc0 <USB_FlushTxFifo>
 8015dfa:	4603      	mov	r3, r0
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d001      	beq.n	8015e04 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8015e00:	2301      	movs	r3, #1
 8015e02:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015e04:	6878      	ldr	r0, [r7, #4]
 8015e06:	f7fe f90d 	bl	8014024 <USB_FlushRxFifo>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d001      	beq.n	8015e14 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8015e10:	2301      	movs	r3, #1
 8015e12:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8015e14:	2300      	movs	r3, #0
 8015e16:	61bb      	str	r3, [r7, #24]
 8015e18:	e01f      	b.n	8015e5a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8015e1a:	69bb      	ldr	r3, [r7, #24]
 8015e1c:	015a      	lsls	r2, r3, #5
 8015e1e:	697b      	ldr	r3, [r7, #20]
 8015e20:	4413      	add	r3, r2
 8015e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8015e2a:	693b      	ldr	r3, [r7, #16]
 8015e2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015e30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8015e32:	693b      	ldr	r3, [r7, #16]
 8015e34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015e38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8015e3a:	693b      	ldr	r3, [r7, #16]
 8015e3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015e40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8015e42:	69bb      	ldr	r3, [r7, #24]
 8015e44:	015a      	lsls	r2, r3, #5
 8015e46:	697b      	ldr	r3, [r7, #20]
 8015e48:	4413      	add	r3, r2
 8015e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e4e:	461a      	mov	r2, r3
 8015e50:	693b      	ldr	r3, [r7, #16]
 8015e52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8015e54:	69bb      	ldr	r3, [r7, #24]
 8015e56:	3301      	adds	r3, #1
 8015e58:	61bb      	str	r3, [r7, #24]
 8015e5a:	69bb      	ldr	r3, [r7, #24]
 8015e5c:	2b0f      	cmp	r3, #15
 8015e5e:	d9dc      	bls.n	8015e1a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8015e60:	2300      	movs	r3, #0
 8015e62:	61bb      	str	r3, [r7, #24]
 8015e64:	e034      	b.n	8015ed0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8015e66:	69bb      	ldr	r3, [r7, #24]
 8015e68:	015a      	lsls	r2, r3, #5
 8015e6a:	697b      	ldr	r3, [r7, #20]
 8015e6c:	4413      	add	r3, r2
 8015e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8015e76:	693b      	ldr	r3, [r7, #16]
 8015e78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015e7c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8015e7e:	693b      	ldr	r3, [r7, #16]
 8015e80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015e84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8015e86:	693b      	ldr	r3, [r7, #16]
 8015e88:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015e8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8015e8e:	69bb      	ldr	r3, [r7, #24]
 8015e90:	015a      	lsls	r2, r3, #5
 8015e92:	697b      	ldr	r3, [r7, #20]
 8015e94:	4413      	add	r3, r2
 8015e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015e9a:	461a      	mov	r2, r3
 8015e9c:	693b      	ldr	r3, [r7, #16]
 8015e9e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	3301      	adds	r3, #1
 8015ea4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015eac:	d80c      	bhi.n	8015ec8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015eae:	69bb      	ldr	r3, [r7, #24]
 8015eb0:	015a      	lsls	r2, r3, #5
 8015eb2:	697b      	ldr	r3, [r7, #20]
 8015eb4:	4413      	add	r3, r2
 8015eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015ec4:	d0ec      	beq.n	8015ea0 <USB_StopHost+0xc8>
 8015ec6:	e000      	b.n	8015eca <USB_StopHost+0xf2>
        break;
 8015ec8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8015eca:	69bb      	ldr	r3, [r7, #24]
 8015ecc:	3301      	adds	r3, #1
 8015ece:	61bb      	str	r3, [r7, #24]
 8015ed0:	69bb      	ldr	r3, [r7, #24]
 8015ed2:	2b0f      	cmp	r3, #15
 8015ed4:	d9c7      	bls.n	8015e66 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8015ed6:	697b      	ldr	r3, [r7, #20]
 8015ed8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015edc:	461a      	mov	r2, r3
 8015ede:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8015eea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8015eec:	6878      	ldr	r0, [r7, #4]
 8015eee:	f7fd fe9b 	bl	8013c28 <USB_EnableGlobalInt>

  return ret;
 8015ef2:	7ffb      	ldrb	r3, [r7, #31]
}
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	3720      	adds	r7, #32
 8015ef8:	46bd      	mov	sp, r7
 8015efa:	bd80      	pop	{r7, pc}

08015efc <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8015efc:	b580      	push	{r7, lr}
 8015efe:	b082      	sub	sp, #8
 8015f00:	af00      	add	r7, sp, #0
 8015f02:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 8015f04:	4a0c      	ldr	r2, [pc, #48]	@ (8015f38 <AudioIn_Init+0x3c>)
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 8015f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8015f3c <AudioIn_Init+0x40>)
 8015f0c:	2200      	movs	r2, #0
 8015f0e:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8015f10:	4b0b      	ldr	r3, [pc, #44]	@ (8015f40 <AudioIn_Init+0x44>)
 8015f12:	2200      	movs	r2, #0
 8015f14:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 8015f16:	4b0b      	ldr	r3, [pc, #44]	@ (8015f44 <AudioIn_Init+0x48>)
 8015f18:	2200      	movs	r2, #0
 8015f1a:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 8015f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8015f48 <AudioIn_Init+0x4c>)
 8015f1e:	2200      	movs	r2, #0
 8015f20:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 8015f22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015f26:	2100      	movs	r1, #0
 8015f28:	4808      	ldr	r0, [pc, #32]	@ (8015f4c <AudioIn_Init+0x50>)
 8015f2a:	f004 fa59 	bl	801a3e0 <memset>
}
 8015f2e:	bf00      	nop
 8015f30:	3708      	adds	r7, #8
 8015f32:	46bd      	mov	sp, r7
 8015f34:	bd80      	pop	{r7, pc}
 8015f36:	bf00      	nop
 8015f38:	2400545c 	.word	0x2400545c
 8015f3c:	2400544c 	.word	0x2400544c
 8015f40:	24005450 	.word	0x24005450
 8015f44:	24005454 	.word	0x24005454
 8015f48:	24005458 	.word	0x24005458
 8015f4c:	2400144c 	.word	0x2400144c

08015f50 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 8015f50:	b480      	push	{r7}
 8015f52:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8015f54:	4b0a      	ldr	r3, [pc, #40]	@ (8015f80 <AudioIn_ProcessHalf+0x30>)
 8015f56:	681b      	ldr	r3, [r3, #0]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d00b      	beq.n	8015f74 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 8015f5c:	4b09      	ldr	r3, [pc, #36]	@ (8015f84 <AudioIn_ProcessHalf+0x34>)
 8015f5e:	2200      	movs	r2, #0
 8015f60:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8015f62:	4b09      	ldr	r3, [pc, #36]	@ (8015f88 <AudioIn_ProcessHalf+0x38>)
 8015f64:	2201      	movs	r2, #1
 8015f66:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8015f68:	4b08      	ldr	r3, [pc, #32]	@ (8015f8c <AudioIn_ProcessHalf+0x3c>)
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	3301      	adds	r3, #1
 8015f6e:	4a07      	ldr	r2, [pc, #28]	@ (8015f8c <AudioIn_ProcessHalf+0x3c>)
 8015f70:	6013      	str	r3, [r2, #0]
 8015f72:	e000      	b.n	8015f76 <AudioIn_ProcessHalf+0x26>
    return;
 8015f74:	bf00      	nop
}
 8015f76:	46bd      	mov	sp, r7
 8015f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f7c:	4770      	bx	lr
 8015f7e:	bf00      	nop
 8015f80:	2400545c 	.word	0x2400545c
 8015f84:	24005454 	.word	0x24005454
 8015f88:	24005458 	.word	0x24005458
 8015f8c:	2400544c 	.word	0x2400544c

08015f90 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8015f90:	b480      	push	{r7}
 8015f92:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8015f94:	4b0a      	ldr	r3, [pc, #40]	@ (8015fc0 <AudioIn_ProcessFull+0x30>)
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	2b00      	cmp	r3, #0
 8015f9a:	d00b      	beq.n	8015fb4 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8015f9c:	4b09      	ldr	r3, [pc, #36]	@ (8015fc4 <AudioIn_ProcessFull+0x34>)
 8015f9e:	2201      	movs	r2, #1
 8015fa0:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8015fa2:	4b09      	ldr	r3, [pc, #36]	@ (8015fc8 <AudioIn_ProcessFull+0x38>)
 8015fa4:	2201      	movs	r2, #1
 8015fa6:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8015fa8:	4b08      	ldr	r3, [pc, #32]	@ (8015fcc <AudioIn_ProcessFull+0x3c>)
 8015faa:	681b      	ldr	r3, [r3, #0]
 8015fac:	3301      	adds	r3, #1
 8015fae:	4a07      	ldr	r2, [pc, #28]	@ (8015fcc <AudioIn_ProcessFull+0x3c>)
 8015fb0:	6013      	str	r3, [r2, #0]
 8015fb2:	e000      	b.n	8015fb6 <AudioIn_ProcessFull+0x26>
    return;
 8015fb4:	bf00      	nop
}
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fbc:	4770      	bx	lr
 8015fbe:	bf00      	nop
 8015fc0:	2400545c 	.word	0x2400545c
 8015fc4:	24005454 	.word	0x24005454
 8015fc8:	24005458 	.word	0x24005458
 8015fcc:	24005450 	.word	0x24005450

08015fd0 <AudioIn_GetBuffer>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

int32_t *AudioIn_GetBuffer(void)
{
 8015fd0:	b480      	push	{r7}
 8015fd2:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 8015fd4:	4b02      	ldr	r3, [pc, #8]	@ (8015fe0 <AudioIn_GetBuffer+0x10>)
}
 8015fd6:	4618      	mov	r0, r3
 8015fd8:	46bd      	mov	sp, r7
 8015fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fde:	4770      	bx	lr
 8015fe0:	2400144c 	.word	0x2400144c

08015fe4 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 8015fe4:	b480      	push	{r7}
 8015fe6:	b083      	sub	sp, #12
 8015fe8:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8015fea:	4b0c      	ldr	r3, [pc, #48]	@ (801601c <AudioIn_GetLatestBlock+0x38>)
 8015fec:	781b      	ldrb	r3, [r3, #0]
 8015fee:	b2db      	uxtb	r3, r3
 8015ff0:	f083 0301 	eor.w	r3, r3, #1
 8015ff4:	b2db      	uxtb	r3, r3
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d001      	beq.n	8015ffe <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	e007      	b.n	801600e <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 8015ffe:	4b08      	ldr	r3, [pc, #32]	@ (8016020 <AudioIn_GetLatestBlock+0x3c>)
 8016000:	681b      	ldr	r3, [r3, #0]
 8016002:	02db      	lsls	r3, r3, #11
 8016004:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	009b      	lsls	r3, r3, #2
 801600a:	4a06      	ldr	r2, [pc, #24]	@ (8016024 <AudioIn_GetLatestBlock+0x40>)
 801600c:	4413      	add	r3, r2
}
 801600e:	4618      	mov	r0, r3
 8016010:	370c      	adds	r7, #12
 8016012:	46bd      	mov	sp, r7
 8016014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016018:	4770      	bx	lr
 801601a:	bf00      	nop
 801601c:	24005458 	.word	0x24005458
 8016020:	24005454 	.word	0x24005454
 8016024:	2400144c 	.word	0x2400144c

08016028 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 8016028:	b480      	push	{r7}
 801602a:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 801602c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8016030:	4618      	mov	r0, r3
 8016032:	46bd      	mov	sp, r7
 8016034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016038:	4770      	bx	lr
	...

0801603c <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 801603c:	b480      	push	{r7}
 801603e:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 8016040:	4b03      	ldr	r3, [pc, #12]	@ (8016050 <AudioIn_GetHalfEvents+0x14>)
 8016042:	681b      	ldr	r3, [r3, #0]
}
 8016044:	4618      	mov	r0, r3
 8016046:	46bd      	mov	sp, r7
 8016048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801604c:	4770      	bx	lr
 801604e:	bf00      	nop
 8016050:	2400544c 	.word	0x2400544c

08016054 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 8016054:	b480      	push	{r7}
 8016056:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 8016058:	4b03      	ldr	r3, [pc, #12]	@ (8016068 <AudioIn_GetFullEvents+0x14>)
 801605a:	681b      	ldr	r3, [r3, #0]
}
 801605c:	4618      	mov	r0, r3
 801605e:	46bd      	mov	sp, r7
 8016060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016064:	4770      	bx	lr
 8016066:	bf00      	nop
 8016068:	24005450 	.word	0x24005450

0801606c <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b082      	sub	sp, #8
 8016070:	af00      	add	r7, sp, #0
 8016072:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	4a06      	ldr	r2, [pc, #24]	@ (8016094 <HAL_SAI_RxHalfCpltCallback+0x28>)
 801607a:	4293      	cmp	r3, r2
 801607c:	d106      	bne.n	801608c <HAL_SAI_RxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_half_count++;
 801607e:	4b06      	ldr	r3, [pc, #24]	@ (8016098 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	3301      	adds	r3, #1
 8016084:	4a04      	ldr	r2, [pc, #16]	@ (8016098 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8016086:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessHalf();
 8016088:	f7ff ff62 	bl	8015f50 <AudioIn_ProcessHalf>
  }
}
 801608c:	bf00      	nop
 801608e:	3708      	adds	r7, #8
 8016090:	46bd      	mov	sp, r7
 8016092:	bd80      	pop	{r7, pc}
 8016094:	40015824 	.word	0x40015824
 8016098:	24009480 	.word	0x24009480

0801609c <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b082      	sub	sp, #8
 80160a0:	af00      	add	r7, sp, #0
 80160a2:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	4a06      	ldr	r2, [pc, #24]	@ (80160c4 <HAL_SAI_RxCpltCallback+0x28>)
 80160aa:	4293      	cmp	r3, r2
 80160ac:	d106      	bne.n	80160bc <HAL_SAI_RxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_full_count++;
 80160ae:	4b06      	ldr	r3, [pc, #24]	@ (80160c8 <HAL_SAI_RxCpltCallback+0x2c>)
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	3301      	adds	r3, #1
 80160b4:	4a04      	ldr	r2, [pc, #16]	@ (80160c8 <HAL_SAI_RxCpltCallback+0x2c>)
 80160b6:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessFull();
 80160b8:	f7ff ff6a 	bl	8015f90 <AudioIn_ProcessFull>
  }
}
 80160bc:	bf00      	nop
 80160be:	3708      	adds	r7, #8
 80160c0:	46bd      	mov	sp, r7
 80160c2:	bd80      	pop	{r7, pc}
 80160c4:	40015824 	.word	0x40015824
 80160c8:	24009484 	.word	0x24009484

080160cc <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 80160cc:	b580      	push	{r7, lr}
 80160ce:	b08e      	sub	sp, #56	@ 0x38
 80160d0:	af00      	add	r7, sp, #0
 80160d2:	6078      	str	r0, [r7, #4]
 80160d4:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	00db      	lsls	r3, r3, #3
 80160da:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 80160dc:	f7ff ff82 	bl	8015fe4 <AudioIn_GetLatestBlock>
 80160e0:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80160e2:	2300      	movs	r3, #0
 80160e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80160e6:	e070      	b.n	80161ca <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 80160e8:	4b3c      	ldr	r3, [pc, #240]	@ (80161dc <audio_out_fill_samples+0x110>)
 80160ea:	781b      	ldrb	r3, [r3, #0]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d022      	beq.n	8016136 <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 80160f0:	4b3b      	ldr	r3, [pc, #236]	@ (80161e0 <audio_out_fill_samples+0x114>)
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	0c1b      	lsrs	r3, r3, #16
 80160f6:	b2db      	uxtb	r3, r3
 80160f8:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 80160fa:	4a3a      	ldr	r2, [pc, #232]	@ (80161e4 <audio_out_fill_samples+0x118>)
 80160fc:	693b      	ldr	r3, [r7, #16]
 80160fe:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8016102:	021b      	lsls	r3, r3, #8
 8016104:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8016106:	2300      	movs	r3, #0
 8016108:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801610a:	e009      	b.n	8016120 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 801610c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801610e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016110:	4413      	add	r3, r2
 8016112:	4935      	ldr	r1, [pc, #212]	@ (80161e8 <audio_out_fill_samples+0x11c>)
 8016114:	68fa      	ldr	r2, [r7, #12]
 8016116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 801611a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801611c:	3301      	adds	r3, #1
 801611e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016122:	2b07      	cmp	r3, #7
 8016124:	d9f2      	bls.n	801610c <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 8016126:	4b2e      	ldr	r3, [pc, #184]	@ (80161e0 <audio_out_fill_samples+0x114>)
 8016128:	681a      	ldr	r2, [r3, #0]
 801612a:	4b30      	ldr	r3, [pc, #192]	@ (80161ec <audio_out_fill_samples+0x120>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	4413      	add	r3, r2
 8016130:	4a2b      	ldr	r2, [pc, #172]	@ (80161e0 <audio_out_fill_samples+0x114>)
 8016132:	6013      	str	r3, [r2, #0]
 8016134:	e043      	b.n	80161be <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 8016136:	4b2e      	ldr	r3, [pc, #184]	@ (80161f0 <audio_out_fill_samples+0x124>)
 8016138:	781b      	ldrb	r3, [r3, #0]
 801613a:	2b00      	cmp	r3, #0
 801613c:	d02f      	beq.n	801619e <audio_out_fill_samples+0xd2>
 801613e:	69fb      	ldr	r3, [r7, #28]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d02c      	beq.n	801619e <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 8016144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016146:	00db      	lsls	r3, r3, #3
 8016148:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 801614a:	2306      	movs	r3, #6
 801614c:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 801614e:	2300      	movs	r3, #0
 8016150:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016152:	e00f      	b.n	8016174 <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 8016154:	69ba      	ldr	r2, [r7, #24]
 8016156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016158:	4413      	add	r3, r2
 801615a:	009b      	lsls	r3, r3, #2
 801615c:	69fa      	ldr	r2, [r7, #28]
 801615e:	441a      	add	r2, r3
 8016160:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016164:	440b      	add	r3, r1
 8016166:	6812      	ldr	r2, [r2, #0]
 8016168:	491f      	ldr	r1, [pc, #124]	@ (80161e8 <audio_out_fill_samples+0x11c>)
 801616a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 801616e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016170:	3301      	adds	r3, #1
 8016172:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016176:	697b      	ldr	r3, [r7, #20]
 8016178:	429a      	cmp	r2, r3
 801617a:	d3eb      	bcc.n	8016154 <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801617c:	697b      	ldr	r3, [r7, #20]
 801617e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016180:	e009      	b.n	8016196 <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 8016182:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016186:	4413      	add	r3, r2
 8016188:	4a17      	ldr	r2, [pc, #92]	@ (80161e8 <audio_out_fill_samples+0x11c>)
 801618a:	2100      	movs	r1, #0
 801618c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8016190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016192:	3301      	adds	r3, #1
 8016194:	627b      	str	r3, [r7, #36]	@ 0x24
 8016196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016198:	2b07      	cmp	r3, #7
 801619a:	d9f2      	bls.n	8016182 <audio_out_fill_samples+0xb6>
    {
 801619c:	e00f      	b.n	80161be <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801619e:	2300      	movs	r3, #0
 80161a0:	623b      	str	r3, [r7, #32]
 80161a2:	e009      	b.n	80161b8 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 80161a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80161a6:	6a3b      	ldr	r3, [r7, #32]
 80161a8:	4413      	add	r3, r2
 80161aa:	4a0f      	ldr	r2, [pc, #60]	@ (80161e8 <audio_out_fill_samples+0x11c>)
 80161ac:	2100      	movs	r1, #0
 80161ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 80161b2:	6a3b      	ldr	r3, [r7, #32]
 80161b4:	3301      	adds	r3, #1
 80161b6:	623b      	str	r3, [r7, #32]
 80161b8:	6a3b      	ldr	r3, [r7, #32]
 80161ba:	2b07      	cmp	r3, #7
 80161bc:	d9f2      	bls.n	80161a4 <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 80161be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80161c0:	3308      	adds	r3, #8
 80161c2:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80161c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c6:	3301      	adds	r3, #1
 80161c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80161ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161cc:	683b      	ldr	r3, [r7, #0]
 80161ce:	429a      	cmp	r2, r3
 80161d0:	d38a      	bcc.n	80160e8 <audio_out_fill_samples+0x1c>
  }
}
 80161d2:	bf00      	nop
 80161d4:	bf00      	nop
 80161d6:	3738      	adds	r7, #56	@ 0x38
 80161d8:	46bd      	mov	sp, r7
 80161da:	bd80      	pop	{r7, pc}
 80161dc:	240000f1 	.word	0x240000f1
 80161e0:	24009468 	.word	0x24009468
 80161e4:	0801b510 	.word	0x0801b510
 80161e8:	24005460 	.word	0x24005460
 80161ec:	2400946c 	.word	0x2400946c
 80161f0:	24009474 	.word	0x24009474

080161f4 <audio_out_copy_ring_block>:

static void audio_out_copy_ring_block(uint32_t frame_offset)
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b08a      	sub	sp, #40	@ 0x28
 80161f8:	af00      	add	r7, sp, #0
 80161fa:	6078      	str	r0, [r7, #4]
  uint32_t sample_offset = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	00db      	lsls	r3, r3, #3
 8016200:	61bb      	str	r3, [r7, #24]
  uint32_t sample_count = AUDIO_OUT_FRAMES_PER_HALF * AUDIO_OUT_WORDS_PER_FRAME;
 8016202:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8016206:	617b      	str	r3, [r7, #20]
  uint32_t total_bytes = sample_count * sizeof(int32_t);
 8016208:	697b      	ldr	r3, [r7, #20]
 801620a:	009b      	lsls	r3, r3, #2
 801620c:	613b      	str	r3, [r7, #16]
  uint32_t remaining = total_bytes;
 801620e:	693b      	ldr	r3, [r7, #16]
 8016210:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t *dest = (uint8_t *)&audio_out_buffer[sample_offset];
 8016212:	69bb      	ldr	r3, [r7, #24]
 8016214:	009b      	lsls	r3, r3, #2
 8016216:	4a1d      	ldr	r2, [pc, #116]	@ (801628c <audio_out_copy_ring_block+0x98>)
 8016218:	4413      	add	r3, r2
 801621a:	623b      	str	r3, [r7, #32]
  uint8_t underflow = 0U;
 801621c:	2300      	movs	r3, #0
 801621e:	77fb      	strb	r3, [r7, #31]

  while (remaining > 0U)
 8016220:	e025      	b.n	801626e <audio_out_copy_ring_block+0x7a>
  {
    uint8_t *read_ptr = audio_block_ring_get_read_ptr(&sd_audio_block_ring);
 8016222:	481b      	ldr	r0, [pc, #108]	@ (8016290 <audio_out_copy_ring_block+0x9c>)
 8016224:	f002 f8e7 	bl	80183f6 <audio_block_ring_get_read_ptr>
 8016228:	60f8      	str	r0, [r7, #12]

    if (read_ptr == NULL)
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	2b00      	cmp	r3, #0
 801622e:	d107      	bne.n	8016240 <audio_out_copy_ring_block+0x4c>
    {
      memset(dest, 0, remaining);
 8016230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016232:	2100      	movs	r1, #0
 8016234:	6a38      	ldr	r0, [r7, #32]
 8016236:	f004 f8d3 	bl	801a3e0 <memset>
      underflow = 1U;
 801623a:	2301      	movs	r3, #1
 801623c:	77fb      	strb	r3, [r7, #31]
      break;
 801623e:	e019      	b.n	8016274 <audio_out_copy_ring_block+0x80>
    }

    uint32_t copy_bytes = (remaining < AUDIO_BLOCK_SIZE) ? remaining : AUDIO_BLOCK_SIZE;
 8016240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016242:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016246:	bf28      	it	cs
 8016248:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 801624c:	60bb      	str	r3, [r7, #8]
    memcpy(dest, read_ptr, copy_bytes);
 801624e:	68ba      	ldr	r2, [r7, #8]
 8016250:	68f9      	ldr	r1, [r7, #12]
 8016252:	6a38      	ldr	r0, [r7, #32]
 8016254:	f004 f8f8 	bl	801a448 <memcpy>
    audio_block_ring_consume(&sd_audio_block_ring);
 8016258:	480d      	ldr	r0, [pc, #52]	@ (8016290 <audio_out_copy_ring_block+0x9c>)
 801625a:	f002 f8e8 	bl	801842e <audio_block_ring_consume>
    dest += copy_bytes;
 801625e:	6a3a      	ldr	r2, [r7, #32]
 8016260:	68bb      	ldr	r3, [r7, #8]
 8016262:	4413      	add	r3, r2
 8016264:	623b      	str	r3, [r7, #32]
    remaining -= copy_bytes;
 8016266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016268:	68bb      	ldr	r3, [r7, #8]
 801626a:	1ad3      	subs	r3, r2, r3
 801626c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (remaining > 0U)
 801626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016270:	2b00      	cmp	r3, #0
 8016272:	d1d6      	bne.n	8016222 <audio_out_copy_ring_block+0x2e>
  }

  if (underflow != 0U)
 8016274:	7ffb      	ldrb	r3, [r7, #31]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d004      	beq.n	8016284 <audio_out_copy_ring_block+0x90>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    audio_underflow_count++;
 801627a:	4b06      	ldr	r3, [pc, #24]	@ (8016294 <audio_out_copy_ring_block+0xa0>)
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	3301      	adds	r3, #1
 8016280:	4a04      	ldr	r2, [pc, #16]	@ (8016294 <audio_out_copy_ring_block+0xa0>)
 8016282:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8016284:	bf00      	nop
 8016286:	3728      	adds	r7, #40	@ 0x28
 8016288:	46bd      	mov	sp, r7
 801628a:	bd80      	pop	{r7, pc}
 801628c:	24005460 	.word	0x24005460
 8016290:	24009be0 	.word	0x24009be0
 8016294:	240094b0 	.word	0x240094b0

08016298 <AudioOut_Init>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8016298:	b580      	push	{r7, lr}
 801629a:	b082      	sub	sp, #8
 801629c:	af00      	add	r7, sp, #0
 801629e:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 80162a0:	4a10      	ldr	r2, [pc, #64]	@ (80162e4 <AudioOut_Init+0x4c>)
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 80162a6:	4b10      	ldr	r3, [pc, #64]	@ (80162e8 <AudioOut_Init+0x50>)
 80162a8:	2200      	movs	r2, #0
 80162aa:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 80162ac:	4b0f      	ldr	r3, [pc, #60]	@ (80162ec <AudioOut_Init+0x54>)
 80162ae:	f648 0288 	movw	r2, #34952	@ 0x8888
 80162b2:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 80162b4:	4b0e      	ldr	r3, [pc, #56]	@ (80162f0 <AudioOut_Init+0x58>)
 80162b6:	2200      	movs	r2, #0
 80162b8:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 80162ba:	4b0e      	ldr	r3, [pc, #56]	@ (80162f4 <AudioOut_Init+0x5c>)
 80162bc:	2200      	movs	r2, #0
 80162be:	601a      	str	r2, [r3, #0]
  audio_dma_half_ready = 0U;
 80162c0:	4b0d      	ldr	r3, [pc, #52]	@ (80162f8 <AudioOut_Init+0x60>)
 80162c2:	2200      	movs	r2, #0
 80162c4:	701a      	strb	r2, [r3, #0]
  audio_dma_full_ready = 0U;
 80162c6:	4b0d      	ldr	r3, [pc, #52]	@ (80162fc <AudioOut_Init+0x64>)
 80162c8:	2200      	movs	r2, #0
 80162ca:	701a      	strb	r2, [r3, #0]
#if BRICK6_ENABLE_DIAGNOSTICS
  audio_underflow_count = 0U;
 80162cc:	4b0c      	ldr	r3, [pc, #48]	@ (8016300 <AudioOut_Init+0x68>)
 80162ce:	2200      	movs	r2, #0
 80162d0:	601a      	str	r2, [r3, #0]
#endif

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 80162d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80162d6:	2000      	movs	r0, #0
 80162d8:	f7ff fef8 	bl	80160cc <audio_out_fill_samples>
}
 80162dc:	bf00      	nop
 80162de:	3708      	adds	r7, #8
 80162e0:	46bd      	mov	sp, r7
 80162e2:	bd80      	pop	{r7, pc}
 80162e4:	24009470 	.word	0x24009470
 80162e8:	24009468 	.word	0x24009468
 80162ec:	2400946c 	.word	0x2400946c
 80162f0:	24009460 	.word	0x24009460
 80162f4:	24009464 	.word	0x24009464
 80162f8:	24009475 	.word	0x24009475
 80162fc:	24009476 	.word	0x24009476
 8016300:	240094b0 	.word	0x240094b0

08016304 <AudioOut_Start>:

void AudioOut_Start(void)
{
 8016304:	b580      	push	{r7, lr}
 8016306:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 8016308:	4b07      	ldr	r3, [pc, #28]	@ (8016328 <AudioOut_Start+0x24>)
 801630a:	681b      	ldr	r3, [r3, #0]
 801630c:	2b00      	cmp	r3, #0
 801630e:	d008      	beq.n	8016322 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 8016310:	4b05      	ldr	r3, [pc, #20]	@ (8016328 <AudioOut_Start+0x24>)
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8016318:	4904      	ldr	r1, [pc, #16]	@ (801632c <AudioOut_Start+0x28>)
 801631a:	4618      	mov	r0, r3
 801631c:	f7f9 fa30 	bl	800f780 <HAL_SAI_Transmit_DMA>
 8016320:	e000      	b.n	8016324 <AudioOut_Start+0x20>
    return;
 8016322:	bf00      	nop
}
 8016324:	bd80      	pop	{r7, pc}
 8016326:	bf00      	nop
 8016328:	24009470 	.word	0x24009470
 801632c:	24005460 	.word	0x24005460

08016330 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 8016330:	b480      	push	{r7}
 8016332:	af00      	add	r7, sp, #0
  audio_dma_half_ready = 1U;
 8016334:	4b06      	ldr	r3, [pc, #24]	@ (8016350 <AudioOut_ProcessHalf+0x20>)
 8016336:	2201      	movs	r2, #1
 8016338:	701a      	strb	r2, [r3, #0]
  audio_out_half_events++;
 801633a:	4b06      	ldr	r3, [pc, #24]	@ (8016354 <AudioOut_ProcessHalf+0x24>)
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	3301      	adds	r3, #1
 8016340:	4a04      	ldr	r2, [pc, #16]	@ (8016354 <AudioOut_ProcessHalf+0x24>)
 8016342:	6013      	str	r3, [r2, #0]
}
 8016344:	bf00      	nop
 8016346:	46bd      	mov	sp, r7
 8016348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801634c:	4770      	bx	lr
 801634e:	bf00      	nop
 8016350:	24009475 	.word	0x24009475
 8016354:	24009460 	.word	0x24009460

08016358 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 8016358:	b480      	push	{r7}
 801635a:	af00      	add	r7, sp, #0
  audio_dma_full_ready = 1U;
 801635c:	4b06      	ldr	r3, [pc, #24]	@ (8016378 <AudioOut_ProcessFull+0x20>)
 801635e:	2201      	movs	r2, #1
 8016360:	701a      	strb	r2, [r3, #0]
  audio_out_full_events++;
 8016362:	4b06      	ldr	r3, [pc, #24]	@ (801637c <AudioOut_ProcessFull+0x24>)
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	3301      	adds	r3, #1
 8016368:	4a04      	ldr	r2, [pc, #16]	@ (801637c <AudioOut_ProcessFull+0x24>)
 801636a:	6013      	str	r3, [r2, #0]
}
 801636c:	bf00      	nop
 801636e:	46bd      	mov	sp, r7
 8016370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016374:	4770      	bx	lr
 8016376:	bf00      	nop
 8016378:	24009476 	.word	0x24009476
 801637c:	24009464 	.word	0x24009464

08016380 <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8016380:	b580      	push	{r7, lr}
 8016382:	b082      	sub	sp, #8
 8016384:	af00      	add	r7, sp, #0
 8016386:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	4a06      	ldr	r2, [pc, #24]	@ (80163a8 <HAL_SAI_TxHalfCpltCallback+0x28>)
 801638e:	4293      	cmp	r3, r2
 8016390:	d106      	bne.n	80163a0 <HAL_SAI_TxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_half_count++;
 8016392:	4b06      	ldr	r3, [pc, #24]	@ (80163ac <HAL_SAI_TxHalfCpltCallback+0x2c>)
 8016394:	681b      	ldr	r3, [r3, #0]
 8016396:	3301      	adds	r3, #1
 8016398:	4a04      	ldr	r2, [pc, #16]	@ (80163ac <HAL_SAI_TxHalfCpltCallback+0x2c>)
 801639a:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessHalf();
 801639c:	f7ff ffc8 	bl	8016330 <AudioOut_ProcessHalf>
  }
}
 80163a0:	bf00      	nop
 80163a2:	3708      	adds	r7, #8
 80163a4:	46bd      	mov	sp, r7
 80163a6:	bd80      	pop	{r7, pc}
 80163a8:	40015804 	.word	0x40015804
 80163ac:	24009478 	.word	0x24009478

080163b0 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b082      	sub	sp, #8
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	4a06      	ldr	r2, [pc, #24]	@ (80163d8 <HAL_SAI_TxCpltCallback+0x28>)
 80163be:	4293      	cmp	r3, r2
 80163c0:	d106      	bne.n	80163d0 <HAL_SAI_TxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_full_count++;
 80163c2:	4b06      	ldr	r3, [pc, #24]	@ (80163dc <HAL_SAI_TxCpltCallback+0x2c>)
 80163c4:	681b      	ldr	r3, [r3, #0]
 80163c6:	3301      	adds	r3, #1
 80163c8:	4a04      	ldr	r2, [pc, #16]	@ (80163dc <HAL_SAI_TxCpltCallback+0x2c>)
 80163ca:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessFull();
 80163cc:	f7ff ffc4 	bl	8016358 <AudioOut_ProcessFull>
  }
}
 80163d0:	bf00      	nop
 80163d2:	3708      	adds	r7, #8
 80163d4:	46bd      	mov	sp, r7
 80163d6:	bd80      	pop	{r7, pc}
 80163d8:	40015804 	.word	0x40015804
 80163dc:	2400947c 	.word	0x2400947c

080163e0 <audio_tasklet_poll>:

void audio_tasklet_poll(void)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	af00      	add	r7, sp, #0
  if (audio_dma_half_ready != 0U)
 80163e4:	4b10      	ldr	r3, [pc, #64]	@ (8016428 <audio_tasklet_poll+0x48>)
 80163e6:	781b      	ldrb	r3, [r3, #0]
 80163e8:	b2db      	uxtb	r3, r3
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d009      	beq.n	8016402 <audio_tasklet_poll+0x22>
  {
    audio_dma_half_ready = 0U;
 80163ee:	4b0e      	ldr	r3, [pc, #56]	@ (8016428 <audio_tasklet_poll+0x48>)
 80163f0:	2200      	movs	r2, #0
 80163f2:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(0U);
 80163f4:	2000      	movs	r0, #0
 80163f6:	f7ff fefd 	bl	80161f4 <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 80163fa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80163fe:	f000 fd85 	bl	8016f0c <engine_tasklet_notify_frames>
  }

  if (audio_dma_full_ready != 0U)
 8016402:	4b0a      	ldr	r3, [pc, #40]	@ (801642c <audio_tasklet_poll+0x4c>)
 8016404:	781b      	ldrb	r3, [r3, #0]
 8016406:	b2db      	uxtb	r3, r3
 8016408:	2b00      	cmp	r3, #0
 801640a:	d00a      	beq.n	8016422 <audio_tasklet_poll+0x42>
  {
    audio_dma_full_ready = 0U;
 801640c:	4b07      	ldr	r3, [pc, #28]	@ (801642c <audio_tasklet_poll+0x4c>)
 801640e:	2200      	movs	r2, #0
 8016410:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(AUDIO_OUT_FRAMES_PER_HALF);
 8016412:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8016416:	f7ff feed 	bl	80161f4 <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 801641a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801641e:	f000 fd75 	bl	8016f0c <engine_tasklet_notify_frames>
  }
}
 8016422:	bf00      	nop
 8016424:	bd80      	pop	{r7, pc}
 8016426:	bf00      	nop
 8016428:	24009475 	.word	0x24009475
 801642c:	24009476 	.word	0x24009476

08016430 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 8016430:	b480      	push	{r7}
 8016432:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 8016434:	4b03      	ldr	r3, [pc, #12]	@ (8016444 <AudioOut_GetHalfEvents+0x14>)
 8016436:	681b      	ldr	r3, [r3, #0]
}
 8016438:	4618      	mov	r0, r3
 801643a:	46bd      	mov	sp, r7
 801643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016440:	4770      	bx	lr
 8016442:	bf00      	nop
 8016444:	24009460 	.word	0x24009460

08016448 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 8016448:	b480      	push	{r7}
 801644a:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 801644c:	4b03      	ldr	r3, [pc, #12]	@ (801645c <AudioOut_GetFullEvents+0x14>)
 801644e:	681b      	ldr	r3, [r3, #0]
}
 8016450:	4618      	mov	r0, r3
 8016452:	46bd      	mov	sp, r7
 8016454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016458:	4770      	bx	lr
 801645a:	bf00      	nop
 801645c:	24009464 	.word	0x24009464

08016460 <brick6_app_init>:
#include "stm32h7xx_hal.h"
#include "usb_device.h"
#include "usb_host.h"

void brick6_app_init(void)
{
 8016460:	b598      	push	{r3, r4, r7, lr}
 8016462:	af00      	add	r7, sp, #0
  diagnostics_log("FMC init OK\r\n");
 8016464:	481d      	ldr	r0, [pc, #116]	@ (80164dc <brick6_app_init+0x7c>)
 8016466:	f000 f893 	bl	8016590 <diagnostics_log>
  diagnostics_log("Starting SDRAM init...\r\n");
 801646a:	481d      	ldr	r0, [pc, #116]	@ (80164e0 <brick6_app_init+0x80>)
 801646c:	f000 f890 	bl	8016590 <diagnostics_log>
  SDRAM_Init();
 8016470:	f002 fed2 	bl	8019218 <SDRAM_Init>
  diagnostics_log("SDRAM init done\r\n");
 8016474:	481b      	ldr	r0, [pc, #108]	@ (80164e4 <brick6_app_init+0x84>)
 8016476:	f000 f88b 	bl	8016590 <diagnostics_log>
  diagnostics_log("Starting SDRAM test...\r\n");
 801647a:	481b      	ldr	r0, [pc, #108]	@ (80164e8 <brick6_app_init+0x88>)
 801647c:	f000 f888 	bl	8016590 <diagnostics_log>
  SDRAM_Test();
 8016480:	f002 fef8 	bl	8019274 <SDRAM_Test>
  diagnostics_sdram_alloc_test();
 8016484:	f000 f8c6 	bl	8016614 <diagnostics_sdram_alloc_test>

  diagnostics_on_sd_stream_init(sd_stream_init(&hsd1));
 8016488:	4818      	ldr	r0, [pc, #96]	@ (80164ec <brick6_app_init+0x8c>)
 801648a:	f002 f98d 	bl	80187a8 <sd_stream_init>
 801648e:	4603      	mov	r3, r0
 8016490:	4618      	mov	r0, r3
 8016492:	f000 fa5f 	bl	8016954 <diagnostics_on_sd_stream_init>

  MX_USB_DEVICE_Init();
 8016496:	f7ed f9f9 	bl	800388c <MX_USB_DEVICE_Init>
  MX_USB_HOST_Init();
 801649a:	f7ed fa4d 	bl	8003938 <MX_USB_HOST_Init>
  /* Init audio */
  AudioOut_Init(&hsai_BlockA1);
 801649e:	4814      	ldr	r0, [pc, #80]	@ (80164f0 <brick6_app_init+0x90>)
 80164a0:	f7ff fefa 	bl	8016298 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 80164a4:	4813      	ldr	r0, [pc, #76]	@ (80164f4 <brick6_app_init+0x94>)
 80164a6:	f7ff fd29 	bl	8015efc <AudioIn_Init>

  engine_tasklet_init(AUDIO_OUT_SAMPLE_RATE);
 80164aa:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 80164ae:	f000 fd07 	bl	8016ec0 <engine_tasklet_init>

  AudioOut_Start();
 80164b2:	f7ff ff27 	bl	8016304 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 80164b6:	f7ff fd8b 	bl	8015fd0 <AudioIn_GetBuffer>
 80164ba:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 80164bc:	f7ff fdb4 	bl	8016028 <AudioIn_GetBufferSamples>
 80164c0:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 80164c2:	b29b      	uxth	r3, r3
 80164c4:	461a      	mov	r2, r3
 80164c6:	4621      	mov	r1, r4
 80164c8:	480a      	ldr	r0, [pc, #40]	@ (80164f4 <brick6_app_init+0x94>)
 80164ca:	f7f9 fa0f 	bl	800f8ec <HAL_SAI_Receive_DMA>

  HAL_Delay(200);
 80164ce:	20c8      	movs	r0, #200	@ 0xc8
 80164d0:	f7ee fa84 	bl	80049dc <HAL_Delay>

  /* Init MIDI */
  midi_init();
 80164d4:	f001 fbe0 	bl	8017c98 <midi_init>
}
 80164d8:	bf00      	nop
 80164da:	bd98      	pop	{r3, r4, r7, pc}
 80164dc:	0801aef4 	.word	0x0801aef4
 80164e0:	0801af04 	.word	0x0801af04
 80164e4:	0801af20 	.word	0x0801af20
 80164e8:	0801af34 	.word	0x0801af34
 80164ec:	2400dc48 	.word	0x2400dc48
 80164f0:	240099bc 	.word	0x240099bc
 80164f4:	24009a54 	.word	0x24009a54

080164f8 <sdram_swap16>:
 *
 * Do NOT use direct 32-bit pointers on SDRAM without the swap.
 * ========================================================= */

static inline uint32_t sdram_swap16(uint32_t value)
{
 80164f8:	b480      	push	{r7}
 80164fa:	b083      	sub	sp, #12
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 8016506:	4618      	mov	r0, r3
 8016508:	370c      	adds	r7, #12
 801650a:	46bd      	mov	sp, r7
 801650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016510:	4770      	bx	lr

08016512 <sdram_write32>:

static inline void sdram_write32(uint32_t index, uint32_t value)
{
 8016512:	b590      	push	{r4, r7, lr}
 8016514:	b085      	sub	sp, #20
 8016516:	af00      	add	r7, sp, #0
 8016518:	6078      	str	r0, [r7, #4]
 801651a:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 801651c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8016520:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	009b      	lsls	r3, r3, #2
 8016526:	68fa      	ldr	r2, [r7, #12]
 8016528:	18d4      	adds	r4, r2, r3
 801652a:	6838      	ldr	r0, [r7, #0]
 801652c:	f7ff ffe4 	bl	80164f8 <sdram_swap16>
 8016530:	4603      	mov	r3, r0
 8016532:	6023      	str	r3, [r4, #0]
}
 8016534:	bf00      	nop
 8016536:	3714      	adds	r7, #20
 8016538:	46bd      	mov	sp, r7
 801653a:	bd90      	pop	{r4, r7, pc}

0801653c <sdram_read32>:

static inline uint32_t sdram_read32(uint32_t index)
{
 801653c:	b580      	push	{r7, lr}
 801653e:	b084      	sub	sp, #16
 8016540:	af00      	add	r7, sp, #0
 8016542:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8016544:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8016548:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	009b      	lsls	r3, r3, #2
 801654e:	68fa      	ldr	r2, [r7, #12]
 8016550:	4413      	add	r3, r2
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 8016556:	68b8      	ldr	r0, [r7, #8]
 8016558:	f7ff ffce 	bl	80164f8 <sdram_swap16>
 801655c:	4603      	mov	r3, r0
}
 801655e:	4618      	mov	r0, r3
 8016560:	3710      	adds	r7, #16
 8016562:	46bd      	mov	sp, r7
 8016564:	bd80      	pop	{r7, pc}
	...

08016568 <uart_log>:
static uint32_t sd_last_buf1_count = 0U;
static uint8_t sd_test_sector0_done = 0U;
static uint8_t sd_test_known_done = 0U;

static void uart_log(const char *message)
{
 8016568:	b580      	push	{r7, lr}
 801656a:	b082      	sub	sp, #8
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8016570:	6878      	ldr	r0, [r7, #4]
 8016572:	f7e9 febf 	bl	80002f4 <strlen>
 8016576:	4603      	mov	r3, r0
 8016578:	b29a      	uxth	r2, r3
 801657a:	230a      	movs	r3, #10
 801657c:	6879      	ldr	r1, [r7, #4]
 801657e:	4803      	ldr	r0, [pc, #12]	@ (801658c <uart_log+0x24>)
 8016580:	f7fb fa9d 	bl	8011abe <HAL_UART_Transmit>
}
 8016584:	bf00      	nop
 8016586:	3708      	adds	r7, #8
 8016588:	46bd      	mov	sp, r7
 801658a:	bd80      	pop	{r7, pc}
 801658c:	24015cdc 	.word	0x24015cdc

08016590 <diagnostics_log>:

void diagnostics_log(const char *message)
{
 8016590:	b580      	push	{r7, lr}
 8016592:	b082      	sub	sp, #8
 8016594:	af00      	add	r7, sp, #0
 8016596:	6078      	str	r0, [r7, #4]
  uart_log(message);
 8016598:	6878      	ldr	r0, [r7, #4]
 801659a:	f7ff ffe5 	bl	8016568 <uart_log>
}
 801659e:	bf00      	nop
 80165a0:	3708      	adds	r7, #8
 80165a2:	46bd      	mov	sp, r7
 80165a4:	bd80      	pop	{r7, pc}

080165a6 <diagnostics_logf>:

void diagnostics_logf(const char *fmt, ...)
{
 80165a6:	b40f      	push	{r0, r1, r2, r3}
 80165a8:	b580      	push	{r7, lr}
 80165aa:	b0c2      	sub	sp, #264	@ 0x108
 80165ac:	af00      	add	r7, sp, #0
  char buffer[256];
  va_list args;

  va_start(args, fmt);
 80165ae:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80165b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80165b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80165ba:	601a      	str	r2, [r3, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80165bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80165c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80165c4:	f107 0008 	add.w	r0, r7, #8
 80165c8:	681b      	ldr	r3, [r3, #0]
 80165ca:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80165ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80165d2:	f003 fef7 	bl	801a3c4 <vsniprintf>
  va_end(args);

  uart_log(buffer);
 80165d6:	f107 0308 	add.w	r3, r7, #8
 80165da:	4618      	mov	r0, r3
 80165dc:	f7ff ffc4 	bl	8016568 <uart_log>
}
 80165e0:	bf00      	nop
 80165e2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80165e6:	46bd      	mov	sp, r7
 80165e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80165ec:	b004      	add	sp, #16
 80165ee:	4770      	bx	lr

080165f0 <SDRAM_Alloc_Test_Stop>:

#define LOG(msg) diagnostics_log(msg)
#define LOGF(fmt, ...) diagnostics_logf(fmt, __VA_ARGS__)

static void SDRAM_Alloc_Test_Stop(uint32_t index, uint32_t got, uint32_t expected)
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	b084      	sub	sp, #16
 80165f4:	af00      	add	r7, sp, #0
 80165f6:	60f8      	str	r0, [r7, #12]
 80165f8:	60b9      	str	r1, [r7, #8]
 80165fa:	607a      	str	r2, [r7, #4]
  LOGF("SDRAM alloc test FAILED idx=%lu got=0x%08lX expected=0x%08lX\r\n",
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	68ba      	ldr	r2, [r7, #8]
 8016600:	68f9      	ldr	r1, [r7, #12]
 8016602:	4803      	ldr	r0, [pc, #12]	@ (8016610 <SDRAM_Alloc_Test_Stop+0x20>)
 8016604:	f7ff ffcf 	bl	80165a6 <diagnostics_logf>
       (unsigned long)index,
       (unsigned long)got,
       (unsigned long)expected);
  while (1)
  {
    HAL_Delay(100);
 8016608:	2064      	movs	r0, #100	@ 0x64
 801660a:	f7ee f9e7 	bl	80049dc <HAL_Delay>
 801660e:	e7fb      	b.n	8016608 <SDRAM_Alloc_Test_Stop+0x18>
 8016610:	0801af50 	.word	0x0801af50

08016614 <diagnostics_sdram_alloc_test>:
  }
}

void diagnostics_sdram_alloc_test(void)
{
 8016614:	b580      	push	{r7, lr}
 8016616:	b090      	sub	sp, #64	@ 0x40
 8016618:	af00      	add	r7, sp, #0
  const uint32_t block1_size = 1024U * 1024U;
 801661a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801661e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t block2_size = 512U * 1024U;
 8016620:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016624:	62bb      	str	r3, [r7, #40]	@ 0x28

  SDRAM_Alloc_Reset();
 8016626:	f002 ff59 	bl	80194dc <SDRAM_Alloc_Reset>

  uint16_t *block16 = (uint16_t *)SDRAM_Alloc(block1_size, 2U);
 801662a:	2102      	movs	r1, #2
 801662c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801662e:	f002 ff7b 	bl	8019528 <SDRAM_Alloc>
 8016632:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t *block32 = (uint32_t *)SDRAM_Alloc(block2_size, 4U);
 8016634:	2104      	movs	r1, #4
 8016636:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016638:	f002 ff76 	bl	8019528 <SDRAM_Alloc>
 801663c:	6238      	str	r0, [r7, #32]

  LOGF("SDRAM alloc block1=%p size=%lu\r\n", (void *)block16, (unsigned long)block1_size);
 801663e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016640:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016642:	4849      	ldr	r0, [pc, #292]	@ (8016768 <diagnostics_sdram_alloc_test+0x154>)
 8016644:	f7ff ffaf 	bl	80165a6 <diagnostics_logf>
  LOGF("SDRAM alloc block2=%p size=%lu\r\n", (void *)block32, (unsigned long)block2_size);
 8016648:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801664a:	6a39      	ldr	r1, [r7, #32]
 801664c:	4847      	ldr	r0, [pc, #284]	@ (801676c <diagnostics_sdram_alloc_test+0x158>)
 801664e:	f7ff ffaa 	bl	80165a6 <diagnostics_logf>

  if ((block16 == NULL) || (block32 == NULL))
 8016652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016654:	2b00      	cmp	r3, #0
 8016656:	d002      	beq.n	801665e <diagnostics_sdram_alloc_test+0x4a>
 8016658:	6a3b      	ldr	r3, [r7, #32]
 801665a:	2b00      	cmp	r3, #0
 801665c:	d106      	bne.n	801666c <diagnostics_sdram_alloc_test+0x58>
  {
    LOG("SDRAM alloc test FAILED: out of memory\r\n");
 801665e:	4844      	ldr	r0, [pc, #272]	@ (8016770 <diagnostics_sdram_alloc_test+0x15c>)
 8016660:	f7ff ff96 	bl	8016590 <diagnostics_log>
    while (1)
    {
      HAL_Delay(100);
 8016664:	2064      	movs	r0, #100	@ 0x64
 8016666:	f7ee f9b9 	bl	80049dc <HAL_Delay>
 801666a:	e7fb      	b.n	8016664 <diagnostics_sdram_alloc_test+0x50>
    }
  }

  /* 16-bit pattern test (safe on x16 bus). */
  uint32_t count16 = block1_size / sizeof(uint16_t);
 801666c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801666e:	085b      	lsrs	r3, r3, #1
 8016670:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < count16; i++)
 8016672:	2300      	movs	r3, #0
 8016674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016676:	e00c      	b.n	8016692 <diagnostics_sdram_alloc_test+0x7e>
  {
    block16[i] = (uint16_t)(0xA500U ^ (uint16_t)i);
 8016678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801667a:	b299      	uxth	r1, r3
 801667c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801667e:	005b      	lsls	r3, r3, #1
 8016680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016682:	441a      	add	r2, r3
 8016684:	4b3b      	ldr	r3, [pc, #236]	@ (8016774 <diagnostics_sdram_alloc_test+0x160>)
 8016686:	404b      	eors	r3, r1
 8016688:	b29b      	uxth	r3, r3
 801668a:	8013      	strh	r3, [r2, #0]
  for (uint32_t i = 0; i < count16; i++)
 801668c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801668e:	3301      	adds	r3, #1
 8016690:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016692:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016694:	69fb      	ldr	r3, [r7, #28]
 8016696:	429a      	cmp	r2, r3
 8016698:	d3ee      	bcc.n	8016678 <diagnostics_sdram_alloc_test+0x64>
  }

  for (uint32_t i = 0; i < count16; i++)
 801669a:	2300      	movs	r3, #0
 801669c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801669e:	e01a      	b.n	80166d6 <diagnostics_sdram_alloc_test+0xc2>
  {
    uint16_t expected = (uint16_t)(0xA500U ^ (uint16_t)i);
 80166a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a2:	b29a      	uxth	r2, r3
 80166a4:	4b33      	ldr	r3, [pc, #204]	@ (8016774 <diagnostics_sdram_alloc_test+0x160>)
 80166a6:	4053      	eors	r3, r2
 80166a8:	80fb      	strh	r3, [r7, #6]
    if (block16[i] != expected)
 80166aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ac:	005b      	lsls	r3, r3, #1
 80166ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80166b0:	4413      	add	r3, r2
 80166b2:	881b      	ldrh	r3, [r3, #0]
 80166b4:	88fa      	ldrh	r2, [r7, #6]
 80166b6:	429a      	cmp	r2, r3
 80166b8:	d00a      	beq.n	80166d0 <diagnostics_sdram_alloc_test+0xbc>
    {
      SDRAM_Alloc_Test_Stop(i, block16[i], expected);
 80166ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166bc:	005b      	lsls	r3, r3, #1
 80166be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80166c0:	4413      	add	r3, r2
 80166c2:	881b      	ldrh	r3, [r3, #0]
 80166c4:	4619      	mov	r1, r3
 80166c6:	88fb      	ldrh	r3, [r7, #6]
 80166c8:	461a      	mov	r2, r3
 80166ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80166cc:	f7ff ff90 	bl	80165f0 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count16; i++)
 80166d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166d2:	3301      	adds	r3, #1
 80166d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80166d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166d8:	69fb      	ldr	r3, [r7, #28]
 80166da:	429a      	cmp	r2, r3
 80166dc:	d3e0      	bcc.n	80166a0 <diagnostics_sdram_alloc_test+0x8c>
    }
  }

  /* 32-bit pattern test using swap-safe helpers. */
  uint32_t count32 = block2_size / sizeof(uint32_t);
 80166de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166e0:	089b      	lsrs	r3, r3, #2
 80166e2:	61bb      	str	r3, [r7, #24]
  uint32_t base_index = ((uint32_t)(uintptr_t)block32 - SDRAM_BANK_ADDR) / sizeof(uint32_t);
 80166e4:	6a3b      	ldr	r3, [r7, #32]
 80166e6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80166ea:	089b      	lsrs	r3, r3, #2
 80166ec:	617b      	str	r3, [r7, #20]

  for (uint32_t i = 0; i < count32; i++)
 80166ee:	2300      	movs	r3, #0
 80166f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80166f2:	e00e      	b.n	8016712 <diagnostics_sdram_alloc_test+0xfe>
  {
    uint32_t value = 0x5A5A0000U | (i & 0xFFFFU);
 80166f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166f6:	b29a      	uxth	r2, r3
 80166f8:	4b1f      	ldr	r3, [pc, #124]	@ (8016778 <diagnostics_sdram_alloc_test+0x164>)
 80166fa:	4313      	orrs	r3, r2
 80166fc:	60bb      	str	r3, [r7, #8]
    sdram_write32(base_index + i, value);
 80166fe:	697a      	ldr	r2, [r7, #20]
 8016700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016702:	4413      	add	r3, r2
 8016704:	68b9      	ldr	r1, [r7, #8]
 8016706:	4618      	mov	r0, r3
 8016708:	f7ff ff03 	bl	8016512 <sdram_write32>
  for (uint32_t i = 0; i < count32; i++)
 801670c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801670e:	3301      	adds	r3, #1
 8016710:	637b      	str	r3, [r7, #52]	@ 0x34
 8016712:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016714:	69bb      	ldr	r3, [r7, #24]
 8016716:	429a      	cmp	r2, r3
 8016718:	d3ec      	bcc.n	80166f4 <diagnostics_sdram_alloc_test+0xe0>
  }

  for (uint32_t i = 0; i < count32; i++)
 801671a:	2300      	movs	r3, #0
 801671c:	633b      	str	r3, [r7, #48]	@ 0x30
 801671e:	e017      	b.n	8016750 <diagnostics_sdram_alloc_test+0x13c>
  {
    uint32_t expected = 0x5A5A0000U | (i & 0xFFFFU);
 8016720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016722:	b29a      	uxth	r2, r3
 8016724:	4b14      	ldr	r3, [pc, #80]	@ (8016778 <diagnostics_sdram_alloc_test+0x164>)
 8016726:	4313      	orrs	r3, r2
 8016728:	613b      	str	r3, [r7, #16]
    uint32_t read_value = sdram_read32(base_index + i);
 801672a:	697a      	ldr	r2, [r7, #20]
 801672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801672e:	4413      	add	r3, r2
 8016730:	4618      	mov	r0, r3
 8016732:	f7ff ff03 	bl	801653c <sdram_read32>
 8016736:	60f8      	str	r0, [r7, #12]
    if (read_value != expected)
 8016738:	68fa      	ldr	r2, [r7, #12]
 801673a:	693b      	ldr	r3, [r7, #16]
 801673c:	429a      	cmp	r2, r3
 801673e:	d004      	beq.n	801674a <diagnostics_sdram_alloc_test+0x136>
    {
      SDRAM_Alloc_Test_Stop(i, read_value, expected);
 8016740:	693a      	ldr	r2, [r7, #16]
 8016742:	68f9      	ldr	r1, [r7, #12]
 8016744:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016746:	f7ff ff53 	bl	80165f0 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count32; i++)
 801674a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801674c:	3301      	adds	r3, #1
 801674e:	633b      	str	r3, [r7, #48]	@ 0x30
 8016750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016752:	69bb      	ldr	r3, [r7, #24]
 8016754:	429a      	cmp	r2, r3
 8016756:	d3e3      	bcc.n	8016720 <diagnostics_sdram_alloc_test+0x10c>
    }
  }

  LOG("SDRAM alloc test OK\r\n");
 8016758:	4808      	ldr	r0, [pc, #32]	@ (801677c <diagnostics_sdram_alloc_test+0x168>)
 801675a:	f7ff ff19 	bl	8016590 <diagnostics_log>
}
 801675e:	bf00      	nop
 8016760:	3740      	adds	r7, #64	@ 0x40
 8016762:	46bd      	mov	sp, r7
 8016764:	bd80      	pop	{r7, pc}
 8016766:	bf00      	nop
 8016768:	0801af90 	.word	0x0801af90
 801676c:	0801afb4 	.word	0x0801afb4
 8016770:	0801afd8 	.word	0x0801afd8
 8016774:	ffffa500 	.word	0xffffa500
 8016778:	5a5a0000 	.word	0x5a5a0000
 801677c:	0801b004 	.word	0x0801b004

08016780 <SD_MemoryRegion>:

static const char *SD_MemoryRegion(const void *address)
{
 8016780:	b480      	push	{r7}
 8016782:	b085      	sub	sp, #20
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]
  uintptr_t addr = (uintptr_t)address;
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	60fb      	str	r3, [r7, #12]
  if (addr >= 0x20000000U && addr < 0x20020000U)
 801678c:	68fb      	ldr	r3, [r7, #12]
 801678e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016792:	d305      	bcc.n	80167a0 <SD_MemoryRegion+0x20>
 8016794:	68fb      	ldr	r3, [r7, #12]
 8016796:	4a1a      	ldr	r2, [pc, #104]	@ (8016800 <SD_MemoryRegion+0x80>)
 8016798:	4293      	cmp	r3, r2
 801679a:	d801      	bhi.n	80167a0 <SD_MemoryRegion+0x20>
  {
    return "DTCM";
 801679c:	4b19      	ldr	r3, [pc, #100]	@ (8016804 <SD_MemoryRegion+0x84>)
 801679e:	e028      	b.n	80167f2 <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x24000000U && addr < 0x24080000U)
 80167a0:	68fb      	ldr	r3, [r7, #12]
 80167a2:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 80167a6:	d305      	bcc.n	80167b4 <SD_MemoryRegion+0x34>
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	4a17      	ldr	r2, [pc, #92]	@ (8016808 <SD_MemoryRegion+0x88>)
 80167ac:	4293      	cmp	r3, r2
 80167ae:	d801      	bhi.n	80167b4 <SD_MemoryRegion+0x34>
  {
    return "AXI SRAM";
 80167b0:	4b16      	ldr	r3, [pc, #88]	@ (801680c <SD_MemoryRegion+0x8c>)
 80167b2:	e01e      	b.n	80167f2 <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x30000000U && addr < 0x30048000U)
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80167ba:	d305      	bcc.n	80167c8 <SD_MemoryRegion+0x48>
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	4a14      	ldr	r2, [pc, #80]	@ (8016810 <SD_MemoryRegion+0x90>)
 80167c0:	4293      	cmp	r3, r2
 80167c2:	d201      	bcs.n	80167c8 <SD_MemoryRegion+0x48>
  {
    return "D2 SRAM";
 80167c4:	4b13      	ldr	r3, [pc, #76]	@ (8016814 <SD_MemoryRegion+0x94>)
 80167c6:	e014      	b.n	80167f2 <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x38000000U && addr < 0x38010000U)
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	f1b3 5f60 	cmp.w	r3, #939524096	@ 0x38000000
 80167ce:	d305      	bcc.n	80167dc <SD_MemoryRegion+0x5c>
 80167d0:	68fb      	ldr	r3, [r7, #12]
 80167d2:	4a11      	ldr	r2, [pc, #68]	@ (8016818 <SD_MemoryRegion+0x98>)
 80167d4:	4293      	cmp	r3, r2
 80167d6:	d801      	bhi.n	80167dc <SD_MemoryRegion+0x5c>
  {
    return "D3 SRAM";
 80167d8:	4b10      	ldr	r3, [pc, #64]	@ (801681c <SD_MemoryRegion+0x9c>)
 80167da:	e00a      	b.n	80167f2 <SD_MemoryRegion+0x72>
  }
  if (addr >= 0xC0000000U && addr < 0xD0000000U)
 80167dc:	68fb      	ldr	r3, [r7, #12]
 80167de:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80167e2:	d305      	bcc.n	80167f0 <SD_MemoryRegion+0x70>
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	f1b3 4f50 	cmp.w	r3, #3489660928	@ 0xd0000000
 80167ea:	d201      	bcs.n	80167f0 <SD_MemoryRegion+0x70>
  {
    return "SDRAM";
 80167ec:	4b0c      	ldr	r3, [pc, #48]	@ (8016820 <SD_MemoryRegion+0xa0>)
 80167ee:	e000      	b.n	80167f2 <SD_MemoryRegion+0x72>
  }
  return "UNKNOWN";
 80167f0:	4b0c      	ldr	r3, [pc, #48]	@ (8016824 <SD_MemoryRegion+0xa4>)
}
 80167f2:	4618      	mov	r0, r3
 80167f4:	3714      	adds	r7, #20
 80167f6:	46bd      	mov	sp, r7
 80167f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167fc:	4770      	bx	lr
 80167fe:	bf00      	nop
 8016800:	2001ffff 	.word	0x2001ffff
 8016804:	0801b01c 	.word	0x0801b01c
 8016808:	2407ffff 	.word	0x2407ffff
 801680c:	0801b024 	.word	0x0801b024
 8016810:	30048000 	.word	0x30048000
 8016814:	0801b030 	.word	0x0801b030
 8016818:	3800ffff 	.word	0x3800ffff
 801681c:	0801b038 	.word	0x0801b038
 8016820:	0801b040 	.word	0x0801b040
 8016824:	0801b048 	.word	0x0801b048

08016828 <SD_LogHex>:

static void SD_LogHex(const uint8_t *data, uint32_t length)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b09a      	sub	sp, #104	@ 0x68
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
 8016830:	6039      	str	r1, [r7, #0]
  char line[80];
  uint32_t offset = 0U;
 8016832:	2300      	movs	r3, #0
 8016834:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 8016836:	e043      	b.n	80168c0 <SD_LogHex+0x98>
  {
    uint32_t count = (length - offset > 16U) ? 16U : (length - offset);
 8016838:	683a      	ldr	r2, [r7, #0]
 801683a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801683c:	1ad3      	subs	r3, r2, r3
 801683e:	2b10      	cmp	r3, #16
 8016840:	bf28      	it	cs
 8016842:	2310      	movcs	r3, #16
 8016844:	65bb      	str	r3, [r7, #88]	@ 0x58
    int pos = snprintf(line, sizeof(line), "%04lX:", (unsigned long)offset);
 8016846:	f107 0008 	add.w	r0, r7, #8
 801684a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801684c:	4a21      	ldr	r2, [pc, #132]	@ (80168d4 <SD_LogHex+0xac>)
 801684e:	2150      	movs	r1, #80	@ 0x50
 8016850:	f003 fd54 	bl	801a2fc <sniprintf>
 8016854:	6638      	str	r0, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 8016856:	2300      	movs	r3, #0
 8016858:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801685a:	e016      	b.n	801688a <SD_LogHex+0x62>
    {
      pos += snprintf(&line[pos], sizeof(line) - (size_t)pos, " %02X", data[offset + i]);
 801685c:	f107 0208 	add.w	r2, r7, #8
 8016860:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016862:	18d0      	adds	r0, r2, r3
 8016864:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016866:	f1c3 0150 	rsb	r1, r3, #80	@ 0x50
 801686a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801686c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801686e:	4413      	add	r3, r2
 8016870:	687a      	ldr	r2, [r7, #4]
 8016872:	4413      	add	r3, r2
 8016874:	781b      	ldrb	r3, [r3, #0]
 8016876:	4a18      	ldr	r2, [pc, #96]	@ (80168d8 <SD_LogHex+0xb0>)
 8016878:	f003 fd40 	bl	801a2fc <sniprintf>
 801687c:	4602      	mov	r2, r0
 801687e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016880:	4413      	add	r3, r2
 8016882:	663b      	str	r3, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 8016884:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016886:	3301      	adds	r3, #1
 8016888:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801688a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801688c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801688e:	429a      	cmp	r2, r3
 8016890:	d202      	bcs.n	8016898 <SD_LogHex+0x70>
 8016892:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016894:	2b4b      	cmp	r3, #75	@ 0x4b
 8016896:	dde1      	ble.n	801685c <SD_LogHex+0x34>
    }
    snprintf(&line[pos], sizeof(line) - (size_t)pos, "\r\n");
 8016898:	f107 0208 	add.w	r2, r7, #8
 801689c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801689e:	18d0      	adds	r0, r2, r3
 80168a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80168a2:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 80168a6:	4a0d      	ldr	r2, [pc, #52]	@ (80168dc <SD_LogHex+0xb4>)
 80168a8:	4619      	mov	r1, r3
 80168aa:	f003 fd27 	bl	801a2fc <sniprintf>
    uart_log(line);
 80168ae:	f107 0308 	add.w	r3, r7, #8
 80168b2:	4618      	mov	r0, r3
 80168b4:	f7ff fe58 	bl	8016568 <uart_log>
    offset += count;
 80168b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80168ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80168bc:	4413      	add	r3, r2
 80168be:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 80168c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80168c2:	683b      	ldr	r3, [r7, #0]
 80168c4:	429a      	cmp	r2, r3
 80168c6:	d3b7      	bcc.n	8016838 <SD_LogHex+0x10>
  }
}
 80168c8:	bf00      	nop
 80168ca:	bf00      	nop
 80168cc:	3768      	adds	r7, #104	@ 0x68
 80168ce:	46bd      	mov	sp, r7
 80168d0:	bd80      	pop	{r7, pc}
 80168d2:	bf00      	nop
 80168d4:	0801b050 	.word	0x0801b050
 80168d8:	0801b058 	.word	0x0801b058
 80168dc:	0801b060 	.word	0x0801b060

080168e0 <SD_CRC32>:

static uint32_t SD_CRC32(const uint8_t *data, uint32_t length)
{
 80168e0:	b480      	push	{r7}
 80168e2:	b087      	sub	sp, #28
 80168e4:	af00      	add	r7, sp, #0
 80168e6:	6078      	str	r0, [r7, #4]
 80168e8:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0xFFFFFFFFU;
 80168ea:	f04f 33ff 	mov.w	r3, #4294967295
 80168ee:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0U; i < length; i++)
 80168f0:	2300      	movs	r3, #0
 80168f2:	613b      	str	r3, [r7, #16]
 80168f4:	e01f      	b.n	8016936 <SD_CRC32+0x56>
  {
    crc ^= data[i];
 80168f6:	687a      	ldr	r2, [r7, #4]
 80168f8:	693b      	ldr	r3, [r7, #16]
 80168fa:	4413      	add	r3, r2
 80168fc:	781b      	ldrb	r3, [r3, #0]
 80168fe:	461a      	mov	r2, r3
 8016900:	697b      	ldr	r3, [r7, #20]
 8016902:	4053      	eors	r3, r2
 8016904:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016906:	2300      	movs	r3, #0
 8016908:	60fb      	str	r3, [r7, #12]
 801690a:	e00e      	b.n	801692a <SD_CRC32+0x4a>
    {
      uint32_t mask = 0U - (crc & 1U);
 801690c:	697b      	ldr	r3, [r7, #20]
 801690e:	f003 0301 	and.w	r3, r3, #1
 8016912:	425b      	negs	r3, r3
 8016914:	60bb      	str	r3, [r7, #8]
      crc = (crc >> 1U) ^ (0xEDB88320U & mask);
 8016916:	697b      	ldr	r3, [r7, #20]
 8016918:	085a      	lsrs	r2, r3, #1
 801691a:	68b9      	ldr	r1, [r7, #8]
 801691c:	4b0c      	ldr	r3, [pc, #48]	@ (8016950 <SD_CRC32+0x70>)
 801691e:	400b      	ands	r3, r1
 8016920:	4053      	eors	r3, r2
 8016922:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	3301      	adds	r3, #1
 8016928:	60fb      	str	r3, [r7, #12]
 801692a:	68fb      	ldr	r3, [r7, #12]
 801692c:	2b07      	cmp	r3, #7
 801692e:	d9ed      	bls.n	801690c <SD_CRC32+0x2c>
  for (uint32_t i = 0U; i < length; i++)
 8016930:	693b      	ldr	r3, [r7, #16]
 8016932:	3301      	adds	r3, #1
 8016934:	613b      	str	r3, [r7, #16]
 8016936:	693a      	ldr	r2, [r7, #16]
 8016938:	683b      	ldr	r3, [r7, #0]
 801693a:	429a      	cmp	r2, r3
 801693c:	d3db      	bcc.n	80168f6 <SD_CRC32+0x16>
    }
  }
  return ~crc;
 801693e:	697b      	ldr	r3, [r7, #20]
 8016940:	43db      	mvns	r3, r3
}
 8016942:	4618      	mov	r0, r3
 8016944:	371c      	adds	r7, #28
 8016946:	46bd      	mov	sp, r7
 8016948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801694c:	4770      	bx	lr
 801694e:	bf00      	nop
 8016950:	edb88320 	.word	0xedb88320

08016954 <diagnostics_on_sd_stream_init>:

void diagnostics_on_sd_stream_init(HAL_StatusTypeDef status)
{
 8016954:	b580      	push	{r7, lr}
 8016956:	b082      	sub	sp, #8
 8016958:	af00      	add	r7, sp, #0
 801695a:	4603      	mov	r3, r0
 801695c:	71fb      	strb	r3, [r7, #7]
  sd_test_running = 0U;
 801695e:	4b16      	ldr	r3, [pc, #88]	@ (80169b8 <diagnostics_on_sd_stream_init+0x64>)
 8016960:	2200      	movs	r2, #0
 8016962:	701a      	strb	r2, [r3, #0]
  sd_test_done_logged = 0U;
 8016964:	4b15      	ldr	r3, [pc, #84]	@ (80169bc <diagnostics_on_sd_stream_init+0x68>)
 8016966:	2200      	movs	r2, #0
 8016968:	701a      	strb	r2, [r3, #0]
  sd_test_failed = 0U;
 801696a:	4b15      	ldr	r3, [pc, #84]	@ (80169c0 <diagnostics_on_sd_stream_init+0x6c>)
 801696c:	2200      	movs	r2, #0
 801696e:	701a      	strb	r2, [r3, #0]
  sd_test_state = SD_TEST_STATE_IDLE;
 8016970:	4b14      	ldr	r3, [pc, #80]	@ (80169c4 <diagnostics_on_sd_stream_init+0x70>)
 8016972:	2200      	movs	r2, #0
 8016974:	701a      	strb	r2, [r3, #0]
  sd_test_sector0_done = 0U;
 8016976:	4b14      	ldr	r3, [pc, #80]	@ (80169c8 <diagnostics_on_sd_stream_init+0x74>)
 8016978:	2200      	movs	r2, #0
 801697a:	701a      	strb	r2, [r3, #0]
  sd_test_known_done = 0U;
 801697c:	4b13      	ldr	r3, [pc, #76]	@ (80169cc <diagnostics_on_sd_stream_init+0x78>)
 801697e:	2200      	movs	r2, #0
 8016980:	701a      	strb	r2, [r3, #0]

  if (status == HAL_OK)
 8016982:	79fb      	ldrb	r3, [r7, #7]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d10f      	bne.n	80169a8 <diagnostics_on_sd_stream_init+0x54>
  {
    LOG("SD stream init OK\r\n");
 8016988:	4811      	ldr	r0, [pc, #68]	@ (80169d0 <diagnostics_on_sd_stream_init+0x7c>)
 801698a:	f7ff fe01 	bl	8016590 <diagnostics_log>
    sd_stream_set_logger(diagnostics_log);
 801698e:	4811      	ldr	r0, [pc, #68]	@ (80169d4 <diagnostics_on_sd_stream_init+0x80>)
 8016990:	f001 ff96 	bl	80188c0 <sd_stream_set_logger>
    sd_stream_set_callback_logging(SD_TEST_LOG_CALLBACKS != 0U);
 8016994:	2001      	movs	r0, #1
 8016996:	f001 ffa3 	bl	80188e0 <sd_stream_set_callback_logging>
    sd_test_running = (SD_TEST_ENABLE != 0U);
 801699a:	4b07      	ldr	r3, [pc, #28]	@ (80169b8 <diagnostics_on_sd_stream_init+0x64>)
 801699c:	2201      	movs	r2, #1
 801699e:	701a      	strb	r2, [r3, #0]
    sd_test_state = SD_TEST_STATE_MEMCHECK;
 80169a0:	4b08      	ldr	r3, [pc, #32]	@ (80169c4 <diagnostics_on_sd_stream_init+0x70>)
 80169a2:	2201      	movs	r2, #1
 80169a4:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    LOG("SD stream init FAILED\r\n");
  }
}
 80169a6:	e002      	b.n	80169ae <diagnostics_on_sd_stream_init+0x5a>
    LOG("SD stream init FAILED\r\n");
 80169a8:	480b      	ldr	r0, [pc, #44]	@ (80169d8 <diagnostics_on_sd_stream_init+0x84>)
 80169aa:	f7ff fdf1 	bl	8016590 <diagnostics_log>
}
 80169ae:	bf00      	nop
 80169b0:	3708      	adds	r7, #8
 80169b2:	46bd      	mov	sp, r7
 80169b4:	bd80      	pop	{r7, pc}
 80169b6:	bf00      	nop
 80169b8:	240094b4 	.word	0x240094b4
 80169bc:	240094b5 	.word	0x240094b5
 80169c0:	240094b7 	.word	0x240094b7
 80169c4:	240094b6 	.word	0x240094b6
 80169c8:	240094c8 	.word	0x240094c8
 80169cc:	240094c9 	.word	0x240094c9
 80169d0:	0801b064 	.word	0x0801b064
 80169d4:	08016591 	.word	0x08016591
 80169d8:	0801b078 	.word	0x0801b078

080169dc <diagnostics_tasklet_poll>:

void diagnostics_tasklet_poll(void)
{
 80169dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80169de:	b0c7      	sub	sp, #284	@ 0x11c
 80169e0:	af0c      	add	r7, sp, #48	@ 0x30
  static uint32_t last_led_tick = 0U;
  static uint32_t last_log_tick = 0U;
  static uint32_t last_error = 0U;
  char log_buffer[128];

  uint32_t now = HAL_GetTick();
 80169e2:	f7ed ffef 	bl	80049c4 <HAL_GetTick>
 80169e6:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if ((now - last_led_tick) >= 500U)
 80169ea:	4ba4      	ldr	r3, [pc, #656]	@ (8016c7c <diagnostics_tasklet_poll+0x2a0>)
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80169f2:	1ad3      	subs	r3, r2, r3
 80169f4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80169f8:	d307      	bcc.n	8016a0a <diagnostics_tasklet_poll+0x2e>
  {
    HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80169fa:	2180      	movs	r1, #128	@ 0x80
 80169fc:	48a0      	ldr	r0, [pc, #640]	@ (8016c80 <diagnostics_tasklet_poll+0x2a4>)
 80169fe:	f7f1 f93e 	bl	8007c7e <HAL_GPIO_TogglePin>
    last_led_tick = now;
 8016a02:	4a9e      	ldr	r2, [pc, #632]	@ (8016c7c <diagnostics_tasklet_poll+0x2a0>)
 8016a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016a08:	6013      	str	r3, [r2, #0]
  }

  if ((now - last_log_tick) >= 1000U)
 8016a0a:	4b9e      	ldr	r3, [pc, #632]	@ (8016c84 <diagnostics_tasklet_poll+0x2a8>)
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016a12:	1ad3      	subs	r3, r2, r3
 8016a14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016a18:	d370      	bcc.n	8016afc <diagnostics_tasklet_poll+0x120>
  {
    uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8016a1a:	489b      	ldr	r0, [pc, #620]	@ (8016c88 <diagnostics_tasklet_poll+0x2ac>)
 8016a1c:	f7f9 f9bc 	bl	800fd98 <HAL_SAI_GetError>
 8016a20:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
    uint32_t half = AudioOut_GetHalfEvents();
 8016a24:	f7ff fd04 	bl	8016430 <AudioOut_GetHalfEvents>
 8016a28:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    uint32_t full = AudioOut_GetFullEvents();
 8016a2c:	f7ff fd0c 	bl	8016448 <AudioOut_GetFullEvents>
 8016a30:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
    uint32_t rx_half = AudioIn_GetHalfEvents();
 8016a34:	f7ff fb02 	bl	801603c <AudioIn_GetHalfEvents>
 8016a38:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    uint32_t rx_full = AudioIn_GetFullEvents();
 8016a3c:	f7ff fb0a 	bl	8016054 <AudioIn_GetFullEvents>
 8016a40:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0

#if BRICK6_ENABLE_DIAGNOSTICS
    LOGF("REF1 audio tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu sd_rx=%lu sd_tx=%lu "
 8016a44:	4b91      	ldr	r3, [pc, #580]	@ (8016c8c <diagnostics_tasklet_poll+0x2b0>)
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	61fb      	str	r3, [r7, #28]
 8016a4a:	4b91      	ldr	r3, [pc, #580]	@ (8016c90 <diagnostics_tasklet_poll+0x2b4>)
 8016a4c:	681a      	ldr	r2, [r3, #0]
 8016a4e:	61ba      	str	r2, [r7, #24]
 8016a50:	4b90      	ldr	r3, [pc, #576]	@ (8016c94 <diagnostics_tasklet_poll+0x2b8>)
 8016a52:	6818      	ldr	r0, [r3, #0]
 8016a54:	6178      	str	r0, [r7, #20]
 8016a56:	4b90      	ldr	r3, [pc, #576]	@ (8016c98 <diagnostics_tasklet_poll+0x2bc>)
 8016a58:	6819      	ldr	r1, [r3, #0]
 8016a5a:	4b90      	ldr	r3, [pc, #576]	@ (8016c9c <diagnostics_tasklet_poll+0x2c0>)
 8016a5c:	6818      	ldr	r0, [r3, #0]
 8016a5e:	4b90      	ldr	r3, [pc, #576]	@ (8016ca0 <diagnostics_tasklet_poll+0x2c4>)
 8016a60:	681c      	ldr	r4, [r3, #0]
 8016a62:	4b90      	ldr	r3, [pc, #576]	@ (8016ca4 <diagnostics_tasklet_poll+0x2c8>)
 8016a64:	681d      	ldr	r5, [r3, #0]
 8016a66:	4b90      	ldr	r3, [pc, #576]	@ (8016ca8 <diagnostics_tasklet_poll+0x2cc>)
 8016a68:	681e      	ldr	r6, [r3, #0]
 8016a6a:	4b90      	ldr	r3, [pc, #576]	@ (8016cac <diagnostics_tasklet_poll+0x2d0>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	613b      	str	r3, [r7, #16]
 8016a70:	4b8f      	ldr	r3, [pc, #572]	@ (8016cb0 <diagnostics_tasklet_poll+0x2d4>)
 8016a72:	681a      	ldr	r2, [r3, #0]
 8016a74:	60fa      	str	r2, [r7, #12]
 8016a76:	4b8f      	ldr	r3, [pc, #572]	@ (8016cb4 <diagnostics_tasklet_poll+0x2d8>)
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	60bb      	str	r3, [r7, #8]
 8016a7c:	4b8e      	ldr	r3, [pc, #568]	@ (8016cb8 <diagnostics_tasklet_poll+0x2dc>)
 8016a7e:	681a      	ldr	r2, [r3, #0]
 8016a80:	607a      	str	r2, [r7, #4]
 8016a82:	4b8e      	ldr	r3, [pc, #568]	@ (8016cbc <diagnostics_tasklet_poll+0x2e0>)
 8016a84:	681b      	ldr	r3, [r3, #0]
 8016a86:	603b      	str	r3, [r7, #0]
 8016a88:	4b8d      	ldr	r3, [pc, #564]	@ (8016cc0 <diagnostics_tasklet_poll+0x2e4>)
 8016a8a:	681a      	ldr	r2, [r3, #0]
 8016a8c:	4b8d      	ldr	r3, [pc, #564]	@ (8016cc4 <diagnostics_tasklet_poll+0x2e8>)
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016a92:	920a      	str	r2, [sp, #40]	@ 0x28
 8016a94:	683b      	ldr	r3, [r7, #0]
 8016a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8016a98:	687a      	ldr	r2, [r7, #4]
 8016a9a:	9208      	str	r2, [sp, #32]
 8016a9c:	68bb      	ldr	r3, [r7, #8]
 8016a9e:	9307      	str	r3, [sp, #28]
 8016aa0:	68fa      	ldr	r2, [r7, #12]
 8016aa2:	9206      	str	r2, [sp, #24]
 8016aa4:	693b      	ldr	r3, [r7, #16]
 8016aa6:	9305      	str	r3, [sp, #20]
 8016aa8:	9604      	str	r6, [sp, #16]
 8016aaa:	9503      	str	r5, [sp, #12]
 8016aac:	9402      	str	r4, [sp, #8]
 8016aae:	9001      	str	r0, [sp, #4]
 8016ab0:	9100      	str	r1, [sp, #0]
 8016ab2:	697b      	ldr	r3, [r7, #20]
 8016ab4:	69ba      	ldr	r2, [r7, #24]
 8016ab6:	69f9      	ldr	r1, [r7, #28]
 8016ab8:	4883      	ldr	r0, [pc, #524]	@ (8016cc8 <diagnostics_tasklet_poll+0x2ec>)
 8016aba:	f7ff fd74 	bl	80165a6 <diagnostics_logf>
         (unsigned long)usb_budget_hit_count,
         (unsigned long)midi_budget_hit_count,
         (unsigned long)sd_budget_hit_count);
#endif

    if (error != 0U && error != last_error)
 8016abe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d016      	beq.n	8016af4 <diagnostics_tasklet_poll+0x118>
 8016ac6:	4b81      	ldr	r3, [pc, #516]	@ (8016ccc <diagnostics_tasklet_poll+0x2f0>)
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8016ace:	429a      	cmp	r2, r3
 8016ad0:	d010      	beq.n	8016af4 <diagnostics_tasklet_poll+0x118>
    {
      snprintf(log_buffer, sizeof(log_buffer),
 8016ad2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8016ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016ada:	4a7d      	ldr	r2, [pc, #500]	@ (8016cd0 <diagnostics_tasklet_poll+0x2f4>)
 8016adc:	2180      	movs	r1, #128	@ 0x80
 8016ade:	f003 fc0d 	bl	801a2fc <sniprintf>
               "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
      uart_log(log_buffer);
 8016ae2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	f7ff fd3e 	bl	8016568 <uart_log>
      last_error = error;
 8016aec:	4a77      	ldr	r2, [pc, #476]	@ (8016ccc <diagnostics_tasklet_poll+0x2f0>)
 8016aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016af2:	6013      	str	r3, [r2, #0]

    (void)half;
    (void)full;
    (void)rx_half;
    (void)rx_full;
    last_log_tick = now;
 8016af4:	4a63      	ldr	r2, [pc, #396]	@ (8016c84 <diagnostics_tasklet_poll+0x2a8>)
 8016af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016afa:	6013      	str	r3, [r2, #0]
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_MEMCHECK))
 8016afc:	4b75      	ldr	r3, [pc, #468]	@ (8016cd4 <diagnostics_tasklet_poll+0x2f8>)
 8016afe:	781b      	ldrb	r3, [r3, #0]
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d057      	beq.n	8016bb4 <diagnostics_tasklet_poll+0x1d8>
 8016b04:	4b74      	ldr	r3, [pc, #464]	@ (8016cd8 <diagnostics_tasklet_poll+0x2fc>)
 8016b06:	781b      	ldrb	r3, [r3, #0]
 8016b08:	2b01      	cmp	r3, #1
 8016b0a:	d153      	bne.n	8016bb4 <diagnostics_tasklet_poll+0x1d8>
  {
    if (sd_test_failed != 0U)
 8016b0c:	4b73      	ldr	r3, [pc, #460]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016b0e:	781b      	ldrb	r3, [r3, #0]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d00a      	beq.n	8016b2a <diagnostics_tasklet_poll+0x14e>
    {
      if (sd_test_done_logged == 0U)
 8016b14:	4b72      	ldr	r3, [pc, #456]	@ (8016ce0 <diagnostics_tasklet_poll+0x304>)
 8016b16:	781b      	ldrb	r3, [r3, #0]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d14b      	bne.n	8016bb4 <diagnostics_tasklet_poll+0x1d8>
      {
        LOG("SD test FAILED\r\n");
 8016b1c:	4871      	ldr	r0, [pc, #452]	@ (8016ce4 <diagnostics_tasklet_poll+0x308>)
 8016b1e:	f7ff fd37 	bl	8016590 <diagnostics_log>
        sd_test_done_logged = 1U;
 8016b22:	4b6f      	ldr	r3, [pc, #444]	@ (8016ce0 <diagnostics_tasklet_poll+0x304>)
 8016b24:	2201      	movs	r2, #1
 8016b26:	701a      	strb	r2, [r3, #0]
 8016b28:	e044      	b.n	8016bb4 <diagnostics_tasklet_poll+0x1d8>
      }
    }
    else if (SD_TEST_MEMORY_PLACEMENT != 0U)
    {
      const uint32_t *buf0 = sd_stream_get_buffer0();
 8016b2a:	f002 f80f 	bl	8018b4c <sd_stream_get_buffer0>
 8016b2e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      const uint32_t *buf1 = sd_stream_get_buffer1();
 8016b32:	f002 f815 	bl	8018b60 <sd_stream_get_buffer1>
 8016b36:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
      const char *region0 = SD_MemoryRegion(buf0);
 8016b3a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8016b3e:	f7ff fe1f 	bl	8016780 <SD_MemoryRegion>
 8016b42:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      const char *region1 = SD_MemoryRegion(buf1);
 8016b46:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8016b4a:	f7ff fe19 	bl	8016780 <SD_MemoryRegion>
 8016b4e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      LOGF("SD buf0 addr=%p region=%s\r\n", (void *)buf0, region0);
 8016b52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8016b56:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8016b5a:	4863      	ldr	r0, [pc, #396]	@ (8016ce8 <diagnostics_tasklet_poll+0x30c>)
 8016b5c:	f7ff fd23 	bl	80165a6 <diagnostics_logf>
      LOGF("SD buf1 addr=%p region=%s\r\n", (void *)buf1, region1);
 8016b60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8016b64:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8016b68:	4860      	ldr	r0, [pc, #384]	@ (8016cec <diagnostics_tasklet_poll+0x310>)
 8016b6a:	f7ff fd1c 	bl	80165a6 <diagnostics_logf>

      if ((strcmp(region0, "DTCM") == 0) || (strcmp(region1, "DTCM") == 0))
 8016b6e:	4960      	ldr	r1, [pc, #384]	@ (8016cf0 <diagnostics_tasklet_poll+0x314>)
 8016b70:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8016b74:	f7e9 fbb4 	bl	80002e0 <strcmp>
 8016b78:	4603      	mov	r3, r0
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d007      	beq.n	8016b8e <diagnostics_tasklet_poll+0x1b2>
 8016b7e:	495c      	ldr	r1, [pc, #368]	@ (8016cf0 <diagnostics_tasklet_poll+0x314>)
 8016b80:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8016b84:	f7e9 fbac 	bl	80002e0 <strcmp>
 8016b88:	4603      	mov	r3, r0
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d105      	bne.n	8016b9a <diagnostics_tasklet_poll+0x1be>
      {
        LOG("SD buffer placement ERROR: DTCM not allowed\r\n");
 8016b8e:	4859      	ldr	r0, [pc, #356]	@ (8016cf4 <diagnostics_tasklet_poll+0x318>)
 8016b90:	f7ff fcfe 	bl	8016590 <diagnostics_log>
        sd_test_failed = 1U;
 8016b94:	4b51      	ldr	r3, [pc, #324]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016b96:	2201      	movs	r2, #1
 8016b98:	701a      	strb	r2, [r3, #0]
      }

      sd_test_running = (sd_test_failed == 0U);
 8016b9a:	4b50      	ldr	r3, [pc, #320]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016b9c:	781b      	ldrb	r3, [r3, #0]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	bf0c      	ite	eq
 8016ba2:	2301      	moveq	r3, #1
 8016ba4:	2300      	movne	r3, #0
 8016ba6:	b2db      	uxtb	r3, r3
 8016ba8:	461a      	mov	r2, r3
 8016baa:	4b4a      	ldr	r3, [pc, #296]	@ (8016cd4 <diagnostics_tasklet_poll+0x2f8>)
 8016bac:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016bae:	4b4a      	ldr	r3, [pc, #296]	@ (8016cd8 <diagnostics_tasklet_poll+0x2fc>)
 8016bb0:	2200      	movs	r2, #0
 8016bb2:	701a      	strb	r2, [r3, #0]
    {
      sd_test_state = SD_TEST_STATE_IDLE;
    }
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_IDLE) && (sd_test_failed == 0U))
 8016bb4:	4b47      	ldr	r3, [pc, #284]	@ (8016cd4 <diagnostics_tasklet_poll+0x2f8>)
 8016bb6:	781b      	ldrb	r3, [r3, #0]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d029      	beq.n	8016c10 <diagnostics_tasklet_poll+0x234>
 8016bbc:	4b46      	ldr	r3, [pc, #280]	@ (8016cd8 <diagnostics_tasklet_poll+0x2fc>)
 8016bbe:	781b      	ldrb	r3, [r3, #0]
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d125      	bne.n	8016c10 <diagnostics_tasklet_poll+0x234>
 8016bc4:	4b45      	ldr	r3, [pc, #276]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016bc6:	781b      	ldrb	r3, [r3, #0]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d121      	bne.n	8016c10 <diagnostics_tasklet_poll+0x234>
  {
    if ((SD_TEST_SECTOR0 != 0U) && (sd_test_sector0_done == 0U))
 8016bcc:	4b4a      	ldr	r3, [pc, #296]	@ (8016cf8 <diagnostics_tasklet_poll+0x31c>)
 8016bce:	781b      	ldrb	r3, [r3, #0]
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d11a      	bne.n	8016c0a <diagnostics_tasklet_poll+0x22e>
    {
      if (sd_stream_start_read(0U, SD_STREAM_BLOCKS_PER_BUFFER) == HAL_OK)
 8016bd4:	2108      	movs	r1, #8
 8016bd6:	2000      	movs	r0, #0
 8016bd8:	f001 fe98 	bl	801890c <sd_stream_start_read>
 8016bdc:	4603      	mov	r3, r0
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d10c      	bne.n	8016bfc <diagnostics_tasklet_poll+0x220>
      {
        sd_test_state = SD_TEST_STATE_SECTOR0_WAIT;
 8016be2:	4b3d      	ldr	r3, [pc, #244]	@ (8016cd8 <diagnostics_tasklet_poll+0x2fc>)
 8016be4:	2202      	movs	r2, #2
 8016be6:	701a      	strb	r2, [r3, #0]
        sd_test_timeout = now + 2000U;
 8016be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016bec:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016bf0:	4a42      	ldr	r2, [pc, #264]	@ (8016cfc <diagnostics_tasklet_poll+0x320>)
 8016bf2:	6013      	str	r3, [r2, #0]
        LOG("SD test sector0 start\r\n");
 8016bf4:	4842      	ldr	r0, [pc, #264]	@ (8016d00 <diagnostics_tasklet_poll+0x324>)
 8016bf6:	f7ff fccb 	bl	8016590 <diagnostics_log>
 8016bfa:	e009      	b.n	8016c10 <diagnostics_tasklet_poll+0x234>
      }
      else
      {
        LOG("SD test sector0 FAILED to start\r\n");
 8016bfc:	4841      	ldr	r0, [pc, #260]	@ (8016d04 <diagnostics_tasklet_poll+0x328>)
 8016bfe:	f7ff fcc7 	bl	8016590 <diagnostics_log>
        sd_test_failed = 1U;
 8016c02:	4b36      	ldr	r3, [pc, #216]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016c04:	2201      	movs	r2, #1
 8016c06:	701a      	strb	r2, [r3, #0]
 8016c08:	e002      	b.n	8016c10 <diagnostics_tasklet_poll+0x234>
        sd_test_failed = 1U;
      }
    }
    else
    {
      sd_test_running = 0U;
 8016c0a:	4b32      	ldr	r3, [pc, #200]	@ (8016cd4 <diagnostics_tasklet_poll+0x2f8>)
 8016c0c:	2200      	movs	r2, #0
 8016c0e:	701a      	strb	r2, [r3, #0]
    }
  }

  if ((sd_test_running != 0U) && (sd_test_failed == 0U))
 8016c10:	4b30      	ldr	r3, [pc, #192]	@ (8016cd4 <diagnostics_tasklet_poll+0x2f8>)
 8016c12:	781b      	ldrb	r3, [r3, #0]
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	f000 8102 	beq.w	8016e1e <diagnostics_tasklet_poll+0x442>
 8016c1a:	4b30      	ldr	r3, [pc, #192]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016c1c:	781b      	ldrb	r3, [r3, #0]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	f040 80fd 	bne.w	8016e1e <diagnostics_tasklet_poll+0x442>
  {
    if (sd_stream_has_error())
 8016c24:	f001 ff68 	bl	8018af8 <sd_stream_has_error>
 8016c28:	4603      	mov	r3, r0
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d006      	beq.n	8016c3c <diagnostics_tasklet_poll+0x260>
    {
      LOG("SD stream error\r\n");
 8016c2e:	4836      	ldr	r0, [pc, #216]	@ (8016d08 <diagnostics_tasklet_poll+0x32c>)
 8016c30:	f7ff fcae 	bl	8016590 <diagnostics_log>
      sd_test_failed = 1U;
 8016c34:	4b29      	ldr	r3, [pc, #164]	@ (8016cdc <diagnostics_tasklet_poll+0x300>)
 8016c36:	2201      	movs	r2, #1
 8016c38:	701a      	strb	r2, [r3, #0]
    {
      LOG("SD test timeout\r\n");
      sd_test_failed = 1U;
    }
  }
}
 8016c3a:	e0f0      	b.n	8016e1e <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT) && sd_stream_is_complete())
 8016c3c:	4b26      	ldr	r3, [pc, #152]	@ (8016cd8 <diagnostics_tasklet_poll+0x2fc>)
 8016c3e:	781b      	ldrb	r3, [r3, #0]
 8016c40:	2b02      	cmp	r3, #2
 8016c42:	d174      	bne.n	8016d2e <diagnostics_tasklet_poll+0x352>
 8016c44:	f001 ff3c 	bl	8018ac0 <sd_stream_is_complete>
 8016c48:	4603      	mov	r3, r0
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d06f      	beq.n	8016d2e <diagnostics_tasklet_poll+0x352>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016c4e:	f001 ff7d 	bl	8018b4c <sd_stream_get_buffer0>
 8016c52:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
      if ((bytes[510] == 0x55U) && (bytes[511] == 0xAAU))
 8016c56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016c5a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016c5e:	781b      	ldrb	r3, [r3, #0]
 8016c60:	2b55      	cmp	r3, #85	@ 0x55
 8016c62:	d155      	bne.n	8016d10 <diagnostics_tasklet_poll+0x334>
 8016c64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016c68:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016c6c:	781b      	ldrb	r3, [r3, #0]
 8016c6e:	2baa      	cmp	r3, #170	@ 0xaa
 8016c70:	d14e      	bne.n	8016d10 <diagnostics_tasklet_poll+0x334>
        LOG("SD sector0 signature OK (0x55AA)\r\n");
 8016c72:	4826      	ldr	r0, [pc, #152]	@ (8016d0c <diagnostics_tasklet_poll+0x330>)
 8016c74:	f7ff fc8c 	bl	8016590 <diagnostics_log>
 8016c78:	e052      	b.n	8016d20 <diagnostics_tasklet_poll+0x344>
 8016c7a:	bf00      	nop
 8016c7c:	240094cc 	.word	0x240094cc
 8016c80:	58021c00 	.word	0x58021c00
 8016c84:	240094d0 	.word	0x240094d0
 8016c88:	240099bc 	.word	0x240099bc
 8016c8c:	24009478 	.word	0x24009478
 8016c90:	2400947c 	.word	0x2400947c
 8016c94:	24009480 	.word	0x24009480
 8016c98:	24009484 	.word	0x24009484
 8016c9c:	24009488 	.word	0x24009488
 8016ca0:	2400948c 	.word	0x2400948c
 8016ca4:	24009494 	.word	0x24009494
 8016ca8:	24009498 	.word	0x24009498
 8016cac:	24009490 	.word	0x24009490
 8016cb0:	2400949c 	.word	0x2400949c
 8016cb4:	240094a0 	.word	0x240094a0
 8016cb8:	240094d8 	.word	0x240094d8
 8016cbc:	240094a4 	.word	0x240094a4
 8016cc0:	240094a8 	.word	0x240094a8
 8016cc4:	240094ac 	.word	0x240094ac
 8016cc8:	0801b090 	.word	0x0801b090
 8016ccc:	240094d4 	.word	0x240094d4
 8016cd0:	0801b160 	.word	0x0801b160
 8016cd4:	240094b4 	.word	0x240094b4
 8016cd8:	240094b6 	.word	0x240094b6
 8016cdc:	240094b7 	.word	0x240094b7
 8016ce0:	240094b5 	.word	0x240094b5
 8016ce4:	0801b180 	.word	0x0801b180
 8016ce8:	0801b194 	.word	0x0801b194
 8016cec:	0801b1b0 	.word	0x0801b1b0
 8016cf0:	0801b01c 	.word	0x0801b01c
 8016cf4:	0801b1cc 	.word	0x0801b1cc
 8016cf8:	240094c8 	.word	0x240094c8
 8016cfc:	240094b8 	.word	0x240094b8
 8016d00:	0801b1fc 	.word	0x0801b1fc
 8016d04:	0801b214 	.word	0x0801b214
 8016d08:	0801b238 	.word	0x0801b238
 8016d0c:	0801b24c 	.word	0x0801b24c
        LOG("SD sector0 signature missing, dump first 64 bytes:\r\n");
 8016d10:	4845      	ldr	r0, [pc, #276]	@ (8016e28 <diagnostics_tasklet_poll+0x44c>)
 8016d12:	f7ff fc3d 	bl	8016590 <diagnostics_log>
        SD_LogHex(bytes, 64U);
 8016d16:	2140      	movs	r1, #64	@ 0x40
 8016d18:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8016d1c:	f7ff fd84 	bl	8016828 <SD_LogHex>
      sd_test_sector0_done = 1U;
 8016d20:	4b42      	ldr	r3, [pc, #264]	@ (8016e2c <diagnostics_tasklet_poll+0x450>)
 8016d22:	2201      	movs	r2, #1
 8016d24:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016d26:	4b42      	ldr	r3, [pc, #264]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016d28:	2200      	movs	r2, #0
 8016d2a:	701a      	strb	r2, [r3, #0]
    {
 8016d2c:	e077      	b.n	8016e1e <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && sd_stream_is_complete())
 8016d2e:	4b40      	ldr	r3, [pc, #256]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016d30:	781b      	ldrb	r3, [r3, #0]
 8016d32:	2b03      	cmp	r3, #3
 8016d34:	d11c      	bne.n	8016d70 <diagnostics_tasklet_poll+0x394>
 8016d36:	f001 fec3 	bl	8018ac0 <sd_stream_is_complete>
 8016d3a:	4603      	mov	r3, r0
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d017      	beq.n	8016d70 <diagnostics_tasklet_poll+0x394>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016d40:	f001 ff04 	bl	8018b4c <sd_stream_get_buffer0>
 8016d44:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
      uint32_t crc = SD_CRC32(bytes, SD_TEST_KNOWN_BLOCKS * SD_STREAM_BLOCK_SIZE_BYTES);
 8016d48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8016d4c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8016d50:	f7ff fdc6 	bl	80168e0 <SD_CRC32>
 8016d54:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
      LOGF("SD known region CRC32=0x%08lX\r\n", (unsigned long)crc);
 8016d58:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8016d5c:	4835      	ldr	r0, [pc, #212]	@ (8016e34 <diagnostics_tasklet_poll+0x458>)
 8016d5e:	f7ff fc22 	bl	80165a6 <diagnostics_logf>
      sd_test_known_done = 1U;
 8016d62:	4b35      	ldr	r3, [pc, #212]	@ (8016e38 <diagnostics_tasklet_poll+0x45c>)
 8016d64:	2201      	movs	r2, #1
 8016d66:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8016d68:	4b31      	ldr	r3, [pc, #196]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016d6a:	2200      	movs	r2, #0
 8016d6c:	701a      	strb	r2, [r3, #0]
    {
 8016d6e:	e056      	b.n	8016e1e <diagnostics_tasklet_poll+0x442>
    else if (sd_test_state == SD_TEST_STATE_LONG_RUN)
 8016d70:	4b2f      	ldr	r3, [pc, #188]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016d72:	781b      	ldrb	r3, [r3, #0]
 8016d74:	2b04      	cmp	r3, #4
 8016d76:	d13d      	bne.n	8016df4 <diagnostics_tasklet_poll+0x418>
      if ((now - sd_last_stats_tick) >= 1000U)
 8016d78:	4b30      	ldr	r3, [pc, #192]	@ (8016e3c <diagnostics_tasklet_poll+0x460>)
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016d80:	1ad3      	subs	r3, r2, r3
 8016d82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016d86:	d325      	bcc.n	8016dd4 <diagnostics_tasklet_poll+0x3f8>
        uint32_t buf0 = sd_stream_get_read_buf0_count();
 8016d88:	f001 fec8 	bl	8018b1c <sd_stream_get_read_buf0_count>
 8016d8c:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        uint32_t buf1 = sd_stream_get_read_buf1_count();
 8016d90:	f001 fed0 	bl	8018b34 <sd_stream_get_read_buf1_count>
 8016d94:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        uint32_t delta = (buf0 - sd_last_buf0_count) + (buf1 - sd_last_buf1_count);
 8016d98:	4b29      	ldr	r3, [pc, #164]	@ (8016e40 <diagnostics_tasklet_poll+0x464>)
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8016da0:	1ad2      	subs	r2, r2, r3
 8016da2:	4b28      	ldr	r3, [pc, #160]	@ (8016e44 <diagnostics_tasklet_poll+0x468>)
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8016daa:	1acb      	subs	r3, r1, r3
 8016dac:	4413      	add	r3, r2
 8016dae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        uint32_t bytes = delta * SD_STREAM_BUFFER_SIZE_BYTES;
 8016db2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8016db6:	031b      	lsls	r3, r3, #12
 8016db8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        sd_last_buf0_count = buf0;
 8016dbc:	4a20      	ldr	r2, [pc, #128]	@ (8016e40 <diagnostics_tasklet_poll+0x464>)
 8016dbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016dc2:	6013      	str	r3, [r2, #0]
        sd_last_buf1_count = buf1;
 8016dc4:	4a1f      	ldr	r2, [pc, #124]	@ (8016e44 <diagnostics_tasklet_poll+0x468>)
 8016dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8016dca:	6013      	str	r3, [r2, #0]
        sd_last_stats_tick = now;
 8016dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8016e3c <diagnostics_tasklet_poll+0x460>)
 8016dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016dd2:	6013      	str	r3, [r2, #0]
      if (sd_stream_is_complete())
 8016dd4:	f001 fe74 	bl	8018ac0 <sd_stream_is_complete>
 8016dd8:	4603      	mov	r3, r0
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d01f      	beq.n	8016e1e <diagnostics_tasklet_poll+0x442>
        if (sd_stream_start_read(0U, SD_TEST_LONG_BLOCKS) != HAL_OK)
 8016dde:	2180      	movs	r1, #128	@ 0x80
 8016de0:	2000      	movs	r0, #0
 8016de2:	f001 fd93 	bl	801890c <sd_stream_start_read>
 8016de6:	4603      	mov	r3, r0
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d018      	beq.n	8016e1e <diagnostics_tasklet_poll+0x442>
          sd_test_failed = 1U;
 8016dec:	4b16      	ldr	r3, [pc, #88]	@ (8016e48 <diagnostics_tasklet_poll+0x46c>)
 8016dee:	2201      	movs	r2, #1
 8016df0:	701a      	strb	r2, [r3, #0]
}
 8016df2:	e014      	b.n	8016e1e <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016df4:	4b0e      	ldr	r3, [pc, #56]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016df6:	781b      	ldrb	r3, [r3, #0]
 8016df8:	2b02      	cmp	r3, #2
 8016dfa:	d003      	beq.n	8016e04 <diagnostics_tasklet_poll+0x428>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8016e30 <diagnostics_tasklet_poll+0x454>)
 8016dfe:	781b      	ldrb	r3, [r3, #0]
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016e00:	2b03      	cmp	r3, #3
 8016e02:	d10c      	bne.n	8016e1e <diagnostics_tasklet_poll+0x442>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016e04:	4b11      	ldr	r3, [pc, #68]	@ (8016e4c <diagnostics_tasklet_poll+0x470>)
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8016e0c:	429a      	cmp	r2, r3
 8016e0e:	d906      	bls.n	8016e1e <diagnostics_tasklet_poll+0x442>
      LOG("SD test timeout\r\n");
 8016e10:	480f      	ldr	r0, [pc, #60]	@ (8016e50 <diagnostics_tasklet_poll+0x474>)
 8016e12:	f7ff fbbd 	bl	8016590 <diagnostics_log>
      sd_test_failed = 1U;
 8016e16:	4b0c      	ldr	r3, [pc, #48]	@ (8016e48 <diagnostics_tasklet_poll+0x46c>)
 8016e18:	2201      	movs	r2, #1
 8016e1a:	701a      	strb	r2, [r3, #0]
}
 8016e1c:	e7ff      	b.n	8016e1e <diagnostics_tasklet_poll+0x442>
 8016e1e:	bf00      	nop
 8016e20:	37ec      	adds	r7, #236	@ 0xec
 8016e22:	46bd      	mov	sp, r7
 8016e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016e26:	bf00      	nop
 8016e28:	0801b270 	.word	0x0801b270
 8016e2c:	240094c8 	.word	0x240094c8
 8016e30:	240094b6 	.word	0x240094b6
 8016e34:	0801b2a8 	.word	0x0801b2a8
 8016e38:	240094c9 	.word	0x240094c9
 8016e3c:	240094bc 	.word	0x240094bc
 8016e40:	240094c0 	.word	0x240094c0
 8016e44:	240094c4 	.word	0x240094c4
 8016e48:	240094b7 	.word	0x240094b7
 8016e4c:	240094b8 	.word	0x240094b8
 8016e50:	0801b2c8 	.word	0x0801b2c8

08016e54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8016e54:	b580      	push	{r7, lr}
 8016e56:	b082      	sub	sp, #8
 8016e58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8016e5a:	4b11      	ldr	r3, [pc, #68]	@ (8016ea0 <MX_DMA_Init+0x4c>)
 8016e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8016e60:	4a0f      	ldr	r2, [pc, #60]	@ (8016ea0 <MX_DMA_Init+0x4c>)
 8016e62:	f043 0301 	orr.w	r3, r3, #1
 8016e66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8016e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8016ea0 <MX_DMA_Init+0x4c>)
 8016e6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8016e70:	f003 0301 	and.w	r3, r3, #1
 8016e74:	607b      	str	r3, [r7, #4]
 8016e76:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8016e78:	2200      	movs	r2, #0
 8016e7a:	2100      	movs	r1, #0
 8016e7c:	200b      	movs	r0, #11
 8016e7e:	f7ed feb8 	bl	8004bf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8016e82:	200b      	movs	r0, #11
 8016e84:	f7ed fecf 	bl	8004c26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8016e88:	2200      	movs	r2, #0
 8016e8a:	2100      	movs	r1, #0
 8016e8c:	200c      	movs	r0, #12
 8016e8e:	f7ed feb0 	bl	8004bf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8016e92:	200c      	movs	r0, #12
 8016e94:	f7ed fec7 	bl	8004c26 <HAL_NVIC_EnableIRQ>

}
 8016e98:	bf00      	nop
 8016e9a:	3708      	adds	r7, #8
 8016e9c:	46bd      	mov	sp, r7
 8016e9e:	bd80      	pop	{r7, pc}
 8016ea0:	58024400 	.word	0x58024400

08016ea4 <engine_tick>:
volatile uint32_t engine_tick_count = 0U;
static uint32_t engine_frames_accum = 0U;
static uint32_t engine_frames_per_tick = 0U;

static void engine_tick(void)
{
 8016ea4:	b480      	push	{r7}
 8016ea6:	af00      	add	r7, sp, #0
  engine_tick_count++;
 8016ea8:	4b04      	ldr	r3, [pc, #16]	@ (8016ebc <engine_tick+0x18>)
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	3301      	adds	r3, #1
 8016eae:	4a03      	ldr	r2, [pc, #12]	@ (8016ebc <engine_tick+0x18>)
 8016eb0:	6013      	str	r3, [r2, #0]
}
 8016eb2:	bf00      	nop
 8016eb4:	46bd      	mov	sp, r7
 8016eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eba:	4770      	bx	lr
 8016ebc:	240094d8 	.word	0x240094d8

08016ec0 <engine_tasklet_init>:

void engine_tasklet_init(uint32_t sample_rate)
{
 8016ec0:	b480      	push	{r7}
 8016ec2:	b083      	sub	sp, #12
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	6078      	str	r0, [r7, #4]
  engine_tick_count = 0U;
 8016ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8016efc <engine_tasklet_init+0x3c>)
 8016eca:	2200      	movs	r2, #0
 8016ecc:	601a      	str	r2, [r3, #0]
  engine_frames_accum = 0U;
 8016ece:	4b0c      	ldr	r3, [pc, #48]	@ (8016f00 <engine_tasklet_init+0x40>)
 8016ed0:	2200      	movs	r2, #0
 8016ed2:	601a      	str	r2, [r3, #0]
  engine_frames_per_tick = sample_rate / 1000U;
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	4a0b      	ldr	r2, [pc, #44]	@ (8016f04 <engine_tasklet_init+0x44>)
 8016ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8016edc:	099b      	lsrs	r3, r3, #6
 8016ede:	4a0a      	ldr	r2, [pc, #40]	@ (8016f08 <engine_tasklet_init+0x48>)
 8016ee0:	6013      	str	r3, [r2, #0]

  if (engine_frames_per_tick == 0U)
 8016ee2:	4b09      	ldr	r3, [pc, #36]	@ (8016f08 <engine_tasklet_init+0x48>)
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d102      	bne.n	8016ef0 <engine_tasklet_init+0x30>
  {
    engine_frames_per_tick = 1U;
 8016eea:	4b07      	ldr	r3, [pc, #28]	@ (8016f08 <engine_tasklet_init+0x48>)
 8016eec:	2201      	movs	r2, #1
 8016eee:	601a      	str	r2, [r3, #0]
  }
}
 8016ef0:	bf00      	nop
 8016ef2:	370c      	adds	r7, #12
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016efa:	4770      	bx	lr
 8016efc:	240094d8 	.word	0x240094d8
 8016f00:	240094dc 	.word	0x240094dc
 8016f04:	10624dd3 	.word	0x10624dd3
 8016f08:	240094e0 	.word	0x240094e0

08016f0c <engine_tasklet_notify_frames>:

void engine_tasklet_notify_frames(uint32_t frames)
{
 8016f0c:	b480      	push	{r7}
 8016f0e:	b083      	sub	sp, #12
 8016f10:	af00      	add	r7, sp, #0
 8016f12:	6078      	str	r0, [r7, #4]
  engine_frames_accum += frames;
 8016f14:	4b05      	ldr	r3, [pc, #20]	@ (8016f2c <engine_tasklet_notify_frames+0x20>)
 8016f16:	681a      	ldr	r2, [r3, #0]
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	4413      	add	r3, r2
 8016f1c:	4a03      	ldr	r2, [pc, #12]	@ (8016f2c <engine_tasklet_notify_frames+0x20>)
 8016f1e:	6013      	str	r3, [r2, #0]
}
 8016f20:	bf00      	nop
 8016f22:	370c      	adds	r7, #12
 8016f24:	46bd      	mov	sp, r7
 8016f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2a:	4770      	bx	lr
 8016f2c:	240094dc 	.word	0x240094dc

08016f30 <engine_tasklet_poll>:

void engine_tasklet_poll(void)
{
 8016f30:	b580      	push	{r7, lr}
 8016f32:	af00      	add	r7, sp, #0
  while (engine_frames_accum >= engine_frames_per_tick)
 8016f34:	e008      	b.n	8016f48 <engine_tasklet_poll+0x18>
  {
    engine_frames_accum -= engine_frames_per_tick;
 8016f36:	4b09      	ldr	r3, [pc, #36]	@ (8016f5c <engine_tasklet_poll+0x2c>)
 8016f38:	681a      	ldr	r2, [r3, #0]
 8016f3a:	4b09      	ldr	r3, [pc, #36]	@ (8016f60 <engine_tasklet_poll+0x30>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	1ad3      	subs	r3, r2, r3
 8016f40:	4a06      	ldr	r2, [pc, #24]	@ (8016f5c <engine_tasklet_poll+0x2c>)
 8016f42:	6013      	str	r3, [r2, #0]
    engine_tick();
 8016f44:	f7ff ffae 	bl	8016ea4 <engine_tick>
  while (engine_frames_accum >= engine_frames_per_tick)
 8016f48:	4b04      	ldr	r3, [pc, #16]	@ (8016f5c <engine_tasklet_poll+0x2c>)
 8016f4a:	681a      	ldr	r2, [r3, #0]
 8016f4c:	4b04      	ldr	r3, [pc, #16]	@ (8016f60 <engine_tasklet_poll+0x30>)
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	429a      	cmp	r2, r3
 8016f52:	d2f0      	bcs.n	8016f36 <engine_tasklet_poll+0x6>
  }
}
 8016f54:	bf00      	nop
 8016f56:	bf00      	nop
 8016f58:	bd80      	pop	{r7, pc}
 8016f5a:	bf00      	nop
 8016f5c:	240094dc 	.word	0x240094dc
 8016f60:	240094e0 	.word	0x240094e0

08016f64 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8016f64:	b580      	push	{r7, lr}
 8016f66:	b088      	sub	sp, #32
 8016f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8016f6a:	1d3b      	adds	r3, r7, #4
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	601a      	str	r2, [r3, #0]
 8016f70:	605a      	str	r2, [r3, #4]
 8016f72:	609a      	str	r2, [r3, #8]
 8016f74:	60da      	str	r2, [r3, #12]
 8016f76:	611a      	str	r2, [r3, #16]
 8016f78:	615a      	str	r2, [r3, #20]
 8016f7a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8016f7c:	4b20      	ldr	r3, [pc, #128]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f7e:	4a21      	ldr	r2, [pc, #132]	@ (8017004 <MX_FMC_Init+0xa0>)
 8016f80:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8016f82:	4b1f      	ldr	r3, [pc, #124]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f84:	2200      	movs	r2, #0
 8016f86:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8016f88:	4b1d      	ldr	r3, [pc, #116]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f8a:	2201      	movs	r2, #1
 8016f8c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8016f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f90:	2208      	movs	r2, #8
 8016f92:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8016f94:	4b1a      	ldr	r3, [pc, #104]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f96:	2210      	movs	r2, #16
 8016f98:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8016f9a:	4b19      	ldr	r3, [pc, #100]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016f9c:	2240      	movs	r2, #64	@ 0x40
 8016f9e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8016fa0:	4b17      	ldr	r3, [pc, #92]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016fa2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8016fa6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8016fa8:	4b15      	ldr	r3, [pc, #84]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016faa:	2200      	movs	r2, #0
 8016fac:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8016fae:	4b14      	ldr	r3, [pc, #80]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016fb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8016fb4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8016fb6:	4b12      	ldr	r3, [pc, #72]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016fb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8016fbc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8016fbe:	4b10      	ldr	r3, [pc, #64]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016fc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8016fc4:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8016fc6:	2302      	movs	r3, #2
 8016fc8:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8016fca:	2307      	movs	r3, #7
 8016fcc:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8016fce:	2304      	movs	r3, #4
 8016fd0:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8016fd2:	2307      	movs	r3, #7
 8016fd4:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8016fd6:	2303      	movs	r3, #3
 8016fd8:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8016fda:	2302      	movs	r3, #2
 8016fdc:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8016fde:	2302      	movs	r3, #2
 8016fe0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8016fe2:	1d3b      	adds	r3, r7, #4
 8016fe4:	4619      	mov	r1, r3
 8016fe6:	4806      	ldr	r0, [pc, #24]	@ (8017000 <MX_FMC_Init+0x9c>)
 8016fe8:	f7fa fc80 	bl	80118ec <HAL_SDRAM_Init>
 8016fec:	4603      	mov	r3, r0
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	d001      	beq.n	8016ff6 <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8016ff2:	f000 fafb 	bl	80175ec <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8016ff6:	bf00      	nop
 8016ff8:	3720      	adds	r7, #32
 8016ffa:	46bd      	mov	sp, r7
 8016ffc:	bd80      	pop	{r7, pc}
 8016ffe:	bf00      	nop
 8017000:	240094e4 	.word	0x240094e4
 8017004:	52004140 	.word	0x52004140

08017008 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8017008:	b580      	push	{r7, lr}
 801700a:	b0b8      	sub	sp, #224	@ 0xe0
 801700c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801700e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017012:	2200      	movs	r2, #0
 8017014:	601a      	str	r2, [r3, #0]
 8017016:	605a      	str	r2, [r3, #4]
 8017018:	609a      	str	r2, [r3, #8]
 801701a:	60da      	str	r2, [r3, #12]
 801701c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 801701e:	4b58      	ldr	r3, [pc, #352]	@ (8017180 <HAL_FMC_MspInit+0x178>)
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	2b00      	cmp	r3, #0
 8017024:	f040 80a7 	bne.w	8017176 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8017028:	4b55      	ldr	r3, [pc, #340]	@ (8017180 <HAL_FMC_MspInit+0x178>)
 801702a:	2201      	movs	r2, #1
 801702c:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801702e:	f107 0308 	add.w	r3, r7, #8
 8017032:	22c0      	movs	r2, #192	@ 0xc0
 8017034:	2100      	movs	r1, #0
 8017036:	4618      	mov	r0, r3
 8017038:	f003 f9d2 	bl	801a3e0 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 801703c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017040:	f04f 0300 	mov.w	r3, #0
 8017044:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8017048:	2305      	movs	r3, #5
 801704a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 160;
 801704c:	23a0      	movs	r3, #160	@ 0xa0
 801704e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8017050:	2308      	movs	r3, #8
 8017052:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8017054:	2301      	movs	r3, #1
 8017056:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 8;
 8017058:	2308      	movs	r3, #8
 801705a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 801705c:	2380      	movs	r3, #128	@ 0x80
 801705e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8017060:	2300      	movs	r3, #0
 8017062:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8017064:	2302      	movs	r3, #2
 8017066:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017068:	f107 0308 	add.w	r3, r7, #8
 801706c:	4618      	mov	r0, r3
 801706e:	f7f5 fb4f 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 8017072:	4603      	mov	r3, r0
 8017074:	2b00      	cmp	r3, #0
 8017076:	d001      	beq.n	801707c <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8017078:	f000 fab8 	bl	80175ec <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 801707c:	4b41      	ldr	r3, [pc, #260]	@ (8017184 <HAL_FMC_MspInit+0x17c>)
 801707e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8017082:	4a40      	ldr	r2, [pc, #256]	@ (8017184 <HAL_FMC_MspInit+0x17c>)
 8017084:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8017088:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 801708c:	4b3d      	ldr	r3, [pc, #244]	@ (8017184 <HAL_FMC_MspInit+0x17c>)
 801708e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8017092:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8017096:	607b      	str	r3, [r7, #4]
 8017098:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 801709a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 801709e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80170a2:	2302      	movs	r3, #2
 80170a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80170a8:	2300      	movs	r3, #0
 80170aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80170ae:	2303      	movs	r3, #3
 80170b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80170b4:	230c      	movs	r3, #12
 80170b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80170ba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80170be:	4619      	mov	r1, r3
 80170c0:	4831      	ldr	r0, [pc, #196]	@ (8017188 <HAL_FMC_MspInit+0x180>)
 80170c2:	f7f0 fc13 	bl	80078ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 80170c6:	232c      	movs	r3, #44	@ 0x2c
 80170c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80170cc:	2302      	movs	r3, #2
 80170ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80170d2:	2300      	movs	r3, #0
 80170d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80170d8:	2303      	movs	r3, #3
 80170da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80170de:	230c      	movs	r3, #12
 80170e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80170e4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80170e8:	4619      	mov	r1, r3
 80170ea:	4828      	ldr	r0, [pc, #160]	@ (801718c <HAL_FMC_MspInit+0x184>)
 80170ec:	f7f0 fbfe 	bl	80078ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 80170f0:	f248 1337 	movw	r3, #33079	@ 0x8137
 80170f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80170f8:	2302      	movs	r3, #2
 80170fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80170fe:	2300      	movs	r3, #0
 8017100:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017104:	2303      	movs	r3, #3
 8017106:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 801710a:	230c      	movs	r3, #12
 801710c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8017110:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017114:	4619      	mov	r1, r3
 8017116:	481e      	ldr	r0, [pc, #120]	@ (8017190 <HAL_FMC_MspInit+0x188>)
 8017118:	f7f0 fbe8 	bl	80078ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 801711c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8017120:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017124:	2302      	movs	r3, #2
 8017126:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801712a:	2300      	movs	r3, #0
 801712c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017130:	2303      	movs	r3, #3
 8017132:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8017136:	230c      	movs	r3, #12
 8017138:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801713c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8017140:	4619      	mov	r1, r3
 8017142:	4814      	ldr	r0, [pc, #80]	@ (8017194 <HAL_FMC_MspInit+0x18c>)
 8017144:	f7f0 fbd2 	bl	80078ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8017148:	f24c 7303 	movw	r3, #50947	@ 0xc703
 801714c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017150:	2302      	movs	r3, #2
 8017152:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017156:	2300      	movs	r3, #0
 8017158:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801715c:	2303      	movs	r3, #3
 801715e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8017162:	230c      	movs	r3, #12
 8017164:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8017168:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 801716c:	4619      	mov	r1, r3
 801716e:	480a      	ldr	r0, [pc, #40]	@ (8017198 <HAL_FMC_MspInit+0x190>)
 8017170:	f7f0 fbbc 	bl	80078ec <HAL_GPIO_Init>
 8017174:	e000      	b.n	8017178 <HAL_FMC_MspInit+0x170>
    return;
 8017176:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8017178:	37e0      	adds	r7, #224	@ 0xe0
 801717a:	46bd      	mov	sp, r7
 801717c:	bd80      	pop	{r7, pc}
 801717e:	bf00      	nop
 8017180:	24009518 	.word	0x24009518
 8017184:	58024400 	.word	0x58024400
 8017188:	58021400 	.word	0x58021400
 801718c:	58021c00 	.word	0x58021c00
 8017190:	58021800 	.word	0x58021800
 8017194:	58021000 	.word	0x58021000
 8017198:	58020c00 	.word	0x58020c00

0801719c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 801719c:	b580      	push	{r7, lr}
 801719e:	b082      	sub	sp, #8
 80171a0:	af00      	add	r7, sp, #0
 80171a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80171a4:	f7ff ff30 	bl	8017008 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80171a8:	bf00      	nop
 80171aa:	3708      	adds	r7, #8
 80171ac:	46bd      	mov	sp, r7
 80171ae:	bd80      	pop	{r7, pc}

080171b0 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80171b0:	b580      	push	{r7, lr}
 80171b2:	b08e      	sub	sp, #56	@ 0x38
 80171b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80171b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80171ba:	2200      	movs	r2, #0
 80171bc:	601a      	str	r2, [r3, #0]
 80171be:	605a      	str	r2, [r3, #4]
 80171c0:	609a      	str	r2, [r3, #8]
 80171c2:	60da      	str	r2, [r3, #12]
 80171c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80171c6:	4b47      	ldr	r3, [pc, #284]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80171cc:	4a45      	ldr	r2, [pc, #276]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171ce:	f043 0310 	orr.w	r3, r3, #16
 80171d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80171d6:	4b43      	ldr	r3, [pc, #268]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80171dc:	f003 0310 	and.w	r3, r3, #16
 80171e0:	623b      	str	r3, [r7, #32]
 80171e2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80171e4:	4b3f      	ldr	r3, [pc, #252]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80171ea:	4a3e      	ldr	r2, [pc, #248]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171ec:	f043 0320 	orr.w	r3, r3, #32
 80171f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80171f4:	4b3b      	ldr	r3, [pc, #236]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80171f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80171fa:	f003 0320 	and.w	r3, r3, #32
 80171fe:	61fb      	str	r3, [r7, #28]
 8017200:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8017202:	4b38      	ldr	r3, [pc, #224]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017208:	4a36      	ldr	r2, [pc, #216]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801720a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801720e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017212:	4b34      	ldr	r3, [pc, #208]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801721c:	61bb      	str	r3, [r7, #24]
 801721e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8017220:	4b30      	ldr	r3, [pc, #192]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017226:	4a2f      	ldr	r2, [pc, #188]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801722c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017230:	4b2c      	ldr	r3, [pc, #176]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801723a:	617b      	str	r3, [r7, #20]
 801723c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801723e:	4b29      	ldr	r3, [pc, #164]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017244:	4a27      	ldr	r2, [pc, #156]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017246:	f043 0302 	orr.w	r3, r3, #2
 801724a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801724e:	4b25      	ldr	r3, [pc, #148]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017254:	f003 0302 	and.w	r3, r3, #2
 8017258:	613b      	str	r3, [r7, #16]
 801725a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801725c:	4b21      	ldr	r3, [pc, #132]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801725e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017262:	4a20      	ldr	r2, [pc, #128]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017264:	f043 0308 	orr.w	r3, r3, #8
 8017268:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801726c:	4b1d      	ldr	r3, [pc, #116]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801726e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017272:	f003 0308 	and.w	r3, r3, #8
 8017276:	60fb      	str	r3, [r7, #12]
 8017278:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801727a:	4b1a      	ldr	r3, [pc, #104]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801727c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017280:	4a18      	ldr	r2, [pc, #96]	@ (80172e4 <MX_GPIO_Init+0x134>)
 8017282:	f043 0304 	orr.w	r3, r3, #4
 8017286:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801728a:	4b16      	ldr	r3, [pc, #88]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801728c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017290:	f003 0304 	and.w	r3, r3, #4
 8017294:	60bb      	str	r3, [r7, #8]
 8017296:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8017298:	4b12      	ldr	r3, [pc, #72]	@ (80172e4 <MX_GPIO_Init+0x134>)
 801729a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801729e:	4a11      	ldr	r2, [pc, #68]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80172a0:	f043 0301 	orr.w	r3, r3, #1
 80172a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80172a8:	4b0e      	ldr	r3, [pc, #56]	@ (80172e4 <MX_GPIO_Init+0x134>)
 80172aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80172ae:	f003 0301 	and.w	r3, r3, #1
 80172b2:	607b      	str	r3, [r7, #4]
 80172b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 80172b6:	2200      	movs	r2, #0
 80172b8:	2180      	movs	r1, #128	@ 0x80
 80172ba:	480b      	ldr	r0, [pc, #44]	@ (80172e8 <MX_GPIO_Init+0x138>)
 80172bc:	f7f0 fcc6 	bl	8007c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 80172c0:	2380      	movs	r3, #128	@ 0x80
 80172c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80172c4:	2301      	movs	r3, #1
 80172c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80172c8:	2300      	movs	r3, #0
 80172ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80172cc:	2300      	movs	r3, #0
 80172ce:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 80172d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80172d4:	4619      	mov	r1, r3
 80172d6:	4804      	ldr	r0, [pc, #16]	@ (80172e8 <MX_GPIO_Init+0x138>)
 80172d8:	f7f0 fb08 	bl	80078ec <HAL_GPIO_Init>

}
 80172dc:	bf00      	nop
 80172de:	3738      	adds	r7, #56	@ 0x38
 80172e0:	46bd      	mov	sp, r7
 80172e2:	bd80      	pop	{r7, pc}
 80172e4:	58024400 	.word	0x58024400
 80172e8:	58021c00 	.word	0x58021c00

080172ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80172f0:	4b1b      	ldr	r3, [pc, #108]	@ (8017360 <MX_I2C1_Init+0x74>)
 80172f2:	4a1c      	ldr	r2, [pc, #112]	@ (8017364 <MX_I2C1_Init+0x78>)
 80172f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 80172f6:	4b1a      	ldr	r3, [pc, #104]	@ (8017360 <MX_I2C1_Init+0x74>)
 80172f8:	4a1b      	ldr	r2, [pc, #108]	@ (8017368 <MX_I2C1_Init+0x7c>)
 80172fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80172fc:	4b18      	ldr	r3, [pc, #96]	@ (8017360 <MX_I2C1_Init+0x74>)
 80172fe:	2200      	movs	r2, #0
 8017300:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8017302:	4b17      	ldr	r3, [pc, #92]	@ (8017360 <MX_I2C1_Init+0x74>)
 8017304:	2201      	movs	r2, #1
 8017306:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8017308:	4b15      	ldr	r3, [pc, #84]	@ (8017360 <MX_I2C1_Init+0x74>)
 801730a:	2200      	movs	r2, #0
 801730c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 801730e:	4b14      	ldr	r3, [pc, #80]	@ (8017360 <MX_I2C1_Init+0x74>)
 8017310:	2200      	movs	r2, #0
 8017312:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8017314:	4b12      	ldr	r3, [pc, #72]	@ (8017360 <MX_I2C1_Init+0x74>)
 8017316:	2200      	movs	r2, #0
 8017318:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 801731a:	4b11      	ldr	r3, [pc, #68]	@ (8017360 <MX_I2C1_Init+0x74>)
 801731c:	2200      	movs	r2, #0
 801731e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8017320:	4b0f      	ldr	r3, [pc, #60]	@ (8017360 <MX_I2C1_Init+0x74>)
 8017322:	2200      	movs	r2, #0
 8017324:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8017326:	480e      	ldr	r0, [pc, #56]	@ (8017360 <MX_I2C1_Init+0x74>)
 8017328:	f7f2 fdee 	bl	8009f08 <HAL_I2C_Init>
 801732c:	4603      	mov	r3, r0
 801732e:	2b00      	cmp	r3, #0
 8017330:	d001      	beq.n	8017336 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8017332:	f000 f95b 	bl	80175ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8017336:	2100      	movs	r1, #0
 8017338:	4809      	ldr	r0, [pc, #36]	@ (8017360 <MX_I2C1_Init+0x74>)
 801733a:	f7f2 fe81 	bl	800a040 <HAL_I2CEx_ConfigAnalogFilter>
 801733e:	4603      	mov	r3, r0
 8017340:	2b00      	cmp	r3, #0
 8017342:	d001      	beq.n	8017348 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8017344:	f000 f952 	bl	80175ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8017348:	2100      	movs	r1, #0
 801734a:	4805      	ldr	r0, [pc, #20]	@ (8017360 <MX_I2C1_Init+0x74>)
 801734c:	f7f2 fec3 	bl	800a0d6 <HAL_I2CEx_ConfigDigitalFilter>
 8017350:	4603      	mov	r3, r0
 8017352:	2b00      	cmp	r3, #0
 8017354:	d001      	beq.n	801735a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8017356:	f000 f949 	bl	80175ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 801735a:	bf00      	nop
 801735c:	bd80      	pop	{r7, pc}
 801735e:	bf00      	nop
 8017360:	2400951c 	.word	0x2400951c
 8017364:	40005400 	.word	0x40005400
 8017368:	10c0ecff 	.word	0x10c0ecff

0801736c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 801736c:	b580      	push	{r7, lr}
 801736e:	b0ba      	sub	sp, #232	@ 0xe8
 8017370:	af00      	add	r7, sp, #0
 8017372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017374:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017378:	2200      	movs	r2, #0
 801737a:	601a      	str	r2, [r3, #0]
 801737c:	605a      	str	r2, [r3, #4]
 801737e:	609a      	str	r2, [r3, #8]
 8017380:	60da      	str	r2, [r3, #12]
 8017382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017384:	f107 0310 	add.w	r3, r7, #16
 8017388:	22c0      	movs	r2, #192	@ 0xc0
 801738a:	2100      	movs	r1, #0
 801738c:	4618      	mov	r0, r3
 801738e:	f003 f827 	bl	801a3e0 <memset>
  if(i2cHandle->Instance==I2C1)
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	4a26      	ldr	r2, [pc, #152]	@ (8017430 <HAL_I2C_MspInit+0xc4>)
 8017398:	4293      	cmp	r3, r2
 801739a:	d145      	bne.n	8017428 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 801739c:	f04f 0208 	mov.w	r2, #8
 80173a0:	f04f 0300 	mov.w	r3, #0
 80173a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80173a8:	2300      	movs	r3, #0
 80173aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80173ae:	f107 0310 	add.w	r3, r7, #16
 80173b2:	4618      	mov	r0, r3
 80173b4:	f7f5 f9ac 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 80173b8:	4603      	mov	r3, r0
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d001      	beq.n	80173c2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80173be:	f000 f915 	bl	80175ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80173c2:	4b1c      	ldr	r3, [pc, #112]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 80173c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173c8:	4a1a      	ldr	r2, [pc, #104]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 80173ca:	f043 0302 	orr.w	r3, r3, #2
 80173ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80173d2:	4b18      	ldr	r3, [pc, #96]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 80173d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80173d8:	f003 0302 	and.w	r3, r3, #2
 80173dc:	60fb      	str	r3, [r7, #12]
 80173de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80173e0:	23c0      	movs	r3, #192	@ 0xc0
 80173e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80173e6:	2312      	movs	r3, #18
 80173e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80173ec:	2300      	movs	r3, #0
 80173ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80173f2:	2300      	movs	r3, #0
 80173f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80173f8:	2304      	movs	r3, #4
 80173fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80173fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017402:	4619      	mov	r1, r3
 8017404:	480c      	ldr	r0, [pc, #48]	@ (8017438 <HAL_I2C_MspInit+0xcc>)
 8017406:	f7f0 fa71 	bl	80078ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 801740a:	4b0a      	ldr	r3, [pc, #40]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 801740c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8017410:	4a08      	ldr	r2, [pc, #32]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 8017412:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8017416:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801741a:	4b06      	ldr	r3, [pc, #24]	@ (8017434 <HAL_I2C_MspInit+0xc8>)
 801741c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8017420:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8017424:	60bb      	str	r3, [r7, #8]
 8017426:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8017428:	bf00      	nop
 801742a:	37e8      	adds	r7, #232	@ 0xe8
 801742c:	46bd      	mov	sp, r7
 801742e:	bd80      	pop	{r7, pc}
 8017430:	40005400 	.word	0x40005400
 8017434:	58024400 	.word	0x58024400
 8017438:	58020400 	.word	0x58020400

0801743c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 801743c:	b580      	push	{r7, lr}
 801743e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8017440:	f7ed fa3a 	bl	80048b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8017444:	f000 f826 	bl	8017494 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8017448:	f000 f8a0 	bl	801758c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 801744c:	f7ff feb0 	bl	80171b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8017450:	f7ff fd00 	bl	8016e54 <MX_DMA_Init>
  MX_SAI1_Init();
 8017454:	f000 fd90 	bl	8017f78 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8017458:	f002 fa68 	bl	801992c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 801745c:	f7ff ff46 	bl	80172ec <MX_I2C1_Init>
  MX_FMC_Init();
 8017460:	f7ff fd80 	bl	8016f64 <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 8017464:	f001 fdbc 	bl	8018fe0 <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */
  brick6_app_init();
 8017468:	f7fe fffa 	bl	8016460 <brick6_app_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    audio_tasklet_poll();        // priorit absolue
 801746c:	f7fe ffb8 	bl	80163e0 <audio_tasklet_poll>
    engine_tasklet_poll();
 8017470:	f7ff fd5e 	bl	8016f30 <engine_tasklet_poll>
    sd_tasklet_poll_bounded(SD_BUDGET_STEPS);
 8017474:	2002      	movs	r0, #2
 8017476:	f001 fc5b 	bl	8018d30 <sd_tasklet_poll_bounded>
    usb_host_tasklet_poll_bounded(USB_BUDGET_PACKETS);
 801747a:	2004      	movs	r0, #4
 801747c:	f7ec fab8 	bl	80039f0 <usb_host_tasklet_poll_bounded>
    midi_host_poll_bounded(MIDI_BUDGET_MSGS);
 8017480:	2008      	movs	r0, #8
 8017482:	f000 fd1d 	bl	8017ec0 <midi_host_poll_bounded>
    ui_tasklet_poll();
 8017486:	f002 fa49 	bl	801991c <ui_tasklet_poll>
    diagnostics_tasklet_poll();
 801748a:	f7ff faa7 	bl	80169dc <diagnostics_tasklet_poll>
    audio_tasklet_poll();        // priorit absolue
 801748e:	bf00      	nop
 8017490:	e7ec      	b.n	801746c <main+0x30>
	...

08017494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8017494:	b580      	push	{r7, lr}
 8017496:	b09c      	sub	sp, #112	@ 0x70
 8017498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801749a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801749e:	224c      	movs	r2, #76	@ 0x4c
 80174a0:	2100      	movs	r1, #0
 80174a2:	4618      	mov	r0, r3
 80174a4:	f002 ff9c 	bl	801a3e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80174a8:	1d3b      	adds	r3, r7, #4
 80174aa:	2220      	movs	r2, #32
 80174ac:	2100      	movs	r1, #0
 80174ae:	4618      	mov	r0, r3
 80174b0:	f002 ff96 	bl	801a3e0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80174b4:	2002      	movs	r0, #2
 80174b6:	f7f4 f8fb 	bl	800b6b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80174ba:	2300      	movs	r3, #0
 80174bc:	603b      	str	r3, [r7, #0]
 80174be:	4b31      	ldr	r3, [pc, #196]	@ (8017584 <SystemClock_Config+0xf0>)
 80174c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174c2:	4a30      	ldr	r2, [pc, #192]	@ (8017584 <SystemClock_Config+0xf0>)
 80174c4:	f023 0301 	bic.w	r3, r3, #1
 80174c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80174ca:	4b2e      	ldr	r3, [pc, #184]	@ (8017584 <SystemClock_Config+0xf0>)
 80174cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174ce:	f003 0301 	and.w	r3, r3, #1
 80174d2:	603b      	str	r3, [r7, #0]
 80174d4:	4b2c      	ldr	r3, [pc, #176]	@ (8017588 <SystemClock_Config+0xf4>)
 80174d6:	699b      	ldr	r3, [r3, #24]
 80174d8:	4a2b      	ldr	r2, [pc, #172]	@ (8017588 <SystemClock_Config+0xf4>)
 80174da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80174de:	6193      	str	r3, [r2, #24]
 80174e0:	4b29      	ldr	r3, [pc, #164]	@ (8017588 <SystemClock_Config+0xf4>)
 80174e2:	699b      	ldr	r3, [r3, #24]
 80174e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80174e8:	603b      	str	r3, [r7, #0]
 80174ea:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80174ec:	bf00      	nop
 80174ee:	4b26      	ldr	r3, [pc, #152]	@ (8017588 <SystemClock_Config+0xf4>)
 80174f0:	699b      	ldr	r3, [r3, #24]
 80174f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80174f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80174fa:	d1f8      	bne.n	80174ee <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80174fc:	2321      	movs	r3, #33	@ 0x21
 80174fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8017500:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8017504:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8017506:	2301      	movs	r3, #1
 8017508:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801750a:	2302      	movs	r3, #2
 801750c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801750e:	2302      	movs	r3, #2
 8017510:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8017512:	2305      	movs	r3, #5
 8017514:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8017516:	23a0      	movs	r3, #160	@ 0xa0
 8017518:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 801751a:	2302      	movs	r3, #2
 801751c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 801751e:	2304      	movs	r3, #4
 8017520:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8017522:	2302      	movs	r3, #2
 8017524:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8017526:	2308      	movs	r3, #8
 8017528:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 801752a:	2300      	movs	r3, #0
 801752c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801752e:	2300      	movs	r3, #0
 8017530:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8017532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017536:	4618      	mov	r0, r3
 8017538:	f7f4 f904 	bl	800b744 <HAL_RCC_OscConfig>
 801753c:	4603      	mov	r3, r0
 801753e:	2b00      	cmp	r3, #0
 8017540:	d001      	beq.n	8017546 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8017542:	f000 f853 	bl	80175ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8017546:	233f      	movs	r3, #63	@ 0x3f
 8017548:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801754a:	2303      	movs	r3, #3
 801754c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 801754e:	2300      	movs	r3, #0
 8017550:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8017552:	2308      	movs	r3, #8
 8017554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8017556:	2340      	movs	r3, #64	@ 0x40
 8017558:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 801755a:	2340      	movs	r3, #64	@ 0x40
 801755c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 801755e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017562:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8017564:	2340      	movs	r3, #64	@ 0x40
 8017566:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8017568:	1d3b      	adds	r3, r7, #4
 801756a:	2102      	movs	r1, #2
 801756c:	4618      	mov	r0, r3
 801756e:	f7f4 fd43 	bl	800bff8 <HAL_RCC_ClockConfig>
 8017572:	4603      	mov	r3, r0
 8017574:	2b00      	cmp	r3, #0
 8017576:	d001      	beq.n	801757c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8017578:	f000 f838 	bl	80175ec <Error_Handler>
  }
}
 801757c:	bf00      	nop
 801757e:	3770      	adds	r7, #112	@ 0x70
 8017580:	46bd      	mov	sp, r7
 8017582:	bd80      	pop	{r7, pc}
 8017584:	58000400 	.word	0x58000400
 8017588:	58024800 	.word	0x58024800

0801758c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 801758c:	b580      	push	{r7, lr}
 801758e:	b0b0      	sub	sp, #192	@ 0xc0
 8017590:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017592:	463b      	mov	r3, r7
 8017594:	22c0      	movs	r2, #192	@ 0xc0
 8017596:	2100      	movs	r1, #0
 8017598:	4618      	mov	r0, r3
 801759a:	f002 ff21 	bl	801a3e0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 801759e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80175a2:	f04f 0300 	mov.w	r3, #0
 80175a6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 80175aa:	2319      	movs	r3, #25
 80175ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 80175ae:	f240 13eb 	movw	r3, #491	@ 0x1eb
 80175b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 80175b4:	2328      	movs	r3, #40	@ 0x28
 80175b6:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80175b8:	2302      	movs	r3, #2
 80175ba:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80175bc:	2302      	movs	r3, #2
 80175be:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 80175c0:	2300      	movs	r3, #0
 80175c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80175c4:	2300      	movs	r3, #0
 80175c6:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 80175c8:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 80175cc:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 80175ce:	2302      	movs	r3, #2
 80175d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80175d2:	463b      	mov	r3, r7
 80175d4:	4618      	mov	r0, r3
 80175d6:	f7f5 f89b 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 80175da:	4603      	mov	r3, r0
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d001      	beq.n	80175e4 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 80175e0:	f000 f804 	bl	80175ec <Error_Handler>
  }
}
 80175e4:	bf00      	nop
 80175e6:	37c0      	adds	r7, #192	@ 0xc0
 80175e8:	46bd      	mov	sp, r7
 80175ea:	bd80      	pop	{r7, pc}

080175ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80175ec:	b480      	push	{r7}
 80175ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80175f0:	b672      	cpsid	i
}
 80175f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __BKPT(0);   //  force un break debugger ICI
 80175f4:	be00      	bkpt	0x0000
  while (1)
 80175f6:	bf00      	nop
 80175f8:	e7fd      	b.n	80175f6 <Error_Handler+0xa>

080175fa <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 80175fa:	b480      	push	{r7}
 80175fc:	b083      	sub	sp, #12
 80175fe:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017600:	f3ef 8310 	mrs	r3, PRIMASK
 8017604:	603b      	str	r3, [r7, #0]
  return(result);
 8017606:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 8017608:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 801760a:	b672      	cpsid	i
}
 801760c:	bf00      	nop
  __disable_irq();
  return primask;
 801760e:	687b      	ldr	r3, [r7, #4]
}
 8017610:	4618      	mov	r0, r3
 8017612:	370c      	adds	r7, #12
 8017614:	46bd      	mov	sp, r7
 8017616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801761a:	4770      	bx	lr

0801761c <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 801761c:	b480      	push	{r7}
 801761e:	b085      	sub	sp, #20
 8017620:	af00      	add	r7, sp, #0
 8017622:	6078      	str	r0, [r7, #4]
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017628:	68fb      	ldr	r3, [r7, #12]
 801762a:	f383 8810 	msr	PRIMASK, r3
}
 801762e:	bf00      	nop
  __set_PRIMASK(primask);
}
 8017630:	bf00      	nop
 8017632:	3714      	adds	r7, #20
 8017634:	46bd      	mov	sp, r7
 8017636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801763a:	4770      	bx	lr

0801763c <midi_in_isr>:

static inline bool midi_in_isr(void) {
 801763c:	b480      	push	{r7}
 801763e:	b083      	sub	sp, #12
 8017640:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017642:	f3ef 8305 	mrs	r3, IPSR
 8017646:	607b      	str	r3, [r7, #4]
  return(result);
 8017648:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 801764a:	2b00      	cmp	r3, #0
 801764c:	bf14      	ite	ne
 801764e:	2301      	movne	r3, #1
 8017650:	2300      	moveq	r3, #0
 8017652:	b2db      	uxtb	r3, r3
}
 8017654:	4618      	mov	r0, r3
 8017656:	370c      	adds	r7, #12
 8017658:	46bd      	mov	sp, r7
 801765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801765e:	4770      	bx	lr

08017660 <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 8017660:	b580      	push	{r7, lr}
 8017662:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 8017664:	4805      	ldr	r0, [pc, #20]	@ (801767c <usb_device_ready+0x1c>)
 8017666:	f7e9 f91b 	bl	80008a0 <USBD_MIDI_GetState>
 801766a:	4603      	mov	r3, r0
 801766c:	2b00      	cmp	r3, #0
 801766e:	bf0c      	ite	eq
 8017670:	2301      	moveq	r3, #1
 8017672:	2300      	movne	r3, #0
 8017674:	b2db      	uxtb	r3, r3
}
 8017676:	4618      	mov	r0, r3
 8017678:	bd80      	pop	{r7, pc}
 801767a:	bf00      	nop
 801767c:	240001e0 	.word	0x240001e0

08017680 <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 8017680:	b580      	push	{r7, lr}
 8017682:	b082      	sub	sp, #8
 8017684:	af00      	add	r7, sp, #0
 8017686:	6078      	str	r0, [r7, #4]
 8017688:	460b      	mov	r3, r1
 801768a:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 801768c:	f7ff ffe8 	bl	8017660 <usb_device_ready>
 8017690:	4603      	mov	r3, r0
 8017692:	f083 0301 	eor.w	r3, r3, #1
 8017696:	b2db      	uxtb	r3, r3
 8017698:	2b00      	cmp	r3, #0
 801769a:	d001      	beq.n	80176a0 <usb_device_send_packets+0x20>
    return false;
 801769c:	2300      	movs	r3, #0
 801769e:	e006      	b.n	80176ae <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 80176a0:	887b      	ldrh	r3, [r7, #2]
 80176a2:	461a      	mov	r2, r3
 80176a4:	6879      	ldr	r1, [r7, #4]
 80176a6:	4804      	ldr	r0, [pc, #16]	@ (80176b8 <usb_device_send_packets+0x38>)
 80176a8:	f7e9 f908 	bl	80008bc <USBD_MIDI_SendPackets>
  return true;
 80176ac:	2301      	movs	r3, #1
}
 80176ae:	4618      	mov	r0, r3
 80176b0:	3708      	adds	r7, #8
 80176b2:	46bd      	mov	sp, r7
 80176b4:	bd80      	pop	{r7, pc}
 80176b6:	bf00      	nop
 80176b8:	240001e0 	.word	0x240001e0

080176bc <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 80176bc:	b580      	push	{r7, lr}
 80176be:	b084      	sub	sp, #16
 80176c0:	af00      	add	r7, sp, #0
 80176c2:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 80176c4:	f7ff ff99 	bl	80175fa <midi_enter_critical>
 80176c8:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 80176ca:	4b2e      	ldr	r3, [pc, #184]	@ (8017784 <usb_tx_queue_push+0xc8>)
 80176cc:	881b      	ldrh	r3, [r3, #0]
 80176ce:	b29b      	uxth	r3, r3
 80176d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80176d2:	d904      	bls.n	80176de <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 80176d4:	68f8      	ldr	r0, [r7, #12]
 80176d6:	f7ff ffa1 	bl	801761c <midi_exit_critical>
    return false;
 80176da:	2300      	movs	r3, #0
 80176dc:	e04e      	b.n	801777c <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 80176de:	4b2a      	ldr	r3, [pc, #168]	@ (8017788 <usb_tx_queue_push+0xcc>)
 80176e0:	881b      	ldrh	r3, [r3, #0]
 80176e2:	b29b      	uxth	r3, r3
 80176e4:	461a      	mov	r2, r3
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	7819      	ldrb	r1, [r3, #0]
 80176ea:	4b28      	ldr	r3, [pc, #160]	@ (801778c <usb_tx_queue_push+0xd0>)
 80176ec:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	3301      	adds	r3, #1
 80176f4:	4a24      	ldr	r2, [pc, #144]	@ (8017788 <usb_tx_queue_push+0xcc>)
 80176f6:	8812      	ldrh	r2, [r2, #0]
 80176f8:	b292      	uxth	r2, r2
 80176fa:	4610      	mov	r0, r2
 80176fc:	7819      	ldrb	r1, [r3, #0]
 80176fe:	4a23      	ldr	r2, [pc, #140]	@ (801778c <usb_tx_queue_push+0xd0>)
 8017700:	0083      	lsls	r3, r0, #2
 8017702:	4413      	add	r3, r2
 8017704:	460a      	mov	r2, r1
 8017706:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	3302      	adds	r3, #2
 801770c:	4a1e      	ldr	r2, [pc, #120]	@ (8017788 <usb_tx_queue_push+0xcc>)
 801770e:	8812      	ldrh	r2, [r2, #0]
 8017710:	b292      	uxth	r2, r2
 8017712:	4610      	mov	r0, r2
 8017714:	7819      	ldrb	r1, [r3, #0]
 8017716:	4a1d      	ldr	r2, [pc, #116]	@ (801778c <usb_tx_queue_push+0xd0>)
 8017718:	0083      	lsls	r3, r0, #2
 801771a:	4413      	add	r3, r2
 801771c:	460a      	mov	r2, r1
 801771e:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 8017720:	687b      	ldr	r3, [r7, #4]
 8017722:	3303      	adds	r3, #3
 8017724:	4a18      	ldr	r2, [pc, #96]	@ (8017788 <usb_tx_queue_push+0xcc>)
 8017726:	8812      	ldrh	r2, [r2, #0]
 8017728:	b292      	uxth	r2, r2
 801772a:	4610      	mov	r0, r2
 801772c:	7819      	ldrb	r1, [r3, #0]
 801772e:	4a17      	ldr	r2, [pc, #92]	@ (801778c <usb_tx_queue_push+0xd0>)
 8017730:	0083      	lsls	r3, r0, #2
 8017732:	4413      	add	r3, r2
 8017734:	460a      	mov	r2, r1
 8017736:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8017738:	4b13      	ldr	r3, [pc, #76]	@ (8017788 <usb_tx_queue_push+0xcc>)
 801773a:	881b      	ldrh	r3, [r3, #0]
 801773c:	b29b      	uxth	r3, r3
 801773e:	3301      	adds	r3, #1
 8017740:	b29b      	uxth	r3, r3
 8017742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017746:	b29a      	uxth	r2, r3
 8017748:	4b0f      	ldr	r3, [pc, #60]	@ (8017788 <usb_tx_queue_push+0xcc>)
 801774a:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 801774c:	4b0d      	ldr	r3, [pc, #52]	@ (8017784 <usb_tx_queue_push+0xc8>)
 801774e:	881b      	ldrh	r3, [r3, #0]
 8017750:	b29b      	uxth	r3, r3
 8017752:	3301      	adds	r3, #1
 8017754:	b29a      	uxth	r2, r3
 8017756:	4b0b      	ldr	r3, [pc, #44]	@ (8017784 <usb_tx_queue_push+0xc8>)
 8017758:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 801775a:	4b0a      	ldr	r3, [pc, #40]	@ (8017784 <usb_tx_queue_push+0xc8>)
 801775c:	881b      	ldrh	r3, [r3, #0]
 801775e:	b29a      	uxth	r2, r3
 8017760:	4b0b      	ldr	r3, [pc, #44]	@ (8017790 <usb_tx_queue_push+0xd4>)
 8017762:	881b      	ldrh	r3, [r3, #0]
 8017764:	b29b      	uxth	r3, r3
 8017766:	429a      	cmp	r2, r3
 8017768:	d904      	bls.n	8017774 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 801776a:	4b06      	ldr	r3, [pc, #24]	@ (8017784 <usb_tx_queue_push+0xc8>)
 801776c:	881b      	ldrh	r3, [r3, #0]
 801776e:	b29a      	uxth	r2, r3
 8017770:	4b07      	ldr	r3, [pc, #28]	@ (8017790 <usb_tx_queue_push+0xd4>)
 8017772:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8017774:	68f8      	ldr	r0, [r7, #12]
 8017776:	f7ff ff51 	bl	801761c <midi_exit_critical>
  return true;
 801777a:	2301      	movs	r3, #1
}
 801777c:	4618      	mov	r0, r3
 801777e:	3710      	adds	r7, #16
 8017780:	46bd      	mov	sp, r7
 8017782:	bd80      	pop	{r7, pc}
 8017784:	240099a8 	.word	0x240099a8
 8017788:	240099a4 	.word	0x240099a4
 801778c:	240095a4 	.word	0x240095a4
 8017790:	240099aa 	.word	0x240099aa

08017794 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 8017794:	b580      	push	{r7, lr}
 8017796:	b084      	sub	sp, #16
 8017798:	af00      	add	r7, sp, #0
 801779a:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 801779c:	f7ff ff2d 	bl	80175fa <midi_enter_critical>
 80177a0:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 80177a2:	4b16      	ldr	r3, [pc, #88]	@ (80177fc <usb_tx_queue_pop+0x68>)
 80177a4:	881b      	ldrh	r3, [r3, #0]
 80177a6:	b29b      	uxth	r3, r3
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d104      	bne.n	80177b6 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 80177ac:	68f8      	ldr	r0, [r7, #12]
 80177ae:	f7ff ff35 	bl	801761c <midi_exit_critical>
    return false;
 80177b2:	2300      	movs	r3, #0
 80177b4:	e01d      	b.n	80177f2 <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 80177b6:	4b12      	ldr	r3, [pc, #72]	@ (8017800 <usb_tx_queue_pop+0x6c>)
 80177b8:	881b      	ldrh	r3, [r3, #0]
 80177ba:	b29b      	uxth	r3, r3
 80177bc:	6879      	ldr	r1, [r7, #4]
 80177be:	4a11      	ldr	r2, [pc, #68]	@ (8017804 <usb_tx_queue_pop+0x70>)
 80177c0:	009b      	lsls	r3, r3, #2
 80177c2:	4413      	add	r3, r2
 80177c4:	6818      	ldr	r0, [r3, #0]
 80177c6:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 80177c8:	4b0d      	ldr	r3, [pc, #52]	@ (8017800 <usb_tx_queue_pop+0x6c>)
 80177ca:	881b      	ldrh	r3, [r3, #0]
 80177cc:	b29b      	uxth	r3, r3
 80177ce:	3301      	adds	r3, #1
 80177d0:	b29b      	uxth	r3, r3
 80177d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80177d6:	b29a      	uxth	r2, r3
 80177d8:	4b09      	ldr	r3, [pc, #36]	@ (8017800 <usb_tx_queue_pop+0x6c>)
 80177da:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 80177dc:	4b07      	ldr	r3, [pc, #28]	@ (80177fc <usb_tx_queue_pop+0x68>)
 80177de:	881b      	ldrh	r3, [r3, #0]
 80177e0:	b29b      	uxth	r3, r3
 80177e2:	3b01      	subs	r3, #1
 80177e4:	b29a      	uxth	r2, r3
 80177e6:	4b05      	ldr	r3, [pc, #20]	@ (80177fc <usb_tx_queue_pop+0x68>)
 80177e8:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 80177ea:	68f8      	ldr	r0, [r7, #12]
 80177ec:	f7ff ff16 	bl	801761c <midi_exit_critical>
  return true;
 80177f0:	2301      	movs	r3, #1
}
 80177f2:	4618      	mov	r0, r3
 80177f4:	3710      	adds	r7, #16
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}
 80177fa:	bf00      	nop
 80177fc:	240099a8 	.word	0x240099a8
 8017800:	240099a6 	.word	0x240099a6
 8017804:	240095a4 	.word	0x240095a4

08017808 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 8017808:	b580      	push	{r7, lr}
 801780a:	b084      	sub	sp, #16
 801780c:	af00      	add	r7, sp, #0
 801780e:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8017810:	f7ff fef3 	bl	80175fa <midi_enter_critical>
 8017814:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 8017816:	4b2e      	ldr	r3, [pc, #184]	@ (80178d0 <usb_rx_queue_push+0xc8>)
 8017818:	881b      	ldrh	r3, [r3, #0]
 801781a:	b29b      	uxth	r3, r3
 801781c:	2b7f      	cmp	r3, #127	@ 0x7f
 801781e:	d904      	bls.n	801782a <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 8017820:	68f8      	ldr	r0, [r7, #12]
 8017822:	f7ff fefb 	bl	801761c <midi_exit_critical>
    return false;
 8017826:	2300      	movs	r3, #0
 8017828:	e04e      	b.n	80178c8 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 801782a:	4b2a      	ldr	r3, [pc, #168]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 801782c:	881b      	ldrh	r3, [r3, #0]
 801782e:	b29b      	uxth	r3, r3
 8017830:	461a      	mov	r2, r3
 8017832:	687b      	ldr	r3, [r7, #4]
 8017834:	7819      	ldrb	r1, [r3, #0]
 8017836:	4b28      	ldr	r3, [pc, #160]	@ (80178d8 <usb_rx_queue_push+0xd0>)
 8017838:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	3301      	adds	r3, #1
 8017840:	4a24      	ldr	r2, [pc, #144]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 8017842:	8812      	ldrh	r2, [r2, #0]
 8017844:	b292      	uxth	r2, r2
 8017846:	4610      	mov	r0, r2
 8017848:	7819      	ldrb	r1, [r3, #0]
 801784a:	4a23      	ldr	r2, [pc, #140]	@ (80178d8 <usb_rx_queue_push+0xd0>)
 801784c:	0083      	lsls	r3, r0, #2
 801784e:	4413      	add	r3, r2
 8017850:	460a      	mov	r2, r1
 8017852:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	3302      	adds	r3, #2
 8017858:	4a1e      	ldr	r2, [pc, #120]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 801785a:	8812      	ldrh	r2, [r2, #0]
 801785c:	b292      	uxth	r2, r2
 801785e:	4610      	mov	r0, r2
 8017860:	7819      	ldrb	r1, [r3, #0]
 8017862:	4a1d      	ldr	r2, [pc, #116]	@ (80178d8 <usb_rx_queue_push+0xd0>)
 8017864:	0083      	lsls	r3, r0, #2
 8017866:	4413      	add	r3, r2
 8017868:	460a      	mov	r2, r1
 801786a:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	3303      	adds	r3, #3
 8017870:	4a18      	ldr	r2, [pc, #96]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 8017872:	8812      	ldrh	r2, [r2, #0]
 8017874:	b292      	uxth	r2, r2
 8017876:	4610      	mov	r0, r2
 8017878:	7819      	ldrb	r1, [r3, #0]
 801787a:	4a17      	ldr	r2, [pc, #92]	@ (80178d8 <usb_rx_queue_push+0xd0>)
 801787c:	0083      	lsls	r3, r0, #2
 801787e:	4413      	add	r3, r2
 8017880:	460a      	mov	r2, r1
 8017882:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 8017884:	4b13      	ldr	r3, [pc, #76]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 8017886:	881b      	ldrh	r3, [r3, #0]
 8017888:	b29b      	uxth	r3, r3
 801788a:	3301      	adds	r3, #1
 801788c:	b29b      	uxth	r3, r3
 801788e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017892:	b29a      	uxth	r2, r3
 8017894:	4b0f      	ldr	r3, [pc, #60]	@ (80178d4 <usb_rx_queue_push+0xcc>)
 8017896:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 8017898:	4b0d      	ldr	r3, [pc, #52]	@ (80178d0 <usb_rx_queue_push+0xc8>)
 801789a:	881b      	ldrh	r3, [r3, #0]
 801789c:	b29b      	uxth	r3, r3
 801789e:	3301      	adds	r3, #1
 80178a0:	b29a      	uxth	r2, r3
 80178a2:	4b0b      	ldr	r3, [pc, #44]	@ (80178d0 <usb_rx_queue_push+0xc8>)
 80178a4:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 80178a6:	4b0a      	ldr	r3, [pc, #40]	@ (80178d0 <usb_rx_queue_push+0xc8>)
 80178a8:	881b      	ldrh	r3, [r3, #0]
 80178aa:	b29a      	uxth	r2, r3
 80178ac:	4b0b      	ldr	r3, [pc, #44]	@ (80178dc <usb_rx_queue_push+0xd4>)
 80178ae:	881b      	ldrh	r3, [r3, #0]
 80178b0:	b29b      	uxth	r3, r3
 80178b2:	429a      	cmp	r2, r3
 80178b4:	d904      	bls.n	80178c0 <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 80178b6:	4b06      	ldr	r3, [pc, #24]	@ (80178d0 <usb_rx_queue_push+0xc8>)
 80178b8:	881b      	ldrh	r3, [r3, #0]
 80178ba:	b29a      	uxth	r2, r3
 80178bc:	4b07      	ldr	r3, [pc, #28]	@ (80178dc <usb_rx_queue_push+0xd4>)
 80178be:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 80178c0:	68f8      	ldr	r0, [r7, #12]
 80178c2:	f7ff feab 	bl	801761c <midi_exit_critical>
  return true;
 80178c6:	2301      	movs	r3, #1
}
 80178c8:	4618      	mov	r0, r3
 80178ca:	3710      	adds	r7, #16
 80178cc:	46bd      	mov	sp, r7
 80178ce:	bd80      	pop	{r7, pc}
 80178d0:	240099b0 	.word	0x240099b0
 80178d4:	240099ac 	.word	0x240099ac
 80178d8:	240097a4 	.word	0x240097a4
 80178dc:	240099b2 	.word	0x240099b2

080178e0 <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 80178e0:	b580      	push	{r7, lr}
 80178e2:	b092      	sub	sp, #72	@ 0x48
 80178e4:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 80178e6:	2300      	movs	r3, #0
 80178e8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 80178ec:	f7ff fea6 	bl	801763c <midi_in_isr>
 80178f0:	4603      	mov	r3, r0
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d142      	bne.n	801797c <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 80178f6:	f7ff feb3 	bl	8017660 <usb_device_ready>
 80178fa:	4603      	mov	r3, r0
 80178fc:	f083 0301 	eor.w	r3, r3, #1
 8017900:	b2db      	uxtb	r3, r3
 8017902:	2b00      	cmp	r3, #0
 8017904:	d13c      	bne.n	8017980 <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 8017906:	e015      	b.n	8017934 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 8017908:	463b      	mov	r3, r7
 801790a:	4618      	mov	r0, r3
 801790c:	f7ff ff42 	bl	8017794 <usb_tx_queue_pop>
 8017910:	4603      	mov	r3, r0
 8017912:	f083 0301 	eor.w	r3, r3, #1
 8017916:	b2db      	uxtb	r3, r3
 8017918:	2b00      	cmp	r3, #0
 801791a:	d110      	bne.n	801793e <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 801791c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017920:	009b      	lsls	r3, r3, #2
 8017922:	1d3a      	adds	r2, r7, #4
 8017924:	4413      	add	r3, r2
 8017926:	683a      	ldr	r2, [r7, #0]
 8017928:	601a      	str	r2, [r3, #0]
    packets++;
 801792a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801792e:	3301      	adds	r3, #1
 8017930:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8017934:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017938:	2b0f      	cmp	r3, #15
 801793a:	d9e5      	bls.n	8017908 <midi_usb_try_flush+0x28>
 801793c:	e000      	b.n	8017940 <midi_usb_try_flush+0x60>
      break;
 801793e:	bf00      	nop
  }

  if (packets == 0U) {
 8017940:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017944:	2b00      	cmp	r3, #0
 8017946:	d01d      	beq.n	8017984 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 8017948:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801794c:	009b      	lsls	r3, r3, #2
 801794e:	b29a      	uxth	r2, r3
 8017950:	1d3b      	adds	r3, r7, #4
 8017952:	4611      	mov	r1, r2
 8017954:	4618      	mov	r0, r3
 8017956:	f7ff fe93 	bl	8017680 <usb_device_send_packets>
 801795a:	4603      	mov	r3, r0
 801795c:	2b00      	cmp	r3, #0
 801795e:	d005      	beq.n	801796c <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 8017960:	4b0a      	ldr	r3, [pc, #40]	@ (801798c <midi_usb_try_flush+0xac>)
 8017962:	685b      	ldr	r3, [r3, #4]
 8017964:	3301      	adds	r3, #1
 8017966:	4a09      	ldr	r2, [pc, #36]	@ (801798c <midi_usb_try_flush+0xac>)
 8017968:	6053      	str	r3, [r2, #4]
 801796a:	e00c      	b.n	8017986 <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 801796c:	4b07      	ldr	r3, [pc, #28]	@ (801798c <midi_usb_try_flush+0xac>)
 801796e:	699a      	ldr	r2, [r3, #24]
 8017970:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017974:	4413      	add	r3, r2
 8017976:	4a05      	ldr	r2, [pc, #20]	@ (801798c <midi_usb_try_flush+0xac>)
 8017978:	6193      	str	r3, [r2, #24]
 801797a:	e004      	b.n	8017986 <midi_usb_try_flush+0xa6>
    return;
 801797c:	bf00      	nop
 801797e:	e002      	b.n	8017986 <midi_usb_try_flush+0xa6>
    return;
 8017980:	bf00      	nop
 8017982:	e000      	b.n	8017986 <midi_usb_try_flush+0xa6>
    return;
 8017984:	bf00      	nop
  }
}
 8017986:	3748      	adds	r7, #72	@ 0x48
 8017988:	46bd      	mov	sp, r7
 801798a:	bd80      	pop	{r7, pc}
 801798c:	24009570 	.word	0x24009570

08017990 <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 8017990:	b580      	push	{r7, lr}
 8017992:	b082      	sub	sp, #8
 8017994:	af00      	add	r7, sp, #0
 8017996:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	f7ff fe8f 	bl	80176bc <usb_tx_queue_push>
 801799e:	4603      	mov	r3, r0
 80179a0:	f083 0301 	eor.w	r3, r3, #1
 80179a4:	b2db      	uxtb	r3, r3
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d004      	beq.n	80179b4 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 80179aa:	4b04      	ldr	r3, [pc, #16]	@ (80179bc <usb_device_enqueue_packet+0x2c>)
 80179ac:	695b      	ldr	r3, [r3, #20]
 80179ae:	3301      	adds	r3, #1
 80179b0:	4a02      	ldr	r2, [pc, #8]	@ (80179bc <usb_device_enqueue_packet+0x2c>)
 80179b2:	6153      	str	r3, [r2, #20]
  }
}
 80179b4:	bf00      	nop
 80179b6:	3708      	adds	r7, #8
 80179b8:	46bd      	mov	sp, r7
 80179ba:	bd80      	pop	{r7, pc}
 80179bc:	24009570 	.word	0x24009570

080179c0 <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 80179c0:	b580      	push	{r7, lr}
 80179c2:	b084      	sub	sp, #16
 80179c4:	af00      	add	r7, sp, #0
 80179c6:	6078      	str	r0, [r7, #4]
 80179c8:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 80179ca:	2300      	movs	r3, #0
 80179cc:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	781b      	ldrb	r3, [r3, #0]
 80179d2:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 80179d4:	2300      	movs	r3, #0
 80179d6:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 80179d8:	7bfb      	ldrb	r3, [r7, #15]
 80179da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80179de:	2b80      	cmp	r3, #128	@ 0x80
 80179e0:	d113      	bne.n	8017a0a <backend_usb_device_send+0x4a>
 80179e2:	683b      	ldr	r3, [r7, #0]
 80179e4:	2b02      	cmp	r3, #2
 80179e6:	d910      	bls.n	8017a0a <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 80179e8:	7bbb      	ldrb	r3, [r7, #14]
 80179ea:	f043 0308 	orr.w	r3, r3, #8
 80179ee:	b2db      	uxtb	r3, r3
 80179f0:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	781b      	ldrb	r3, [r3, #0]
 80179f6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	3301      	adds	r3, #1
 80179fc:	781b      	ldrb	r3, [r3, #0]
 80179fe:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	3302      	adds	r3, #2
 8017a04:	781b      	ldrb	r3, [r3, #0]
 8017a06:	72fb      	strb	r3, [r7, #11]
 8017a08:	e100      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 8017a0a:	7bfb      	ldrb	r3, [r7, #15]
 8017a0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017a10:	2b90      	cmp	r3, #144	@ 0x90
 8017a12:	d113      	bne.n	8017a3c <backend_usb_device_send+0x7c>
 8017a14:	683b      	ldr	r3, [r7, #0]
 8017a16:	2b02      	cmp	r3, #2
 8017a18:	d910      	bls.n	8017a3c <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 8017a1a:	7bbb      	ldrb	r3, [r7, #14]
 8017a1c:	f043 0309 	orr.w	r3, r3, #9
 8017a20:	b2db      	uxtb	r3, r3
 8017a22:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	781b      	ldrb	r3, [r3, #0]
 8017a28:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	3301      	adds	r3, #1
 8017a2e:	781b      	ldrb	r3, [r3, #0]
 8017a30:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	3302      	adds	r3, #2
 8017a36:	781b      	ldrb	r3, [r3, #0]
 8017a38:	72fb      	strb	r3, [r7, #11]
 8017a3a:	e0e7      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8017a3c:	7bfb      	ldrb	r3, [r7, #15]
 8017a3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017a42:	2ba0      	cmp	r3, #160	@ 0xa0
 8017a44:	d113      	bne.n	8017a6e <backend_usb_device_send+0xae>
 8017a46:	683b      	ldr	r3, [r7, #0]
 8017a48:	2b02      	cmp	r3, #2
 8017a4a:	d910      	bls.n	8017a6e <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8017a4c:	7bbb      	ldrb	r3, [r7, #14]
 8017a4e:	f043 030a 	orr.w	r3, r3, #10
 8017a52:	b2db      	uxtb	r3, r3
 8017a54:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	781b      	ldrb	r3, [r3, #0]
 8017a5a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	3301      	adds	r3, #1
 8017a60:	781b      	ldrb	r3, [r3, #0]
 8017a62:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	3302      	adds	r3, #2
 8017a68:	781b      	ldrb	r3, [r3, #0]
 8017a6a:	72fb      	strb	r3, [r7, #11]
 8017a6c:	e0ce      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 8017a6e:	7bfb      	ldrb	r3, [r7, #15]
 8017a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017a74:	2bb0      	cmp	r3, #176	@ 0xb0
 8017a76:	d113      	bne.n	8017aa0 <backend_usb_device_send+0xe0>
 8017a78:	683b      	ldr	r3, [r7, #0]
 8017a7a:	2b02      	cmp	r3, #2
 8017a7c:	d910      	bls.n	8017aa0 <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 8017a7e:	7bbb      	ldrb	r3, [r7, #14]
 8017a80:	f043 030b 	orr.w	r3, r3, #11
 8017a84:	b2db      	uxtb	r3, r3
 8017a86:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	781b      	ldrb	r3, [r3, #0]
 8017a8c:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	3301      	adds	r3, #1
 8017a92:	781b      	ldrb	r3, [r3, #0]
 8017a94:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017a96:	687b      	ldr	r3, [r7, #4]
 8017a98:	3302      	adds	r3, #2
 8017a9a:	781b      	ldrb	r3, [r3, #0]
 8017a9c:	72fb      	strb	r3, [r7, #11]
 8017a9e:	e0b5      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 8017aa0:	7bfb      	ldrb	r3, [r7, #15]
 8017aa2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017aa6:	2be0      	cmp	r3, #224	@ 0xe0
 8017aa8:	d113      	bne.n	8017ad2 <backend_usb_device_send+0x112>
 8017aaa:	683b      	ldr	r3, [r7, #0]
 8017aac:	2b02      	cmp	r3, #2
 8017aae:	d910      	bls.n	8017ad2 <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 8017ab0:	7bbb      	ldrb	r3, [r7, #14]
 8017ab2:	f043 030e 	orr.w	r3, r3, #14
 8017ab6:	b2db      	uxtb	r3, r3
 8017ab8:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	781b      	ldrb	r3, [r3, #0]
 8017abe:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	781b      	ldrb	r3, [r3, #0]
 8017ac6:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	3302      	adds	r3, #2
 8017acc:	781b      	ldrb	r3, [r3, #0]
 8017ace:	72fb      	strb	r3, [r7, #11]
 8017ad0:	e09c      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 8017ad2:	7bfb      	ldrb	r3, [r7, #15]
 8017ad4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017ad8:	2bc0      	cmp	r3, #192	@ 0xc0
 8017ada:	d111      	bne.n	8017b00 <backend_usb_device_send+0x140>
 8017adc:	683b      	ldr	r3, [r7, #0]
 8017ade:	2b01      	cmp	r3, #1
 8017ae0:	d90e      	bls.n	8017b00 <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 8017ae2:	7bbb      	ldrb	r3, [r7, #14]
 8017ae4:	f043 030c 	orr.w	r3, r3, #12
 8017ae8:	b2db      	uxtb	r3, r3
 8017aea:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	781b      	ldrb	r3, [r3, #0]
 8017af0:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	3301      	adds	r3, #1
 8017af6:	781b      	ldrb	r3, [r3, #0]
 8017af8:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017afa:	2300      	movs	r3, #0
 8017afc:	72fb      	strb	r3, [r7, #11]
 8017afe:	e085      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 8017b00:	7bfb      	ldrb	r3, [r7, #15]
 8017b02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017b06:	2bd0      	cmp	r3, #208	@ 0xd0
 8017b08:	d111      	bne.n	8017b2e <backend_usb_device_send+0x16e>
 8017b0a:	683b      	ldr	r3, [r7, #0]
 8017b0c:	2b01      	cmp	r3, #1
 8017b0e:	d90e      	bls.n	8017b2e <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 8017b10:	7bbb      	ldrb	r3, [r7, #14]
 8017b12:	f043 030d 	orr.w	r3, r3, #13
 8017b16:	b2db      	uxtb	r3, r3
 8017b18:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	781b      	ldrb	r3, [r3, #0]
 8017b1e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	3301      	adds	r3, #1
 8017b24:	781b      	ldrb	r3, [r3, #0]
 8017b26:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017b28:	2300      	movs	r3, #0
 8017b2a:	72fb      	strb	r3, [r7, #11]
 8017b2c:	e06e      	b.n	8017c0c <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 8017b2e:	7bfb      	ldrb	r3, [r7, #15]
 8017b30:	2bf1      	cmp	r3, #241	@ 0xf1
 8017b32:	d10e      	bne.n	8017b52 <backend_usb_device_send+0x192>
 8017b34:	683b      	ldr	r3, [r7, #0]
 8017b36:	2b01      	cmp	r3, #1
 8017b38:	d90b      	bls.n	8017b52 <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 8017b3a:	7bbb      	ldrb	r3, [r7, #14]
 8017b3c:	f043 0302 	orr.w	r3, r3, #2
 8017b40:	b2db      	uxtb	r3, r3
 8017b42:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8017b44:	23f1      	movs	r3, #241	@ 0xf1
 8017b46:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	3301      	adds	r3, #1
 8017b4c:	781b      	ldrb	r3, [r3, #0]
 8017b4e:	72bb      	strb	r3, [r7, #10]
 8017b50:	e05c      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 8017b52:	7bfb      	ldrb	r3, [r7, #15]
 8017b54:	2bf2      	cmp	r3, #242	@ 0xf2
 8017b56:	d112      	bne.n	8017b7e <backend_usb_device_send+0x1be>
 8017b58:	683b      	ldr	r3, [r7, #0]
 8017b5a:	2b02      	cmp	r3, #2
 8017b5c:	d90f      	bls.n	8017b7e <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 8017b5e:	7bbb      	ldrb	r3, [r7, #14]
 8017b60:	f043 0303 	orr.w	r3, r3, #3
 8017b64:	b2db      	uxtb	r3, r3
 8017b66:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 8017b68:	23f2      	movs	r3, #242	@ 0xf2
 8017b6a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	3301      	adds	r3, #1
 8017b70:	781b      	ldrb	r3, [r3, #0]
 8017b72:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	3302      	adds	r3, #2
 8017b78:	781b      	ldrb	r3, [r3, #0]
 8017b7a:	72fb      	strb	r3, [r7, #11]
 8017b7c:	e046      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 8017b7e:	7bfb      	ldrb	r3, [r7, #15]
 8017b80:	2bf3      	cmp	r3, #243	@ 0xf3
 8017b82:	d10e      	bne.n	8017ba2 <backend_usb_device_send+0x1e2>
 8017b84:	683b      	ldr	r3, [r7, #0]
 8017b86:	2b01      	cmp	r3, #1
 8017b88:	d90b      	bls.n	8017ba2 <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 8017b8a:	7bbb      	ldrb	r3, [r7, #14]
 8017b8c:	f043 0302 	orr.w	r3, r3, #2
 8017b90:	b2db      	uxtb	r3, r3
 8017b92:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 8017b94:	23f3      	movs	r3, #243	@ 0xf3
 8017b96:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	3301      	adds	r3, #1
 8017b9c:	781b      	ldrb	r3, [r3, #0]
 8017b9e:	72bb      	strb	r3, [r7, #10]
 8017ba0:	e034      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 8017ba2:	7bfb      	ldrb	r3, [r7, #15]
 8017ba4:	2bf6      	cmp	r3, #246	@ 0xf6
 8017ba6:	d107      	bne.n	8017bb8 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017ba8:	7bbb      	ldrb	r3, [r7, #14]
 8017baa:	f043 030f 	orr.w	r3, r3, #15
 8017bae:	b2db      	uxtb	r3, r3
 8017bb0:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 8017bb2:	23f6      	movs	r3, #246	@ 0xf6
 8017bb4:	727b      	strb	r3, [r7, #9]
 8017bb6:	e029      	b.n	8017c0c <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 8017bb8:	7bfb      	ldrb	r3, [r7, #15]
 8017bba:	2bf7      	cmp	r3, #247	@ 0xf7
 8017bbc:	d907      	bls.n	8017bce <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017bbe:	7bbb      	ldrb	r3, [r7, #14]
 8017bc0:	f043 030f 	orr.w	r3, r3, #15
 8017bc4:	b2db      	uxtb	r3, r3
 8017bc6:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 8017bc8:	7bfb      	ldrb	r3, [r7, #15]
 8017bca:	727b      	strb	r3, [r7, #9]
 8017bcc:	e01e      	b.n	8017c0c <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 8017bce:	7bbb      	ldrb	r3, [r7, #14]
 8017bd0:	f043 030f 	orr.w	r3, r3, #15
 8017bd4:	b2db      	uxtb	r3, r3
 8017bd6:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 8017bd8:	683b      	ldr	r3, [r7, #0]
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d002      	beq.n	8017be4 <backend_usb_device_send+0x224>
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	781b      	ldrb	r3, [r3, #0]
 8017be2:	e000      	b.n	8017be6 <backend_usb_device_send+0x226>
 8017be4:	2300      	movs	r3, #0
 8017be6:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	2b01      	cmp	r3, #1
 8017bec:	d903      	bls.n	8017bf6 <backend_usb_device_send+0x236>
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	3301      	adds	r3, #1
 8017bf2:	781b      	ldrb	r3, [r3, #0]
 8017bf4:	e000      	b.n	8017bf8 <backend_usb_device_send+0x238>
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 8017bfa:	683b      	ldr	r3, [r7, #0]
 8017bfc:	2b02      	cmp	r3, #2
 8017bfe:	d903      	bls.n	8017c08 <backend_usb_device_send+0x248>
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	3302      	adds	r3, #2
 8017c04:	781b      	ldrb	r3, [r3, #0]
 8017c06:	e000      	b.n	8017c0a <backend_usb_device_send+0x24a>
 8017c08:	2300      	movs	r3, #0
 8017c0a:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 8017c0c:	f7ff fd16 	bl	801763c <midi_in_isr>
 8017c10:	4603      	mov	r3, r0
 8017c12:	f083 0301 	eor.w	r3, r3, #1
 8017c16:	b2db      	uxtb	r3, r3
 8017c18:	2b00      	cmp	r3, #0
 8017c1a:	d018      	beq.n	8017c4e <backend_usb_device_send+0x28e>
 8017c1c:	f7ff fd20 	bl	8017660 <usb_device_ready>
 8017c20:	4603      	mov	r3, r0
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d013      	beq.n	8017c4e <backend_usb_device_send+0x28e>
 8017c26:	4b0f      	ldr	r3, [pc, #60]	@ (8017c64 <backend_usb_device_send+0x2a4>)
 8017c28:	881b      	ldrh	r3, [r3, #0]
 8017c2a:	b29b      	uxth	r3, r3
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d10e      	bne.n	8017c4e <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 8017c30:	f107 0308 	add.w	r3, r7, #8
 8017c34:	2104      	movs	r1, #4
 8017c36:	4618      	mov	r0, r3
 8017c38:	f7ff fd22 	bl	8017680 <usb_device_send_packets>
 8017c3c:	4603      	mov	r3, r0
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d005      	beq.n	8017c4e <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 8017c42:	4b09      	ldr	r3, [pc, #36]	@ (8017c68 <backend_usb_device_send+0x2a8>)
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	3301      	adds	r3, #1
 8017c48:	4a07      	ldr	r2, [pc, #28]	@ (8017c68 <backend_usb_device_send+0x2a8>)
 8017c4a:	6013      	str	r3, [r2, #0]
 8017c4c:	e006      	b.n	8017c5c <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 8017c4e:	f107 0308 	add.w	r3, r7, #8
 8017c52:	4618      	mov	r0, r3
 8017c54:	f7ff fe9c 	bl	8017990 <usb_device_enqueue_packet>
  midi_usb_try_flush();
 8017c58:	f7ff fe42 	bl	80178e0 <midi_usb_try_flush>
}
 8017c5c:	3710      	adds	r7, #16
 8017c5e:	46bd      	mov	sp, r7
 8017c60:	bd80      	pop	{r7, pc}
 8017c62:	bf00      	nop
 8017c64:	240099a8 	.word	0x240099a8
 8017c68:	24009570 	.word	0x24009570

08017c6c <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 8017c6c:	b480      	push	{r7}
 8017c6e:	b083      	sub	sp, #12
 8017c70:	af00      	add	r7, sp, #0
 8017c72:	6078      	str	r0, [r7, #4]
 8017c74:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 8017c76:	bf00      	nop
 8017c78:	370c      	adds	r7, #12
 8017c7a:	46bd      	mov	sp, r7
 8017c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c80:	4770      	bx	lr

08017c82 <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 8017c82:	b480      	push	{r7}
 8017c84:	b083      	sub	sp, #12
 8017c86:	af00      	add	r7, sp, #0
 8017c88:	6078      	str	r0, [r7, #4]
 8017c8a:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 8017c8c:	bf00      	nop
 8017c8e:	370c      	adds	r7, #12
 8017c90:	46bd      	mov	sp, r7
 8017c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c96:	4770      	bx	lr

08017c98 <midi_init>:

void midi_init(void) {
 8017c98:	b580      	push	{r7, lr}
 8017c9a:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 8017c9c:	4b14      	ldr	r3, [pc, #80]	@ (8017cf0 <midi_init+0x58>)
 8017c9e:	781b      	ldrb	r3, [r3, #0]
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d123      	bne.n	8017cec <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 8017ca4:	4b12      	ldr	r3, [pc, #72]	@ (8017cf0 <midi_init+0x58>)
 8017ca6:	2201      	movs	r2, #1
 8017ca8:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 8017caa:	4b12      	ldr	r3, [pc, #72]	@ (8017cf4 <midi_init+0x5c>)
 8017cac:	2200      	movs	r2, #0
 8017cae:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 8017cb0:	4b11      	ldr	r3, [pc, #68]	@ (8017cf8 <midi_init+0x60>)
 8017cb2:	2200      	movs	r2, #0
 8017cb4:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 8017cb6:	4b11      	ldr	r3, [pc, #68]	@ (8017cfc <midi_init+0x64>)
 8017cb8:	2200      	movs	r2, #0
 8017cba:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 8017cbc:	4b10      	ldr	r3, [pc, #64]	@ (8017d00 <midi_init+0x68>)
 8017cbe:	2200      	movs	r2, #0
 8017cc0:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 8017cc2:	4b10      	ldr	r3, [pc, #64]	@ (8017d04 <midi_init+0x6c>)
 8017cc4:	2200      	movs	r2, #0
 8017cc6:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 8017cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8017d08 <midi_init+0x70>)
 8017cca:	2200      	movs	r2, #0
 8017ccc:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 8017cce:	4b0f      	ldr	r3, [pc, #60]	@ (8017d0c <midi_init+0x74>)
 8017cd0:	2200      	movs	r2, #0
 8017cd2:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 8017cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8017d10 <midi_init+0x78>)
 8017cd6:	2200      	movs	r2, #0
 8017cd8:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 8017cda:	4b0e      	ldr	r3, [pc, #56]	@ (8017d14 <midi_init+0x7c>)
 8017cdc:	2200      	movs	r2, #0
 8017cde:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 8017ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8017d18 <midi_init+0x80>)
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 8017ce6:	f000 f85b 	bl	8017da0 <midi_stats_reset>
 8017cea:	e000      	b.n	8017cee <midi_init+0x56>
    return;
 8017cec:	bf00      	nop
}
 8017cee:	bd80      	pop	{r7, pc}
 8017cf0:	240095a0 	.word	0x240095a0
 8017cf4:	240099a4 	.word	0x240099a4
 8017cf8:	240099a6 	.word	0x240099a6
 8017cfc:	240099a8 	.word	0x240099a8
 8017d00:	240099aa 	.word	0x240099aa
 8017d04:	240099ac 	.word	0x240099ac
 8017d08:	240099ae 	.word	0x240099ae
 8017d0c:	240099b0 	.word	0x240099b0
 8017d10:	240099b2 	.word	0x240099b2
 8017d14:	2400959c 	.word	0x2400959c
 8017d18:	240099b4 	.word	0x240099b4

08017d1c <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017d1c:	b580      	push	{r7, lr}
 8017d1e:	b084      	sub	sp, #16
 8017d20:	af00      	add	r7, sp, #0
 8017d22:	4603      	mov	r3, r0
 8017d24:	60b9      	str	r1, [r7, #8]
 8017d26:	607a      	str	r2, [r7, #4]
 8017d28:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 8017d2a:	68bb      	ldr	r3, [r7, #8]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d009      	beq.n	8017d44 <midi_send_raw+0x28>
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d006      	beq.n	8017d44 <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 8017d36:	7bfb      	ldrb	r3, [r7, #15]
 8017d38:	687a      	ldr	r2, [r7, #4]
 8017d3a:	68b9      	ldr	r1, [r7, #8]
 8017d3c:	4618      	mov	r0, r3
 8017d3e:	f000 f805 	bl	8017d4c <midi_send>
 8017d42:	e000      	b.n	8017d46 <midi_send_raw+0x2a>
    return;
 8017d44:	bf00      	nop
}
 8017d46:	3710      	adds	r7, #16
 8017d48:	46bd      	mov	sp, r7
 8017d4a:	bd80      	pop	{r7, pc}

08017d4c <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017d4c:	b580      	push	{r7, lr}
 8017d4e:	b084      	sub	sp, #16
 8017d50:	af00      	add	r7, sp, #0
 8017d52:	4603      	mov	r3, r0
 8017d54:	60b9      	str	r1, [r7, #8]
 8017d56:	607a      	str	r2, [r7, #4]
 8017d58:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 8017d5a:	7bfb      	ldrb	r3, [r7, #15]
 8017d5c:	2b03      	cmp	r3, #3
 8017d5e:	d010      	beq.n	8017d82 <midi_send+0x36>
 8017d60:	2b03      	cmp	r3, #3
 8017d62:	dc17      	bgt.n	8017d94 <midi_send+0x48>
 8017d64:	2b01      	cmp	r3, #1
 8017d66:	d002      	beq.n	8017d6e <midi_send+0x22>
 8017d68:	2b02      	cmp	r3, #2
 8017d6a:	d005      	beq.n	8017d78 <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 8017d6c:	e012      	b.n	8017d94 <midi_send+0x48>
      backend_din_send(msg, len);
 8017d6e:	6879      	ldr	r1, [r7, #4]
 8017d70:	68b8      	ldr	r0, [r7, #8]
 8017d72:	f7ff ff7b 	bl	8017c6c <backend_din_send>
      break;
 8017d76:	e00e      	b.n	8017d96 <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 8017d78:	6879      	ldr	r1, [r7, #4]
 8017d7a:	68b8      	ldr	r0, [r7, #8]
 8017d7c:	f7ff fe20 	bl	80179c0 <backend_usb_device_send>
      break;
 8017d80:	e009      	b.n	8017d96 <midi_send+0x4a>
      backend_din_send(msg, len);
 8017d82:	6879      	ldr	r1, [r7, #4]
 8017d84:	68b8      	ldr	r0, [r7, #8]
 8017d86:	f7ff ff71 	bl	8017c6c <backend_din_send>
      backend_usb_device_send(msg, len);
 8017d8a:	6879      	ldr	r1, [r7, #4]
 8017d8c:	68b8      	ldr	r0, [r7, #8]
 8017d8e:	f7ff fe17 	bl	80179c0 <backend_usb_device_send>
      break;
 8017d92:	e000      	b.n	8017d96 <midi_send+0x4a>
      break;
 8017d94:	bf00      	nop
  }
}
 8017d96:	bf00      	nop
 8017d98:	3710      	adds	r7, #16
 8017d9a:	46bd      	mov	sp, r7
 8017d9c:	bd80      	pop	{r7, pc}
	...

08017da0 <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 8017da0:	b480      	push	{r7}
 8017da2:	b08d      	sub	sp, #52	@ 0x34
 8017da4:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 8017da6:	4b0d      	ldr	r3, [pc, #52]	@ (8017ddc <midi_stats_reset+0x3c>)
 8017da8:	461a      	mov	r2, r3
 8017daa:	2300      	movs	r3, #0
 8017dac:	6013      	str	r3, [r2, #0]
 8017dae:	6053      	str	r3, [r2, #4]
 8017db0:	6093      	str	r3, [r2, #8]
 8017db2:	60d3      	str	r3, [r2, #12]
 8017db4:	6113      	str	r3, [r2, #16]
 8017db6:	6153      	str	r3, [r2, #20]
 8017db8:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8017dba:	4b09      	ldr	r3, [pc, #36]	@ (8017de0 <midi_stats_reset+0x40>)
 8017dbc:	461a      	mov	r2, r3
 8017dbe:	2300      	movs	r3, #0
 8017dc0:	6013      	str	r3, [r2, #0]
 8017dc2:	6053      	str	r3, [r2, #4]
 8017dc4:	6093      	str	r3, [r2, #8]
 8017dc6:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 8017dc8:	4b06      	ldr	r3, [pc, #24]	@ (8017de4 <midi_stats_reset+0x44>)
 8017dca:	2200      	movs	r2, #0
 8017dcc:	601a      	str	r2, [r3, #0]
}
 8017dce:	bf00      	nop
 8017dd0:	3734      	adds	r7, #52	@ 0x34
 8017dd2:	46bd      	mov	sp, r7
 8017dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dd8:	4770      	bx	lr
 8017dda:	bf00      	nop
 8017ddc:	24009570 	.word	0x24009570
 8017de0:	2400958c 	.word	0x2400958c
 8017de4:	2400959c 	.word	0x2400959c

08017de8 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 8017de8:	b580      	push	{r7, lr}
 8017dea:	b084      	sub	sp, #16
 8017dec:	af00      	add	r7, sp, #0
 8017dee:	6078      	str	r0, [r7, #4]
 8017df0:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 8017df2:	687b      	ldr	r3, [r7, #4]
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d02c      	beq.n	8017e52 <midi_usb_rx_submit_from_isr+0x6a>
 8017df8:	683b      	ldr	r3, [r7, #0]
 8017dfa:	2b03      	cmp	r3, #3
 8017dfc:	d929      	bls.n	8017e52 <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 8017dfe:	683b      	ldr	r3, [r7, #0]
 8017e00:	089b      	lsrs	r3, r3, #2
 8017e02:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 8017e04:	2300      	movs	r3, #0
 8017e06:	60fb      	str	r3, [r7, #12]
 8017e08:	e01e      	b.n	8017e48 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 8017e0a:	6878      	ldr	r0, [r7, #4]
 8017e0c:	f7ff fcfc 	bl	8017808 <usb_rx_queue_push>
 8017e10:	4603      	mov	r3, r0
 8017e12:	f083 0301 	eor.w	r3, r3, #1
 8017e16:	b2db      	uxtb	r3, r3
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d00a      	beq.n	8017e32 <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 8017e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8017e5c <midi_usb_rx_submit_from_isr+0x74>)
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	3301      	adds	r3, #1
 8017e22:	4a0e      	ldr	r2, [pc, #56]	@ (8017e5c <midi_usb_rx_submit_from_isr+0x74>)
 8017e24:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8017e26:	4b0e      	ldr	r3, [pc, #56]	@ (8017e60 <midi_usb_rx_submit_from_isr+0x78>)
 8017e28:	685b      	ldr	r3, [r3, #4]
 8017e2a:	3301      	adds	r3, #1
 8017e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8017e60 <midi_usb_rx_submit_from_isr+0x78>)
 8017e2e:	6053      	str	r3, [r2, #4]
 8017e30:	e004      	b.n	8017e3c <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 8017e32:	4b0b      	ldr	r3, [pc, #44]	@ (8017e60 <midi_usb_rx_submit_from_isr+0x78>)
 8017e34:	681b      	ldr	r3, [r3, #0]
 8017e36:	3301      	adds	r3, #1
 8017e38:	4a09      	ldr	r2, [pc, #36]	@ (8017e60 <midi_usb_rx_submit_from_isr+0x78>)
 8017e3a:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 8017e3c:	687b      	ldr	r3, [r7, #4]
 8017e3e:	3304      	adds	r3, #4
 8017e40:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 8017e42:	68fb      	ldr	r3, [r7, #12]
 8017e44:	3301      	adds	r3, #1
 8017e46:	60fb      	str	r3, [r7, #12]
 8017e48:	68fa      	ldr	r2, [r7, #12]
 8017e4a:	68bb      	ldr	r3, [r7, #8]
 8017e4c:	429a      	cmp	r2, r3
 8017e4e:	d3dc      	bcc.n	8017e0a <midi_usb_rx_submit_from_isr+0x22>
 8017e50:	e000      	b.n	8017e54 <midi_usb_rx_submit_from_isr+0x6c>
    return;
 8017e52:	bf00      	nop
  }
}
 8017e54:	3710      	adds	r7, #16
 8017e56:	46bd      	mov	sp, r7
 8017e58:	bd80      	pop	{r7, pc}
 8017e5a:	bf00      	nop
 8017e5c:	2400959c 	.word	0x2400959c
 8017e60:	2400958c 	.word	0x2400958c

08017e64 <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 8017e64:	b580      	push	{r7, lr}
 8017e66:	b082      	sub	sp, #8
 8017e68:	af00      	add	r7, sp, #0
 8017e6a:	6078      	str	r0, [r7, #4]
 8017e6c:	460b      	mov	r3, r1
 8017e6e:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 8017e70:	78fb      	ldrb	r3, [r7, #3]
 8017e72:	4619      	mov	r1, r3
 8017e74:	6878      	ldr	r0, [r7, #4]
 8017e76:	f7ff ffb7 	bl	8017de8 <midi_usb_rx_submit_from_isr>
}
 8017e7a:	bf00      	nop
 8017e7c:	3708      	adds	r7, #8
 8017e7e:	46bd      	mov	sp, r7
 8017e80:	bd80      	pop	{r7, pc}
	...

08017e84 <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 8017e84:	b480      	push	{r7}
 8017e86:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 8017e88:	4b03      	ldr	r3, [pc, #12]	@ (8017e98 <USBD_MIDI_OnPacketsSent+0x14>)
 8017e8a:	2201      	movs	r2, #1
 8017e8c:	701a      	strb	r2, [r3, #0]
}
 8017e8e:	bf00      	nop
 8017e90:	46bd      	mov	sp, r7
 8017e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e96:	4770      	bx	lr
 8017e98:	240099b4 	.word	0x240099b4

08017e9c <midi_host_cin_to_length>:

static uint8_t midi_host_rx_packet[USBH_MIDI_PACKET_SIZE];
static uint8_t midi_host_tx_packet[USBH_MIDI_PACKET_SIZE];

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 8017e9c:	b480      	push	{r7}
 8017e9e:	b083      	sub	sp, #12
 8017ea0:	af00      	add	r7, sp, #0
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	71fb      	strb	r3, [r7, #7]
    2U, /* 0xD: Channel Pressure */
    3U, /* 0xE: Pitch Bend */
    1U  /* 0xF: Single-byte System Realtime */
  };

  return cin_len[cin & 0x0FU];
 8017ea6:	79fb      	ldrb	r3, [r7, #7]
 8017ea8:	f003 030f 	and.w	r3, r3, #15
 8017eac:	4a03      	ldr	r2, [pc, #12]	@ (8017ebc <midi_host_cin_to_length+0x20>)
 8017eae:	5cd3      	ldrb	r3, [r2, r3]
}
 8017eb0:	4618      	mov	r0, r3
 8017eb2:	370c      	adds	r7, #12
 8017eb4:	46bd      	mov	sp, r7
 8017eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eba:	4770      	bx	lr
 8017ebc:	0801b710 	.word	0x0801b710

08017ec0 <midi_host_poll_bounded>:
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
  }
}

void midi_host_poll_bounded(uint32_t max_msgs)
{
 8017ec0:	b580      	push	{r7, lr}
 8017ec2:	b084      	sub	sp, #16
 8017ec4:	af00      	add	r7, sp, #0
 8017ec6:	6078      	str	r0, [r7, #4]
#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_midi_host_poll_count++;
 8017ec8:	4b26      	ldr	r3, [pc, #152]	@ (8017f64 <midi_host_poll_bounded+0xa4>)
 8017eca:	681b      	ldr	r3, [r3, #0]
 8017ecc:	3301      	adds	r3, #1
 8017ece:	4a25      	ldr	r2, [pc, #148]	@ (8017f64 <midi_host_poll_bounded+0xa4>)
 8017ed0:	6013      	str	r3, [r2, #0]
#endif
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 8017ed2:	4825      	ldr	r0, [pc, #148]	@ (8017f68 <midi_host_poll_bounded+0xa8>)
 8017ed4:	f002 f9b8 	bl	801a248 <USBH_MIDI_IsReady>
 8017ed8:	4603      	mov	r3, r0
 8017eda:	f083 0301 	eor.w	r3, r3, #1
 8017ede:	b2db      	uxtb	r3, r3
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d13a      	bne.n	8017f5a <midi_host_poll_bounded+0x9a>
  {
    return;
  }

  uint32_t n = 0U;
 8017ee4:	2300      	movs	r3, #0
 8017ee6:	60fb      	str	r3, [r7, #12]
  for (; n < max_msgs; n++)
 8017ee8:	e024      	b.n	8017f34 <midi_host_poll_bounded+0x74>
  {
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, midi_host_rx_packet) != USBH_OK)
 8017eea:	4920      	ldr	r1, [pc, #128]	@ (8017f6c <midi_host_poll_bounded+0xac>)
 8017eec:	481e      	ldr	r0, [pc, #120]	@ (8017f68 <midi_host_poll_bounded+0xa8>)
 8017eee:	f002 f93d 	bl	801a16c <USBH_MIDI_ReadPacket>
 8017ef2:	4603      	mov	r3, r0
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d122      	bne.n	8017f3e <midi_host_poll_bounded+0x7e>
    {
      break;
    }

    uint8_t cin = midi_host_rx_packet[0] & 0x0FU;
 8017ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8017f6c <midi_host_poll_bounded+0xac>)
 8017efa:	781b      	ldrb	r3, [r3, #0]
 8017efc:	f003 030f 	and.w	r3, r3, #15
 8017f00:	72fb      	strb	r3, [r7, #11]
    uint8_t length = midi_host_cin_to_length(cin);
 8017f02:	7afb      	ldrb	r3, [r7, #11]
 8017f04:	4618      	mov	r0, r3
 8017f06:	f7ff ffc9 	bl	8017e9c <midi_host_cin_to_length>
 8017f0a:	4603      	mov	r3, r0
 8017f0c:	72bb      	strb	r3, [r7, #10]
    if (length == 0U)
 8017f0e:	7abb      	ldrb	r3, [r7, #10]
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d00b      	beq.n	8017f2c <midi_host_poll_bounded+0x6c>
    {
      continue;
    }

    midi_internal_receive(&midi_host_rx_packet[1], length);
 8017f14:	7abb      	ldrb	r3, [r7, #10]
 8017f16:	4619      	mov	r1, r3
 8017f18:	4815      	ldr	r0, [pc, #84]	@ (8017f70 <midi_host_poll_bounded+0xb0>)
 8017f1a:	f7ff feb2 	bl	8017c82 <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
 8017f1e:	7abb      	ldrb	r3, [r7, #10]
 8017f20:	461a      	mov	r2, r3
 8017f22:	4913      	ldr	r1, [pc, #76]	@ (8017f70 <midi_host_poll_bounded+0xb0>)
 8017f24:	2002      	movs	r0, #2
 8017f26:	f7ff fef9 	bl	8017d1c <midi_send_raw>
 8017f2a:	e000      	b.n	8017f2e <midi_host_poll_bounded+0x6e>
      continue;
 8017f2c:	bf00      	nop
  for (; n < max_msgs; n++)
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	3301      	adds	r3, #1
 8017f32:	60fb      	str	r3, [r7, #12]
 8017f34:	68fa      	ldr	r2, [r7, #12]
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	429a      	cmp	r2, r3
 8017f3a:	d3d6      	bcc.n	8017eea <midi_host_poll_bounded+0x2a>
 8017f3c:	e000      	b.n	8017f40 <midi_host_poll_bounded+0x80>
      break;
 8017f3e:	bf00      	nop
  }

  if ((max_msgs > 0U) && (n >= max_msgs))
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d00a      	beq.n	8017f5c <midi_host_poll_bounded+0x9c>
 8017f46:	68fa      	ldr	r2, [r7, #12]
 8017f48:	687b      	ldr	r3, [r7, #4]
 8017f4a:	429a      	cmp	r2, r3
 8017f4c:	d306      	bcc.n	8017f5c <midi_host_poll_bounded+0x9c>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    midi_budget_hit_count++;
 8017f4e:	4b09      	ldr	r3, [pc, #36]	@ (8017f74 <midi_host_poll_bounded+0xb4>)
 8017f50:	681b      	ldr	r3, [r3, #0]
 8017f52:	3301      	adds	r3, #1
 8017f54:	4a07      	ldr	r2, [pc, #28]	@ (8017f74 <midi_host_poll_bounded+0xb4>)
 8017f56:	6013      	str	r3, [r2, #0]
 8017f58:	e000      	b.n	8017f5c <midi_host_poll_bounded+0x9c>
    return;
 8017f5a:	bf00      	nop
#endif
  }
}
 8017f5c:	3710      	adds	r7, #16
 8017f5e:	46bd      	mov	sp, r7
 8017f60:	bd80      	pop	{r7, pc}
 8017f62:	bf00      	nop
 8017f64:	240094a0 	.word	0x240094a0
 8017f68:	240004bc 	.word	0x240004bc
 8017f6c:	240099b8 	.word	0x240099b8
 8017f70:	240099b9 	.word	0x240099b9
 8017f74:	240094a8 	.word	0x240094a8

08017f78 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8017f78:	b580      	push	{r7, lr}
 8017f7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8017f7c:	4b5d      	ldr	r3, [pc, #372]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f7e:	4a5e      	ldr	r2, [pc, #376]	@ (80180f8 <MX_SAI1_Init+0x180>)
 8017f80:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8017f82:	4b5c      	ldr	r3, [pc, #368]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f84:	2200      	movs	r2, #0
 8017f86:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8017f88:	4b5a      	ldr	r3, [pc, #360]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f8a:	2200      	movs	r2, #0
 8017f8c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 8017f8e:	4b59      	ldr	r3, [pc, #356]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f90:	22c0      	movs	r2, #192	@ 0xc0
 8017f92:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8017f94:	4b57      	ldr	r3, [pc, #348]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f96:	2200      	movs	r2, #0
 8017f98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8017f9a:	4b56      	ldr	r3, [pc, #344]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017f9c:	2200      	movs	r2, #0
 8017f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8017fa0:	4b54      	ldr	r3, [pc, #336]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fa2:	2200      	movs	r2, #0
 8017fa4:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8017fa6:	4b53      	ldr	r3, [pc, #332]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fa8:	2200      	movs	r2, #0
 8017faa:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8017fac:	4b51      	ldr	r3, [pc, #324]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fae:	2200      	movs	r2, #0
 8017fb0:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8017fb2:	4b50      	ldr	r3, [pc, #320]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fb4:	2200      	movs	r2, #0
 8017fb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8017fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fba:	2201      	movs	r2, #1
 8017fbc:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8017fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fc0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8017fc4:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8017fc6:	4b4b      	ldr	r3, [pc, #300]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fc8:	2200      	movs	r2, #0
 8017fca:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8017fcc:	4b49      	ldr	r3, [pc, #292]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fce:	2200      	movs	r2, #0
 8017fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8017fd2:	4b48      	ldr	r3, [pc, #288]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fd4:	2200      	movs	r2, #0
 8017fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8017fd8:	4b46      	ldr	r3, [pc, #280]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fda:	2200      	movs	r2, #0
 8017fdc:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8017fde:	4b45      	ldr	r3, [pc, #276]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fe0:	2200      	movs	r2, #0
 8017fe2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8017fe6:	4b43      	ldr	r3, [pc, #268]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fe8:	2201      	movs	r2, #1
 8017fea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8017fec:	4b41      	ldr	r3, [pc, #260]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017fee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017ff2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8017ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017ff6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017ffa:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8017ffc:	4b3d      	ldr	r3, [pc, #244]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8017ffe:	2201      	movs	r2, #1
 8018000:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8018002:	4b3c      	ldr	r3, [pc, #240]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8018004:	2200      	movs	r2, #0
 8018006:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8018008:	4b3a      	ldr	r3, [pc, #232]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 801800a:	2200      	movs	r2, #0
 801800c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801800e:	4b39      	ldr	r3, [pc, #228]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8018010:	2200      	movs	r2, #0
 8018012:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8018014:	4b37      	ldr	r3, [pc, #220]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8018016:	2200      	movs	r2, #0
 8018018:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 801801a:	4b36      	ldr	r3, [pc, #216]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 801801c:	2280      	movs	r2, #128	@ 0x80
 801801e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 8018020:	4b34      	ldr	r3, [pc, #208]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8018022:	2208      	movs	r2, #8
 8018024:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 8018026:	4b33      	ldr	r3, [pc, #204]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 8018028:	22ff      	movs	r2, #255	@ 0xff
 801802a:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 801802c:	4831      	ldr	r0, [pc, #196]	@ (80180f4 <MX_SAI1_Init+0x17c>)
 801802e:	f7f7 f86d 	bl	800f10c <HAL_SAI_Init>
 8018032:	4603      	mov	r3, r0
 8018034:	2b00      	cmp	r3, #0
 8018036:	d001      	beq.n	801803c <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 8018038:	f7ff fad8 	bl	80175ec <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 801803c:	4b2f      	ldr	r3, [pc, #188]	@ (80180fc <MX_SAI1_Init+0x184>)
 801803e:	4a30      	ldr	r2, [pc, #192]	@ (8018100 <MX_SAI1_Init+0x188>)
 8018040:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8018042:	4b2e      	ldr	r3, [pc, #184]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018044:	2200      	movs	r2, #0
 8018046:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8018048:	4b2c      	ldr	r3, [pc, #176]	@ (80180fc <MX_SAI1_Init+0x184>)
 801804a:	2203      	movs	r2, #3
 801804c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 801804e:	4b2b      	ldr	r3, [pc, #172]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018050:	22c0      	movs	r2, #192	@ 0xc0
 8018052:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8018054:	4b29      	ldr	r3, [pc, #164]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018056:	2200      	movs	r2, #0
 8018058:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 801805a:	4b28      	ldr	r3, [pc, #160]	@ (80180fc <MX_SAI1_Init+0x184>)
 801805c:	2200      	movs	r2, #0
 801805e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8018060:	4b26      	ldr	r3, [pc, #152]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018062:	2201      	movs	r2, #1
 8018064:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8018066:	4b25      	ldr	r3, [pc, #148]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018068:	2200      	movs	r2, #0
 801806a:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801806c:	4b23      	ldr	r3, [pc, #140]	@ (80180fc <MX_SAI1_Init+0x184>)
 801806e:	2200      	movs	r2, #0
 8018070:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8018072:	4b22      	ldr	r3, [pc, #136]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018074:	2201      	movs	r2, #1
 8018076:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8018078:	4b20      	ldr	r3, [pc, #128]	@ (80180fc <MX_SAI1_Init+0x184>)
 801807a:	2200      	movs	r2, #0
 801807c:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 801807e:	4b1f      	ldr	r3, [pc, #124]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018080:	2200      	movs	r2, #0
 8018082:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8018084:	4b1d      	ldr	r3, [pc, #116]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018086:	2200      	movs	r2, #0
 8018088:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 801808a:	4b1c      	ldr	r3, [pc, #112]	@ (80180fc <MX_SAI1_Init+0x184>)
 801808c:	2200      	movs	r2, #0
 801808e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8018090:	4b1a      	ldr	r3, [pc, #104]	@ (80180fc <MX_SAI1_Init+0x184>)
 8018092:	2200      	movs	r2, #0
 8018094:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8018098:	4b18      	ldr	r3, [pc, #96]	@ (80180fc <MX_SAI1_Init+0x184>)
 801809a:	2201      	movs	r2, #1
 801809c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801809e:	4b17      	ldr	r3, [pc, #92]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80180a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 80180a6:	4b15      	ldr	r3, [pc, #84]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80180ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80180ae:	4b13      	ldr	r3, [pc, #76]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180b0:	2201      	movs	r2, #1
 80180b2:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80180b4:	4b11      	ldr	r3, [pc, #68]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180b6:	2200      	movs	r2, #0
 80180b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80180ba:	4b10      	ldr	r3, [pc, #64]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180bc:	2200      	movs	r2, #0
 80180be:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80180c0:	4b0e      	ldr	r3, [pc, #56]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180c2:	2200      	movs	r2, #0
 80180c4:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80180c6:	4b0d      	ldr	r3, [pc, #52]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180c8:	2200      	movs	r2, #0
 80180ca:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80180cc:	4b0b      	ldr	r3, [pc, #44]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180ce:	2280      	movs	r2, #128	@ 0x80
 80180d0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 80180d2:	4b0a      	ldr	r3, [pc, #40]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180d4:	2208      	movs	r2, #8
 80180d6:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 80180d8:	4b08      	ldr	r3, [pc, #32]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180da:	223f      	movs	r2, #63	@ 0x3f
 80180dc:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80180de:	4807      	ldr	r0, [pc, #28]	@ (80180fc <MX_SAI1_Init+0x184>)
 80180e0:	f7f7 f814 	bl	800f10c <HAL_SAI_Init>
 80180e4:	4603      	mov	r3, r0
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d001      	beq.n	80180ee <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 80180ea:	f7ff fa7f 	bl	80175ec <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80180ee:	bf00      	nop
 80180f0:	bd80      	pop	{r7, pc}
 80180f2:	bf00      	nop
 80180f4:	240099bc 	.word	0x240099bc
 80180f8:	40015804 	.word	0x40015804
 80180fc:	24009a54 	.word	0x24009a54
 8018100:	40015824 	.word	0x40015824

08018104 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8018104:	b580      	push	{r7, lr}
 8018106:	b08a      	sub	sp, #40	@ 0x28
 8018108:	af00      	add	r7, sp, #0
 801810a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 801810c:	687b      	ldr	r3, [r7, #4]
 801810e:	681b      	ldr	r3, [r3, #0]
 8018110:	4a77      	ldr	r2, [pc, #476]	@ (80182f0 <HAL_SAI_MspInit+0x1ec>)
 8018112:	4293      	cmp	r3, r2
 8018114:	d171      	bne.n	80181fa <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8018116:	4b77      	ldr	r3, [pc, #476]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 8018118:	681b      	ldr	r3, [r3, #0]
 801811a:	2b00      	cmp	r3, #0
 801811c:	d116      	bne.n	801814c <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 801811e:	4b76      	ldr	r3, [pc, #472]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 8018120:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018124:	4a74      	ldr	r2, [pc, #464]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 8018126:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801812a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801812e:	4b72      	ldr	r3, [pc, #456]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 8018130:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018134:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018138:	613b      	str	r3, [r7, #16]
 801813a:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 801813c:	2200      	movs	r2, #0
 801813e:	2105      	movs	r1, #5
 8018140:	2057      	movs	r0, #87	@ 0x57
 8018142:	f7ec fd56 	bl	8004bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8018146:	2057      	movs	r0, #87	@ 0x57
 8018148:	f7ec fd6d 	bl	8004c26 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 801814c:	4b69      	ldr	r3, [pc, #420]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 801814e:	681b      	ldr	r3, [r3, #0]
 8018150:	3301      	adds	r3, #1
 8018152:	4a68      	ldr	r2, [pc, #416]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 8018154:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8018156:	2374      	movs	r3, #116	@ 0x74
 8018158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801815a:	2302      	movs	r3, #2
 801815c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801815e:	2300      	movs	r3, #0
 8018160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018162:	2300      	movs	r3, #0
 8018164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8018166:	2306      	movs	r3, #6
 8018168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801816a:	f107 0314 	add.w	r3, r7, #20
 801816e:	4619      	mov	r1, r3
 8018170:	4862      	ldr	r0, [pc, #392]	@ (80182fc <HAL_SAI_MspInit+0x1f8>)
 8018172:	f7ef fbbb 	bl	80078ec <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8018176:	4b62      	ldr	r3, [pc, #392]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 8018178:	4a62      	ldr	r2, [pc, #392]	@ (8018304 <HAL_SAI_MspInit+0x200>)
 801817a:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 801817c:	4b60      	ldr	r3, [pc, #384]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 801817e:	2257      	movs	r2, #87	@ 0x57
 8018180:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8018182:	4b5f      	ldr	r3, [pc, #380]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 8018184:	2240      	movs	r2, #64	@ 0x40
 8018186:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8018188:	4b5d      	ldr	r3, [pc, #372]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 801818a:	2200      	movs	r2, #0
 801818c:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 801818e:	4b5c      	ldr	r3, [pc, #368]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 8018190:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8018194:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8018196:	4b5a      	ldr	r3, [pc, #360]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 8018198:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801819c:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801819e:	4b58      	ldr	r3, [pc, #352]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181a0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80181a4:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80181a6:	4b56      	ldr	r3, [pc, #344]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80181ac:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 80181ae:	4b54      	ldr	r3, [pc, #336]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80181b4:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80181b6:	4b52      	ldr	r3, [pc, #328]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181b8:	2204      	movs	r2, #4
 80181ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80181bc:	4b50      	ldr	r3, [pc, #320]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181be:	2200      	movs	r2, #0
 80181c0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 80181c2:	4b4f      	ldr	r3, [pc, #316]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181c4:	2200      	movs	r2, #0
 80181c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80181c8:	4b4d      	ldr	r3, [pc, #308]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181ca:	2200      	movs	r2, #0
 80181cc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80181ce:	484c      	ldr	r0, [pc, #304]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181d0:	f7ec fd44 	bl	8004c5c <HAL_DMA_Init>
 80181d4:	4603      	mov	r3, r0
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d001      	beq.n	80181de <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 80181da:	f7ff fa07 	bl	80175ec <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	4a47      	ldr	r2, [pc, #284]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80181e6:	4a46      	ldr	r2, [pc, #280]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	4a44      	ldr	r2, [pc, #272]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80181f4:	4a42      	ldr	r2, [pc, #264]	@ (8018300 <HAL_SAI_MspInit+0x1fc>)
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	681b      	ldr	r3, [r3, #0]
 80181fe:	4a42      	ldr	r2, [pc, #264]	@ (8018308 <HAL_SAI_MspInit+0x204>)
 8018200:	4293      	cmp	r3, r2
 8018202:	d171      	bne.n	80182e8 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8018204:	4b3b      	ldr	r3, [pc, #236]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 8018206:	681b      	ldr	r3, [r3, #0]
 8018208:	2b00      	cmp	r3, #0
 801820a:	d116      	bne.n	801823a <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 801820c:	4b3a      	ldr	r3, [pc, #232]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 801820e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018212:	4a39      	ldr	r2, [pc, #228]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 8018214:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8018218:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801821c:	4b36      	ldr	r3, [pc, #216]	@ (80182f8 <HAL_SAI_MspInit+0x1f4>)
 801821e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018226:	60fb      	str	r3, [r7, #12]
 8018228:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 801822a:	2200      	movs	r2, #0
 801822c:	2105      	movs	r1, #5
 801822e:	2057      	movs	r0, #87	@ 0x57
 8018230:	f7ec fcdf 	bl	8004bf2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8018234:	2057      	movs	r0, #87	@ 0x57
 8018236:	f7ec fcf6 	bl	8004c26 <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 801823a:	4b2e      	ldr	r3, [pc, #184]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 801823c:	681b      	ldr	r3, [r3, #0]
 801823e:	3301      	adds	r3, #1
 8018240:	4a2c      	ldr	r2, [pc, #176]	@ (80182f4 <HAL_SAI_MspInit+0x1f0>)
 8018242:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8018244:	2308      	movs	r3, #8
 8018246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018248:	2302      	movs	r3, #2
 801824a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801824c:	2300      	movs	r3, #0
 801824e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018250:	2300      	movs	r3, #0
 8018252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8018254:	2306      	movs	r3, #6
 8018256:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8018258:	f107 0314 	add.w	r3, r7, #20
 801825c:	4619      	mov	r1, r3
 801825e:	4827      	ldr	r0, [pc, #156]	@ (80182fc <HAL_SAI_MspInit+0x1f8>)
 8018260:	f7ef fb44 	bl	80078ec <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8018264:	4b29      	ldr	r3, [pc, #164]	@ (801830c <HAL_SAI_MspInit+0x208>)
 8018266:	4a2a      	ldr	r2, [pc, #168]	@ (8018310 <HAL_SAI_MspInit+0x20c>)
 8018268:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 801826a:	4b28      	ldr	r3, [pc, #160]	@ (801830c <HAL_SAI_MspInit+0x208>)
 801826c:	2258      	movs	r2, #88	@ 0x58
 801826e:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8018270:	4b26      	ldr	r3, [pc, #152]	@ (801830c <HAL_SAI_MspInit+0x208>)
 8018272:	2200      	movs	r2, #0
 8018274:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8018276:	4b25      	ldr	r3, [pc, #148]	@ (801830c <HAL_SAI_MspInit+0x208>)
 8018278:	2200      	movs	r2, #0
 801827a:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 801827c:	4b23      	ldr	r3, [pc, #140]	@ (801830c <HAL_SAI_MspInit+0x208>)
 801827e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8018282:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8018284:	4b21      	ldr	r3, [pc, #132]	@ (801830c <HAL_SAI_MspInit+0x208>)
 8018286:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801828a:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801828c:	4b1f      	ldr	r3, [pc, #124]	@ (801830c <HAL_SAI_MspInit+0x208>)
 801828e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8018292:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8018294:	4b1d      	ldr	r3, [pc, #116]	@ (801830c <HAL_SAI_MspInit+0x208>)
 8018296:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801829a:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 801829c:	4b1b      	ldr	r3, [pc, #108]	@ (801830c <HAL_SAI_MspInit+0x208>)
 801829e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80182a2:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80182a4:	4b19      	ldr	r3, [pc, #100]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182a6:	2204      	movs	r2, #4
 80182a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80182aa:	4b18      	ldr	r3, [pc, #96]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182ac:	2200      	movs	r2, #0
 80182ae:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 80182b0:	4b16      	ldr	r3, [pc, #88]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182b2:	2200      	movs	r2, #0
 80182b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80182b6:	4b15      	ldr	r3, [pc, #84]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182b8:	2200      	movs	r2, #0
 80182ba:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 80182bc:	4813      	ldr	r0, [pc, #76]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182be:	f7ec fccd 	bl	8004c5c <HAL_DMA_Init>
 80182c2:	4603      	mov	r3, r0
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d001      	beq.n	80182cc <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 80182c8:	f7ff f990 	bl	80175ec <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	4a0f      	ldr	r2, [pc, #60]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80182d4:	4a0d      	ldr	r2, [pc, #52]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	4a0b      	ldr	r2, [pc, #44]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80182e2:	4a0a      	ldr	r2, [pc, #40]	@ (801830c <HAL_SAI_MspInit+0x208>)
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80182e8:	bf00      	nop
 80182ea:	3728      	adds	r7, #40	@ 0x28
 80182ec:	46bd      	mov	sp, r7
 80182ee:	bd80      	pop	{r7, pc}
 80182f0:	40015804 	.word	0x40015804
 80182f4:	24009bdc 	.word	0x24009bdc
 80182f8:	58024400 	.word	0x58024400
 80182fc:	58021000 	.word	0x58021000
 8018300:	24009aec 	.word	0x24009aec
 8018304:	40020010 	.word	0x40020010
 8018308:	40015824 	.word	0x40015824
 801830c:	24009b64 	.word	0x24009b64
 8018310:	40020028 	.word	0x40020028

08018314 <audio_block_ring_advance>:

#include "sd_audio_block_ring.h"
#include <stddef.h>

static uint32_t audio_block_ring_advance(uint32_t index)
{
 8018314:	b480      	push	{r7}
 8018316:	b083      	sub	sp, #12
 8018318:	af00      	add	r7, sp, #0
 801831a:	6078      	str	r0, [r7, #4]
  return (index + 1U) % AUDIO_BLOCK_COUNT;
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	3301      	adds	r3, #1
 8018320:	f003 0303 	and.w	r3, r3, #3
}
 8018324:	4618      	mov	r0, r3
 8018326:	370c      	adds	r7, #12
 8018328:	46bd      	mov	sp, r7
 801832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801832e:	4770      	bx	lr

08018330 <audio_block_ring_init>:

audio_block_ring_t sd_audio_block_ring;

void audio_block_ring_init(audio_block_ring_t *ring)
{
 8018330:	b480      	push	{r7}
 8018332:	b083      	sub	sp, #12
 8018334:	af00      	add	r7, sp, #0
 8018336:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	2b00      	cmp	r3, #0
 801833c:	d012      	beq.n	8018364 <audio_block_ring_init+0x34>
  {
    return;
  }

  ring->write_index = 0U;
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018344:	461a      	mov	r2, r3
 8018346:	2300      	movs	r3, #0
 8018348:	6013      	str	r3, [r2, #0]
  ring->read_index = 0U;
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018350:	461a      	mov	r2, r3
 8018352:	2300      	movs	r3, #0
 8018354:	6053      	str	r3, [r2, #4]
  ring->fill_level = 0U;
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801835c:	461a      	mov	r2, r3
 801835e:	2300      	movs	r3, #0
 8018360:	6093      	str	r3, [r2, #8]
 8018362:	e000      	b.n	8018366 <audio_block_ring_init+0x36>
    return;
 8018364:	bf00      	nop
}
 8018366:	370c      	adds	r7, #12
 8018368:	46bd      	mov	sp, r7
 801836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801836e:	4770      	bx	lr

08018370 <audio_block_ring_get_write_ptr>:

uint8_t *audio_block_ring_get_write_ptr(audio_block_ring_t *ring)
{
 8018370:	b480      	push	{r7}
 8018372:	b083      	sub	sp, #12
 8018374:	af00      	add	r7, sp, #0
 8018376:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	2b00      	cmp	r3, #0
 801837c:	d005      	beq.n	801838a <audio_block_ring_get_write_ptr+0x1a>
 801837e:	687b      	ldr	r3, [r7, #4]
 8018380:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018384:	689b      	ldr	r3, [r3, #8]
 8018386:	2b03      	cmp	r3, #3
 8018388:	d901      	bls.n	801838e <audio_block_ring_get_write_ptr+0x1e>
  {
    return NULL;
 801838a:	2300      	movs	r3, #0
 801838c:	e006      	b.n	801839c <audio_block_ring_get_write_ptr+0x2c>
  }

  return ring->blocks[ring->write_index];
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	031b      	lsls	r3, r3, #12
 8018398:	687a      	ldr	r2, [r7, #4]
 801839a:	4413      	add	r3, r2
}
 801839c:	4618      	mov	r0, r3
 801839e:	370c      	adds	r7, #12
 80183a0:	46bd      	mov	sp, r7
 80183a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183a6:	4770      	bx	lr

080183a8 <audio_block_ring_produce>:

void audio_block_ring_produce(audio_block_ring_t *ring)
{
 80183a8:	b580      	push	{r7, lr}
 80183aa:	b082      	sub	sp, #8
 80183ac:	af00      	add	r7, sp, #0
 80183ae:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d01b      	beq.n	80183ee <audio_block_ring_produce+0x46>
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80183bc:	689b      	ldr	r3, [r3, #8]
 80183be:	2b03      	cmp	r3, #3
 80183c0:	d815      	bhi.n	80183ee <audio_block_ring_produce+0x46>
  {
    return;
  }

  ring->write_index = audio_block_ring_advance(ring->write_index);
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80183c8:	681b      	ldr	r3, [r3, #0]
 80183ca:	4618      	mov	r0, r3
 80183cc:	f7ff ffa2 	bl	8018314 <audio_block_ring_advance>
 80183d0:	4602      	mov	r2, r0
 80183d2:	687b      	ldr	r3, [r7, #4]
 80183d4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80183d8:	601a      	str	r2, [r3, #0]
  ring->fill_level++;
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80183e0:	689b      	ldr	r3, [r3, #8]
 80183e2:	3301      	adds	r3, #1
 80183e4:	687a      	ldr	r2, [r7, #4]
 80183e6:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80183ea:	6093      	str	r3, [r2, #8]
 80183ec:	e000      	b.n	80183f0 <audio_block_ring_produce+0x48>
    return;
 80183ee:	bf00      	nop
}
 80183f0:	3708      	adds	r7, #8
 80183f2:	46bd      	mov	sp, r7
 80183f4:	bd80      	pop	{r7, pc}

080183f6 <audio_block_ring_get_read_ptr>:

uint8_t *audio_block_ring_get_read_ptr(audio_block_ring_t *ring)
{
 80183f6:	b480      	push	{r7}
 80183f8:	b083      	sub	sp, #12
 80183fa:	af00      	add	r7, sp, #0
 80183fc:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	2b00      	cmp	r3, #0
 8018402:	d005      	beq.n	8018410 <audio_block_ring_get_read_ptr+0x1a>
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801840a:	689b      	ldr	r3, [r3, #8]
 801840c:	2b00      	cmp	r3, #0
 801840e:	d101      	bne.n	8018414 <audio_block_ring_get_read_ptr+0x1e>
  {
    return NULL;
 8018410:	2300      	movs	r3, #0
 8018412:	e006      	b.n	8018422 <audio_block_ring_get_read_ptr+0x2c>
  }

  return ring->blocks[ring->read_index];
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801841a:	685b      	ldr	r3, [r3, #4]
 801841c:	031b      	lsls	r3, r3, #12
 801841e:	687a      	ldr	r2, [r7, #4]
 8018420:	4413      	add	r3, r2
}
 8018422:	4618      	mov	r0, r3
 8018424:	370c      	adds	r7, #12
 8018426:	46bd      	mov	sp, r7
 8018428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801842c:	4770      	bx	lr

0801842e <audio_block_ring_consume>:

void audio_block_ring_consume(audio_block_ring_t *ring)
{
 801842e:	b580      	push	{r7, lr}
 8018430:	b082      	sub	sp, #8
 8018432:	af00      	add	r7, sp, #0
 8018434:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 8018436:	687b      	ldr	r3, [r7, #4]
 8018438:	2b00      	cmp	r3, #0
 801843a:	d01b      	beq.n	8018474 <audio_block_ring_consume+0x46>
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018442:	689b      	ldr	r3, [r3, #8]
 8018444:	2b00      	cmp	r3, #0
 8018446:	d015      	beq.n	8018474 <audio_block_ring_consume+0x46>
  {
    return;
  }

  ring->read_index = audio_block_ring_advance(ring->read_index);
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801844e:	685b      	ldr	r3, [r3, #4]
 8018450:	4618      	mov	r0, r3
 8018452:	f7ff ff5f 	bl	8018314 <audio_block_ring_advance>
 8018456:	4602      	mov	r2, r0
 8018458:	687b      	ldr	r3, [r7, #4]
 801845a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801845e:	605a      	str	r2, [r3, #4]
  ring->fill_level--;
 8018460:	687b      	ldr	r3, [r7, #4]
 8018462:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018466:	689b      	ldr	r3, [r3, #8]
 8018468:	3b01      	subs	r3, #1
 801846a:	687a      	ldr	r2, [r7, #4]
 801846c:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8018470:	6093      	str	r3, [r2, #8]
 8018472:	e000      	b.n	8018476 <audio_block_ring_consume+0x48>
    return;
 8018474:	bf00      	nop
}
 8018476:	3708      	adds	r7, #8
 8018478:	46bd      	mov	sp, r7
 801847a:	bd80      	pop	{r7, pc}

0801847c <audio_block_ring_fill_level>:

uint32_t audio_block_ring_fill_level(const audio_block_ring_t *ring)
{
 801847c:	b480      	push	{r7}
 801847e:	b083      	sub	sp, #12
 8018480:	af00      	add	r7, sp, #0
 8018482:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	2b00      	cmp	r3, #0
 8018488:	d101      	bne.n	801848e <audio_block_ring_fill_level+0x12>
  {
    return 0U;
 801848a:	2300      	movs	r3, #0
 801848c:	e003      	b.n	8018496 <audio_block_ring_fill_level+0x1a>
  }

  return ring->fill_level;
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8018494:	689b      	ldr	r3, [r3, #8]
}
 8018496:	4618      	mov	r0, r3
 8018498:	370c      	adds	r7, #12
 801849a:	46bd      	mov	sp, r7
 801849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184a0:	4770      	bx	lr

080184a2 <Fill_Buffer>:
  __attribute__((section(".ram_d1"), aligned(32)));
static uint32_t Buffer1[SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t)]
  __attribute__((section(".ram_d1"), aligned(32)));

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 80184a2:	b480      	push	{r7}
 80184a4:	b087      	sub	sp, #28
 80184a6:	af00      	add	r7, sp, #0
 80184a8:	60f8      	str	r0, [r7, #12]
 80184aa:	60b9      	str	r1, [r7, #8]
 80184ac:	607a      	str	r2, [r7, #4]
  for (uint32_t index = 0; index < buffer_length; index++)
 80184ae:	2300      	movs	r3, #0
 80184b0:	617b      	str	r3, [r7, #20]
 80184b2:	e00a      	b.n	80184ca <Fill_Buffer+0x28>
  {
    pBuffer[index] = index + offset;
 80184b4:	697b      	ldr	r3, [r7, #20]
 80184b6:	009b      	lsls	r3, r3, #2
 80184b8:	68fa      	ldr	r2, [r7, #12]
 80184ba:	4413      	add	r3, r2
 80184bc:	6979      	ldr	r1, [r7, #20]
 80184be:	687a      	ldr	r2, [r7, #4]
 80184c0:	440a      	add	r2, r1
 80184c2:	601a      	str	r2, [r3, #0]
  for (uint32_t index = 0; index < buffer_length; index++)
 80184c4:	697b      	ldr	r3, [r7, #20]
 80184c6:	3301      	adds	r3, #1
 80184c8:	617b      	str	r3, [r7, #20]
 80184ca:	697a      	ldr	r2, [r7, #20]
 80184cc:	68bb      	ldr	r3, [r7, #8]
 80184ce:	429a      	cmp	r2, r3
 80184d0:	d3f0      	bcc.n	80184b4 <Fill_Buffer+0x12>
  }
}
 80184d2:	bf00      	nop
 80184d4:	bf00      	nop
 80184d6:	371c      	adds	r7, #28
 80184d8:	46bd      	mov	sp, r7
 80184da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184de:	4770      	bx	lr

080184e0 <sd_stream_log>:

static void sd_stream_log(const char *message)
{
 80184e0:	b580      	push	{r7, lr}
 80184e2:	b082      	sub	sp, #8
 80184e4:	af00      	add	r7, sp, #0
 80184e6:	6078      	str	r0, [r7, #4]
  if (sd_logger != NULL)
 80184e8:	4b05      	ldr	r3, [pc, #20]	@ (8018500 <sd_stream_log+0x20>)
 80184ea:	681b      	ldr	r3, [r3, #0]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d003      	beq.n	80184f8 <sd_stream_log+0x18>
  {
    sd_logger(message);
 80184f0:	4b03      	ldr	r3, [pc, #12]	@ (8018500 <sd_stream_log+0x20>)
 80184f2:	681b      	ldr	r3, [r3, #0]
 80184f4:	6878      	ldr	r0, [r7, #4]
 80184f6:	4798      	blx	r3
  }
}
 80184f8:	bf00      	nop
 80184fa:	3708      	adds	r7, #8
 80184fc:	46bd      	mov	sp, r7
 80184fe:	bd80      	pop	{r7, pc}
 8018500:	2400dbf0 	.word	0x2400dbf0

08018504 <sd_stream_logf3>:
  }
}

static void sd_stream_logf3(const char *format, uint32_t value0, uint32_t value1,
                            uint32_t value2)
{
 8018504:	b580      	push	{r7, lr}
 8018506:	b09e      	sub	sp, #120	@ 0x78
 8018508:	af02      	add	r7, sp, #8
 801850a:	60f8      	str	r0, [r7, #12]
 801850c:	60b9      	str	r1, [r7, #8]
 801850e:	607a      	str	r2, [r7, #4]
 8018510:	603b      	str	r3, [r7, #0]
  if (sd_logger != NULL)
 8018512:	4b0c      	ldr	r3, [pc, #48]	@ (8018544 <sd_stream_logf3+0x40>)
 8018514:	681b      	ldr	r3, [r3, #0]
 8018516:	2b00      	cmp	r3, #0
 8018518:	d010      	beq.n	801853c <sd_stream_logf3+0x38>
  {
    char buffer[96];
    (void)snprintf(buffer, sizeof(buffer), format, (unsigned long)value0,
 801851a:	f107 0010 	add.w	r0, r7, #16
 801851e:	683b      	ldr	r3, [r7, #0]
 8018520:	9301      	str	r3, [sp, #4]
 8018522:	687b      	ldr	r3, [r7, #4]
 8018524:	9300      	str	r3, [sp, #0]
 8018526:	68bb      	ldr	r3, [r7, #8]
 8018528:	68fa      	ldr	r2, [r7, #12]
 801852a:	2160      	movs	r1, #96	@ 0x60
 801852c:	f001 fee6 	bl	801a2fc <sniprintf>
                   (unsigned long)value1, (unsigned long)value2);
    sd_logger(buffer);
 8018530:	4b04      	ldr	r3, [pc, #16]	@ (8018544 <sd_stream_logf3+0x40>)
 8018532:	681b      	ldr	r3, [r3, #0]
 8018534:	f107 0210 	add.w	r2, r7, #16
 8018538:	4610      	mov	r0, r2
 801853a:	4798      	blx	r3
  }
}
 801853c:	bf00      	nop
 801853e:	3770      	adds	r7, #112	@ 0x70
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}
 8018544:	2400dbf0 	.word	0x2400dbf0

08018548 <sd_stream_reset_prefill>:

static void sd_stream_reset_prefill(uint32_t total_blocks)
{
 8018548:	b480      	push	{r7}
 801854a:	b085      	sub	sp, #20
 801854c:	af00      	add	r7, sp, #0
 801854e:	6078      	str	r0, [r7, #4]
  uint32_t total_buffers = total_blocks / SD_STREAM_BLOCKS_PER_BUFFER;
 8018550:	687b      	ldr	r3, [r7, #4]
 8018552:	08db      	lsrs	r3, r3, #3
 8018554:	60fb      	str	r3, [r7, #12]
  sd_prefill_target = (total_buffers < AUDIO_BLOCK_COUNT) ? total_buffers : AUDIO_BLOCK_COUNT;
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	2b04      	cmp	r3, #4
 801855a:	bf28      	it	cs
 801855c:	2304      	movcs	r3, #4
 801855e:	4a0a      	ldr	r2, [pc, #40]	@ (8018588 <sd_stream_reset_prefill+0x40>)
 8018560:	6013      	str	r3, [r2, #0]
  sd_prefill_count = 0U;
 8018562:	4b0a      	ldr	r3, [pc, #40]	@ (801858c <sd_stream_reset_prefill+0x44>)
 8018564:	2200      	movs	r2, #0
 8018566:	601a      	str	r2, [r3, #0]
  sd_prefill_done = (sd_prefill_target == 0U) ? 1U : 0U;
 8018568:	4b07      	ldr	r3, [pc, #28]	@ (8018588 <sd_stream_reset_prefill+0x40>)
 801856a:	681b      	ldr	r3, [r3, #0]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d101      	bne.n	8018574 <sd_stream_reset_prefill+0x2c>
 8018570:	2201      	movs	r2, #1
 8018572:	e000      	b.n	8018576 <sd_stream_reset_prefill+0x2e>
 8018574:	2200      	movs	r2, #0
 8018576:	4b06      	ldr	r3, [pc, #24]	@ (8018590 <sd_stream_reset_prefill+0x48>)
 8018578:	701a      	strb	r2, [r3, #0]
}
 801857a:	bf00      	nop
 801857c:	3714      	adds	r7, #20
 801857e:	46bd      	mov	sp, r7
 8018580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018584:	4770      	bx	lr
 8018586:	bf00      	nop
 8018588:	2400dc3c 	.word	0x2400dc3c
 801858c:	2400dc40 	.word	0x2400dc40
 8018590:	2400dc44 	.word	0x2400dc44

08018594 <sd_stream_note_prefill>:

static void sd_stream_note_prefill(void)
{
 8018594:	b480      	push	{r7}
 8018596:	af00      	add	r7, sp, #0
  if (sd_prefill_done == 0U)
 8018598:	4b0b      	ldr	r3, [pc, #44]	@ (80185c8 <sd_stream_note_prefill+0x34>)
 801859a:	781b      	ldrb	r3, [r3, #0]
 801859c:	b2db      	uxtb	r3, r3
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d10d      	bne.n	80185be <sd_stream_note_prefill+0x2a>
  {
    sd_prefill_count++;
 80185a2:	4b0a      	ldr	r3, [pc, #40]	@ (80185cc <sd_stream_note_prefill+0x38>)
 80185a4:	681b      	ldr	r3, [r3, #0]
 80185a6:	3301      	adds	r3, #1
 80185a8:	4a08      	ldr	r2, [pc, #32]	@ (80185cc <sd_stream_note_prefill+0x38>)
 80185aa:	6013      	str	r3, [r2, #0]
    if (sd_prefill_count >= sd_prefill_target)
 80185ac:	4b07      	ldr	r3, [pc, #28]	@ (80185cc <sd_stream_note_prefill+0x38>)
 80185ae:	681a      	ldr	r2, [r3, #0]
 80185b0:	4b07      	ldr	r3, [pc, #28]	@ (80185d0 <sd_stream_note_prefill+0x3c>)
 80185b2:	681b      	ldr	r3, [r3, #0]
 80185b4:	429a      	cmp	r2, r3
 80185b6:	d302      	bcc.n	80185be <sd_stream_note_prefill+0x2a>
    {
      sd_prefill_done = 1U;
 80185b8:	4b03      	ldr	r3, [pc, #12]	@ (80185c8 <sd_stream_note_prefill+0x34>)
 80185ba:	2201      	movs	r2, #1
 80185bc:	701a      	strb	r2, [r3, #0]
    }
  }
}
 80185be:	bf00      	nop
 80185c0:	46bd      	mov	sp, r7
 80185c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c6:	4770      	bx	lr
 80185c8:	2400dc44 	.word	0x2400dc44
 80185cc:	2400dc40 	.word	0x2400dc40
 80185d0:	2400dc3c 	.word	0x2400dc3c

080185d4 <sd_stream_try_produce_block>:

static void sd_stream_try_produce_block(const uint8_t *source)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b084      	sub	sp, #16
 80185d8:	af00      	add	r7, sp, #0
 80185da:	6078      	str	r0, [r7, #4]
  uint8_t *write_ptr = audio_block_ring_get_write_ptr(&sd_audio_block_ring);
 80185dc:	480b      	ldr	r0, [pc, #44]	@ (801860c <sd_stream_try_produce_block+0x38>)
 80185de:	f7ff fec7 	bl	8018370 <audio_block_ring_get_write_ptr>
 80185e2:	60f8      	str	r0, [r7, #12]

  if (write_ptr == NULL)
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d00b      	beq.n	8018602 <sd_stream_try_produce_block+0x2e>
  {
    return;
  }

  memcpy(write_ptr, source, AUDIO_BLOCK_SIZE);
 80185ea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80185ee:	6879      	ldr	r1, [r7, #4]
 80185f0:	68f8      	ldr	r0, [r7, #12]
 80185f2:	f001 ff29 	bl	801a448 <memcpy>
  audio_block_ring_produce(&sd_audio_block_ring);
 80185f6:	4805      	ldr	r0, [pc, #20]	@ (801860c <sd_stream_try_produce_block+0x38>)
 80185f8:	f7ff fed6 	bl	80183a8 <audio_block_ring_produce>
  sd_stream_note_prefill();
 80185fc:	f7ff ffca 	bl	8018594 <sd_stream_note_prefill>
 8018600:	e000      	b.n	8018604 <sd_stream_try_produce_block+0x30>
    return;
 8018602:	bf00      	nop
}
 8018604:	3710      	adds	r7, #16
 8018606:	46bd      	mov	sp, r7
 8018608:	bd80      	pop	{r7, pc}
 801860a:	bf00      	nop
 801860c:	24009be0 	.word	0x24009be0

08018610 <sd_stream_process_ready_buffers>:

static void sd_stream_process_ready_buffers(void)
{
 8018610:	b580      	push	{r7, lr}
 8018612:	b082      	sub	sp, #8
 8018614:	af00      	add	r7, sp, #0
  if (sd_operation != SD_STREAM_OP_READ)
 8018616:	4b1a      	ldr	r3, [pc, #104]	@ (8018680 <sd_stream_process_ready_buffers+0x70>)
 8018618:	781b      	ldrb	r3, [r3, #0]
 801861a:	2b01      	cmp	r3, #1
 801861c:	d12c      	bne.n	8018678 <sd_stream_process_ready_buffers+0x68>
  {
    return;
  }

  if (sd_buf0_ready != 0U)
 801861e:	4b19      	ldr	r3, [pc, #100]	@ (8018684 <sd_stream_process_ready_buffers+0x74>)
 8018620:	781b      	ldrb	r3, [r3, #0]
 8018622:	b2db      	uxtb	r3, r3
 8018624:	2b00      	cmp	r3, #0
 8018626:	d010      	beq.n	801864a <sd_stream_process_ready_buffers+0x3a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 8018628:	4817      	ldr	r0, [pc, #92]	@ (8018688 <sd_stream_process_ready_buffers+0x78>)
 801862a:	f7ff ff27 	bl	801847c <audio_block_ring_fill_level>
 801862e:	6078      	str	r0, [r7, #4]
    sd_stream_try_produce_block((const uint8_t *)Buffer0);
 8018630:	4816      	ldr	r0, [pc, #88]	@ (801868c <sd_stream_process_ready_buffers+0x7c>)
 8018632:	f7ff ffcf 	bl	80185d4 <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 8018636:	4814      	ldr	r0, [pc, #80]	@ (8018688 <sd_stream_process_ready_buffers+0x78>)
 8018638:	f7ff ff20 	bl	801847c <audio_block_ring_fill_level>
 801863c:	4602      	mov	r2, r0
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	4293      	cmp	r3, r2
 8018642:	d002      	beq.n	801864a <sd_stream_process_ready_buffers+0x3a>
    {
      sd_buf0_ready = 0U;
 8018644:	4b0f      	ldr	r3, [pc, #60]	@ (8018684 <sd_stream_process_ready_buffers+0x74>)
 8018646:	2200      	movs	r2, #0
 8018648:	701a      	strb	r2, [r3, #0]
    }
  }

  if (sd_buf1_ready != 0U)
 801864a:	4b11      	ldr	r3, [pc, #68]	@ (8018690 <sd_stream_process_ready_buffers+0x80>)
 801864c:	781b      	ldrb	r3, [r3, #0]
 801864e:	b2db      	uxtb	r3, r3
 8018650:	2b00      	cmp	r3, #0
 8018652:	d012      	beq.n	801867a <sd_stream_process_ready_buffers+0x6a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 8018654:	480c      	ldr	r0, [pc, #48]	@ (8018688 <sd_stream_process_ready_buffers+0x78>)
 8018656:	f7ff ff11 	bl	801847c <audio_block_ring_fill_level>
 801865a:	6038      	str	r0, [r7, #0]
    sd_stream_try_produce_block((const uint8_t *)Buffer1);
 801865c:	480d      	ldr	r0, [pc, #52]	@ (8018694 <sd_stream_process_ready_buffers+0x84>)
 801865e:	f7ff ffb9 	bl	80185d4 <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 8018662:	4809      	ldr	r0, [pc, #36]	@ (8018688 <sd_stream_process_ready_buffers+0x78>)
 8018664:	f7ff ff0a 	bl	801847c <audio_block_ring_fill_level>
 8018668:	4602      	mov	r2, r0
 801866a:	683b      	ldr	r3, [r7, #0]
 801866c:	4293      	cmp	r3, r2
 801866e:	d004      	beq.n	801867a <sd_stream_process_ready_buffers+0x6a>
    {
      sd_buf1_ready = 0U;
 8018670:	4b07      	ldr	r3, [pc, #28]	@ (8018690 <sd_stream_process_ready_buffers+0x80>)
 8018672:	2200      	movs	r2, #0
 8018674:	701a      	strb	r2, [r3, #0]
 8018676:	e000      	b.n	801867a <sd_stream_process_ready_buffers+0x6a>
    return;
 8018678:	bf00      	nop
    }
  }
}
 801867a:	3708      	adds	r7, #8
 801867c:	46bd      	mov	sp, r7
 801867e:	bd80      	pop	{r7, pc}
 8018680:	2400dc38 	.word	0x2400dc38
 8018684:	2400dc39 	.word	0x2400dc39
 8018688:	24009be0 	.word	0x24009be0
 801868c:	240161c0 	.word	0x240161c0
 8018690:	2400dc3a 	.word	0x2400dc3a
 8018694:	240171c0 	.word	0x240171c0

08018698 <sd_stream_start_chunk>:

static HAL_StatusTypeDef sd_stream_start_chunk(sd_stream_operation_t operation)
{
 8018698:	b5b0      	push	{r4, r5, r7, lr}
 801869a:	b088      	sub	sp, #32
 801869c:	af00      	add	r7, sp, #0
 801869e:	4603      	mov	r3, r0
 80186a0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef hal_status;
  uint32_t chunk_blocks = sd_remaining_blocks;
 80186a2:	4b3a      	ldr	r3, [pc, #232]	@ (801878c <sd_stream_start_chunk+0xf4>)
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	61bb      	str	r3, [r7, #24]

  if ((operation == SD_STREAM_OP_NONE) || (sd_handle == NULL))
 80186a8:	79fb      	ldrb	r3, [r7, #7]
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	d003      	beq.n	80186b6 <sd_stream_start_chunk+0x1e>
 80186ae:	4b38      	ldr	r3, [pc, #224]	@ (8018790 <sd_stream_start_chunk+0xf8>)
 80186b0:	681b      	ldr	r3, [r3, #0]
 80186b2:	2b00      	cmp	r3, #0
 80186b4:	d101      	bne.n	80186ba <sd_stream_start_chunk+0x22>
  {
    return HAL_ERROR;
 80186b6:	2301      	movs	r3, #1
 80186b8:	e063      	b.n	8018782 <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks == 0U)
 80186ba:	69bb      	ldr	r3, [r7, #24]
 80186bc:	2b00      	cmp	r3, #0
 80186be:	d101      	bne.n	80186c4 <sd_stream_start_chunk+0x2c>
  {
    return HAL_ERROR;
 80186c0:	2301      	movs	r3, #1
 80186c2:	e05e      	b.n	8018782 <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks > SD_STREAM_CHUNK_BLOCKS_MAX)
 80186c4:	69bb      	ldr	r3, [r7, #24]
 80186c6:	f64f 72f8 	movw	r2, #65528	@ 0xfff8
 80186ca:	4293      	cmp	r3, r2
 80186cc:	d902      	bls.n	80186d4 <sd_stream_start_chunk+0x3c>
  {
    chunk_blocks = SD_STREAM_CHUNK_BLOCKS_MAX;
 80186ce:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 80186d2:	61bb      	str	r3, [r7, #24]
  }

  if (operation == SD_STREAM_OP_READ)
 80186d4:	79fb      	ldrb	r3, [r7, #7]
 80186d6:	2b01      	cmp	r3, #1
 80186d8:	d11a      	bne.n	8018710 <sd_stream_start_chunk+0x78>
  {
    uint32_t fill_level = audio_block_ring_fill_level(&sd_audio_block_ring);
 80186da:	482e      	ldr	r0, [pc, #184]	@ (8018794 <sd_stream_start_chunk+0xfc>)
 80186dc:	f7ff fece 	bl	801847c <audio_block_ring_fill_level>
 80186e0:	6178      	str	r0, [r7, #20]
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
                               ? 0U
                               : (AUDIO_BLOCK_COUNT - fill_level);
 80186e2:	697b      	ldr	r3, [r7, #20]
 80186e4:	2b03      	cmp	r3, #3
 80186e6:	d803      	bhi.n	80186f0 <sd_stream_start_chunk+0x58>
 80186e8:	697b      	ldr	r3, [r7, #20]
 80186ea:	f1c3 0304 	rsb	r3, r3, #4
 80186ee:	e000      	b.n	80186f2 <sd_stream_start_chunk+0x5a>
 80186f0:	2300      	movs	r3, #0
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
 80186f2:	613b      	str	r3, [r7, #16]
    uint32_t max_chunk_blocks = free_blocks * SD_STREAM_BLOCKS_PER_BUFFER;
 80186f4:	693b      	ldr	r3, [r7, #16]
 80186f6:	00db      	lsls	r3, r3, #3
 80186f8:	60fb      	str	r3, [r7, #12]

    if (max_chunk_blocks == 0U)
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d101      	bne.n	8018704 <sd_stream_start_chunk+0x6c>
    {
      return HAL_BUSY;
 8018700:	2302      	movs	r3, #2
 8018702:	e03e      	b.n	8018782 <sd_stream_start_chunk+0xea>
    }

    if (chunk_blocks > max_chunk_blocks)
 8018704:	69ba      	ldr	r2, [r7, #24]
 8018706:	68fb      	ldr	r3, [r7, #12]
 8018708:	429a      	cmp	r2, r3
 801870a:	d901      	bls.n	8018710 <sd_stream_start_chunk+0x78>
    {
      chunk_blocks = max_chunk_blocks;
 801870c:	68fb      	ldr	r3, [r7, #12]
 801870e:	61bb      	str	r3, [r7, #24]
    }
  }

  if (chunk_blocks == 0U)
 8018710:	69bb      	ldr	r3, [r7, #24]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d101      	bne.n	801871a <sd_stream_start_chunk+0x82>
  {
    return HAL_BUSY;
 8018716:	2302      	movs	r3, #2
 8018718:	e033      	b.n	8018782 <sd_stream_start_chunk+0xea>
  }

  sd_active_chunk_blocks = chunk_blocks;
 801871a:	4a1f      	ldr	r2, [pc, #124]	@ (8018798 <sd_stream_start_chunk+0x100>)
 801871c:	69bb      	ldr	r3, [r7, #24]
 801871e:	6013      	str	r3, [r2, #0]

  if (operation == SD_STREAM_OP_READ)
 8018720:	79fb      	ldrb	r3, [r7, #7]
 8018722:	2b01      	cmp	r3, #1
 8018724:	d10a      	bne.n	801873c <sd_stream_start_chunk+0xa4>
  {
    hal_status = HAL_SDEx_ReadBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 8018726:	4b1a      	ldr	r3, [pc, #104]	@ (8018790 <sd_stream_start_chunk+0xf8>)
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	4a1c      	ldr	r2, [pc, #112]	@ (801879c <sd_stream_start_chunk+0x104>)
 801872c:	6811      	ldr	r1, [r2, #0]
 801872e:	69ba      	ldr	r2, [r7, #24]
 8018730:	4618      	mov	r0, r3
 8018732:	f7f8 ffa3 	bl	801167c <HAL_SDEx_ReadBlocksDMAMultiBuffer>
 8018736:	4603      	mov	r3, r0
 8018738:	77fb      	strb	r3, [r7, #31]
 801873a:	e009      	b.n	8018750 <sd_stream_start_chunk+0xb8>
  }
  else
  {
    hal_status = HAL_SDEx_WriteBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 801873c:	4b14      	ldr	r3, [pc, #80]	@ (8018790 <sd_stream_start_chunk+0xf8>)
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	4a16      	ldr	r2, [pc, #88]	@ (801879c <sd_stream_start_chunk+0x104>)
 8018742:	6811      	ldr	r1, [r2, #0]
 8018744:	69ba      	ldr	r2, [r7, #24]
 8018746:	4618      	mov	r0, r3
 8018748:	f7f9 f83c 	bl	80117c4 <HAL_SDEx_WriteBlocksDMAMultiBuffer>
 801874c:	4603      	mov	r3, r0
 801874e:	77fb      	strb	r3, [r7, #31]
  }

  if (hal_status != HAL_OK)
 8018750:	7ffb      	ldrb	r3, [r7, #31]
 8018752:	2b00      	cmp	r3, #0
 8018754:	d014      	beq.n	8018780 <sd_stream_start_chunk+0xe8>
  {
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8018756:	7ffc      	ldrb	r4, [r7, #31]
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8018758:	4b0d      	ldr	r3, [pc, #52]	@ (8018790 <sd_stream_start_chunk+0xf8>)
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	4618      	mov	r0, r3
 801875e:	f7f7 ff53 	bl	8010608 <HAL_SD_GetError>
 8018762:	4605      	mov	r5, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8018764:	4b0a      	ldr	r3, [pc, #40]	@ (8018790 <sd_stream_start_chunk+0xf8>)
 8018766:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8018768:	4618      	mov	r0, r3
 801876a:	f7f8 faf9 	bl	8010d60 <HAL_SD_GetCardState>
 801876e:	4603      	mov	r3, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8018770:	462a      	mov	r2, r5
 8018772:	4621      	mov	r1, r4
 8018774:	480a      	ldr	r0, [pc, #40]	@ (80187a0 <sd_stream_start_chunk+0x108>)
 8018776:	f7ff fec5 	bl	8018504 <sd_stream_logf3>
    sd_error = 1U;
 801877a:	4b0a      	ldr	r3, [pc, #40]	@ (80187a4 <sd_stream_start_chunk+0x10c>)
 801877c:	2201      	movs	r2, #1
 801877e:	701a      	strb	r2, [r3, #0]
  }

  return hal_status;
 8018780:	7ffb      	ldrb	r3, [r7, #31]
}
 8018782:	4618      	mov	r0, r3
 8018784:	3720      	adds	r7, #32
 8018786:	46bd      	mov	sp, r7
 8018788:	bdb0      	pop	{r4, r5, r7, pc}
 801878a:	bf00      	nop
 801878c:	2400dc18 	.word	0x2400dc18
 8018790:	2400dbec 	.word	0x2400dbec
 8018794:	24009be0 	.word	0x24009be0
 8018798:	2400dc1c 	.word	0x2400dc1c
 801879c:	2400dc14 	.word	0x2400dc14
 80187a0:	0801b2dc 	.word	0x0801b2dc
 80187a4:	2400dbf7 	.word	0x2400dbf7

080187a8 <sd_stream_init>:

HAL_StatusTypeDef sd_stream_init(SD_HandleTypeDef *hsd)
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b082      	sub	sp, #8
 80187ac:	af00      	add	r7, sp, #0
 80187ae:	6078      	str	r0, [r7, #4]
  if (hsd == NULL)
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	d101      	bne.n	80187ba <sd_stream_init+0x12>
  {
    return HAL_ERROR;
 80187b6:	2301      	movs	r3, #1
 80187b8:	e04e      	b.n	8018858 <sd_stream_init+0xb0>
  }

  sd_handle = hsd;
 80187ba:	4a29      	ldr	r2, [pc, #164]	@ (8018860 <sd_stream_init+0xb8>)
 80187bc:	687b      	ldr	r3, [r7, #4]
 80187be:	6013      	str	r3, [r2, #0]
  sd_error = 0U;
 80187c0:	4b28      	ldr	r3, [pc, #160]	@ (8018864 <sd_stream_init+0xbc>)
 80187c2:	2200      	movs	r2, #0
 80187c4:	701a      	strb	r2, [r3, #0]
  sd_rx_complete = 0U;
 80187c6:	4b28      	ldr	r3, [pc, #160]	@ (8018868 <sd_stream_init+0xc0>)
 80187c8:	2200      	movs	r2, #0
 80187ca:	701a      	strb	r2, [r3, #0]
  sd_tx_complete = 0U;
 80187cc:	4b27      	ldr	r3, [pc, #156]	@ (801886c <sd_stream_init+0xc4>)
 80187ce:	2200      	movs	r2, #0
 80187d0:	701a      	strb	r2, [r3, #0]
  sd_rx_done_flag = 0U;
 80187d2:	4b27      	ldr	r3, [pc, #156]	@ (8018870 <sd_stream_init+0xc8>)
 80187d4:	2200      	movs	r2, #0
 80187d6:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 80187d8:	4b26      	ldr	r3, [pc, #152]	@ (8018874 <sd_stream_init+0xcc>)
 80187da:	2200      	movs	r2, #0
 80187dc:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 80187de:	4b26      	ldr	r3, [pc, #152]	@ (8018878 <sd_stream_init+0xd0>)
 80187e0:	2200      	movs	r2, #0
 80187e2:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_IDLE;
 80187e4:	4b25      	ldr	r3, [pc, #148]	@ (801887c <sd_stream_init+0xd4>)
 80187e6:	2200      	movs	r2, #0
 80187e8:	701a      	strb	r2, [r3, #0]
  read_buf0_count = 0U;
 80187ea:	4b25      	ldr	r3, [pc, #148]	@ (8018880 <sd_stream_init+0xd8>)
 80187ec:	2200      	movs	r2, #0
 80187ee:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 80187f0:	4b24      	ldr	r3, [pc, #144]	@ (8018884 <sd_stream_init+0xdc>)
 80187f2:	2200      	movs	r2, #0
 80187f4:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer0 = 0U;
 80187f6:	4b24      	ldr	r3, [pc, #144]	@ (8018888 <sd_stream_init+0xe0>)
 80187f8:	2200      	movs	r2, #0
 80187fa:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer1 = 0U;
 80187fc:	4b23      	ldr	r3, [pc, #140]	@ (801888c <sd_stream_init+0xe4>)
 80187fe:	2200      	movs	r2, #0
 8018800:	601a      	str	r2, [r3, #0]
  sd_total_blocks = 0U;
 8018802:	4b23      	ldr	r3, [pc, #140]	@ (8018890 <sd_stream_init+0xe8>)
 8018804:	2200      	movs	r2, #0
 8018806:	601a      	str	r2, [r3, #0]
  sd_start_block = 0U;
 8018808:	4b22      	ldr	r3, [pc, #136]	@ (8018894 <sd_stream_init+0xec>)
 801880a:	2200      	movs	r2, #0
 801880c:	601a      	str	r2, [r3, #0]
  sd_current_block = 0U;
 801880e:	4b22      	ldr	r3, [pc, #136]	@ (8018898 <sd_stream_init+0xf0>)
 8018810:	2200      	movs	r2, #0
 8018812:	601a      	str	r2, [r3, #0]
  sd_remaining_blocks = 0U;
 8018814:	4b21      	ldr	r3, [pc, #132]	@ (801889c <sd_stream_init+0xf4>)
 8018816:	2200      	movs	r2, #0
 8018818:	601a      	str	r2, [r3, #0]
  sd_active_chunk_blocks = 0U;
 801881a:	4b21      	ldr	r3, [pc, #132]	@ (80188a0 <sd_stream_init+0xf8>)
 801881c:	2200      	movs	r2, #0
 801881e:	601a      	str	r2, [r3, #0]
  sd_operation = SD_STREAM_OP_NONE;
 8018820:	4b20      	ldr	r3, [pc, #128]	@ (80188a4 <sd_stream_init+0xfc>)
 8018822:	2200      	movs	r2, #0
 8018824:	701a      	strb	r2, [r3, #0]
  memset(&sd_stats, 0, sizeof(sd_stats));
 8018826:	2210      	movs	r2, #16
 8018828:	2100      	movs	r1, #0
 801882a:	481f      	ldr	r0, [pc, #124]	@ (80188a8 <sd_stream_init+0x100>)
 801882c:	f001 fdd8 	bl	801a3e0 <memset>
  sd_buf0_ready = 0U;
 8018830:	4b1e      	ldr	r3, [pc, #120]	@ (80188ac <sd_stream_init+0x104>)
 8018832:	2200      	movs	r2, #0
 8018834:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 8018836:	4b1e      	ldr	r3, [pc, #120]	@ (80188b0 <sd_stream_init+0x108>)
 8018838:	2200      	movs	r2, #0
 801883a:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(0U);
 801883c:	2000      	movs	r0, #0
 801883e:	f7ff fe83 	bl	8018548 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 8018842:	481c      	ldr	r0, [pc, #112]	@ (80188b4 <sd_stream_init+0x10c>)
 8018844:	f7ff fd74 	bl	8018330 <audio_block_ring_init>

  return HAL_SDEx_ConfigDMAMultiBuffer(sd_handle, Buffer0, Buffer1,
 8018848:	4b05      	ldr	r3, [pc, #20]	@ (8018860 <sd_stream_init+0xb8>)
 801884a:	6818      	ldr	r0, [r3, #0]
 801884c:	2308      	movs	r3, #8
 801884e:	4a1a      	ldr	r2, [pc, #104]	@ (80188b8 <sd_stream_init+0x110>)
 8018850:	491a      	ldr	r1, [pc, #104]	@ (80188bc <sd_stream_init+0x114>)
 8018852:	f7f8 feef 	bl	8011634 <HAL_SDEx_ConfigDMAMultiBuffer>
 8018856:	4603      	mov	r3, r0
                                       SD_STREAM_BLOCKS_PER_BUFFER);
}
 8018858:	4618      	mov	r0, r3
 801885a:	3708      	adds	r7, #8
 801885c:	46bd      	mov	sp, r7
 801885e:	bd80      	pop	{r7, pc}
 8018860:	2400dbec 	.word	0x2400dbec
 8018864:	2400dbf7 	.word	0x2400dbf7
 8018868:	2400dbf5 	.word	0x2400dbf5
 801886c:	2400dbf6 	.word	0x2400dbf6
 8018870:	2400dbf8 	.word	0x2400dbf8
 8018874:	2400dbf9 	.word	0x2400dbf9
 8018878:	2400dbfa 	.word	0x2400dbfa
 801887c:	2400dbfb 	.word	0x2400dbfb
 8018880:	2400dbfc 	.word	0x2400dbfc
 8018884:	2400dc00 	.word	0x2400dc00
 8018888:	2400dc04 	.word	0x2400dc04
 801888c:	2400dc08 	.word	0x2400dc08
 8018890:	2400dc0c 	.word	0x2400dc0c
 8018894:	2400dc10 	.word	0x2400dc10
 8018898:	2400dc14 	.word	0x2400dc14
 801889c:	2400dc18 	.word	0x2400dc18
 80188a0:	2400dc1c 	.word	0x2400dc1c
 80188a4:	2400dc38 	.word	0x2400dc38
 80188a8:	2400dc28 	.word	0x2400dc28
 80188ac:	2400dc39 	.word	0x2400dc39
 80188b0:	2400dc3a 	.word	0x2400dc3a
 80188b4:	24009be0 	.word	0x24009be0
 80188b8:	240171c0 	.word	0x240171c0
 80188bc:	240161c0 	.word	0x240161c0

080188c0 <sd_stream_set_logger>:

void sd_stream_set_logger(void (*logger)(const char *message))
{
 80188c0:	b480      	push	{r7}
 80188c2:	b083      	sub	sp, #12
 80188c4:	af00      	add	r7, sp, #0
 80188c6:	6078      	str	r0, [r7, #4]
  sd_logger = logger;
 80188c8:	4a04      	ldr	r2, [pc, #16]	@ (80188dc <sd_stream_set_logger+0x1c>)
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	6013      	str	r3, [r2, #0]
}
 80188ce:	bf00      	nop
 80188d0:	370c      	adds	r7, #12
 80188d2:	46bd      	mov	sp, r7
 80188d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188d8:	4770      	bx	lr
 80188da:	bf00      	nop
 80188dc:	2400dbf0 	.word	0x2400dbf0

080188e0 <sd_stream_set_callback_logging>:

void sd_stream_set_callback_logging(bool enable)
{
 80188e0:	b480      	push	{r7}
 80188e2:	b083      	sub	sp, #12
 80188e4:	af00      	add	r7, sp, #0
 80188e6:	4603      	mov	r3, r0
 80188e8:	71fb      	strb	r3, [r7, #7]
  sd_log_callbacks = enable ? 1U : 0U;
 80188ea:	79fb      	ldrb	r3, [r7, #7]
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d001      	beq.n	80188f4 <sd_stream_set_callback_logging+0x14>
 80188f0:	2201      	movs	r2, #1
 80188f2:	e000      	b.n	80188f6 <sd_stream_set_callback_logging+0x16>
 80188f4:	2200      	movs	r2, #0
 80188f6:	4b04      	ldr	r3, [pc, #16]	@ (8018908 <sd_stream_set_callback_logging+0x28>)
 80188f8:	701a      	strb	r2, [r3, #0]
}
 80188fa:	bf00      	nop
 80188fc:	370c      	adds	r7, #12
 80188fe:	46bd      	mov	sp, r7
 8018900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018904:	4770      	bx	lr
 8018906:	bf00      	nop
 8018908:	2400dbf4 	.word	0x2400dbf4

0801890c <sd_stream_start_read>:

HAL_StatusTypeDef sd_stream_start_read(uint32_t start_block, uint32_t total_blocks)
{
 801890c:	b5b0      	push	{r4, r5, r7, lr}
 801890e:	b08e      	sub	sp, #56	@ 0x38
 8018910:	af00      	add	r7, sp, #0
 8018912:	6078      	str	r0, [r7, #4]
 8018914:	6039      	str	r1, [r7, #0]
	HAL_SD_CardInfoTypeDef card_info;
	HAL_StatusTypeDef hal_status;
  uint32_t available_blocks;

  if (sd_handle == NULL)
 8018916:	4b53      	ldr	r3, [pc, #332]	@ (8018a64 <sd_stream_start_read+0x158>)
 8018918:	681b      	ldr	r3, [r3, #0]
 801891a:	2b00      	cmp	r3, #0
 801891c:	d101      	bne.n	8018922 <sd_stream_start_read+0x16>
  {
    return HAL_ERROR;
 801891e:	2301      	movs	r3, #1
 8018920:	e09c      	b.n	8018a5c <sd_stream_start_read+0x150>
  }

  if (total_blocks == 0U)
 8018922:	683b      	ldr	r3, [r7, #0]
 8018924:	2b00      	cmp	r3, #0
 8018926:	d101      	bne.n	801892c <sd_stream_start_read+0x20>
  {
    return HAL_ERROR;
 8018928:	2301      	movs	r3, #1
 801892a:	e097      	b.n	8018a5c <sd_stream_start_read+0x150>
  }

  hal_status = HAL_SD_GetCardInfo(sd_handle, &card_info);
 801892c:	4b4d      	ldr	r3, [pc, #308]	@ (8018a64 <sd_stream_start_read+0x158>)
 801892e:	681b      	ldr	r3, [r3, #0]
 8018930:	f107 020c 	add.w	r2, r7, #12
 8018934:	4611      	mov	r1, r2
 8018936:	4618      	mov	r0, r3
 8018938:	f7f8 f8d4 	bl	8010ae4 <HAL_SD_GetCardInfo>
 801893c:	4603      	mov	r3, r0
 801893e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (hal_status != HAL_OK)
 8018942:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018946:	2b00      	cmp	r3, #0
 8018948:	d014      	beq.n	8018974 <sd_stream_start_read+0x68>
  {
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 801894a:	f897 4037 	ldrb.w	r4, [r7, #55]	@ 0x37
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 801894e:	4b45      	ldr	r3, [pc, #276]	@ (8018a64 <sd_stream_start_read+0x158>)
 8018950:	681b      	ldr	r3, [r3, #0]
 8018952:	4618      	mov	r0, r3
 8018954:	f7f7 fe58 	bl	8010608 <HAL_SD_GetError>
 8018958:	4605      	mov	r5, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 801895a:	4b42      	ldr	r3, [pc, #264]	@ (8018a64 <sd_stream_start_read+0x158>)
 801895c:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 801895e:	4618      	mov	r0, r3
 8018960:	f7f8 f9fe 	bl	8010d60 <HAL_SD_GetCardState>
 8018964:	4603      	mov	r3, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018966:	462a      	mov	r2, r5
 8018968:	4621      	mov	r1, r4
 801896a:	483f      	ldr	r0, [pc, #252]	@ (8018a68 <sd_stream_start_read+0x15c>)
 801896c:	f7ff fdca 	bl	8018504 <sd_stream_logf3>
    return HAL_ERROR;
 8018970:	2301      	movs	r3, #1
 8018972:	e073      	b.n	8018a5c <sd_stream_start_read+0x150>
  }

  if (start_block >= card_info.LogBlockNbr)
 8018974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018976:	687a      	ldr	r2, [r7, #4]
 8018978:	429a      	cmp	r2, r3
 801897a:	d307      	bcc.n	801898c <sd_stream_start_read+0x80>
  {
    sd_stream_logf3("SD start beyond card: start=%lu total=%lu card=%lu\r\n",
 801897c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801897e:	683a      	ldr	r2, [r7, #0]
 8018980:	6879      	ldr	r1, [r7, #4]
 8018982:	483a      	ldr	r0, [pc, #232]	@ (8018a6c <sd_stream_start_read+0x160>)
 8018984:	f7ff fdbe 	bl	8018504 <sd_stream_logf3>
                    start_block, total_blocks, card_info.LogBlockNbr);
    return HAL_ERROR;
 8018988:	2301      	movs	r3, #1
 801898a:	e067      	b.n	8018a5c <sd_stream_start_read+0x150>
  }

  available_blocks = card_info.LogBlockNbr - start_block;
 801898c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801898e:	687b      	ldr	r3, [r7, #4]
 8018990:	1ad3      	subs	r3, r2, r3
 8018992:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total_blocks > available_blocks)
 8018994:	683a      	ldr	r2, [r7, #0]
 8018996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018998:	429a      	cmp	r2, r3
 801899a:	d901      	bls.n	80189a0 <sd_stream_start_read+0x94>
  {
    total_blocks = available_blocks;
 801899c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801899e:	603b      	str	r3, [r7, #0]
  }

  if (total_blocks == 0U)
 80189a0:	683b      	ldr	r3, [r7, #0]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d104      	bne.n	80189b0 <sd_stream_start_read+0xa4>
  {
    sd_stream_log("SD start read rejected: zero blocks after clamp\r\n");
 80189a6:	4832      	ldr	r0, [pc, #200]	@ (8018a70 <sd_stream_start_read+0x164>)
 80189a8:	f7ff fd9a 	bl	80184e0 <sd_stream_log>
    return HAL_ERROR;
 80189ac:	2301      	movs	r3, #1
 80189ae:	e055      	b.n	8018a5c <sd_stream_start_read+0x150>
  }

  if ((total_blocks % SD_STREAM_BLOCKS_PER_BUFFER) != 0U)
 80189b0:	683b      	ldr	r3, [r7, #0]
 80189b2:	f003 0307 	and.w	r3, r3, #7
 80189b6:	2b00      	cmp	r3, #0
 80189b8:	d00b      	beq.n	80189d2 <sd_stream_start_read+0xc6>
  {
    total_blocks = (total_blocks / SD_STREAM_BLOCKS_PER_BUFFER) * SD_STREAM_BLOCKS_PER_BUFFER;
 80189ba:	683b      	ldr	r3, [r7, #0]
 80189bc:	f023 0307 	bic.w	r3, r3, #7
 80189c0:	603b      	str	r3, [r7, #0]
    if (total_blocks == 0U)
 80189c2:	683b      	ldr	r3, [r7, #0]
 80189c4:	2b00      	cmp	r3, #0
 80189c6:	d104      	bne.n	80189d2 <sd_stream_start_read+0xc6>
    {
      sd_stream_log("SD start read rejected: block count too small\r\n");
 80189c8:	482a      	ldr	r0, [pc, #168]	@ (8018a74 <sd_stream_start_read+0x168>)
 80189ca:	f7ff fd89 	bl	80184e0 <sd_stream_log>
      return HAL_ERROR;
 80189ce:	2301      	movs	r3, #1
 80189d0:	e044      	b.n	8018a5c <sd_stream_start_read+0x150>
    }
  }

  sd_rx_complete = 0U;
 80189d2:	4b29      	ldr	r3, [pc, #164]	@ (8018a78 <sd_stream_start_read+0x16c>)
 80189d4:	2200      	movs	r2, #0
 80189d6:	701a      	strb	r2, [r3, #0]
  sd_error = 0U;
 80189d8:	4b28      	ldr	r3, [pc, #160]	@ (8018a7c <sd_stream_start_read+0x170>)
 80189da:	2200      	movs	r2, #0
 80189dc:	701a      	strb	r2, [r3, #0]
  sd_total_blocks = total_blocks;
 80189de:	4a28      	ldr	r2, [pc, #160]	@ (8018a80 <sd_stream_start_read+0x174>)
 80189e0:	683b      	ldr	r3, [r7, #0]
 80189e2:	6013      	str	r3, [r2, #0]
  sd_start_block = start_block;
 80189e4:	4a27      	ldr	r2, [pc, #156]	@ (8018a84 <sd_stream_start_read+0x178>)
 80189e6:	687b      	ldr	r3, [r7, #4]
 80189e8:	6013      	str	r3, [r2, #0]
  sd_current_block = start_block;
 80189ea:	4a27      	ldr	r2, [pc, #156]	@ (8018a88 <sd_stream_start_read+0x17c>)
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	6013      	str	r3, [r2, #0]
  sd_remaining_blocks = total_blocks;
 80189f0:	4a26      	ldr	r2, [pc, #152]	@ (8018a8c <sd_stream_start_read+0x180>)
 80189f2:	683b      	ldr	r3, [r7, #0]
 80189f4:	6013      	str	r3, [r2, #0]
  sd_active_chunk_blocks = 0U;
 80189f6:	4b26      	ldr	r3, [pc, #152]	@ (8018a90 <sd_stream_start_read+0x184>)
 80189f8:	2200      	movs	r2, #0
 80189fa:	601a      	str	r2, [r3, #0]
  read_buf0_count = 0U;
 80189fc:	4b25      	ldr	r3, [pc, #148]	@ (8018a94 <sd_stream_start_read+0x188>)
 80189fe:	2200      	movs	r2, #0
 8018a00:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8018a02:	4b25      	ldr	r3, [pc, #148]	@ (8018a98 <sd_stream_start_read+0x18c>)
 8018a04:	2200      	movs	r2, #0
 8018a06:	601a      	str	r2, [r3, #0]
  sd_stats.start_block = start_block;
 8018a08:	4a24      	ldr	r2, [pc, #144]	@ (8018a9c <sd_stream_start_read+0x190>)
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	6013      	str	r3, [r2, #0]
  sd_stats.total_blocks = total_blocks;
 8018a0e:	4a23      	ldr	r2, [pc, #140]	@ (8018a9c <sd_stream_start_read+0x190>)
 8018a10:	683b      	ldr	r3, [r7, #0]
 8018a12:	6053      	str	r3, [r2, #4]
  sd_stats.buffer0_count = 0U;
 8018a14:	4b21      	ldr	r3, [pc, #132]	@ (8018a9c <sd_stream_start_read+0x190>)
 8018a16:	2200      	movs	r2, #0
 8018a18:	609a      	str	r2, [r3, #8]
  sd_stats.buffer1_count = 0U;
 8018a1a:	4b20      	ldr	r3, [pc, #128]	@ (8018a9c <sd_stream_start_read+0x190>)
 8018a1c:	2200      	movs	r2, #0
 8018a1e:	60da      	str	r2, [r3, #12]
  sd_operation = SD_STREAM_OP_READ;
 8018a20:	4b1f      	ldr	r3, [pc, #124]	@ (8018aa0 <sd_stream_start_read+0x194>)
 8018a22:	2201      	movs	r2, #1
 8018a24:	701a      	strb	r2, [r3, #0]

  sd_rx_done_flag = 0U;
 8018a26:	4b1f      	ldr	r3, [pc, #124]	@ (8018aa4 <sd_stream_start_read+0x198>)
 8018a28:	2200      	movs	r2, #0
 8018a2a:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 8018a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8018aa8 <sd_stream_start_read+0x19c>)
 8018a2e:	2200      	movs	r2, #0
 8018a30:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 8018a32:	4b1e      	ldr	r3, [pc, #120]	@ (8018aac <sd_stream_start_read+0x1a0>)
 8018a34:	2200      	movs	r2, #0
 8018a36:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_START_CHUNK;
 8018a38:	4b1d      	ldr	r3, [pc, #116]	@ (8018ab0 <sd_stream_start_read+0x1a4>)
 8018a3a:	2201      	movs	r2, #1
 8018a3c:	701a      	strb	r2, [r3, #0]
  sd_buf0_ready = 0U;
 8018a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8018ab4 <sd_stream_start_read+0x1a8>)
 8018a40:	2200      	movs	r2, #0
 8018a42:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 8018a44:	4b1c      	ldr	r3, [pc, #112]	@ (8018ab8 <sd_stream_start_read+0x1ac>)
 8018a46:	2200      	movs	r2, #0
 8018a48:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(sd_total_blocks);
 8018a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8018a80 <sd_stream_start_read+0x174>)
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	4618      	mov	r0, r3
 8018a50:	f7ff fd7a 	bl	8018548 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 8018a54:	4819      	ldr	r0, [pc, #100]	@ (8018abc <sd_stream_start_read+0x1b0>)
 8018a56:	f7ff fc6b 	bl	8018330 <audio_block_ring_init>
  return HAL_OK;
 8018a5a:	2300      	movs	r3, #0
}
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	3738      	adds	r7, #56	@ 0x38
 8018a60:	46bd      	mov	sp, r7
 8018a62:	bdb0      	pop	{r4, r5, r7, pc}
 8018a64:	2400dbec 	.word	0x2400dbec
 8018a68:	0801b310 	.word	0x0801b310
 8018a6c:	0801b344 	.word	0x0801b344
 8018a70:	0801b37c 	.word	0x0801b37c
 8018a74:	0801b3b0 	.word	0x0801b3b0
 8018a78:	2400dbf5 	.word	0x2400dbf5
 8018a7c:	2400dbf7 	.word	0x2400dbf7
 8018a80:	2400dc0c 	.word	0x2400dc0c
 8018a84:	2400dc10 	.word	0x2400dc10
 8018a88:	2400dc14 	.word	0x2400dc14
 8018a8c:	2400dc18 	.word	0x2400dc18
 8018a90:	2400dc1c 	.word	0x2400dc1c
 8018a94:	2400dbfc 	.word	0x2400dbfc
 8018a98:	2400dc00 	.word	0x2400dc00
 8018a9c:	2400dc28 	.word	0x2400dc28
 8018aa0:	2400dc38 	.word	0x2400dc38
 8018aa4:	2400dbf8 	.word	0x2400dbf8
 8018aa8:	2400dbf9 	.word	0x2400dbf9
 8018aac:	2400dbfa 	.word	0x2400dbfa
 8018ab0:	2400dbfb 	.word	0x2400dbfb
 8018ab4:	2400dc39 	.word	0x2400dc39
 8018ab8:	2400dc3a 	.word	0x2400dc3a
 8018abc:	24009be0 	.word	0x24009be0

08018ac0 <sd_stream_is_complete>:
  }
  return (sd_handle->State != HAL_SD_STATE_READY);
}

bool sd_stream_is_complete(void)
{
 8018ac0:	b480      	push	{r7}
 8018ac2:	af00      	add	r7, sp, #0
  return ((sd_rx_complete != 0U) || (sd_tx_complete != 0U));
 8018ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8018af0 <sd_stream_is_complete+0x30>)
 8018ac6:	781b      	ldrb	r3, [r3, #0]
 8018ac8:	b2db      	uxtb	r3, r3
 8018aca:	2b00      	cmp	r3, #0
 8018acc:	d104      	bne.n	8018ad8 <sd_stream_is_complete+0x18>
 8018ace:	4b09      	ldr	r3, [pc, #36]	@ (8018af4 <sd_stream_is_complete+0x34>)
 8018ad0:	781b      	ldrb	r3, [r3, #0]
 8018ad2:	b2db      	uxtb	r3, r3
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d001      	beq.n	8018adc <sd_stream_is_complete+0x1c>
 8018ad8:	2301      	movs	r3, #1
 8018ada:	e000      	b.n	8018ade <sd_stream_is_complete+0x1e>
 8018adc:	2300      	movs	r3, #0
 8018ade:	f003 0301 	and.w	r3, r3, #1
 8018ae2:	b2db      	uxtb	r3, r3
}
 8018ae4:	4618      	mov	r0, r3
 8018ae6:	46bd      	mov	sp, r7
 8018ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aec:	4770      	bx	lr
 8018aee:	bf00      	nop
 8018af0:	2400dbf5 	.word	0x2400dbf5
 8018af4:	2400dbf6 	.word	0x2400dbf6

08018af8 <sd_stream_has_error>:

bool sd_stream_has_error(void)
{
 8018af8:	b480      	push	{r7}
 8018afa:	af00      	add	r7, sp, #0
  return (sd_error != 0U);
 8018afc:	4b06      	ldr	r3, [pc, #24]	@ (8018b18 <sd_stream_has_error+0x20>)
 8018afe:	781b      	ldrb	r3, [r3, #0]
 8018b00:	b2db      	uxtb	r3, r3
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	bf14      	ite	ne
 8018b06:	2301      	movne	r3, #1
 8018b08:	2300      	moveq	r3, #0
 8018b0a:	b2db      	uxtb	r3, r3
}
 8018b0c:	4618      	mov	r0, r3
 8018b0e:	46bd      	mov	sp, r7
 8018b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b14:	4770      	bx	lr
 8018b16:	bf00      	nop
 8018b18:	2400dbf7 	.word	0x2400dbf7

08018b1c <sd_stream_get_read_buf0_count>:
{
  return &sd_stats;
}

uint32_t sd_stream_get_read_buf0_count(void)
{
 8018b1c:	b480      	push	{r7}
 8018b1e:	af00      	add	r7, sp, #0
  return read_buf0_count;
 8018b20:	4b03      	ldr	r3, [pc, #12]	@ (8018b30 <sd_stream_get_read_buf0_count+0x14>)
 8018b22:	681b      	ldr	r3, [r3, #0]
}
 8018b24:	4618      	mov	r0, r3
 8018b26:	46bd      	mov	sp, r7
 8018b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2c:	4770      	bx	lr
 8018b2e:	bf00      	nop
 8018b30:	2400dbfc 	.word	0x2400dbfc

08018b34 <sd_stream_get_read_buf1_count>:

uint32_t sd_stream_get_read_buf1_count(void)
{
 8018b34:	b480      	push	{r7}
 8018b36:	af00      	add	r7, sp, #0
  return read_buf1_count;
 8018b38:	4b03      	ldr	r3, [pc, #12]	@ (8018b48 <sd_stream_get_read_buf1_count+0x14>)
 8018b3a:	681b      	ldr	r3, [r3, #0]
}
 8018b3c:	4618      	mov	r0, r3
 8018b3e:	46bd      	mov	sp, r7
 8018b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b44:	4770      	bx	lr
 8018b46:	bf00      	nop
 8018b48:	2400dc00 	.word	0x2400dc00

08018b4c <sd_stream_get_buffer0>:

const uint32_t *sd_stream_get_buffer0(void)
{
 8018b4c:	b480      	push	{r7}
 8018b4e:	af00      	add	r7, sp, #0
  return Buffer0;
 8018b50:	4b02      	ldr	r3, [pc, #8]	@ (8018b5c <sd_stream_get_buffer0+0x10>)
}
 8018b52:	4618      	mov	r0, r3
 8018b54:	46bd      	mov	sp, r7
 8018b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b5a:	4770      	bx	lr
 8018b5c:	240161c0 	.word	0x240161c0

08018b60 <sd_stream_get_buffer1>:

const uint32_t *sd_stream_get_buffer1(void)
{
 8018b60:	b480      	push	{r7}
 8018b62:	af00      	add	r7, sp, #0
  return Buffer1;
 8018b64:	4b02      	ldr	r3, [pc, #8]	@ (8018b70 <sd_stream_get_buffer1+0x10>)
}
 8018b66:	4618      	mov	r0, r3
 8018b68:	46bd      	mov	sp, r7
 8018b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b6e:	4770      	bx	lr
 8018b70:	240171c0 	.word	0x240171c0

08018b74 <sd_tasklet_is_active>:

static bool sd_tasklet_is_active(void)
{
 8018b74:	b480      	push	{r7}
 8018b76:	af00      	add	r7, sp, #0
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8018b78:	4b0b      	ldr	r3, [pc, #44]	@ (8018ba8 <sd_tasklet_is_active+0x34>)
 8018b7a:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8018b7c:	2b00      	cmp	r3, #0
 8018b7e:	d009      	beq.n	8018b94 <sd_tasklet_is_active+0x20>
 8018b80:	4b09      	ldr	r3, [pc, #36]	@ (8018ba8 <sd_tasklet_is_active+0x34>)
 8018b82:	781b      	ldrb	r3, [r3, #0]
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8018b84:	2b03      	cmp	r3, #3
 8018b86:	d005      	beq.n	8018b94 <sd_tasklet_is_active+0x20>
         (sd_fsm_state != SD_FSM_ERROR);
 8018b88:	4b07      	ldr	r3, [pc, #28]	@ (8018ba8 <sd_tasklet_is_active+0x34>)
 8018b8a:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8018b8c:	2b04      	cmp	r3, #4
 8018b8e:	d001      	beq.n	8018b94 <sd_tasklet_is_active+0x20>
 8018b90:	2301      	movs	r3, #1
 8018b92:	e000      	b.n	8018b96 <sd_tasklet_is_active+0x22>
 8018b94:	2300      	movs	r3, #0
 8018b96:	f003 0301 	and.w	r3, r3, #1
 8018b9a:	b2db      	uxtb	r3, r3
}
 8018b9c:	4618      	mov	r0, r3
 8018b9e:	46bd      	mov	sp, r7
 8018ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ba4:	4770      	bx	lr
 8018ba6:	bf00      	nop
 8018ba8:	2400dbfb 	.word	0x2400dbfb

08018bac <sd_tasklet_step>:

static void sd_tasklet_step(void)
{
 8018bac:	b580      	push	{r7, lr}
 8018bae:	b082      	sub	sp, #8
 8018bb0:	af00      	add	r7, sp, #0
  sd_stream_process_ready_buffers();
 8018bb2:	f7ff fd2d 	bl	8018610 <sd_stream_process_ready_buffers>

  switch (sd_fsm_state)
 8018bb6:	4b52      	ldr	r3, [pc, #328]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018bb8:	781b      	ldrb	r3, [r3, #0]
 8018bba:	2b04      	cmp	r3, #4
 8018bbc:	f200 809c 	bhi.w	8018cf8 <sd_tasklet_step+0x14c>
 8018bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8018bc8 <sd_tasklet_step+0x1c>)
 8018bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bc6:	bf00      	nop
 8018bc8:	08018cef 	.word	0x08018cef
 8018bcc:	08018bdd 	.word	0x08018bdd
 8018bd0:	08018c41 	.word	0x08018c41
 8018bd4:	08018cef 	.word	0x08018cef
 8018bd8:	08018cef 	.word	0x08018cef
  {
    case SD_FSM_IDLE:
      break;

    case SD_FSM_START_CHUNK:
      if ((sd_handle == NULL) || (sd_operation == SD_STREAM_OP_NONE))
 8018bdc:	4b49      	ldr	r3, [pc, #292]	@ (8018d04 <sd_tasklet_step+0x158>)
 8018bde:	681b      	ldr	r3, [r3, #0]
 8018be0:	2b00      	cmp	r3, #0
 8018be2:	d003      	beq.n	8018bec <sd_tasklet_step+0x40>
 8018be4:	4b48      	ldr	r3, [pc, #288]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018be6:	781b      	ldrb	r3, [r3, #0]
 8018be8:	2b00      	cmp	r3, #0
 8018bea:	d103      	bne.n	8018bf4 <sd_tasklet_step+0x48>
      {
        sd_fsm_state = SD_FSM_IDLE;
 8018bec:	4b44      	ldr	r3, [pc, #272]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018bee:	2200      	movs	r2, #0
 8018bf0:	701a      	strb	r2, [r3, #0]
        break;
 8018bf2:	e081      	b.n	8018cf8 <sd_tasklet_step+0x14c>
      }
      if (HAL_SD_GetCardState(sd_handle) != HAL_SD_CARD_TRANSFER)
 8018bf4:	4b43      	ldr	r3, [pc, #268]	@ (8018d04 <sd_tasklet_step+0x158>)
 8018bf6:	681b      	ldr	r3, [r3, #0]
 8018bf8:	4618      	mov	r0, r3
 8018bfa:	f7f8 f8b1 	bl	8010d60 <HAL_SD_GetCardState>
 8018bfe:	4603      	mov	r3, r0
 8018c00:	2b04      	cmp	r3, #4
 8018c02:	d176      	bne.n	8018cf2 <sd_tasklet_step+0x146>
      {
        break;
      }
      sd_rx_done_flag = 0U;
 8018c04:	4b41      	ldr	r3, [pc, #260]	@ (8018d0c <sd_tasklet_step+0x160>)
 8018c06:	2200      	movs	r2, #0
 8018c08:	701a      	strb	r2, [r3, #0]
      sd_tx_done_flag = 0U;
 8018c0a:	4b41      	ldr	r3, [pc, #260]	@ (8018d10 <sd_tasklet_step+0x164>)
 8018c0c:	2200      	movs	r2, #0
 8018c0e:	701a      	strb	r2, [r3, #0]
      {
        HAL_StatusTypeDef start_status = sd_stream_start_chunk(sd_operation);
 8018c10:	4b3d      	ldr	r3, [pc, #244]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018c12:	781b      	ldrb	r3, [r3, #0]
 8018c14:	4618      	mov	r0, r3
 8018c16:	f7ff fd3f 	bl	8018698 <sd_stream_start_chunk>
 8018c1a:	4603      	mov	r3, r0
 8018c1c:	71fb      	strb	r3, [r7, #7]
        if (start_status == HAL_OK)
 8018c1e:	79fb      	ldrb	r3, [r7, #7]
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d103      	bne.n	8018c2c <sd_tasklet_step+0x80>
        {
          sd_fsm_state = SD_FSM_WAIT_TRANSFER;
 8018c24:	4b36      	ldr	r3, [pc, #216]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018c26:	2202      	movs	r2, #2
 8018c28:	701a      	strb	r2, [r3, #0]
        {
          sd_error_flag = 1U;
          sd_fsm_state = SD_FSM_ERROR;
        }
      }
      break;
 8018c2a:	e065      	b.n	8018cf8 <sd_tasklet_step+0x14c>
        else if (start_status == HAL_BUSY)
 8018c2c:	79fb      	ldrb	r3, [r7, #7]
 8018c2e:	2b02      	cmp	r3, #2
 8018c30:	d061      	beq.n	8018cf6 <sd_tasklet_step+0x14a>
          sd_error_flag = 1U;
 8018c32:	4b38      	ldr	r3, [pc, #224]	@ (8018d14 <sd_tasklet_step+0x168>)
 8018c34:	2201      	movs	r2, #1
 8018c36:	701a      	strb	r2, [r3, #0]
          sd_fsm_state = SD_FSM_ERROR;
 8018c38:	4b31      	ldr	r3, [pc, #196]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018c3a:	2204      	movs	r2, #4
 8018c3c:	701a      	strb	r2, [r3, #0]
      break;
 8018c3e:	e05b      	b.n	8018cf8 <sd_tasklet_step+0x14c>

    case SD_FSM_WAIT_TRANSFER:
      if (sd_error_flag != 0U)
 8018c40:	4b34      	ldr	r3, [pc, #208]	@ (8018d14 <sd_tasklet_step+0x168>)
 8018c42:	781b      	ldrb	r3, [r3, #0]
 8018c44:	b2db      	uxtb	r3, r3
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d00c      	beq.n	8018c64 <sd_tasklet_step+0xb8>
      {
        sd_error_flag = 0U;
 8018c4a:	4b32      	ldr	r3, [pc, #200]	@ (8018d14 <sd_tasklet_step+0x168>)
 8018c4c:	2200      	movs	r2, #0
 8018c4e:	701a      	strb	r2, [r3, #0]
        sd_error = 1U;
 8018c50:	4b31      	ldr	r3, [pc, #196]	@ (8018d18 <sd_tasklet_step+0x16c>)
 8018c52:	2201      	movs	r2, #1
 8018c54:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 8018c56:	4b2c      	ldr	r3, [pc, #176]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018c58:	2200      	movs	r2, #0
 8018c5a:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_ERROR;
 8018c5c:	4b28      	ldr	r3, [pc, #160]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018c5e:	2204      	movs	r2, #4
 8018c60:	701a      	strb	r2, [r3, #0]
        break;
 8018c62:	e049      	b.n	8018cf8 <sd_tasklet_step+0x14c>
      }

      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8018c64:	4b28      	ldr	r3, [pc, #160]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018c66:	781b      	ldrb	r3, [r3, #0]
 8018c68:	2b01      	cmp	r3, #1
 8018c6a:	d104      	bne.n	8018c76 <sd_tasklet_step+0xca>
 8018c6c:	4b27      	ldr	r3, [pc, #156]	@ (8018d0c <sd_tasklet_step+0x160>)
 8018c6e:	781b      	ldrb	r3, [r3, #0]
 8018c70:	b2db      	uxtb	r3, r3
 8018c72:	2b00      	cmp	r3, #0
 8018c74:	d040      	beq.n	8018cf8 <sd_tasklet_step+0x14c>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8018c76:	4b24      	ldr	r3, [pc, #144]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018c78:	781b      	ldrb	r3, [r3, #0]
      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8018c7a:	2b02      	cmp	r3, #2
 8018c7c:	d104      	bne.n	8018c88 <sd_tasklet_step+0xdc>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8018c7e:	4b24      	ldr	r3, [pc, #144]	@ (8018d10 <sd_tasklet_step+0x164>)
 8018c80:	781b      	ldrb	r3, [r3, #0]
 8018c82:	b2db      	uxtb	r3, r3
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	d037      	beq.n	8018cf8 <sd_tasklet_step+0x14c>
      {
        break;
      }

      if (sd_operation == SD_STREAM_OP_READ)
 8018c88:	4b1f      	ldr	r3, [pc, #124]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018c8a:	781b      	ldrb	r3, [r3, #0]
 8018c8c:	2b01      	cmp	r3, #1
 8018c8e:	d103      	bne.n	8018c98 <sd_tasklet_step+0xec>
      {
        sd_rx_done_flag = 0U;
 8018c90:	4b1e      	ldr	r3, [pc, #120]	@ (8018d0c <sd_tasklet_step+0x160>)
 8018c92:	2200      	movs	r2, #0
 8018c94:	701a      	strb	r2, [r3, #0]
 8018c96:	e002      	b.n	8018c9e <sd_tasklet_step+0xf2>
      }
      else
      {
        sd_tx_done_flag = 0U;
 8018c98:	4b1d      	ldr	r3, [pc, #116]	@ (8018d10 <sd_tasklet_step+0x164>)
 8018c9a:	2200      	movs	r2, #0
 8018c9c:	701a      	strb	r2, [r3, #0]
      }

      sd_current_block += sd_active_chunk_blocks;
 8018c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8018d1c <sd_tasklet_step+0x170>)
 8018ca0:	681a      	ldr	r2, [r3, #0]
 8018ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8018d20 <sd_tasklet_step+0x174>)
 8018ca4:	681b      	ldr	r3, [r3, #0]
 8018ca6:	4413      	add	r3, r2
 8018ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8018d20 <sd_tasklet_step+0x174>)
 8018caa:	6013      	str	r3, [r2, #0]
      sd_remaining_blocks -= sd_active_chunk_blocks;
 8018cac:	4b1b      	ldr	r3, [pc, #108]	@ (8018d1c <sd_tasklet_step+0x170>)
 8018cae:	681b      	ldr	r3, [r3, #0]
 8018cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8018d24 <sd_tasklet_step+0x178>)
 8018cb2:	6812      	ldr	r2, [r2, #0]
 8018cb4:	1ad3      	subs	r3, r2, r3
 8018cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8018d24 <sd_tasklet_step+0x178>)
 8018cb8:	6013      	str	r3, [r2, #0]

      if (sd_remaining_blocks > 0U)
 8018cba:	4b1a      	ldr	r3, [pc, #104]	@ (8018d24 <sd_tasklet_step+0x178>)
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	2b00      	cmp	r3, #0
 8018cc0:	d003      	beq.n	8018cca <sd_tasklet_step+0x11e>
      {
        sd_fsm_state = SD_FSM_START_CHUNK;
 8018cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018cc4:	2201      	movs	r2, #1
 8018cc6:	701a      	strb	r2, [r3, #0]
          sd_tx_complete = 1U;
        }
        sd_operation = SD_STREAM_OP_NONE;
        sd_fsm_state = SD_FSM_DONE;
      }
      break;
 8018cc8:	e016      	b.n	8018cf8 <sd_tasklet_step+0x14c>
        if (sd_operation == SD_STREAM_OP_READ)
 8018cca:	4b0f      	ldr	r3, [pc, #60]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018ccc:	781b      	ldrb	r3, [r3, #0]
 8018cce:	2b01      	cmp	r3, #1
 8018cd0:	d103      	bne.n	8018cda <sd_tasklet_step+0x12e>
          sd_rx_complete = 1U;
 8018cd2:	4b15      	ldr	r3, [pc, #84]	@ (8018d28 <sd_tasklet_step+0x17c>)
 8018cd4:	2201      	movs	r2, #1
 8018cd6:	701a      	strb	r2, [r3, #0]
 8018cd8:	e002      	b.n	8018ce0 <sd_tasklet_step+0x134>
          sd_tx_complete = 1U;
 8018cda:	4b14      	ldr	r3, [pc, #80]	@ (8018d2c <sd_tasklet_step+0x180>)
 8018cdc:	2201      	movs	r2, #1
 8018cde:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 8018ce0:	4b09      	ldr	r3, [pc, #36]	@ (8018d08 <sd_tasklet_step+0x15c>)
 8018ce2:	2200      	movs	r2, #0
 8018ce4:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_DONE;
 8018ce6:	4b06      	ldr	r3, [pc, #24]	@ (8018d00 <sd_tasklet_step+0x154>)
 8018ce8:	2203      	movs	r2, #3
 8018cea:	701a      	strb	r2, [r3, #0]
      break;
 8018cec:	e004      	b.n	8018cf8 <sd_tasklet_step+0x14c>
      break;
 8018cee:	bf00      	nop
 8018cf0:	e002      	b.n	8018cf8 <sd_tasklet_step+0x14c>
        break;
 8018cf2:	bf00      	nop
 8018cf4:	e000      	b.n	8018cf8 <sd_tasklet_step+0x14c>
          break;
 8018cf6:	bf00      	nop
      break;

    case SD_FSM_ERROR:
      break;
  }
}
 8018cf8:	bf00      	nop
 8018cfa:	3708      	adds	r7, #8
 8018cfc:	46bd      	mov	sp, r7
 8018cfe:	bd80      	pop	{r7, pc}
 8018d00:	2400dbfb 	.word	0x2400dbfb
 8018d04:	2400dbec 	.word	0x2400dbec
 8018d08:	2400dc38 	.word	0x2400dc38
 8018d0c:	2400dbf8 	.word	0x2400dbf8
 8018d10:	2400dbf9 	.word	0x2400dbf9
 8018d14:	2400dbfa 	.word	0x2400dbfa
 8018d18:	2400dbf7 	.word	0x2400dbf7
 8018d1c:	2400dc1c 	.word	0x2400dc1c
 8018d20:	2400dc14 	.word	0x2400dc14
 8018d24:	2400dc18 	.word	0x2400dc18
 8018d28:	2400dbf5 	.word	0x2400dbf5
 8018d2c:	2400dbf6 	.word	0x2400dbf6

08018d30 <sd_tasklet_poll_bounded>:
{
  sd_tasklet_step();
}

void sd_tasklet_poll_bounded(uint32_t max_steps)
{
 8018d30:	b580      	push	{r7, lr}
 8018d32:	b084      	sub	sp, #16
 8018d34:	af00      	add	r7, sp, #0
 8018d36:	6078      	str	r0, [r7, #4]
  uint32_t n = 0U;
 8018d38:	2300      	movs	r3, #0
 8018d3a:	60fb      	str	r3, [r7, #12]
  for (; n < max_steps; n++)
 8018d3c:	e00c      	b.n	8018d58 <sd_tasklet_poll_bounded+0x28>
  {
    sd_tasklet_step();
 8018d3e:	f7ff ff35 	bl	8018bac <sd_tasklet_step>
    if (!sd_tasklet_is_active())
 8018d42:	f7ff ff17 	bl	8018b74 <sd_tasklet_is_active>
 8018d46:	4603      	mov	r3, r0
 8018d48:	f083 0301 	eor.w	r3, r3, #1
 8018d4c:	b2db      	uxtb	r3, r3
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d107      	bne.n	8018d62 <sd_tasklet_poll_bounded+0x32>
  for (; n < max_steps; n++)
 8018d52:	68fb      	ldr	r3, [r7, #12]
 8018d54:	3301      	adds	r3, #1
 8018d56:	60fb      	str	r3, [r7, #12]
 8018d58:	68fa      	ldr	r2, [r7, #12]
 8018d5a:	687b      	ldr	r3, [r7, #4]
 8018d5c:	429a      	cmp	r2, r3
 8018d5e:	d3ee      	bcc.n	8018d3e <sd_tasklet_poll_bounded+0xe>
 8018d60:	e000      	b.n	8018d64 <sd_tasklet_poll_bounded+0x34>
    {
      break;
 8018d62:	bf00      	nop
    }
  }

  if ((max_steps > 0U) && (n >= max_steps) && sd_tasklet_is_active())
 8018d64:	687b      	ldr	r3, [r7, #4]
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d00d      	beq.n	8018d86 <sd_tasklet_poll_bounded+0x56>
 8018d6a:	68fa      	ldr	r2, [r7, #12]
 8018d6c:	687b      	ldr	r3, [r7, #4]
 8018d6e:	429a      	cmp	r2, r3
 8018d70:	d309      	bcc.n	8018d86 <sd_tasklet_poll_bounded+0x56>
 8018d72:	f7ff feff 	bl	8018b74 <sd_tasklet_is_active>
 8018d76:	4603      	mov	r3, r0
 8018d78:	2b00      	cmp	r3, #0
 8018d7a:	d004      	beq.n	8018d86 <sd_tasklet_poll_bounded+0x56>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    sd_budget_hit_count++;
 8018d7c:	4b04      	ldr	r3, [pc, #16]	@ (8018d90 <sd_tasklet_poll_bounded+0x60>)
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	3301      	adds	r3, #1
 8018d82:	4a03      	ldr	r2, [pc, #12]	@ (8018d90 <sd_tasklet_poll_bounded+0x60>)
 8018d84:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8018d86:	bf00      	nop
 8018d88:	3710      	adds	r7, #16
 8018d8a:	46bd      	mov	sp, r7
 8018d8c:	bd80      	pop	{r7, pc}
 8018d8e:	bf00      	nop
 8018d90:	240094ac 	.word	0x240094ac

08018d94 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8018d94:	b480      	push	{r7}
 8018d96:	b083      	sub	sp, #12
 8018d98:	af00      	add	r7, sp, #0
 8018d9a:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018d9c:	4b09      	ldr	r3, [pc, #36]	@ (8018dc4 <HAL_SD_RxCpltCallback+0x30>)
 8018d9e:	681b      	ldr	r3, [r3, #0]
 8018da0:	687a      	ldr	r2, [r7, #4]
 8018da2:	429a      	cmp	r2, r3
 8018da4:	d107      	bne.n	8018db6 <HAL_SD_RxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_rx_cplt_count++;
 8018da6:	4b08      	ldr	r3, [pc, #32]	@ (8018dc8 <HAL_SD_RxCpltCallback+0x34>)
 8018da8:	681b      	ldr	r3, [r3, #0]
 8018daa:	3301      	adds	r3, #1
 8018dac:	4a06      	ldr	r2, [pc, #24]	@ (8018dc8 <HAL_SD_RxCpltCallback+0x34>)
 8018dae:	6013      	str	r3, [r2, #0]
#endif
    sd_rx_done_flag = 1U;
 8018db0:	4b06      	ldr	r3, [pc, #24]	@ (8018dcc <HAL_SD_RxCpltCallback+0x38>)
 8018db2:	2201      	movs	r2, #1
 8018db4:	701a      	strb	r2, [r3, #0]
  }
}
 8018db6:	bf00      	nop
 8018db8:	370c      	adds	r7, #12
 8018dba:	46bd      	mov	sp, r7
 8018dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dc0:	4770      	bx	lr
 8018dc2:	bf00      	nop
 8018dc4:	2400dbec 	.word	0x2400dbec
 8018dc8:	24009488 	.word	0x24009488
 8018dcc:	2400dbf8 	.word	0x2400dbf8

08018dd0 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8018dd0:	b480      	push	{r7}
 8018dd2:	b083      	sub	sp, #12
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018dd8:	4b09      	ldr	r3, [pc, #36]	@ (8018e00 <HAL_SD_TxCpltCallback+0x30>)
 8018dda:	681b      	ldr	r3, [r3, #0]
 8018ddc:	687a      	ldr	r2, [r7, #4]
 8018dde:	429a      	cmp	r2, r3
 8018de0:	d107      	bne.n	8018df2 <HAL_SD_TxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_tx_cplt_count++;
 8018de2:	4b08      	ldr	r3, [pc, #32]	@ (8018e04 <HAL_SD_TxCpltCallback+0x34>)
 8018de4:	681b      	ldr	r3, [r3, #0]
 8018de6:	3301      	adds	r3, #1
 8018de8:	4a06      	ldr	r2, [pc, #24]	@ (8018e04 <HAL_SD_TxCpltCallback+0x34>)
 8018dea:	6013      	str	r3, [r2, #0]
#endif
    sd_tx_done_flag = 1U;
 8018dec:	4b06      	ldr	r3, [pc, #24]	@ (8018e08 <HAL_SD_TxCpltCallback+0x38>)
 8018dee:	2201      	movs	r2, #1
 8018df0:	701a      	strb	r2, [r3, #0]
  }
}
 8018df2:	bf00      	nop
 8018df4:	370c      	adds	r7, #12
 8018df6:	46bd      	mov	sp, r7
 8018df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dfc:	4770      	bx	lr
 8018dfe:	bf00      	nop
 8018e00:	2400dbec 	.word	0x2400dbec
 8018e04:	2400948c 	.word	0x2400948c
 8018e08:	2400dbf9 	.word	0x2400dbf9

08018e0c <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8018e0c:	b480      	push	{r7}
 8018e0e:	b083      	sub	sp, #12
 8018e10:	af00      	add	r7, sp, #0
 8018e12:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018e14:	4b0a      	ldr	r3, [pc, #40]	@ (8018e40 <HAL_SD_ErrorCallback+0x34>)
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	687a      	ldr	r2, [r7, #4]
 8018e1a:	429a      	cmp	r2, r3
 8018e1c:	d10a      	bne.n	8018e34 <HAL_SD_ErrorCallback+0x28>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_err_count++;
 8018e1e:	4b09      	ldr	r3, [pc, #36]	@ (8018e44 <HAL_SD_ErrorCallback+0x38>)
 8018e20:	681b      	ldr	r3, [r3, #0]
 8018e22:	3301      	adds	r3, #1
 8018e24:	4a07      	ldr	r2, [pc, #28]	@ (8018e44 <HAL_SD_ErrorCallback+0x38>)
 8018e26:	6013      	str	r3, [r2, #0]
#endif
    sd_error = 1U;
 8018e28:	4b07      	ldr	r3, [pc, #28]	@ (8018e48 <HAL_SD_ErrorCallback+0x3c>)
 8018e2a:	2201      	movs	r2, #1
 8018e2c:	701a      	strb	r2, [r3, #0]
    sd_error_flag = 1U;
 8018e2e:	4b07      	ldr	r3, [pc, #28]	@ (8018e4c <HAL_SD_ErrorCallback+0x40>)
 8018e30:	2201      	movs	r2, #1
 8018e32:	701a      	strb	r2, [r3, #0]
  }
}
 8018e34:	bf00      	nop
 8018e36:	370c      	adds	r7, #12
 8018e38:	46bd      	mov	sp, r7
 8018e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e3e:	4770      	bx	lr
 8018e40:	2400dbec 	.word	0x2400dbec
 8018e44:	24009490 	.word	0x24009490
 8018e48:	2400dbf7 	.word	0x2400dbf7
 8018e4c:	2400dbfa 	.word	0x2400dbfa

08018e50 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8018e50:	b480      	push	{r7}
 8018e52:	b083      	sub	sp, #12
 8018e54:	af00      	add	r7, sp, #0
 8018e56:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018e58:	4b11      	ldr	r3, [pc, #68]	@ (8018ea0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x50>)
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	687a      	ldr	r2, [r7, #4]
 8018e5e:	429a      	cmp	r2, r3
 8018e60:	d117      	bne.n	8018e92 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf0_cplt_count++;
 8018e62:	4b10      	ldr	r3, [pc, #64]	@ (8018ea4 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	3301      	adds	r3, #1
 8018e68:	4a0e      	ldr	r2, [pc, #56]	@ (8018ea4 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 8018e6a:	6013      	str	r3, [r2, #0]
#endif
  read_buf0_count++;
 8018e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8018ea8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 8018e6e:	681b      	ldr	r3, [r3, #0]
 8018e70:	3301      	adds	r3, #1
 8018e72:	4a0d      	ldr	r2, [pc, #52]	@ (8018ea8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 8018e74:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = read_buf0_count;
 8018e76:	4b0c      	ldr	r3, [pc, #48]	@ (8018ea8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 8018e78:	681b      	ldr	r3, [r3, #0]
 8018e7a:	4a0c      	ldr	r2, [pc, #48]	@ (8018eac <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x5c>)
 8018e7c:	6093      	str	r3, [r2, #8]
  if (sd_operation == SD_STREAM_OP_READ)
 8018e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8018eb0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x60>)
 8018e80:	781b      	ldrb	r3, [r3, #0]
 8018e82:	2b01      	cmp	r3, #1
 8018e84:	d102      	bne.n	8018e8c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3c>
  {
    sd_buf0_ready = 1U;
 8018e86:	4b0b      	ldr	r3, [pc, #44]	@ (8018eb4 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x64>)
 8018e88:	2201      	movs	r2, #1
 8018e8a:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8018e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8018eb8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x68>)
 8018e8e:	781b      	ldrb	r3, [r3, #0]
 8018e90:	e000      	b.n	8018e94 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x44>
    return;
 8018e92:	bf00      	nop
}
 8018e94:	370c      	adds	r7, #12
 8018e96:	46bd      	mov	sp, r7
 8018e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e9c:	4770      	bx	lr
 8018e9e:	bf00      	nop
 8018ea0:	2400dbec 	.word	0x2400dbec
 8018ea4:	24009494 	.word	0x24009494
 8018ea8:	2400dbfc 	.word	0x2400dbfc
 8018eac:	2400dc28 	.word	0x2400dc28
 8018eb0:	2400dc38 	.word	0x2400dc38
 8018eb4:	2400dc39 	.word	0x2400dc39
 8018eb8:	2400dbf4 	.word	0x2400dbf4

08018ebc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8018ebc:	b480      	push	{r7}
 8018ebe:	b083      	sub	sp, #12
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018ec4:	4b11      	ldr	r3, [pc, #68]	@ (8018f0c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x50>)
 8018ec6:	681b      	ldr	r3, [r3, #0]
 8018ec8:	687a      	ldr	r2, [r7, #4]
 8018eca:	429a      	cmp	r2, r3
 8018ecc:	d117      	bne.n	8018efe <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf1_cplt_count++;
 8018ece:	4b10      	ldr	r3, [pc, #64]	@ (8018f10 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 8018ed0:	681b      	ldr	r3, [r3, #0]
 8018ed2:	3301      	adds	r3, #1
 8018ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8018f10 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 8018ed6:	6013      	str	r3, [r2, #0]
#endif
  read_buf1_count++;
 8018ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8018f14 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8018eda:	681b      	ldr	r3, [r3, #0]
 8018edc:	3301      	adds	r3, #1
 8018ede:	4a0d      	ldr	r2, [pc, #52]	@ (8018f14 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8018ee0:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = read_buf1_count;
 8018ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8018f14 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8018ee4:	681b      	ldr	r3, [r3, #0]
 8018ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8018f18 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x5c>)
 8018ee8:	60d3      	str	r3, [r2, #12]
  if (sd_operation == SD_STREAM_OP_READ)
 8018eea:	4b0c      	ldr	r3, [pc, #48]	@ (8018f1c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x60>)
 8018eec:	781b      	ldrb	r3, [r3, #0]
 8018eee:	2b01      	cmp	r3, #1
 8018ef0:	d102      	bne.n	8018ef8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3c>
  {
    sd_buf1_ready = 1U;
 8018ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8018f20 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x64>)
 8018ef4:	2201      	movs	r2, #1
 8018ef6:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8018ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8018f24 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x68>)
 8018efa:	781b      	ldrb	r3, [r3, #0]
 8018efc:	e000      	b.n	8018f00 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x44>
    return;
 8018efe:	bf00      	nop
}
 8018f00:	370c      	adds	r7, #12
 8018f02:	46bd      	mov	sp, r7
 8018f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f08:	4770      	bx	lr
 8018f0a:	bf00      	nop
 8018f0c:	2400dbec 	.word	0x2400dbec
 8018f10:	24009498 	.word	0x24009498
 8018f14:	2400dc00 	.word	0x2400dc00
 8018f18:	2400dc28 	.word	0x2400dc28
 8018f1c:	2400dc38 	.word	0x2400dc38
 8018f20:	2400dc3a 	.word	0x2400dc3a
 8018f24:	2400dbf4 	.word	0x2400dbf4

08018f28 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8018f28:	b580      	push	{r7, lr}
 8018f2a:	b082      	sub	sp, #8
 8018f2c:	af00      	add	r7, sp, #0
 8018f2e:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018f30:	4b0f      	ldr	r3, [pc, #60]	@ (8018f70 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x48>)
 8018f32:	681b      	ldr	r3, [r3, #0]
 8018f34:	687a      	ldr	r2, [r7, #4]
 8018f36:	429a      	cmp	r2, r3
 8018f38:	d115      	bne.n	8018f66 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer0++;
 8018f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8018f74 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 8018f3c:	681b      	ldr	r3, [r3, #0]
 8018f3e:	3301      	adds	r3, #1
 8018f40:	4a0c      	ldr	r2, [pc, #48]	@ (8018f74 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 8018f42:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = sd_write_count_buffer0;
 8018f44:	4b0b      	ldr	r3, [pc, #44]	@ (8018f74 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 8018f46:	681b      	ldr	r3, [r3, #0]
 8018f48:	4a0b      	ldr	r2, [pc, #44]	@ (8018f78 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x50>)
 8018f4a:	6093      	str	r3, [r2, #8]
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern0 + (sd_write_count_buffer0 * SD_STREAM_DATA_PATTERN_STEP));
 8018f4c:	4b09      	ldr	r3, [pc, #36]	@ (8018f74 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 8018f4e:	681b      	ldr	r3, [r3, #0]
 8018f50:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 8018f52:	4b0a      	ldr	r3, [pc, #40]	@ (8018f7c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x54>)
 8018f54:	681b      	ldr	r3, [r3, #0]
 8018f56:	4413      	add	r3, r2
 8018f58:	461a      	mov	r2, r3
 8018f5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018f5e:	4808      	ldr	r0, [pc, #32]	@ (8018f80 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x58>)
 8018f60:	f7ff fa9f 	bl	80184a2 <Fill_Buffer>
 8018f64:	e000      	b.n	8018f68 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x40>
    return;
 8018f66:	bf00      	nop
}
 8018f68:	3708      	adds	r7, #8
 8018f6a:	46bd      	mov	sp, r7
 8018f6c:	bd80      	pop	{r7, pc}
 8018f6e:	bf00      	nop
 8018f70:	2400dbec 	.word	0x2400dbec
 8018f74:	2400dc04 	.word	0x2400dc04
 8018f78:	2400dc28 	.word	0x2400dc28
 8018f7c:	2400dc20 	.word	0x2400dc20
 8018f80:	240161c0 	.word	0x240161c0

08018f84 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8018f84:	b580      	push	{r7, lr}
 8018f86:	b082      	sub	sp, #8
 8018f88:	af00      	add	r7, sp, #0
 8018f8a:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8018fcc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x48>)
 8018f8e:	681b      	ldr	r3, [r3, #0]
 8018f90:	687a      	ldr	r2, [r7, #4]
 8018f92:	429a      	cmp	r2, r3
 8018f94:	d115      	bne.n	8018fc2 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer1++;
 8018f96:	4b0e      	ldr	r3, [pc, #56]	@ (8018fd0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	3301      	adds	r3, #1
 8018f9c:	4a0c      	ldr	r2, [pc, #48]	@ (8018fd0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018f9e:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = sd_write_count_buffer1;
 8018fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8018fd0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018fa2:	681b      	ldr	r3, [r3, #0]
 8018fa4:	4a0b      	ldr	r2, [pc, #44]	@ (8018fd4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x50>)
 8018fa6:	60d3      	str	r3, [r2, #12]
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern1 + (sd_write_count_buffer1 * SD_STREAM_DATA_PATTERN_STEP));
 8018fa8:	4b09      	ldr	r3, [pc, #36]	@ (8018fd0 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 8018fae:	4b0a      	ldr	r3, [pc, #40]	@ (8018fd8 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x54>)
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	4413      	add	r3, r2
 8018fb4:	461a      	mov	r2, r3
 8018fb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018fba:	4808      	ldr	r0, [pc, #32]	@ (8018fdc <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x58>)
 8018fbc:	f7ff fa71 	bl	80184a2 <Fill_Buffer>
 8018fc0:	e000      	b.n	8018fc4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x40>
    return;
 8018fc2:	bf00      	nop
}
 8018fc4:	3708      	adds	r7, #8
 8018fc6:	46bd      	mov	sp, r7
 8018fc8:	bd80      	pop	{r7, pc}
 8018fca:	bf00      	nop
 8018fcc:	2400dbec 	.word	0x2400dbec
 8018fd0:	2400dc08 	.word	0x2400dc08
 8018fd4:	2400dc28 	.word	0x2400dc28
 8018fd8:	2400dc24 	.word	0x2400dc24
 8018fdc:	240171c0 	.word	0x240171c0

08018fe0 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8018fe0:	b580      	push	{r7, lr}
 8018fe2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8018fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8018fe6:	4a10      	ldr	r2, [pc, #64]	@ (8019028 <MX_SDMMC1_SD_Init+0x48>)
 8018fe8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_FALLING;
 8018fea:	4b0e      	ldr	r3, [pc, #56]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8018fec:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8018ff0:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8018ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8018ff4:	2200      	movs	r2, #0
 8018ff6:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8018ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8018ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8018ffe:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8019000:	4b08      	ldr	r3, [pc, #32]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8019002:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8019006:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 8019008:	4b06      	ldr	r3, [pc, #24]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 801900a:	2202      	movs	r2, #2
 801900c:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 801900e:	4805      	ldr	r0, [pc, #20]	@ (8019024 <MX_SDMMC1_SD_Init+0x44>)
 8019010:	f7f7 f822 	bl	8010058 <HAL_SD_Init>
 8019014:	4603      	mov	r3, r0
 8019016:	2b00      	cmp	r3, #0
 8019018:	d001      	beq.n	801901e <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 801901a:	f7fe fae7 	bl	80175ec <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 801901e:	bf00      	nop
 8019020:	bd80      	pop	{r7, pc}
 8019022:	bf00      	nop
 8019024:	2400dc48 	.word	0x2400dc48
 8019028:	52007000 	.word	0x52007000

0801902c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 801902c:	b580      	push	{r7, lr}
 801902e:	b0bc      	sub	sp, #240	@ 0xf0
 8019030:	af00      	add	r7, sp, #0
 8019032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019034:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8019038:	2200      	movs	r2, #0
 801903a:	601a      	str	r2, [r3, #0]
 801903c:	605a      	str	r2, [r3, #4]
 801903e:	609a      	str	r2, [r3, #8]
 8019040:	60da      	str	r2, [r3, #12]
 8019042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8019044:	f107 0318 	add.w	r3, r7, #24
 8019048:	22c0      	movs	r2, #192	@ 0xc0
 801904a:	2100      	movs	r1, #0
 801904c:	4618      	mov	r0, r3
 801904e:	f001 f9c7 	bl	801a3e0 <memset>
  if(sdHandle->Instance==SDMMC1)
 8019052:	687b      	ldr	r3, [r7, #4]
 8019054:	681b      	ldr	r3, [r3, #0]
 8019056:	4a4f      	ldr	r2, [pc, #316]	@ (8019194 <HAL_SD_MspInit+0x168>)
 8019058:	4293      	cmp	r3, r2
 801905a:	f040 8097 	bne.w	801918c <HAL_SD_MspInit+0x160>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 801905e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8019062:	f04f 0300 	mov.w	r3, #0
 8019066:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 801906a:	2300      	movs	r3, #0
 801906c:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801906e:	f107 0318 	add.w	r3, r7, #24
 8019072:	4618      	mov	r0, r3
 8019074:	f7f3 fb4c 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 8019078:	4603      	mov	r3, r0
 801907a:	2b00      	cmp	r3, #0
 801907c:	d001      	beq.n	8019082 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 801907e:	f7fe fab5 	bl	80175ec <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8019082:	4b45      	ldr	r3, [pc, #276]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 8019084:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019088:	4a43      	ldr	r2, [pc, #268]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 801908a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801908e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8019092:	4b41      	ldr	r3, [pc, #260]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 8019094:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801909c:	617b      	str	r3, [r7, #20]
 801909e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80190a0:	4b3d      	ldr	r3, [pc, #244]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190a6:	4a3c      	ldr	r2, [pc, #240]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190a8:	f043 0304 	orr.w	r3, r3, #4
 80190ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80190b0:	4b39      	ldr	r3, [pc, #228]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190b6:	f003 0304 	and.w	r3, r3, #4
 80190ba:	613b      	str	r3, [r7, #16]
 80190bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80190be:	4b36      	ldr	r3, [pc, #216]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190c4:	4a34      	ldr	r2, [pc, #208]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190c6:	f043 0308 	orr.w	r3, r3, #8
 80190ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80190ce:	4b32      	ldr	r3, [pc, #200]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190d4:	f003 0308 	and.w	r3, r3, #8
 80190d8:	60fb      	str	r3, [r7, #12]
 80190da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80190dc:	4b2e      	ldr	r3, [pc, #184]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190e2:	4a2d      	ldr	r2, [pc, #180]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190e4:	f043 0302 	orr.w	r3, r3, #2
 80190e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80190ec:	4b2a      	ldr	r3, [pc, #168]	@ (8019198 <HAL_SD_MspInit+0x16c>)
 80190ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80190f2:	f003 0302 	and.w	r3, r3, #2
 80190f6:	60bb      	str	r3, [r7, #8]
 80190f8:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80190fa:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80190fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019102:	2302      	movs	r3, #2
 8019104:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019108:	2300      	movs	r3, #0
 801910a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801910e:	2303      	movs	r3, #3
 8019110:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8019114:	230c      	movs	r3, #12
 8019116:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801911a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 801911e:	4619      	mov	r1, r3
 8019120:	481e      	ldr	r0, [pc, #120]	@ (801919c <HAL_SD_MspInit+0x170>)
 8019122:	f7ee fbe3 	bl	80078ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8019126:	2304      	movs	r3, #4
 8019128:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801912c:	2302      	movs	r3, #2
 801912e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019132:	2300      	movs	r3, #0
 8019134:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019138:	2303      	movs	r3, #3
 801913a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 801913e:	230c      	movs	r3, #12
 8019140:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8019144:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8019148:	4619      	mov	r1, r3
 801914a:	4815      	ldr	r0, [pc, #84]	@ (80191a0 <HAL_SD_MspInit+0x174>)
 801914c:	f7ee fbce 	bl	80078ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8019150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019154:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019158:	2302      	movs	r3, #2
 801915a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801915e:	2300      	movs	r3, #0
 8019160:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019164:	2303      	movs	r3, #3
 8019166:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SDIO1;
 801916a:	2307      	movs	r3, #7
 801916c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8019170:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8019174:	4619      	mov	r1, r3
 8019176:	480b      	ldr	r0, [pc, #44]	@ (80191a4 <HAL_SD_MspInit+0x178>)
 8019178:	f7ee fbb8 	bl	80078ec <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 801917c:	2200      	movs	r2, #0
 801917e:	2105      	movs	r1, #5
 8019180:	2031      	movs	r0, #49	@ 0x31
 8019182:	f7eb fd36 	bl	8004bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8019186:	2031      	movs	r0, #49	@ 0x31
 8019188:	f7eb fd4d 	bl	8004c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 801918c:	bf00      	nop
 801918e:	37f0      	adds	r7, #240	@ 0xf0
 8019190:	46bd      	mov	sp, r7
 8019192:	bd80      	pop	{r7, pc}
 8019194:	52007000 	.word	0x52007000
 8019198:	58024400 	.word	0x58024400
 801919c:	58020800 	.word	0x58020800
 80191a0:	58020c00 	.word	0x58020c00
 80191a4:	58020400 	.word	0x58020400

080191a8 <sdram_swap16>:
{
 80191a8:	b480      	push	{r7}
 80191aa:	b083      	sub	sp, #12
 80191ac:	af00      	add	r7, sp, #0
 80191ae:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 80191b6:	4618      	mov	r0, r3
 80191b8:	370c      	adds	r7, #12
 80191ba:	46bd      	mov	sp, r7
 80191bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191c0:	4770      	bx	lr

080191c2 <sdram_write32>:
{
 80191c2:	b590      	push	{r4, r7, lr}
 80191c4:	b085      	sub	sp, #20
 80191c6:	af00      	add	r7, sp, #0
 80191c8:	6078      	str	r0, [r7, #4]
 80191ca:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80191cc:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80191d0:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 80191d2:	687b      	ldr	r3, [r7, #4]
 80191d4:	009b      	lsls	r3, r3, #2
 80191d6:	68fa      	ldr	r2, [r7, #12]
 80191d8:	18d4      	adds	r4, r2, r3
 80191da:	6838      	ldr	r0, [r7, #0]
 80191dc:	f7ff ffe4 	bl	80191a8 <sdram_swap16>
 80191e0:	4603      	mov	r3, r0
 80191e2:	6023      	str	r3, [r4, #0]
}
 80191e4:	bf00      	nop
 80191e6:	3714      	adds	r7, #20
 80191e8:	46bd      	mov	sp, r7
 80191ea:	bd90      	pop	{r4, r7, pc}

080191ec <sdram_read32>:
{
 80191ec:	b580      	push	{r7, lr}
 80191ee:	b084      	sub	sp, #16
 80191f0:	af00      	add	r7, sp, #0
 80191f2:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80191f4:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80191f8:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	009b      	lsls	r3, r3, #2
 80191fe:	68fa      	ldr	r2, [r7, #12]
 8019200:	4413      	add	r3, r2
 8019202:	681b      	ldr	r3, [r3, #0]
 8019204:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 8019206:	68b8      	ldr	r0, [r7, #8]
 8019208:	f7ff ffce 	bl	80191a8 <sdram_swap16>
 801920c:	4603      	mov	r3, r0
}
 801920e:	4618      	mov	r0, r3
 8019210:	3710      	adds	r7, #16
 8019212:	46bd      	mov	sp, r7
 8019214:	bd80      	pop	{r7, pc}
	...

08019218 <SDRAM_Init>:
/* =========================================================
 * Public API
 * ========================================================= */

void SDRAM_Init(void)
{
 8019218:	b580      	push	{r7, lr}
 801921a:	b082      	sub	sp, #8
 801921c:	af00      	add	r7, sp, #0
    const char *msg = "Starting SDRAM init...\r\n";
 801921e:	4b10      	ldr	r3, [pc, #64]	@ (8019260 <SDRAM_Init+0x48>)
 8019220:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 8019222:	6878      	ldr	r0, [r7, #4]
 8019224:	f7e7 f866 	bl	80002f4 <strlen>
 8019228:	4603      	mov	r3, r0
 801922a:	b29a      	uxth	r2, r3
 801922c:	230a      	movs	r3, #10
 801922e:	6879      	ldr	r1, [r7, #4]
 8019230:	480c      	ldr	r0, [pc, #48]	@ (8019264 <SDRAM_Init+0x4c>)
 8019232:	f7f8 fc44 	bl	8011abe <HAL_UART_Transmit>

    SDRAM_Initialization_Sequence(&hsdram1, &sdram_command);
 8019236:	490c      	ldr	r1, [pc, #48]	@ (8019268 <SDRAM_Init+0x50>)
 8019238:	480c      	ldr	r0, [pc, #48]	@ (801926c <SDRAM_Init+0x54>)
 801923a:	f000 f8d1 	bl	80193e0 <SDRAM_Initialization_Sequence>

    msg = "SDRAM init done\r\n";
 801923e:	4b0c      	ldr	r3, [pc, #48]	@ (8019270 <SDRAM_Init+0x58>)
 8019240:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 8019242:	6878      	ldr	r0, [r7, #4]
 8019244:	f7e7 f856 	bl	80002f4 <strlen>
 8019248:	4603      	mov	r3, r0
 801924a:	b29a      	uxth	r2, r3
 801924c:	230a      	movs	r3, #10
 801924e:	6879      	ldr	r1, [r7, #4]
 8019250:	4804      	ldr	r0, [pc, #16]	@ (8019264 <SDRAM_Init+0x4c>)
 8019252:	f7f8 fc34 	bl	8011abe <HAL_UART_Transmit>
}
 8019256:	bf00      	nop
 8019258:	3708      	adds	r7, #8
 801925a:	46bd      	mov	sp, r7
 801925c:	bd80      	pop	{r7, pc}
 801925e:	bf00      	nop
 8019260:	0801b3e0 	.word	0x0801b3e0
 8019264:	24015cdc 	.word	0x24015cdc
 8019268:	2400dcc4 	.word	0x2400dcc4
 801926c:	240094e4 	.word	0x240094e4
 8019270:	0801b3fc 	.word	0x0801b3fc

08019274 <SDRAM_Test>:

void SDRAM_Test(void)
{
 8019274:	b580      	push	{r7, lr}
 8019276:	b0a6      	sub	sp, #152	@ 0x98
 8019278:	af02      	add	r7, sp, #8
    uint32_t index = 0;
 801927a:	2300      	movs	r3, #0
 801927c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint32_t status = 0;
 8019280:	2300      	movs	r3, #0
 8019282:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t fail_index = 0;
 8019286:	2300      	movs	r3, #0
 8019288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    char log_buffer[128];

    HAL_UART_Transmit(&huart1, (uint8_t *)"Starting SDRAM test...\r\n", 25, 10);
 801928c:	230a      	movs	r3, #10
 801928e:	2219      	movs	r2, #25
 8019290:	494b      	ldr	r1, [pc, #300]	@ (80193c0 <SDRAM_Test+0x14c>)
 8019292:	484c      	ldr	r0, [pc, #304]	@ (80193c4 <SDRAM_Test+0x150>)
 8019294:	f7f8 fc13 	bl	8011abe <HAL_UART_Transmit>

    Fill_Buffer(sdram_tx_buffer, SDRAM_BUFFER_SIZE, 0xA244250FU);
 8019298:	4a4b      	ldr	r2, [pc, #300]	@ (80193c8 <SDRAM_Test+0x154>)
 801929a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801929e:	484b      	ldr	r0, [pc, #300]	@ (80193cc <SDRAM_Test+0x158>)
 80192a0:	f000 f8fc 	bl	801949c <Fill_Buffer>
    Fill_Buffer(sdram_rx_buffer, SDRAM_BUFFER_SIZE, 0xBBBBBBBBU);
 80192a4:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 80192a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80192ac:	4848      	ldr	r0, [pc, #288]	@ (80193d0 <SDRAM_Test+0x15c>)
 80192ae:	f000 f8f5 	bl	801949c <Fill_Buffer>

    /* Write */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80192b2:	2300      	movs	r3, #0
 80192b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80192b8:	e00e      	b.n	80192d8 <SDRAM_Test+0x64>
    {
        sdram_write32(index, sdram_tx_buffer[index]);
 80192ba:	4a44      	ldr	r2, [pc, #272]	@ (80193cc <SDRAM_Test+0x158>)
 80192bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80192c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80192c4:	4619      	mov	r1, r3
 80192c6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80192ca:	f7ff ff7a 	bl	80191c2 <sdram_write32>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80192ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80192d2:	3301      	adds	r3, #1
 80192d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80192d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80192dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80192e0:	d3eb      	bcc.n	80192ba <SDRAM_Test+0x46>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"SDRAM write done\r\n", 18, 10);
 80192e2:	230a      	movs	r3, #10
 80192e4:	2212      	movs	r2, #18
 80192e6:	493b      	ldr	r1, [pc, #236]	@ (80193d4 <SDRAM_Test+0x160>)
 80192e8:	4836      	ldr	r0, [pc, #216]	@ (80193c4 <SDRAM_Test+0x150>)
 80192ea:	f7f8 fbe8 	bl	8011abe <HAL_UART_Transmit>

    /* Read */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80192ee:	2300      	movs	r3, #0
 80192f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80192f4:	e00e      	b.n	8019314 <SDRAM_Test+0xa0>
    {
        sdram_rx_buffer[index] = sdram_read32(index);
 80192f6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80192fa:	f7ff ff77 	bl	80191ec <sdram_read32>
 80192fe:	4602      	mov	r2, r0
 8019300:	4933      	ldr	r1, [pc, #204]	@ (80193d0 <SDRAM_Test+0x15c>)
 8019302:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801930a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801930e:	3301      	adds	r3, #1
 8019310:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019314:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801931c:	d3eb      	bcc.n	80192f6 <SDRAM_Test+0x82>
    }

    /* Compare */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801931e:	2300      	movs	r3, #0
 8019320:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019324:	e018      	b.n	8019358 <SDRAM_Test+0xe4>
    {
        if (sdram_rx_buffer[index] != sdram_tx_buffer[index])
 8019326:	4a2a      	ldr	r2, [pc, #168]	@ (80193d0 <SDRAM_Test+0x15c>)
 8019328:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801932c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8019330:	4926      	ldr	r1, [pc, #152]	@ (80193cc <SDRAM_Test+0x158>)
 8019332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019336:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801933a:	429a      	cmp	r2, r3
 801933c:	d007      	beq.n	801934e <SDRAM_Test+0xda>
        {
            status = 1;
 801933e:	2301      	movs	r3, #1
 8019340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            fail_index = index;
 8019344:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 801934c:	e009      	b.n	8019362 <SDRAM_Test+0xee>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801934e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8019352:	3301      	adds	r3, #1
 8019354:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019358:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801935c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019360:	d3e1      	bcc.n	8019326 <SDRAM_Test+0xb2>
        }
    }

    if (status != 0U)
 8019362:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8019366:	2b00      	cmp	r3, #0
 8019368:	d013      	beq.n	8019392 <SDRAM_Test+0x11e>
    {
        snprintf(log_buffer, sizeof(log_buffer),
                 "SDRAM test FAILED at index %lu: got 0x%08lX expected 0x%08lX\r\n",
                 (unsigned long)fail_index,
                 (unsigned long)sdram_rx_buffer[fail_index],
 801936a:	4a19      	ldr	r2, [pc, #100]	@ (80193d0 <SDRAM_Test+0x15c>)
 801936c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                 (unsigned long)sdram_tx_buffer[fail_index]);
 8019374:	4915      	ldr	r1, [pc, #84]	@ (80193cc <SDRAM_Test+0x158>)
 8019376:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801937a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
        snprintf(log_buffer, sizeof(log_buffer),
 801937e:	1d38      	adds	r0, r7, #4
 8019380:	9201      	str	r2, [sp, #4]
 8019382:	9300      	str	r3, [sp, #0]
 8019384:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019388:	4a13      	ldr	r2, [pc, #76]	@ (80193d8 <SDRAM_Test+0x164>)
 801938a:	2180      	movs	r1, #128	@ 0x80
 801938c:	f000 ffb6 	bl	801a2fc <sniprintf>
 8019390:	e006      	b.n	80193a0 <SDRAM_Test+0x12c>
    }
    else
    {
        snprintf(log_buffer, sizeof(log_buffer),
 8019392:	1d38      	adds	r0, r7, #4
 8019394:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019398:	4a10      	ldr	r2, [pc, #64]	@ (80193dc <SDRAM_Test+0x168>)
 801939a:	2180      	movs	r1, #128	@ 0x80
 801939c:	f000 ffae 	bl	801a2fc <sniprintf>
                 "SDRAM test OK (%lu words)\r\n",
                 (unsigned long)SDRAM_BUFFER_SIZE);
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)log_buffer, strlen(log_buffer), 10);
 80193a0:	1d3b      	adds	r3, r7, #4
 80193a2:	4618      	mov	r0, r3
 80193a4:	f7e6 ffa6 	bl	80002f4 <strlen>
 80193a8:	4603      	mov	r3, r0
 80193aa:	b29a      	uxth	r2, r3
 80193ac:	1d39      	adds	r1, r7, #4
 80193ae:	230a      	movs	r3, #10
 80193b0:	4804      	ldr	r0, [pc, #16]	@ (80193c4 <SDRAM_Test+0x150>)
 80193b2:	f7f8 fb84 	bl	8011abe <HAL_UART_Transmit>
}
 80193b6:	bf00      	nop
 80193b8:	3790      	adds	r7, #144	@ 0x90
 80193ba:	46bd      	mov	sp, r7
 80193bc:	bd80      	pop	{r7, pc}
 80193be:	bf00      	nop
 80193c0:	0801b410 	.word	0x0801b410
 80193c4:	24015cdc 	.word	0x24015cdc
 80193c8:	a244250f 	.word	0xa244250f
 80193cc:	2400dcd4 	.word	0x2400dcd4
 80193d0:	24011cd4 	.word	0x24011cd4
 80193d4:	0801b42c 	.word	0x0801b42c
 80193d8:	0801b440 	.word	0x0801b440
 80193dc:	0801b480 	.word	0x0801b480

080193e0 <SDRAM_Initialization_Sequence>:
 * SDRAM Initialization Sequence (ST style)
 * ========================================================= */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram,
                                          FMC_SDRAM_CommandTypeDef *command)
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b084      	sub	sp, #16
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	6078      	str	r0, [r7, #4]
 80193e8:	6039      	str	r1, [r7, #0]
    __IO uint32_t tmpmrd = 0;
 80193ea:	2300      	movs	r3, #0
 80193ec:	60fb      	str	r3, [r7, #12]

    /* Step 1: Clock enable */
    command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 80193ee:	683b      	ldr	r3, [r7, #0]
 80193f0:	2201      	movs	r2, #1
 80193f2:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80193f4:	683b      	ldr	r3, [r7, #0]
 80193f6:	2210      	movs	r2, #16
 80193f8:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80193fa:	683b      	ldr	r3, [r7, #0]
 80193fc:	2201      	movs	r2, #1
 80193fe:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 8019400:	683b      	ldr	r3, [r7, #0]
 8019402:	2200      	movs	r2, #0
 8019404:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8019406:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801940a:	6839      	ldr	r1, [r7, #0]
 801940c:	6878      	ldr	r0, [r7, #4]
 801940e:	f7f8 faa9 	bl	8011964 <HAL_SDRAM_SendCommand>

    HAL_Delay(1);
 8019412:	2001      	movs	r0, #1
 8019414:	f7eb fae2 	bl	80049dc <HAL_Delay>

    /* Step 2: Precharge all */
    command->CommandMode = FMC_SDRAM_CMD_PALL;
 8019418:	683b      	ldr	r3, [r7, #0]
 801941a:	2202      	movs	r2, #2
 801941c:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801941e:	683b      	ldr	r3, [r7, #0]
 8019420:	2210      	movs	r2, #16
 8019422:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8019424:	683b      	ldr	r3, [r7, #0]
 8019426:	2201      	movs	r2, #1
 8019428:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 801942a:	683b      	ldr	r3, [r7, #0]
 801942c:	2200      	movs	r2, #0
 801942e:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8019430:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019434:	6839      	ldr	r1, [r7, #0]
 8019436:	6878      	ldr	r0, [r7, #4]
 8019438:	f7f8 fa94 	bl	8011964 <HAL_SDRAM_SendCommand>

    /* Step 3: Auto-refresh */
    command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 801943c:	683b      	ldr	r3, [r7, #0]
 801943e:	2203      	movs	r2, #3
 8019440:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8019442:	683b      	ldr	r3, [r7, #0]
 8019444:	2210      	movs	r2, #16
 8019446:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 8;
 8019448:	683b      	ldr	r3, [r7, #0]
 801944a:	2208      	movs	r2, #8
 801944c:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 801944e:	683b      	ldr	r3, [r7, #0]
 8019450:	2200      	movs	r2, #0
 8019452:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8019454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019458:	6839      	ldr	r1, [r7, #0]
 801945a:	6878      	ldr	r0, [r7, #4]
 801945c:	f7f8 fa82 	bl	8011964 <HAL_SDRAM_SendCommand>

    /* Step 4: Load mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |
 8019460:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8019464:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
             SDRAM_MODEREG_CAS_LATENCY_3 |
             SDRAM_MODEREG_OPERATING_MODE_STANDARD |
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8019466:	683b      	ldr	r3, [r7, #0]
 8019468:	2204      	movs	r2, #4
 801946a:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801946c:	683b      	ldr	r3, [r7, #0]
 801946e:	2210      	movs	r2, #16
 8019470:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8019472:	683b      	ldr	r3, [r7, #0]
 8019474:	2201      	movs	r2, #1
 8019476:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = tmpmrd;
 8019478:	68fa      	ldr	r2, [r7, #12]
 801947a:	683b      	ldr	r3, [r7, #0]
 801947c:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 801947e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019482:	6839      	ldr	r1, [r7, #0]
 8019484:	6878      	ldr	r0, [r7, #4]
 8019486:	f7f8 fa6d 	bl	8011964 <HAL_SDRAM_SendCommand>

    /* Step 5: Set refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 801948a:	f240 310d 	movw	r1, #781	@ 0x30d
 801948e:	6878      	ldr	r0, [r7, #4]
 8019490:	f7f8 fa9d 	bl	80119ce <HAL_SDRAM_ProgramRefreshRate>
}
 8019494:	bf00      	nop
 8019496:	3710      	adds	r7, #16
 8019498:	46bd      	mov	sp, r7
 801949a:	bd80      	pop	{r7, pc}

0801949c <Fill_Buffer>:
/* =========================================================
 * Utils
 * ========================================================= */

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 801949c:	b480      	push	{r7}
 801949e:	b087      	sub	sp, #28
 80194a0:	af00      	add	r7, sp, #0
 80194a2:	60f8      	str	r0, [r7, #12]
 80194a4:	60b9      	str	r1, [r7, #8]
 80194a6:	607a      	str	r2, [r7, #4]
    for (uint32_t index = 0; index < buffer_length; index++)
 80194a8:	2300      	movs	r3, #0
 80194aa:	617b      	str	r3, [r7, #20]
 80194ac:	e00a      	b.n	80194c4 <Fill_Buffer+0x28>
    {
        pBuffer[index] = index + offset;
 80194ae:	697b      	ldr	r3, [r7, #20]
 80194b0:	009b      	lsls	r3, r3, #2
 80194b2:	68fa      	ldr	r2, [r7, #12]
 80194b4:	4413      	add	r3, r2
 80194b6:	6979      	ldr	r1, [r7, #20]
 80194b8:	687a      	ldr	r2, [r7, #4]
 80194ba:	440a      	add	r2, r1
 80194bc:	601a      	str	r2, [r3, #0]
    for (uint32_t index = 0; index < buffer_length; index++)
 80194be:	697b      	ldr	r3, [r7, #20]
 80194c0:	3301      	adds	r3, #1
 80194c2:	617b      	str	r3, [r7, #20]
 80194c4:	697a      	ldr	r2, [r7, #20]
 80194c6:	68bb      	ldr	r3, [r7, #8]
 80194c8:	429a      	cmp	r2, r3
 80194ca:	d3f0      	bcc.n	80194ae <Fill_Buffer+0x12>
    }
}
 80194cc:	bf00      	nop
 80194ce:	bf00      	nop
 80194d0:	371c      	adds	r7, #28
 80194d2:	46bd      	mov	sp, r7
 80194d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194d8:	4770      	bx	lr
	...

080194dc <SDRAM_Alloc_Reset>:
    sdram_alloc_size = size_bytes;
    sdram_alloc_offset = 0U;
}

void SDRAM_Alloc_Reset(void)
{
 80194dc:	b480      	push	{r7}
 80194de:	af00      	add	r7, sp, #0
    sdram_alloc_offset = 0U;
 80194e0:	4b03      	ldr	r3, [pc, #12]	@ (80194f0 <SDRAM_Alloc_Reset+0x14>)
 80194e2:	2200      	movs	r2, #0
 80194e4:	601a      	str	r2, [r3, #0]
}
 80194e6:	bf00      	nop
 80194e8:	46bd      	mov	sp, r7
 80194ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194ee:	4770      	bx	lr
 80194f0:	24015cd4 	.word	0x24015cd4

080194f4 <Align_Up>:

static uint32_t Align_Up(uint32_t value, uint32_t alignment)
{
 80194f4:	b480      	push	{r7}
 80194f6:	b085      	sub	sp, #20
 80194f8:	af00      	add	r7, sp, #0
 80194fa:	6078      	str	r0, [r7, #4]
 80194fc:	6039      	str	r1, [r7, #0]
    if (alignment == 0U)
 80194fe:	683b      	ldr	r3, [r7, #0]
 8019500:	2b00      	cmp	r3, #0
 8019502:	d101      	bne.n	8019508 <Align_Up+0x14>
    {
        return value;
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	e008      	b.n	801951a <Align_Up+0x26>
    }

    uint32_t mask = alignment - 1U;
 8019508:	683b      	ldr	r3, [r7, #0]
 801950a:	3b01      	subs	r3, #1
 801950c:	60fb      	str	r3, [r7, #12]
    return (value + mask) & ~mask;
 801950e:	687a      	ldr	r2, [r7, #4]
 8019510:	68fb      	ldr	r3, [r7, #12]
 8019512:	441a      	add	r2, r3
 8019514:	68fb      	ldr	r3, [r7, #12]
 8019516:	43db      	mvns	r3, r3
 8019518:	4013      	ands	r3, r2
}
 801951a:	4618      	mov	r0, r3
 801951c:	3714      	adds	r7, #20
 801951e:	46bd      	mov	sp, r7
 8019520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019524:	4770      	bx	lr
	...

08019528 <SDRAM_Alloc>:

void *SDRAM_Alloc(uint32_t size_bytes, uint32_t alignment)
{
 8019528:	b580      	push	{r7, lr}
 801952a:	b084      	sub	sp, #16
 801952c:	af00      	add	r7, sp, #0
 801952e:	6078      	str	r0, [r7, #4]
 8019530:	6039      	str	r1, [r7, #0]
    uint32_t aligned_offset = Align_Up(sdram_alloc_offset, alignment);
 8019532:	4b0e      	ldr	r3, [pc, #56]	@ (801956c <SDRAM_Alloc+0x44>)
 8019534:	681b      	ldr	r3, [r3, #0]
 8019536:	6839      	ldr	r1, [r7, #0]
 8019538:	4618      	mov	r0, r3
 801953a:	f7ff ffdb 	bl	80194f4 <Align_Up>
 801953e:	60f8      	str	r0, [r7, #12]
    uint32_t next_offset = aligned_offset + size_bytes;
 8019540:	68fa      	ldr	r2, [r7, #12]
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	4413      	add	r3, r2
 8019546:	60bb      	str	r3, [r7, #8]

    if (next_offset > sdram_alloc_size)
 8019548:	4b09      	ldr	r3, [pc, #36]	@ (8019570 <SDRAM_Alloc+0x48>)
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	68ba      	ldr	r2, [r7, #8]
 801954e:	429a      	cmp	r2, r3
 8019550:	d901      	bls.n	8019556 <SDRAM_Alloc+0x2e>
    {
        return NULL;
 8019552:	2300      	movs	r3, #0
 8019554:	e006      	b.n	8019564 <SDRAM_Alloc+0x3c>
    }

    sdram_alloc_offset = next_offset;
 8019556:	4a05      	ldr	r2, [pc, #20]	@ (801956c <SDRAM_Alloc+0x44>)
 8019558:	68bb      	ldr	r3, [r7, #8]
 801955a:	6013      	str	r3, [r2, #0]
    return (void *)(sdram_alloc_base + aligned_offset);
 801955c:	4b05      	ldr	r3, [pc, #20]	@ (8019574 <SDRAM_Alloc+0x4c>)
 801955e:	681a      	ldr	r2, [r3, #0]
 8019560:	68fb      	ldr	r3, [r7, #12]
 8019562:	4413      	add	r3, r2
}
 8019564:	4618      	mov	r0, r3
 8019566:	3710      	adds	r7, #16
 8019568:	46bd      	mov	sp, r7
 801956a:	bd80      	pop	{r7, pc}
 801956c:	24015cd4 	.word	0x24015cd4
 8019570:	240000f8 	.word	0x240000f8
 8019574:	240000f4 	.word	0x240000f4

08019578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8019578:	b480      	push	{r7}
 801957a:	b083      	sub	sp, #12
 801957c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801957e:	4b0a      	ldr	r3, [pc, #40]	@ (80195a8 <HAL_MspInit+0x30>)
 8019580:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8019584:	4a08      	ldr	r2, [pc, #32]	@ (80195a8 <HAL_MspInit+0x30>)
 8019586:	f043 0302 	orr.w	r3, r3, #2
 801958a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801958e:	4b06      	ldr	r3, [pc, #24]	@ (80195a8 <HAL_MspInit+0x30>)
 8019590:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8019594:	f003 0302 	and.w	r3, r3, #2
 8019598:	607b      	str	r3, [r7, #4]
 801959a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801959c:	bf00      	nop
 801959e:	370c      	adds	r7, #12
 80195a0:	46bd      	mov	sp, r7
 80195a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195a6:	4770      	bx	lr
 80195a8:	58024400 	.word	0x58024400

080195ac <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 80195ac:	b580      	push	{r7, lr}
 80195ae:	b082      	sub	sp, #8
 80195b0:	af00      	add	r7, sp, #0
 80195b2:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80195b4:	6878      	ldr	r0, [r7, #4]
 80195b6:	f7e6 fe9d 	bl	80002f4 <strlen>
 80195ba:	4603      	mov	r3, r0
 80195bc:	b29a      	uxth	r2, r3
 80195be:	230a      	movs	r3, #10
 80195c0:	6879      	ldr	r1, [r7, #4]
 80195c2:	4803      	ldr	r0, [pc, #12]	@ (80195d0 <uart_log+0x24>)
 80195c4:	f7f8 fa7b 	bl	8011abe <HAL_UART_Transmit>
}
 80195c8:	bf00      	nop
 80195ca:	3708      	adds	r7, #8
 80195cc:	46bd      	mov	sp, r7
 80195ce:	bd80      	pop	{r7, pc}
 80195d0:	24015cdc 	.word	0x24015cdc

080195d4 <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 80195d4:	b580      	push	{r7, lr}
 80195d6:	b09c      	sub	sp, #112	@ 0x70
 80195d8:	af02      	add	r7, sp, #8
 80195da:	6078      	str	r0, [r7, #4]
 80195dc:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 80195de:	f107 0008 	add.w	r0, r7, #8
 80195e2:	683b      	ldr	r3, [r7, #0]
 80195e4:	9300      	str	r3, [sp, #0]
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	4a06      	ldr	r2, [pc, #24]	@ (8019604 <uart_log_hex+0x30>)
 80195ea:	2160      	movs	r1, #96	@ 0x60
 80195ec:	f000 fe86 	bl	801a2fc <sniprintf>
  uart_log(buffer);
 80195f0:	f107 0308 	add.w	r3, r7, #8
 80195f4:	4618      	mov	r0, r3
 80195f6:	f7ff ffd9 	bl	80195ac <uart_log>
}
 80195fa:	bf00      	nop
 80195fc:	3768      	adds	r7, #104	@ 0x68
 80195fe:	46bd      	mov	sp, r7
 8019600:	bd80      	pop	{r7, pc}
 8019602:	bf00      	nop
 8019604:	0801b49c 	.word	0x0801b49c

08019608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8019608:	b480      	push	{r7}
 801960a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 801960c:	bf00      	nop
 801960e:	e7fd      	b.n	801960c <NMI_Handler+0x4>

08019610 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8019610:	b580      	push	{r7, lr}
 8019612:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8019614:	b672      	cpsid	i
}
 8019616:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8019618:	480e      	ldr	r0, [pc, #56]	@ (8019654 <HardFault_Handler+0x44>)
 801961a:	f7ff ffc7 	bl	80195ac <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 801961e:	4b0e      	ldr	r3, [pc, #56]	@ (8019658 <HardFault_Handler+0x48>)
 8019620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019622:	4619      	mov	r1, r3
 8019624:	480d      	ldr	r0, [pc, #52]	@ (801965c <HardFault_Handler+0x4c>)
 8019626:	f7ff ffd5 	bl	80195d4 <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 801962a:	4b0b      	ldr	r3, [pc, #44]	@ (8019658 <HardFault_Handler+0x48>)
 801962c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801962e:	4619      	mov	r1, r3
 8019630:	480b      	ldr	r0, [pc, #44]	@ (8019660 <HardFault_Handler+0x50>)
 8019632:	f7ff ffcf 	bl	80195d4 <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 8019636:	4b08      	ldr	r3, [pc, #32]	@ (8019658 <HardFault_Handler+0x48>)
 8019638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801963a:	4619      	mov	r1, r3
 801963c:	4809      	ldr	r0, [pc, #36]	@ (8019664 <HardFault_Handler+0x54>)
 801963e:	f7ff ffc9 	bl	80195d4 <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 8019642:	4b05      	ldr	r3, [pc, #20]	@ (8019658 <HardFault_Handler+0x48>)
 8019644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019646:	4619      	mov	r1, r3
 8019648:	4807      	ldr	r0, [pc, #28]	@ (8019668 <HardFault_Handler+0x58>)
 801964a:	f7ff ffc3 	bl	80195d4 <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801964e:	bf00      	nop
 8019650:	e7fd      	b.n	801964e <HardFault_Handler+0x3e>
 8019652:	bf00      	nop
 8019654:	0801b4a8 	.word	0x0801b4a8
 8019658:	e000ed00 	.word	0xe000ed00
 801965c:	0801b4b8 	.word	0x0801b4b8
 8019660:	0801b4c0 	.word	0x0801b4c0
 8019664:	0801b4c8 	.word	0x0801b4c8
 8019668:	0801b4d0 	.word	0x0801b4d0

0801966c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 801966c:	b480      	push	{r7}
 801966e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  __BKPT(0);
 8019670:	be00      	bkpt	0x0000
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8019672:	bf00      	nop
 8019674:	e7fd      	b.n	8019672 <MemManage_Handler+0x6>

08019676 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8019676:	b480      	push	{r7}
 8019678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  __BKPT(0);
 801967a:	be00      	bkpt	0x0000
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801967c:	bf00      	nop
 801967e:	e7fd      	b.n	801967c <BusFault_Handler+0x6>

08019680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8019680:	b480      	push	{r7}
 8019682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	  __BKPT(0);
 8019684:	be00      	bkpt	0x0000
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8019686:	bf00      	nop
 8019688:	e7fd      	b.n	8019686 <UsageFault_Handler+0x6>

0801968a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 801968a:	b480      	push	{r7}
 801968c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801968e:	bf00      	nop
 8019690:	46bd      	mov	sp, r7
 8019692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019696:	4770      	bx	lr

08019698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8019698:	b480      	push	{r7}
 801969a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 801969c:	bf00      	nop
 801969e:	46bd      	mov	sp, r7
 80196a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196a4:	4770      	bx	lr

080196a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80196a6:	b480      	push	{r7}
 80196a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80196aa:	bf00      	nop
 80196ac:	46bd      	mov	sp, r7
 80196ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196b2:	4770      	bx	lr

080196b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80196b4:	b580      	push	{r7, lr}
 80196b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80196b8:	f7eb f970 	bl	800499c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80196bc:	bf00      	nop
 80196be:	bd80      	pop	{r7, pc}

080196c0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80196c0:	b580      	push	{r7, lr}
 80196c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80196c4:	4802      	ldr	r0, [pc, #8]	@ (80196d0 <DMA1_Stream0_IRQHandler+0x10>)
 80196c6:	f7ec fdf3 	bl	80062b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80196ca:	bf00      	nop
 80196cc:	bd80      	pop	{r7, pc}
 80196ce:	bf00      	nop
 80196d0:	24009aec 	.word	0x24009aec

080196d4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80196d4:	b580      	push	{r7, lr}
 80196d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 80196d8:	4802      	ldr	r0, [pc, #8]	@ (80196e4 <DMA1_Stream1_IRQHandler+0x10>)
 80196da:	f7ec fde9 	bl	80062b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80196de:	bf00      	nop
 80196e0:	bd80      	pop	{r7, pc}
 80196e2:	bf00      	nop
 80196e4:	24009b64 	.word	0x24009b64

080196e8 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80196e8:	b580      	push	{r7, lr}
 80196ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80196ec:	4802      	ldr	r0, [pc, #8]	@ (80196f8 <SDMMC1_IRQHandler+0x10>)
 80196ee:	f7f6 fdd3 	bl	8010298 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80196f2:	bf00      	nop
 80196f4:	bd80      	pop	{r7, pc}
 80196f6:	bf00      	nop
 80196f8:	2400dc48 	.word	0x2400dc48

080196fc <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 80196fc:	b580      	push	{r7, lr}
 80196fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8019700:	4803      	ldr	r0, [pc, #12]	@ (8019710 <SAI1_IRQHandler+0x14>)
 8019702:	f7f6 f987 	bl	800fa14 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8019706:	4803      	ldr	r0, [pc, #12]	@ (8019714 <SAI1_IRQHandler+0x18>)
 8019708:	f7f6 f984 	bl	800fa14 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 801970c:	bf00      	nop
 801970e:	bd80      	pop	{r7, pc}
 8019710:	240099bc 	.word	0x240099bc
 8019714:	24009a54 	.word	0x24009a54

08019718 <OTG_HS_IRQHandler>:

/* USER CODE BEGIN 1 */
void OTG_HS_IRQHandler(void)
{
 8019718:	b580      	push	{r7, lr}
 801971a:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 801971c:	4802      	ldr	r0, [pc, #8]	@ (8019728 <OTG_HS_IRQHandler+0x10>)
 801971e:	f7ee fd9f 	bl	8008260 <HAL_HCD_IRQHandler>
}
 8019722:	bf00      	nop
 8019724:	bd80      	pop	{r7, pc}
 8019726:	bf00      	nop
 8019728:	24001068 	.word	0x24001068

0801972c <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void)
{
 801972c:	b580      	push	{r7, lr}
 801972e:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8019730:	4802      	ldr	r0, [pc, #8]	@ (801973c <OTG_FS_IRQHandler+0x10>)
 8019732:	f7f0 fe5d 	bl	800a3f0 <HAL_PCD_IRQHandler>
}
 8019736:	bf00      	nop
 8019738:	bd80      	pop	{r7, pc}
 801973a:	bf00      	nop
 801973c:	24000970 	.word	0x24000970

08019740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8019740:	b580      	push	{r7, lr}
 8019742:	b086      	sub	sp, #24
 8019744:	af00      	add	r7, sp, #0
 8019746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8019748:	4a14      	ldr	r2, [pc, #80]	@ (801979c <_sbrk+0x5c>)
 801974a:	4b15      	ldr	r3, [pc, #84]	@ (80197a0 <_sbrk+0x60>)
 801974c:	1ad3      	subs	r3, r2, r3
 801974e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8019750:	697b      	ldr	r3, [r7, #20]
 8019752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8019754:	4b13      	ldr	r3, [pc, #76]	@ (80197a4 <_sbrk+0x64>)
 8019756:	681b      	ldr	r3, [r3, #0]
 8019758:	2b00      	cmp	r3, #0
 801975a:	d102      	bne.n	8019762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 801975c:	4b11      	ldr	r3, [pc, #68]	@ (80197a4 <_sbrk+0x64>)
 801975e:	4a12      	ldr	r2, [pc, #72]	@ (80197a8 <_sbrk+0x68>)
 8019760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8019762:	4b10      	ldr	r3, [pc, #64]	@ (80197a4 <_sbrk+0x64>)
 8019764:	681a      	ldr	r2, [r3, #0]
 8019766:	687b      	ldr	r3, [r7, #4]
 8019768:	4413      	add	r3, r2
 801976a:	693a      	ldr	r2, [r7, #16]
 801976c:	429a      	cmp	r2, r3
 801976e:	d207      	bcs.n	8019780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8019770:	f000 fe3e 	bl	801a3f0 <__errno>
 8019774:	4603      	mov	r3, r0
 8019776:	220c      	movs	r2, #12
 8019778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 801977a:	f04f 33ff 	mov.w	r3, #4294967295
 801977e:	e009      	b.n	8019794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8019780:	4b08      	ldr	r3, [pc, #32]	@ (80197a4 <_sbrk+0x64>)
 8019782:	681b      	ldr	r3, [r3, #0]
 8019784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8019786:	4b07      	ldr	r3, [pc, #28]	@ (80197a4 <_sbrk+0x64>)
 8019788:	681a      	ldr	r2, [r3, #0]
 801978a:	687b      	ldr	r3, [r7, #4]
 801978c:	4413      	add	r3, r2
 801978e:	4a05      	ldr	r2, [pc, #20]	@ (80197a4 <_sbrk+0x64>)
 8019790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8019792:	68fb      	ldr	r3, [r7, #12]
}
 8019794:	4618      	mov	r0, r3
 8019796:	3718      	adds	r7, #24
 8019798:	46bd      	mov	sp, r7
 801979a:	bd80      	pop	{r7, pc}
 801979c:	24080000 	.word	0x24080000
 80197a0:	00000400 	.word	0x00000400
 80197a4:	24015cd8 	.word	0x24015cd8
 80197a8:	240181c0 	.word	0x240181c0

080197ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80197ac:	b480      	push	{r7}
 80197ae:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80197b0:	4b43      	ldr	r3, [pc, #268]	@ (80198c0 <SystemInit+0x114>)
 80197b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80197b6:	4a42      	ldr	r2, [pc, #264]	@ (80198c0 <SystemInit+0x114>)
 80197b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80197bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80197c0:	4b40      	ldr	r3, [pc, #256]	@ (80198c4 <SystemInit+0x118>)
 80197c2:	681b      	ldr	r3, [r3, #0]
 80197c4:	f003 030f 	and.w	r3, r3, #15
 80197c8:	2b06      	cmp	r3, #6
 80197ca:	d807      	bhi.n	80197dc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80197cc:	4b3d      	ldr	r3, [pc, #244]	@ (80198c4 <SystemInit+0x118>)
 80197ce:	681b      	ldr	r3, [r3, #0]
 80197d0:	f023 030f 	bic.w	r3, r3, #15
 80197d4:	4a3b      	ldr	r2, [pc, #236]	@ (80198c4 <SystemInit+0x118>)
 80197d6:	f043 0307 	orr.w	r3, r3, #7
 80197da:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80197dc:	4b3a      	ldr	r3, [pc, #232]	@ (80198c8 <SystemInit+0x11c>)
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	4a39      	ldr	r2, [pc, #228]	@ (80198c8 <SystemInit+0x11c>)
 80197e2:	f043 0301 	orr.w	r3, r3, #1
 80197e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80197e8:	4b37      	ldr	r3, [pc, #220]	@ (80198c8 <SystemInit+0x11c>)
 80197ea:	2200      	movs	r2, #0
 80197ec:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80197ee:	4b36      	ldr	r3, [pc, #216]	@ (80198c8 <SystemInit+0x11c>)
 80197f0:	681a      	ldr	r2, [r3, #0]
 80197f2:	4935      	ldr	r1, [pc, #212]	@ (80198c8 <SystemInit+0x11c>)
 80197f4:	4b35      	ldr	r3, [pc, #212]	@ (80198cc <SystemInit+0x120>)
 80197f6:	4013      	ands	r3, r2
 80197f8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80197fa:	4b32      	ldr	r3, [pc, #200]	@ (80198c4 <SystemInit+0x118>)
 80197fc:	681b      	ldr	r3, [r3, #0]
 80197fe:	f003 0308 	and.w	r3, r3, #8
 8019802:	2b00      	cmp	r3, #0
 8019804:	d007      	beq.n	8019816 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8019806:	4b2f      	ldr	r3, [pc, #188]	@ (80198c4 <SystemInit+0x118>)
 8019808:	681b      	ldr	r3, [r3, #0]
 801980a:	f023 030f 	bic.w	r3, r3, #15
 801980e:	4a2d      	ldr	r2, [pc, #180]	@ (80198c4 <SystemInit+0x118>)
 8019810:	f043 0307 	orr.w	r3, r3, #7
 8019814:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8019816:	4b2c      	ldr	r3, [pc, #176]	@ (80198c8 <SystemInit+0x11c>)
 8019818:	2200      	movs	r2, #0
 801981a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 801981c:	4b2a      	ldr	r3, [pc, #168]	@ (80198c8 <SystemInit+0x11c>)
 801981e:	2200      	movs	r2, #0
 8019820:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8019822:	4b29      	ldr	r3, [pc, #164]	@ (80198c8 <SystemInit+0x11c>)
 8019824:	2200      	movs	r2, #0
 8019826:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8019828:	4b27      	ldr	r3, [pc, #156]	@ (80198c8 <SystemInit+0x11c>)
 801982a:	4a29      	ldr	r2, [pc, #164]	@ (80198d0 <SystemInit+0x124>)
 801982c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 801982e:	4b26      	ldr	r3, [pc, #152]	@ (80198c8 <SystemInit+0x11c>)
 8019830:	4a28      	ldr	r2, [pc, #160]	@ (80198d4 <SystemInit+0x128>)
 8019832:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8019834:	4b24      	ldr	r3, [pc, #144]	@ (80198c8 <SystemInit+0x11c>)
 8019836:	4a28      	ldr	r2, [pc, #160]	@ (80198d8 <SystemInit+0x12c>)
 8019838:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 801983a:	4b23      	ldr	r3, [pc, #140]	@ (80198c8 <SystemInit+0x11c>)
 801983c:	2200      	movs	r2, #0
 801983e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8019840:	4b21      	ldr	r3, [pc, #132]	@ (80198c8 <SystemInit+0x11c>)
 8019842:	4a25      	ldr	r2, [pc, #148]	@ (80198d8 <SystemInit+0x12c>)
 8019844:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8019846:	4b20      	ldr	r3, [pc, #128]	@ (80198c8 <SystemInit+0x11c>)
 8019848:	2200      	movs	r2, #0
 801984a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 801984c:	4b1e      	ldr	r3, [pc, #120]	@ (80198c8 <SystemInit+0x11c>)
 801984e:	4a22      	ldr	r2, [pc, #136]	@ (80198d8 <SystemInit+0x12c>)
 8019850:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8019852:	4b1d      	ldr	r3, [pc, #116]	@ (80198c8 <SystemInit+0x11c>)
 8019854:	2200      	movs	r2, #0
 8019856:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8019858:	4b1b      	ldr	r3, [pc, #108]	@ (80198c8 <SystemInit+0x11c>)
 801985a:	681b      	ldr	r3, [r3, #0]
 801985c:	4a1a      	ldr	r2, [pc, #104]	@ (80198c8 <SystemInit+0x11c>)
 801985e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8019862:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8019864:	4b18      	ldr	r3, [pc, #96]	@ (80198c8 <SystemInit+0x11c>)
 8019866:	2200      	movs	r2, #0
 8019868:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 801986a:	4b1c      	ldr	r3, [pc, #112]	@ (80198dc <SystemInit+0x130>)
 801986c:	681a      	ldr	r2, [r3, #0]
 801986e:	4b1c      	ldr	r3, [pc, #112]	@ (80198e0 <SystemInit+0x134>)
 8019870:	4013      	ands	r3, r2
 8019872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8019876:	d202      	bcs.n	801987e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8019878:	4b1a      	ldr	r3, [pc, #104]	@ (80198e4 <SystemInit+0x138>)
 801987a:	2201      	movs	r2, #1
 801987c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 801987e:	4b12      	ldr	r3, [pc, #72]	@ (80198c8 <SystemInit+0x11c>)
 8019880:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019884:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8019888:	2b00      	cmp	r3, #0
 801988a:	d113      	bne.n	80198b4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 801988c:	4b0e      	ldr	r3, [pc, #56]	@ (80198c8 <SystemInit+0x11c>)
 801988e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8019892:	4a0d      	ldr	r2, [pc, #52]	@ (80198c8 <SystemInit+0x11c>)
 8019894:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8019898:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 801989c:	4b12      	ldr	r3, [pc, #72]	@ (80198e8 <SystemInit+0x13c>)
 801989e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80198a2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80198a4:	4b08      	ldr	r3, [pc, #32]	@ (80198c8 <SystemInit+0x11c>)
 80198a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80198aa:	4a07      	ldr	r2, [pc, #28]	@ (80198c8 <SystemInit+0x11c>)
 80198ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80198b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80198b4:	bf00      	nop
 80198b6:	46bd      	mov	sp, r7
 80198b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198bc:	4770      	bx	lr
 80198be:	bf00      	nop
 80198c0:	e000ed00 	.word	0xe000ed00
 80198c4:	52002000 	.word	0x52002000
 80198c8:	58024400 	.word	0x58024400
 80198cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80198d0:	02020200 	.word	0x02020200
 80198d4:	01ff0000 	.word	0x01ff0000
 80198d8:	01010280 	.word	0x01010280
 80198dc:	5c001000 	.word	0x5c001000
 80198e0:	ffff0000 	.word	0xffff0000
 80198e4:	51008108 	.word	0x51008108
 80198e8:	52004000 	.word	0x52004000

080198ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80198ec:	b480      	push	{r7}
 80198ee:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80198f0:	4b09      	ldr	r3, [pc, #36]	@ (8019918 <ExitRun0Mode+0x2c>)
 80198f2:	68db      	ldr	r3, [r3, #12]
 80198f4:	4a08      	ldr	r2, [pc, #32]	@ (8019918 <ExitRun0Mode+0x2c>)
 80198f6:	f043 0302 	orr.w	r3, r3, #2
 80198fa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80198fc:	bf00      	nop
 80198fe:	4b06      	ldr	r3, [pc, #24]	@ (8019918 <ExitRun0Mode+0x2c>)
 8019900:	685b      	ldr	r3, [r3, #4]
 8019902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019906:	2b00      	cmp	r3, #0
 8019908:	d0f9      	beq.n	80198fe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 801990a:	bf00      	nop
 801990c:	bf00      	nop
 801990e:	46bd      	mov	sp, r7
 8019910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019914:	4770      	bx	lr
 8019916:	bf00      	nop
 8019918:	58024800 	.word	0x58024800

0801991c <ui_tasklet_poll>:

#include "ui_tasklet.h"
#include "brick6_refactor.h"

void ui_tasklet_poll(void)
{
 801991c:	b480      	push	{r7}
 801991e:	af00      	add	r7, sp, #0
  (void)0;
}
 8019920:	bf00      	nop
 8019922:	46bd      	mov	sp, r7
 8019924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019928:	4770      	bx	lr
	...

0801992c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 801992c:	b580      	push	{r7, lr}
 801992e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8019930:	4b22      	ldr	r3, [pc, #136]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019932:	4a23      	ldr	r2, [pc, #140]	@ (80199c0 <MX_USART1_UART_Init+0x94>)
 8019934:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8019936:	4b21      	ldr	r3, [pc, #132]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019938:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 801993c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 801993e:	4b1f      	ldr	r3, [pc, #124]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019940:	2200      	movs	r2, #0
 8019942:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8019944:	4b1d      	ldr	r3, [pc, #116]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019946:	2200      	movs	r2, #0
 8019948:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 801994a:	4b1c      	ldr	r3, [pc, #112]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 801994c:	2200      	movs	r2, #0
 801994e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8019950:	4b1a      	ldr	r3, [pc, #104]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019952:	220c      	movs	r2, #12
 8019954:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8019956:	4b19      	ldr	r3, [pc, #100]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019958:	2200      	movs	r2, #0
 801995a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 801995c:	4b17      	ldr	r3, [pc, #92]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 801995e:	2200      	movs	r2, #0
 8019960:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8019962:	4b16      	ldr	r3, [pc, #88]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019964:	2200      	movs	r2, #0
 8019966:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8019968:	4b14      	ldr	r3, [pc, #80]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 801996a:	2200      	movs	r2, #0
 801996c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801996e:	4b13      	ldr	r3, [pc, #76]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019970:	2200      	movs	r2, #0
 8019972:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8019974:	4811      	ldr	r0, [pc, #68]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019976:	f7f8 f852 	bl	8011a1e <HAL_UART_Init>
 801997a:	4603      	mov	r3, r0
 801997c:	2b00      	cmp	r3, #0
 801997e:	d001      	beq.n	8019984 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8019980:	f7fd fe34 	bl	80175ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8019984:	2100      	movs	r1, #0
 8019986:	480d      	ldr	r0, [pc, #52]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 8019988:	f7f9 f8e9 	bl	8012b5e <HAL_UARTEx_SetTxFifoThreshold>
 801998c:	4603      	mov	r3, r0
 801998e:	2b00      	cmp	r3, #0
 8019990:	d001      	beq.n	8019996 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8019992:	f7fd fe2b 	bl	80175ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8019996:	2100      	movs	r1, #0
 8019998:	4808      	ldr	r0, [pc, #32]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 801999a:	f7f9 f91e 	bl	8012bda <HAL_UARTEx_SetRxFifoThreshold>
 801999e:	4603      	mov	r3, r0
 80199a0:	2b00      	cmp	r3, #0
 80199a2:	d001      	beq.n	80199a8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80199a4:	f7fd fe22 	bl	80175ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80199a8:	4804      	ldr	r0, [pc, #16]	@ (80199bc <MX_USART1_UART_Init+0x90>)
 80199aa:	f7f9 f89f 	bl	8012aec <HAL_UARTEx_DisableFifoMode>
 80199ae:	4603      	mov	r3, r0
 80199b0:	2b00      	cmp	r3, #0
 80199b2:	d001      	beq.n	80199b8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80199b4:	f7fd fe1a 	bl	80175ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80199b8:	bf00      	nop
 80199ba:	bd80      	pop	{r7, pc}
 80199bc:	24015cdc 	.word	0x24015cdc
 80199c0:	40011000 	.word	0x40011000

080199c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b0ba      	sub	sp, #232	@ 0xe8
 80199c8:	af00      	add	r7, sp, #0
 80199ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80199cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80199d0:	2200      	movs	r2, #0
 80199d2:	601a      	str	r2, [r3, #0]
 80199d4:	605a      	str	r2, [r3, #4]
 80199d6:	609a      	str	r2, [r3, #8]
 80199d8:	60da      	str	r2, [r3, #12]
 80199da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80199dc:	f107 0310 	add.w	r3, r7, #16
 80199e0:	22c0      	movs	r2, #192	@ 0xc0
 80199e2:	2100      	movs	r1, #0
 80199e4:	4618      	mov	r0, r3
 80199e6:	f000 fcfb 	bl	801a3e0 <memset>
  if(uartHandle->Instance==USART1)
 80199ea:	687b      	ldr	r3, [r7, #4]
 80199ec:	681b      	ldr	r3, [r3, #0]
 80199ee:	4a27      	ldr	r2, [pc, #156]	@ (8019a8c <HAL_UART_MspInit+0xc8>)
 80199f0:	4293      	cmp	r3, r2
 80199f2:	d146      	bne.n	8019a82 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80199f4:	f04f 0201 	mov.w	r2, #1
 80199f8:	f04f 0300 	mov.w	r3, #0
 80199fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8019a00:	2300      	movs	r3, #0
 8019a02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8019a06:	f107 0310 	add.w	r3, r7, #16
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	f7f2 fe80 	bl	800c710 <HAL_RCCEx_PeriphCLKConfig>
 8019a10:	4603      	mov	r3, r0
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d001      	beq.n	8019a1a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8019a16:	f7fd fde9 	bl	80175ec <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8019a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019a20:	4a1b      	ldr	r2, [pc, #108]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a22:	f043 0310 	orr.w	r3, r3, #16
 8019a26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8019a2a:	4b19      	ldr	r3, [pc, #100]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8019a30:	f003 0310 	and.w	r3, r3, #16
 8019a34:	60fb      	str	r3, [r7, #12]
 8019a36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019a38:	4b15      	ldr	r3, [pc, #84]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019a3e:	4a14      	ldr	r2, [pc, #80]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a40:	f043 0301 	orr.w	r3, r3, #1
 8019a44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019a48:	4b11      	ldr	r3, [pc, #68]	@ (8019a90 <HAL_UART_MspInit+0xcc>)
 8019a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019a4e:	f003 0301 	and.w	r3, r3, #1
 8019a52:	60bb      	str	r3, [r7, #8]
 8019a54:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8019a56:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8019a5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019a5e:	2302      	movs	r3, #2
 8019a60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019a64:	2300      	movs	r3, #0
 8019a66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8019a6a:	2300      	movs	r3, #0
 8019a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8019a70:	2307      	movs	r3, #7
 8019a72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019a76:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8019a7a:	4619      	mov	r1, r3
 8019a7c:	4805      	ldr	r0, [pc, #20]	@ (8019a94 <HAL_UART_MspInit+0xd0>)
 8019a7e:	f7ed ff35 	bl	80078ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8019a82:	bf00      	nop
 8019a84:	37e8      	adds	r7, #232	@ 0xe8
 8019a86:	46bd      	mov	sp, r7
 8019a88:	bd80      	pop	{r7, pc}
 8019a8a:	bf00      	nop
 8019a8c:	40011000 	.word	0x40011000
 8019a90:	58024400 	.word	0x58024400
 8019a94:	58020000 	.word	0x58020000

08019a98 <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8019a98:	b480      	push	{r7}
 8019a9a:	b083      	sub	sp, #12
 8019a9c:	af00      	add	r7, sp, #0
 8019a9e:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 8019aa0:	2300      	movs	r3, #0
}
 8019aa2:	4618      	mov	r0, r3
 8019aa4:	370c      	adds	r7, #12
 8019aa6:	46bd      	mov	sp, r7
 8019aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019aac:	4770      	bx	lr

08019aae <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 8019aae:	b580      	push	{r7, lr}
 8019ab0:	b082      	sub	sp, #8
 8019ab2:	af00      	add	r7, sp, #0
 8019ab4:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 8019ab6:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8019aba:	2100      	movs	r1, #0
 8019abc:	6878      	ldr	r0, [r7, #4]
 8019abe:	f000 fc8f 	bl	801a3e0 <memset>
  handle->InPipe = 0xFFU;
 8019ac2:	687b      	ldr	r3, [r7, #4]
 8019ac4:	22ff      	movs	r2, #255	@ 0xff
 8019ac6:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	22ff      	movs	r2, #255	@ 0xff
 8019acc:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	2200      	movs	r2, #0
 8019ad2:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8019ad4:	687b      	ldr	r3, [r7, #4]
 8019ad6:	2200      	movs	r2, #0
 8019ad8:	731a      	strb	r2, [r3, #12]
}
 8019ada:	bf00      	nop
 8019adc:	3708      	adds	r7, #8
 8019ade:	46bd      	mov	sp, r7
 8019ae0:	bd80      	pop	{r7, pc}
	...

08019ae4 <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8019ae4:	b590      	push	{r4, r7, lr}
 8019ae6:	b08d      	sub	sp, #52	@ 0x34
 8019ae8:	af04      	add	r7, sp, #16
 8019aea:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d101      	bne.n	8019af6 <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 8019af2:	2302      	movs	r3, #2
 8019af4:	e110      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 8019af6:	23ff      	movs	r3, #255	@ 0xff
 8019af8:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 8019afa:	687b      	ldr	r3, [r7, #4]
 8019afc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8019b00:	2b05      	cmp	r3, #5
 8019b02:	bf28      	it	cs
 8019b04:	2305      	movcs	r3, #5
 8019b06:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8019b08:	2300      	movs	r3, #0
 8019b0a:	77bb      	strb	r3, [r7, #30]
 8019b0c:	e017      	b.n	8019b3e <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 8019b0e:	7fbb      	ldrb	r3, [r7, #30]
 8019b10:	2232      	movs	r2, #50	@ 0x32
 8019b12:	fb02 f303 	mul.w	r3, r2, r3
 8019b16:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8019b1a:	687a      	ldr	r2, [r7, #4]
 8019b1c:	4413      	add	r3, r2
 8019b1e:	330a      	adds	r3, #10
 8019b20:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 8019b22:	69bb      	ldr	r3, [r7, #24]
 8019b24:	795b      	ldrb	r3, [r3, #5]
 8019b26:	2b01      	cmp	r3, #1
 8019b28:	d106      	bne.n	8019b38 <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 8019b2a:	69bb      	ldr	r3, [r7, #24]
 8019b2c:	799b      	ldrb	r3, [r3, #6]
 8019b2e:	2b03      	cmp	r3, #3
 8019b30:	d102      	bne.n	8019b38 <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 8019b32:	7fbb      	ldrb	r3, [r7, #30]
 8019b34:	77fb      	strb	r3, [r7, #31]
      break;
 8019b36:	e006      	b.n	8019b46 <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8019b38:	7fbb      	ldrb	r3, [r7, #30]
 8019b3a:	3301      	adds	r3, #1
 8019b3c:	77bb      	strb	r3, [r7, #30]
 8019b3e:	7fba      	ldrb	r2, [r7, #30]
 8019b40:	7f3b      	ldrb	r3, [r7, #28]
 8019b42:	429a      	cmp	r2, r3
 8019b44:	d3e3      	bcc.n	8019b0e <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 8019b46:	7ffb      	ldrb	r3, [r7, #31]
 8019b48:	2bff      	cmp	r3, #255	@ 0xff
 8019b4a:	d101      	bne.n	8019b50 <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 8019b4c:	2302      	movs	r3, #2
 8019b4e:	e0e3      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 8019b50:	7ffb      	ldrb	r3, [r7, #31]
 8019b52:	4619      	mov	r1, r3
 8019b54:	6878      	ldr	r0, [r7, #4]
 8019b56:	f7e8 fac3 	bl	80020e0 <USBH_SelectInterface>
 8019b5a:	4603      	mov	r3, r0
 8019b5c:	2b00      	cmp	r3, #0
 8019b5e:	d001      	beq.n	8019b64 <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 8019b60:	2302      	movs	r3, #2
 8019b62:	e0d9      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 8019b64:	4b6e      	ldr	r3, [pc, #440]	@ (8019d20 <USBH_MIDI_InterfaceInit+0x23c>)
 8019b66:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 8019b68:	6978      	ldr	r0, [r7, #20]
 8019b6a:	f7ff ffa0 	bl	8019aae <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 8019b6e:	687b      	ldr	r3, [r7, #4]
 8019b70:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019b74:	697a      	ldr	r2, [r7, #20]
 8019b76:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 8019b78:	697b      	ldr	r3, [r7, #20]
 8019b7a:	7ffa      	ldrb	r2, [r7, #31]
 8019b7c:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 8019b7e:	7ffb      	ldrb	r3, [r7, #31]
 8019b80:	2232      	movs	r2, #50	@ 0x32
 8019b82:	fb02 f303 	mul.w	r3, r2, r3
 8019b86:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8019b8a:	687a      	ldr	r2, [r7, #4]
 8019b8c:	4413      	add	r3, r2
 8019b8e:	330a      	adds	r3, #10
 8019b90:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8019b92:	693b      	ldr	r3, [r7, #16]
 8019b94:	791b      	ldrb	r3, [r3, #4]
 8019b96:	2b05      	cmp	r3, #5
 8019b98:	bf28      	it	cs
 8019b9a:	2305      	movcs	r3, #5
 8019b9c:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8019b9e:	2300      	movs	r3, #0
 8019ba0:	777b      	strb	r3, [r7, #29]
 8019ba2:	e037      	b.n	8019c14 <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8019ba4:	7f7b      	ldrb	r3, [r7, #29]
 8019ba6:	3301      	adds	r3, #1
 8019ba8:	00db      	lsls	r3, r3, #3
 8019baa:	693a      	ldr	r2, [r7, #16]
 8019bac:	4413      	add	r3, r2
 8019bae:	3302      	adds	r3, #2
 8019bb0:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 8019bb2:	68bb      	ldr	r3, [r7, #8]
 8019bb4:	78db      	ldrb	r3, [r3, #3]
 8019bb6:	f003 0303 	and.w	r3, r3, #3
 8019bba:	2b02      	cmp	r3, #2
 8019bbc:	d126      	bne.n	8019c0c <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 8019bbe:	68bb      	ldr	r3, [r7, #8]
 8019bc0:	789b      	ldrb	r3, [r3, #2]
 8019bc2:	b25b      	sxtb	r3, r3
 8019bc4:	2b00      	cmp	r3, #0
 8019bc6:	da10      	bge.n	8019bea <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 8019bc8:	697b      	ldr	r3, [r7, #20]
 8019bca:	785b      	ldrb	r3, [r3, #1]
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	d11e      	bne.n	8019c0e <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 8019bd0:	68bb      	ldr	r3, [r7, #8]
 8019bd2:	789a      	ldrb	r2, [r3, #2]
 8019bd4:	697b      	ldr	r3, [r7, #20]
 8019bd6:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019bd8:	68bb      	ldr	r3, [r7, #8]
 8019bda:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 8019bdc:	2b40      	cmp	r3, #64	@ 0x40
 8019bde:	bf28      	it	cs
 8019be0:	2340      	movcs	r3, #64	@ 0x40
 8019be2:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019be4:	697b      	ldr	r3, [r7, #20]
 8019be6:	809a      	strh	r2, [r3, #4]
 8019be8:	e011      	b.n	8019c0e <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 8019bea:	697b      	ldr	r3, [r7, #20]
 8019bec:	789b      	ldrb	r3, [r3, #2]
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	d10d      	bne.n	8019c0e <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 8019bf2:	68bb      	ldr	r3, [r7, #8]
 8019bf4:	789a      	ldrb	r2, [r3, #2]
 8019bf6:	697b      	ldr	r3, [r7, #20]
 8019bf8:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 8019bfa:	68bb      	ldr	r3, [r7, #8]
 8019bfc:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 8019bfe:	2b40      	cmp	r3, #64	@ 0x40
 8019c00:	bf28      	it	cs
 8019c02:	2340      	movcs	r3, #64	@ 0x40
 8019c04:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 8019c06:	697b      	ldr	r3, [r7, #20]
 8019c08:	80da      	strh	r2, [r3, #6]
 8019c0a:	e000      	b.n	8019c0e <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 8019c0c:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8019c0e:	7f7b      	ldrb	r3, [r7, #29]
 8019c10:	3301      	adds	r3, #1
 8019c12:	777b      	strb	r3, [r7, #29]
 8019c14:	7f7a      	ldrb	r2, [r7, #29]
 8019c16:	7bfb      	ldrb	r3, [r7, #15]
 8019c18:	429a      	cmp	r2, r3
 8019c1a:	d3c3      	bcc.n	8019ba4 <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 8019c1c:	697b      	ldr	r3, [r7, #20]
 8019c1e:	785b      	ldrb	r3, [r3, #1]
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d003      	beq.n	8019c2c <USBH_MIDI_InterfaceInit+0x148>
 8019c24:	697b      	ldr	r3, [r7, #20]
 8019c26:	789b      	ldrb	r3, [r3, #2]
 8019c28:	2b00      	cmp	r3, #0
 8019c2a:	d101      	bne.n	8019c30 <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 8019c2c:	2302      	movs	r3, #2
 8019c2e:	e073      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 8019c30:	697b      	ldr	r3, [r7, #20]
 8019c32:	889b      	ldrh	r3, [r3, #4]
 8019c34:	2b00      	cmp	r3, #0
 8019c36:	d003      	beq.n	8019c40 <USBH_MIDI_InterfaceInit+0x15c>
 8019c38:	697b      	ldr	r3, [r7, #20]
 8019c3a:	88db      	ldrh	r3, [r3, #6]
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d101      	bne.n	8019c44 <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 8019c40:	2302      	movs	r3, #2
 8019c42:	e069      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 8019c44:	697b      	ldr	r3, [r7, #20]
 8019c46:	785b      	ldrb	r3, [r3, #1]
 8019c48:	4619      	mov	r1, r3
 8019c4a:	6878      	ldr	r0, [r7, #4]
 8019c4c:	f7e9 fdb7 	bl	80037be <USBH_AllocPipe>
 8019c50:	4603      	mov	r3, r0
 8019c52:	461a      	mov	r2, r3
 8019c54:	697b      	ldr	r3, [r7, #20]
 8019c56:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 8019c58:	697b      	ldr	r3, [r7, #20]
 8019c5a:	789b      	ldrb	r3, [r3, #2]
 8019c5c:	4619      	mov	r1, r3
 8019c5e:	6878      	ldr	r0, [r7, #4]
 8019c60:	f7e9 fdad 	bl	80037be <USBH_AllocPipe>
 8019c64:	4603      	mov	r3, r0
 8019c66:	461a      	mov	r2, r3
 8019c68:	697b      	ldr	r3, [r7, #20]
 8019c6a:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8019c6c:	697b      	ldr	r3, [r7, #20]
 8019c6e:	7a1b      	ldrb	r3, [r3, #8]
 8019c70:	2bff      	cmp	r3, #255	@ 0xff
 8019c72:	d003      	beq.n	8019c7c <USBH_MIDI_InterfaceInit+0x198>
 8019c74:	697b      	ldr	r3, [r7, #20]
 8019c76:	7a5b      	ldrb	r3, [r3, #9]
 8019c78:	2bff      	cmp	r3, #255	@ 0xff
 8019c7a:	d101      	bne.n	8019c80 <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 8019c7c:	2302      	movs	r3, #2
 8019c7e:	e04b      	b.n	8019d18 <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8019c80:	697b      	ldr	r3, [r7, #20]
 8019c82:	7a19      	ldrb	r1, [r3, #8]
 8019c84:	697b      	ldr	r3, [r7, #20]
 8019c86:	7858      	ldrb	r0, [r3, #1]
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8019c8e:	687b      	ldr	r3, [r7, #4]
 8019c90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8019c94:	697a      	ldr	r2, [r7, #20]
 8019c96:	8892      	ldrh	r2, [r2, #4]
 8019c98:	9202      	str	r2, [sp, #8]
 8019c9a:	2202      	movs	r2, #2
 8019c9c:	9201      	str	r2, [sp, #4]
 8019c9e:	9300      	str	r3, [sp, #0]
 8019ca0:	4623      	mov	r3, r4
 8019ca2:	4602      	mov	r2, r0
 8019ca4:	6878      	ldr	r0, [r7, #4]
 8019ca6:	f7e9 fd5b 	bl	8003760 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 8019caa:	697b      	ldr	r3, [r7, #20]
 8019cac:	7a59      	ldrb	r1, [r3, #9]
 8019cae:	697b      	ldr	r3, [r7, #20]
 8019cb0:	7898      	ldrb	r0, [r3, #2]
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8019cbe:	697a      	ldr	r2, [r7, #20]
 8019cc0:	88d2      	ldrh	r2, [r2, #6]
 8019cc2:	9202      	str	r2, [sp, #8]
 8019cc4:	2202      	movs	r2, #2
 8019cc6:	9201      	str	r2, [sp, #4]
 8019cc8:	9300      	str	r3, [sp, #0]
 8019cca:	4623      	mov	r3, r4
 8019ccc:	4602      	mov	r2, r0
 8019cce:	6878      	ldr	r0, [r7, #4]
 8019cd0:	f7e9 fd46 	bl	8003760 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 8019cd4:	697b      	ldr	r3, [r7, #20]
 8019cd6:	7a1b      	ldrb	r3, [r3, #8]
 8019cd8:	2200      	movs	r2, #0
 8019cda:	4619      	mov	r1, r3
 8019cdc:	6878      	ldr	r0, [r7, #4]
 8019cde:	f7ea fd80 	bl	80047e2 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 8019ce2:	697b      	ldr	r3, [r7, #20]
 8019ce4:	7a5b      	ldrb	r3, [r3, #9]
 8019ce6:	2200      	movs	r2, #0
 8019ce8:	4619      	mov	r1, r3
 8019cea:	6878      	ldr	r0, [r7, #4]
 8019cec:	f7ea fd79 	bl	80047e2 <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 8019cf0:	697b      	ldr	r3, [r7, #20]
 8019cf2:	889a      	ldrh	r2, [r3, #4]
 8019cf4:	697b      	ldr	r3, [r7, #20]
 8019cf6:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 8019cf8:	697b      	ldr	r3, [r7, #20]
 8019cfa:	2201      	movs	r2, #1
 8019cfc:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8019cfe:	697b      	ldr	r3, [r7, #20]
 8019d00:	2201      	movs	r2, #1
 8019d02:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8019d04:	697b      	ldr	r3, [r7, #20]
 8019d06:	2200      	movs	r2, #0
 8019d08:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 8019d0a:	697b      	ldr	r3, [r7, #20]
 8019d0c:	2200      	movs	r2, #0
 8019d0e:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 8019d10:	697b      	ldr	r3, [r7, #20]
 8019d12:	2200      	movs	r2, #0
 8019d14:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 8019d16:	2300      	movs	r3, #0
}
 8019d18:	4618      	mov	r0, r3
 8019d1a:	3724      	adds	r7, #36	@ 0x24
 8019d1c:	46bd      	mov	sp, r7
 8019d1e:	bd90      	pop	{r4, r7, pc}
 8019d20:	24015d80 	.word	0x24015d80

08019d24 <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8019d24:	b580      	push	{r7, lr}
 8019d26:	b084      	sub	sp, #16
 8019d28:	af00      	add	r7, sp, #0
 8019d2a:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 8019d2c:	687b      	ldr	r3, [r7, #4]
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	d004      	beq.n	8019d3c <USBH_MIDI_InterfaceDeInit+0x18>
 8019d32:	687b      	ldr	r3, [r7, #4]
 8019d34:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d101      	bne.n	8019d40 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 8019d3c:	2302      	movs	r3, #2
 8019d3e:	e038      	b.n	8019db2 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8019d40:	687b      	ldr	r3, [r7, #4]
 8019d42:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019d46:	69db      	ldr	r3, [r3, #28]
 8019d48:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 8019d4a:	68fb      	ldr	r3, [r7, #12]
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	d101      	bne.n	8019d54 <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 8019d50:	2302      	movs	r3, #2
 8019d52:	e02e      	b.n	8019db2 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 8019d54:	68fb      	ldr	r3, [r7, #12]
 8019d56:	7a1b      	ldrb	r3, [r3, #8]
 8019d58:	2bff      	cmp	r3, #255	@ 0xff
 8019d5a:	d00e      	beq.n	8019d7a <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	7a1b      	ldrb	r3, [r3, #8]
 8019d60:	4619      	mov	r1, r3
 8019d62:	6878      	ldr	r0, [r7, #4]
 8019d64:	f7e9 fd1b 	bl	800379e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 8019d68:	68fb      	ldr	r3, [r7, #12]
 8019d6a:	7a1b      	ldrb	r3, [r3, #8]
 8019d6c:	4619      	mov	r1, r3
 8019d6e:	6878      	ldr	r0, [r7, #4]
 8019d70:	f7e9 fd47 	bl	8003802 <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 8019d74:	68fb      	ldr	r3, [r7, #12]
 8019d76:	22ff      	movs	r2, #255	@ 0xff
 8019d78:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 8019d7a:	68fb      	ldr	r3, [r7, #12]
 8019d7c:	7a5b      	ldrb	r3, [r3, #9]
 8019d7e:	2bff      	cmp	r3, #255	@ 0xff
 8019d80:	d00e      	beq.n	8019da0 <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 8019d82:	68fb      	ldr	r3, [r7, #12]
 8019d84:	7a5b      	ldrb	r3, [r3, #9]
 8019d86:	4619      	mov	r1, r3
 8019d88:	6878      	ldr	r0, [r7, #4]
 8019d8a:	f7e9 fd08 	bl	800379e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 8019d8e:	68fb      	ldr	r3, [r7, #12]
 8019d90:	7a5b      	ldrb	r3, [r3, #9]
 8019d92:	4619      	mov	r1, r3
 8019d94:	6878      	ldr	r0, [r7, #4]
 8019d96:	f7e9 fd34 	bl	8003802 <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 8019d9a:	68fb      	ldr	r3, [r7, #12]
 8019d9c:	22ff      	movs	r2, #255	@ 0xff
 8019d9e:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 8019da0:	68f8      	ldr	r0, [r7, #12]
 8019da2:	f7ff fe84 	bl	8019aae <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019dac:	2200      	movs	r2, #0
 8019dae:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 8019db0:	2300      	movs	r3, #0
}
 8019db2:	4618      	mov	r0, r3
 8019db4:	3710      	adds	r7, #16
 8019db6:	46bd      	mov	sp, r7
 8019db8:	bd80      	pop	{r7, pc}

08019dba <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8019dba:	b480      	push	{r7}
 8019dbc:	b083      	sub	sp, #12
 8019dbe:	af00      	add	r7, sp, #0
 8019dc0:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 8019dc2:	2300      	movs	r3, #0
}
 8019dc4:	4618      	mov	r0, r3
 8019dc6:	370c      	adds	r7, #12
 8019dc8:	46bd      	mov	sp, r7
 8019dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dce:	4770      	bx	lr

08019dd0 <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8019dd0:	b480      	push	{r7}
 8019dd2:	b083      	sub	sp, #12
 8019dd4:	af00      	add	r7, sp, #0
 8019dd6:	6078      	str	r0, [r7, #4]
 8019dd8:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 8019dda:	687b      	ldr	r3, [r7, #4]
 8019ddc:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8019de0:	2b3f      	cmp	r3, #63	@ 0x3f
 8019de2:	d844      	bhi.n	8019e6e <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8019dea:	461a      	mov	r2, r3
 8019dec:	683b      	ldr	r3, [r7, #0]
 8019dee:	7819      	ldrb	r1, [r3, #0]
 8019df0:	687b      	ldr	r3, [r7, #4]
 8019df2:	3228      	adds	r2, #40	@ 0x28
 8019df4:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 8019df8:	683b      	ldr	r3, [r7, #0]
 8019dfa:	3301      	adds	r3, #1
 8019dfc:	687a      	ldr	r2, [r7, #4]
 8019dfe:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019e02:	4610      	mov	r0, r2
 8019e04:	7819      	ldrb	r1, [r3, #0]
 8019e06:	687a      	ldr	r2, [r7, #4]
 8019e08:	0083      	lsls	r3, r0, #2
 8019e0a:	4413      	add	r3, r2
 8019e0c:	460a      	mov	r2, r1
 8019e0e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 8019e12:	683b      	ldr	r3, [r7, #0]
 8019e14:	3302      	adds	r3, #2
 8019e16:	687a      	ldr	r2, [r7, #4]
 8019e18:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019e1c:	4610      	mov	r0, r2
 8019e1e:	7819      	ldrb	r1, [r3, #0]
 8019e20:	687a      	ldr	r2, [r7, #4]
 8019e22:	0083      	lsls	r3, r0, #2
 8019e24:	4413      	add	r3, r2
 8019e26:	460a      	mov	r2, r1
 8019e28:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 8019e2c:	683b      	ldr	r3, [r7, #0]
 8019e2e:	3303      	adds	r3, #3
 8019e30:	687a      	ldr	r2, [r7, #4]
 8019e32:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8019e36:	4610      	mov	r0, r2
 8019e38:	7819      	ldrb	r1, [r3, #0]
 8019e3a:	687a      	ldr	r2, [r7, #4]
 8019e3c:	0083      	lsls	r3, r0, #2
 8019e3e:	4413      	add	r3, r2
 8019e40:	460a      	mov	r2, r1
 8019e42:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 8019e46:	687b      	ldr	r3, [r7, #4]
 8019e48:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8019e4c:	3301      	adds	r3, #1
 8019e4e:	b29b      	uxth	r3, r3
 8019e50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019e54:	b29a      	uxth	r2, r3
 8019e56:	687b      	ldr	r3, [r7, #4]
 8019e58:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8019e62:	3301      	adds	r3, #1
 8019e64:	b29a      	uxth	r2, r3
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 8019e6c:	e000      	b.n	8019e70 <USBH_MIDI_PushRx+0xa0>
    return;
 8019e6e:	bf00      	nop
}
 8019e70:	370c      	adds	r7, #12
 8019e72:	46bd      	mov	sp, r7
 8019e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e78:	4770      	bx	lr

08019e7a <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8019e7a:	b480      	push	{r7}
 8019e7c:	b083      	sub	sp, #12
 8019e7e:	af00      	add	r7, sp, #0
 8019e80:	6078      	str	r0, [r7, #4]
 8019e82:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8019e8a:	2b00      	cmp	r3, #0
 8019e8c:	d101      	bne.n	8019e92 <USBH_MIDI_PopTx+0x18>
  {
    return false;
 8019e8e:	2300      	movs	r3, #0
 8019e90:	e041      	b.n	8019f16 <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019e98:	461a      	mov	r2, r3
 8019e9a:	687b      	ldr	r3, [r7, #4]
 8019e9c:	3270      	adds	r2, #112	@ 0x70
 8019e9e:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8019ea2:	683b      	ldr	r3, [r7, #0]
 8019ea4:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019eac:	4618      	mov	r0, r3
 8019eae:	683b      	ldr	r3, [r7, #0]
 8019eb0:	1c5a      	adds	r2, r3, #1
 8019eb2:	6879      	ldr	r1, [r7, #4]
 8019eb4:	0083      	lsls	r3, r0, #2
 8019eb6:	440b      	add	r3, r1
 8019eb8:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 8019ebc:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019ec4:	4618      	mov	r0, r3
 8019ec6:	683b      	ldr	r3, [r7, #0]
 8019ec8:	1c9a      	adds	r2, r3, #2
 8019eca:	6879      	ldr	r1, [r7, #4]
 8019ecc:	0083      	lsls	r3, r0, #2
 8019ece:	440b      	add	r3, r1
 8019ed0:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 8019ed4:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019edc:	4618      	mov	r0, r3
 8019ede:	683b      	ldr	r3, [r7, #0]
 8019ee0:	1cda      	adds	r2, r3, #3
 8019ee2:	6879      	ldr	r1, [r7, #4]
 8019ee4:	0083      	lsls	r3, r0, #2
 8019ee6:	440b      	add	r3, r1
 8019ee8:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 8019eec:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019ef4:	3301      	adds	r3, #1
 8019ef6:	b29b      	uxth	r3, r3
 8019ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019efc:	b29a      	uxth	r2, r3
 8019efe:	687b      	ldr	r3, [r7, #4]
 8019f00:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8019f0a:	3b01      	subs	r3, #1
 8019f0c:	b29a      	uxth	r2, r3
 8019f0e:	687b      	ldr	r3, [r7, #4]
 8019f10:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 8019f14:	2301      	movs	r3, #1
}
 8019f16:	4618      	mov	r0, r3
 8019f18:	370c      	adds	r7, #12
 8019f1a:	46bd      	mov	sp, r7
 8019f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f20:	4770      	bx	lr
	...

08019f24 <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 8019f24:	b580      	push	{r7, lr}
 8019f26:	b084      	sub	sp, #16
 8019f28:	af00      	add	r7, sp, #0
 8019f2a:	6078      	str	r0, [r7, #4]
 8019f2c:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 8019f2e:	683b      	ldr	r3, [r7, #0]
 8019f30:	7adb      	ldrb	r3, [r3, #11]
 8019f32:	2b04      	cmp	r3, #4
 8019f34:	d876      	bhi.n	801a024 <USBH_MIDI_ProcessRx+0x100>
 8019f36:	a201      	add	r2, pc, #4	@ (adr r2, 8019f3c <USBH_MIDI_ProcessRx+0x18>)
 8019f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019f3c:	08019f51 	.word	0x08019f51
 8019f40:	08019f59 	.word	0x08019f59
 8019f44:	08019f89 	.word	0x08019f89
 8019f48:	08019fed 	.word	0x08019fed
 8019f4c:	08019ff5 	.word	0x08019ff5
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8019f50:	683b      	ldr	r3, [r7, #0]
 8019f52:	2201      	movs	r2, #1
 8019f54:	72da      	strb	r2, [r3, #11]
      break;
 8019f56:	e06c      	b.n	801a032 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 8019f58:	683b      	ldr	r3, [r7, #0]
 8019f5a:	7c9b      	ldrb	r3, [r3, #18]
 8019f5c:	f083 0301 	eor.w	r3, r3, #1
 8019f60:	b2db      	uxtb	r3, r3
 8019f62:	2b00      	cmp	r3, #0
 8019f64:	d062      	beq.n	801a02c <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 8019f66:	683b      	ldr	r3, [r7, #0]
 8019f68:	f103 0120 	add.w	r1, r3, #32
 8019f6c:	683b      	ldr	r3, [r7, #0]
 8019f6e:	89da      	ldrh	r2, [r3, #14]
 8019f70:	683b      	ldr	r3, [r7, #0]
 8019f72:	7a1b      	ldrb	r3, [r3, #8]
 8019f74:	6878      	ldr	r0, [r7, #4]
 8019f76:	f7e9 fbd5 	bl	8003724 <USBH_BulkReceiveData>
        handle->rx_busy = true;
 8019f7a:	683b      	ldr	r3, [r7, #0]
 8019f7c:	2201      	movs	r2, #1
 8019f7e:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 8019f80:	683b      	ldr	r3, [r7, #0]
 8019f82:	2202      	movs	r2, #2
 8019f84:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 8019f86:	e051      	b.n	801a02c <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 8019f88:	683b      	ldr	r3, [r7, #0]
 8019f8a:	7a1b      	ldrb	r3, [r3, #8]
 8019f8c:	4619      	mov	r1, r3
 8019f8e:	6878      	ldr	r0, [r7, #4]
 8019f90:	f7ea fc06 	bl	80047a0 <USBH_LL_GetURBState>
 8019f94:	4603      	mov	r3, r0
 8019f96:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 8019f98:	7b7b      	ldrb	r3, [r7, #13]
 8019f9a:	2b01      	cmp	r3, #1
 8019f9c:	d110      	bne.n	8019fc0 <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 8019f9e:	683b      	ldr	r3, [r7, #0]
 8019fa0:	7a1b      	ldrb	r3, [r3, #8]
 8019fa2:	4619      	mov	r1, r3
 8019fa4:	6878      	ldr	r0, [r7, #4]
 8019fa6:	f7ea fb69 	bl	800467c <USBH_LL_GetLastXferSize>
 8019faa:	4603      	mov	r3, r0
 8019fac:	b29a      	uxth	r2, r3
 8019fae:	683b      	ldr	r3, [r7, #0]
 8019fb0:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 8019fb2:	683b      	ldr	r3, [r7, #0]
 8019fb4:	2200      	movs	r2, #0
 8019fb6:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 8019fb8:	683b      	ldr	r3, [r7, #0]
 8019fba:	2203      	movs	r2, #3
 8019fbc:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 8019fbe:	e037      	b.n	801a030 <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 8019fc0:	7b7b      	ldrb	r3, [r7, #13]
 8019fc2:	2b02      	cmp	r3, #2
 8019fc4:	d034      	beq.n	801a030 <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 8019fc6:	7b7b      	ldrb	r3, [r7, #13]
 8019fc8:	2b04      	cmp	r3, #4
 8019fca:	d002      	beq.n	8019fd2 <USBH_MIDI_ProcessRx+0xae>
 8019fcc:	7b7b      	ldrb	r3, [r7, #13]
 8019fce:	2b05      	cmp	r3, #5
 8019fd0:	d12e      	bne.n	801a030 <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 8019fd2:	683b      	ldr	r3, [r7, #0]
 8019fd4:	785b      	ldrb	r3, [r3, #1]
 8019fd6:	4619      	mov	r1, r3
 8019fd8:	6878      	ldr	r0, [r7, #4]
 8019fda:	f7e8 fe39 	bl	8002c50 <USBH_ClrFeature>
        handle->rx_busy = false;
 8019fde:	683b      	ldr	r3, [r7, #0]
 8019fe0:	2200      	movs	r2, #0
 8019fe2:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8019fe4:	683b      	ldr	r3, [r7, #0]
 8019fe6:	2201      	movs	r2, #1
 8019fe8:	72da      	strb	r2, [r3, #11]
      break;
 8019fea:	e021      	b.n	801a030 <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 8019fec:	683b      	ldr	r3, [r7, #0]
 8019fee:	2204      	movs	r2, #4
 8019ff0:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 8019ff2:	e01e      	b.n	801a032 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 8019ff4:	2300      	movs	r3, #0
 8019ff6:	81fb      	strh	r3, [r7, #14]
 8019ff8:	e00a      	b.n	801a010 <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 8019ffa:	89fb      	ldrh	r3, [r7, #14]
 8019ffc:	3320      	adds	r3, #32
 8019ffe:	683a      	ldr	r2, [r7, #0]
 801a000:	4413      	add	r3, r2
 801a002:	4619      	mov	r1, r3
 801a004:	6838      	ldr	r0, [r7, #0]
 801a006:	f7ff fee3 	bl	8019dd0 <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 801a00a:	89fb      	ldrh	r3, [r7, #14]
 801a00c:	3304      	adds	r3, #4
 801a00e:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 801a010:	89fb      	ldrh	r3, [r7, #14]
 801a012:	3303      	adds	r3, #3
 801a014:	683a      	ldr	r2, [r7, #0]
 801a016:	8a12      	ldrh	r2, [r2, #16]
 801a018:	4293      	cmp	r3, r2
 801a01a:	d3ee      	bcc.n	8019ffa <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a01c:	683b      	ldr	r3, [r7, #0]
 801a01e:	2201      	movs	r2, #1
 801a020:	72da      	strb	r2, [r3, #11]
      break;
 801a022:	e006      	b.n	801a032 <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801a024:	683b      	ldr	r3, [r7, #0]
 801a026:	2201      	movs	r2, #1
 801a028:	72da      	strb	r2, [r3, #11]
      break;
 801a02a:	e002      	b.n	801a032 <USBH_MIDI_ProcessRx+0x10e>
      break;
 801a02c:	bf00      	nop
 801a02e:	e000      	b.n	801a032 <USBH_MIDI_ProcessRx+0x10e>
      break;
 801a030:	bf00      	nop
  }
}
 801a032:	bf00      	nop
 801a034:	3710      	adds	r7, #16
 801a036:	46bd      	mov	sp, r7
 801a038:	bd80      	pop	{r7, pc}
 801a03a:	bf00      	nop

0801a03c <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 801a03c:	b580      	push	{r7, lr}
 801a03e:	b086      	sub	sp, #24
 801a040:	af02      	add	r7, sp, #8
 801a042:	6078      	str	r0, [r7, #4]
 801a044:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 801a046:	683b      	ldr	r3, [r7, #0]
 801a048:	7b1b      	ldrb	r3, [r3, #12]
 801a04a:	2b03      	cmp	r3, #3
 801a04c:	d055      	beq.n	801a0fa <USBH_MIDI_ProcessTx+0xbe>
 801a04e:	2b03      	cmp	r3, #3
 801a050:	dc57      	bgt.n	801a102 <USBH_MIDI_ProcessTx+0xc6>
 801a052:	2b00      	cmp	r3, #0
 801a054:	d002      	beq.n	801a05c <USBH_MIDI_ProcessTx+0x20>
 801a056:	2b02      	cmp	r3, #2
 801a058:	d027      	beq.n	801a0aa <USBH_MIDI_ProcessTx+0x6e>
 801a05a:	e052      	b.n	801a102 <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 801a05c:	683b      	ldr	r3, [r7, #0]
 801a05e:	7cdb      	ldrb	r3, [r3, #19]
 801a060:	f083 0301 	eor.w	r3, r3, #1
 801a064:	b2db      	uxtb	r3, r3
 801a066:	2b00      	cmp	r3, #0
 801a068:	d04f      	beq.n	801a10a <USBH_MIDI_ProcessTx+0xce>
 801a06a:	683b      	ldr	r3, [r7, #0]
 801a06c:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801a070:	2b00      	cmp	r3, #0
 801a072:	d04a      	beq.n	801a10a <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 801a074:	683b      	ldr	r3, [r7, #0]
 801a076:	3360      	adds	r3, #96	@ 0x60
 801a078:	4619      	mov	r1, r3
 801a07a:	6838      	ldr	r0, [r7, #0]
 801a07c:	f7ff fefd 	bl	8019e7a <USBH_MIDI_PopTx>
 801a080:	4603      	mov	r3, r0
 801a082:	2b00      	cmp	r3, #0
 801a084:	d041      	beq.n	801a10a <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 801a086:	683b      	ldr	r3, [r7, #0]
 801a088:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 801a08c:	683b      	ldr	r3, [r7, #0]
 801a08e:	7a5b      	ldrb	r3, [r3, #9]
 801a090:	2201      	movs	r2, #1
 801a092:	9200      	str	r2, [sp, #0]
 801a094:	2204      	movs	r2, #4
 801a096:	6878      	ldr	r0, [r7, #4]
 801a098:	f7e9 fb1f 	bl	80036da <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 801a09c:	683b      	ldr	r3, [r7, #0]
 801a09e:	2201      	movs	r2, #1
 801a0a0:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 801a0a2:	683b      	ldr	r3, [r7, #0]
 801a0a4:	2202      	movs	r2, #2
 801a0a6:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 801a0a8:	e02f      	b.n	801a10a <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 801a0aa:	683b      	ldr	r3, [r7, #0]
 801a0ac:	7a5b      	ldrb	r3, [r3, #9]
 801a0ae:	4619      	mov	r1, r3
 801a0b0:	6878      	ldr	r0, [r7, #4]
 801a0b2:	f7ea fb75 	bl	80047a0 <USBH_LL_GetURBState>
 801a0b6:	4603      	mov	r3, r0
 801a0b8:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 801a0ba:	7bfb      	ldrb	r3, [r7, #15]
 801a0bc:	2b01      	cmp	r3, #1
 801a0be:	d106      	bne.n	801a0ce <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 801a0c0:	683b      	ldr	r3, [r7, #0]
 801a0c2:	2200      	movs	r2, #0
 801a0c4:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801a0c6:	683b      	ldr	r3, [r7, #0]
 801a0c8:	2203      	movs	r2, #3
 801a0ca:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 801a0cc:	e01f      	b.n	801a10e <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 801a0ce:	7bfb      	ldrb	r3, [r7, #15]
 801a0d0:	2b02      	cmp	r3, #2
 801a0d2:	d01c      	beq.n	801a10e <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 801a0d4:	7bfb      	ldrb	r3, [r7, #15]
 801a0d6:	2b04      	cmp	r3, #4
 801a0d8:	d002      	beq.n	801a0e0 <USBH_MIDI_ProcessTx+0xa4>
 801a0da:	7bfb      	ldrb	r3, [r7, #15]
 801a0dc:	2b05      	cmp	r3, #5
 801a0de:	d116      	bne.n	801a10e <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 801a0e0:	683b      	ldr	r3, [r7, #0]
 801a0e2:	789b      	ldrb	r3, [r3, #2]
 801a0e4:	4619      	mov	r1, r3
 801a0e6:	6878      	ldr	r0, [r7, #4]
 801a0e8:	f7e8 fdb2 	bl	8002c50 <USBH_ClrFeature>
        handle->tx_busy = false;
 801a0ec:	683b      	ldr	r3, [r7, #0]
 801a0ee:	2200      	movs	r2, #0
 801a0f0:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801a0f2:	683b      	ldr	r3, [r7, #0]
 801a0f4:	2203      	movs	r2, #3
 801a0f6:	731a      	strb	r2, [r3, #12]
      break;
 801a0f8:	e009      	b.n	801a10e <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 801a0fa:	683b      	ldr	r3, [r7, #0]
 801a0fc:	2200      	movs	r2, #0
 801a0fe:	731a      	strb	r2, [r3, #12]
      break;
 801a100:	e006      	b.n	801a110 <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 801a102:	683b      	ldr	r3, [r7, #0]
 801a104:	2200      	movs	r2, #0
 801a106:	731a      	strb	r2, [r3, #12]
      break;
 801a108:	e002      	b.n	801a110 <USBH_MIDI_ProcessTx+0xd4>
      break;
 801a10a:	bf00      	nop
 801a10c:	e000      	b.n	801a110 <USBH_MIDI_ProcessTx+0xd4>
      break;
 801a10e:	bf00      	nop
  }
}
 801a110:	bf00      	nop
 801a112:	3710      	adds	r7, #16
 801a114:	46bd      	mov	sp, r7
 801a116:	bd80      	pop	{r7, pc}

0801a118 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 801a118:	b580      	push	{r7, lr}
 801a11a:	b084      	sub	sp, #16
 801a11c:	af00      	add	r7, sp, #0
 801a11e:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 801a120:	687b      	ldr	r3, [r7, #4]
 801a122:	2b00      	cmp	r3, #0
 801a124:	d004      	beq.n	801a130 <USBH_MIDI_Process+0x18>
 801a126:	687b      	ldr	r3, [r7, #4]
 801a128:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d101      	bne.n	801a134 <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 801a130:	2302      	movs	r3, #2
 801a132:	e016      	b.n	801a162 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a134:	687b      	ldr	r3, [r7, #4]
 801a136:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a13a:	69db      	ldr	r3, [r3, #28]
 801a13c:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 801a13e:	68fb      	ldr	r3, [r7, #12]
 801a140:	2b00      	cmp	r3, #0
 801a142:	d003      	beq.n	801a14c <USBH_MIDI_Process+0x34>
 801a144:	68fb      	ldr	r3, [r7, #12]
 801a146:	7a9b      	ldrb	r3, [r3, #10]
 801a148:	2b01      	cmp	r3, #1
 801a14a:	d001      	beq.n	801a150 <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 801a14c:	2300      	movs	r3, #0
 801a14e:	e008      	b.n	801a162 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 801a150:	68f9      	ldr	r1, [r7, #12]
 801a152:	6878      	ldr	r0, [r7, #4]
 801a154:	f7ff fee6 	bl	8019f24 <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 801a158:	68f9      	ldr	r1, [r7, #12]
 801a15a:	6878      	ldr	r0, [r7, #4]
 801a15c:	f7ff ff6e 	bl	801a03c <USBH_MIDI_ProcessTx>

  return USBH_OK;
 801a160:	2300      	movs	r3, #0
}
 801a162:	4618      	mov	r0, r3
 801a164:	3710      	adds	r7, #16
 801a166:	46bd      	mov	sp, r7
 801a168:	bd80      	pop	{r7, pc}
	...

0801a16c <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                        uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801a16c:	b480      	push	{r7}
 801a16e:	b085      	sub	sp, #20
 801a170:	af00      	add	r7, sp, #0
 801a172:	6078      	str	r0, [r7, #4]
 801a174:	6039      	str	r1, [r7, #0]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801a176:	687b      	ldr	r3, [r7, #4]
 801a178:	2b00      	cmp	r3, #0
 801a17a:	d00a      	beq.n	801a192 <USBH_MIDI_ReadPacket+0x26>
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a182:	2b00      	cmp	r3, #0
 801a184:	d005      	beq.n	801a192 <USBH_MIDI_ReadPacket+0x26>
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a18c:	4a2d      	ldr	r2, [pc, #180]	@ (801a244 <USBH_MIDI_ReadPacket+0xd8>)
 801a18e:	4293      	cmp	r3, r2
 801a190:	d001      	beq.n	801a196 <USBH_MIDI_ReadPacket+0x2a>
  {
    return USBH_FAIL;
 801a192:	2302      	movs	r3, #2
 801a194:	e050      	b.n	801a238 <USBH_MIDI_ReadPacket+0xcc>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a196:	687b      	ldr	r3, [r7, #4]
 801a198:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a19c:	69db      	ldr	r3, [r3, #28]
 801a19e:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 801a1a0:	68fb      	ldr	r3, [r7, #12]
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d004      	beq.n	801a1b0 <USBH_MIDI_ReadPacket+0x44>
 801a1a6:	68fb      	ldr	r3, [r7, #12]
 801a1a8:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d101      	bne.n	801a1b4 <USBH_MIDI_ReadPacket+0x48>
  {
    return USBH_BUSY;
 801a1b0:	2301      	movs	r3, #1
 801a1b2:	e041      	b.n	801a238 <USBH_MIDI_ReadPacket+0xcc>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 801a1b4:	68fb      	ldr	r3, [r7, #12]
 801a1b6:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a1ba:	461a      	mov	r2, r3
 801a1bc:	68fb      	ldr	r3, [r7, #12]
 801a1be:	3228      	adds	r2, #40	@ 0x28
 801a1c0:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 801a1c4:	683b      	ldr	r3, [r7, #0]
 801a1c6:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 801a1c8:	68fb      	ldr	r3, [r7, #12]
 801a1ca:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a1ce:	4618      	mov	r0, r3
 801a1d0:	683b      	ldr	r3, [r7, #0]
 801a1d2:	1c5a      	adds	r2, r3, #1
 801a1d4:	68f9      	ldr	r1, [r7, #12]
 801a1d6:	0083      	lsls	r3, r0, #2
 801a1d8:	440b      	add	r3, r1
 801a1da:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 801a1de:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 801a1e0:	68fb      	ldr	r3, [r7, #12]
 801a1e2:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a1e6:	4618      	mov	r0, r3
 801a1e8:	683b      	ldr	r3, [r7, #0]
 801a1ea:	1c9a      	adds	r2, r3, #2
 801a1ec:	68f9      	ldr	r1, [r7, #12]
 801a1ee:	0083      	lsls	r3, r0, #2
 801a1f0:	440b      	add	r3, r1
 801a1f2:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 801a1f6:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a1fe:	4618      	mov	r0, r3
 801a200:	683b      	ldr	r3, [r7, #0]
 801a202:	1cda      	adds	r2, r3, #3
 801a204:	68f9      	ldr	r1, [r7, #12]
 801a206:	0083      	lsls	r3, r0, #2
 801a208:	440b      	add	r3, r1
 801a20a:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 801a20e:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 801a210:	68fb      	ldr	r3, [r7, #12]
 801a212:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801a216:	3301      	adds	r3, #1
 801a218:	b29b      	uxth	r3, r3
 801a21a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801a21e:	b29a      	uxth	r2, r3
 801a220:	68fb      	ldr	r3, [r7, #12]
 801a222:	f8a3 21a2 	strh.w	r2, [r3, #418]	@ 0x1a2
  handle->rx_count--;
 801a226:	68fb      	ldr	r3, [r7, #12]
 801a228:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801a22c:	3b01      	subs	r3, #1
 801a22e:	b29a      	uxth	r2, r3
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4

  return USBH_OK;
 801a236:	2300      	movs	r3, #0
}
 801a238:	4618      	mov	r0, r3
 801a23a:	3714      	adds	r7, #20
 801a23c:	46bd      	mov	sp, r7
 801a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a242:	4770      	bx	lr
 801a244:	24000104 	.word	0x24000104

0801a248 <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 801a248:	b480      	push	{r7}
 801a24a:	b085      	sub	sp, #20
 801a24c:	af00      	add	r7, sp, #0
 801a24e:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801a250:	687b      	ldr	r3, [r7, #4]
 801a252:	2b00      	cmp	r3, #0
 801a254:	d00a      	beq.n	801a26c <USBH_MIDI_IsReady+0x24>
 801a256:	687b      	ldr	r3, [r7, #4]
 801a258:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	d005      	beq.n	801a26c <USBH_MIDI_IsReady+0x24>
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a266:	4a0e      	ldr	r2, [pc, #56]	@ (801a2a0 <USBH_MIDI_IsReady+0x58>)
 801a268:	4293      	cmp	r3, r2
 801a26a:	d001      	beq.n	801a270 <USBH_MIDI_IsReady+0x28>
  {
    return false;
 801a26c:	2300      	movs	r3, #0
 801a26e:	e011      	b.n	801a294 <USBH_MIDI_IsReady+0x4c>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801a270:	687b      	ldr	r3, [r7, #4]
 801a272:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801a276:	69db      	ldr	r3, [r3, #28]
 801a278:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 801a27a:	68fb      	ldr	r3, [r7, #12]
 801a27c:	2b00      	cmp	r3, #0
 801a27e:	d005      	beq.n	801a28c <USBH_MIDI_IsReady+0x44>
 801a280:	68fb      	ldr	r3, [r7, #12]
 801a282:	7a9b      	ldrb	r3, [r3, #10]
 801a284:	2b01      	cmp	r3, #1
 801a286:	d101      	bne.n	801a28c <USBH_MIDI_IsReady+0x44>
 801a288:	2301      	movs	r3, #1
 801a28a:	e000      	b.n	801a28e <USBH_MIDI_IsReady+0x46>
 801a28c:	2300      	movs	r3, #0
 801a28e:	f003 0301 	and.w	r3, r3, #1
 801a292:	b2db      	uxtb	r3, r3
}
 801a294:	4618      	mov	r0, r3
 801a296:	3714      	adds	r7, #20
 801a298:	46bd      	mov	sp, r7
 801a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a29e:	4770      	bx	lr
 801a2a0:	24000104 	.word	0x24000104

0801a2a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 801a2a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 801a2e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 801a2a8:	f7ff fb20 	bl	80198ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 801a2ac:	f7ff fa7e 	bl	80197ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801a2b0:	480c      	ldr	r0, [pc, #48]	@ (801a2e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801a2b2:	490d      	ldr	r1, [pc, #52]	@ (801a2e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 801a2b4:	4a0d      	ldr	r2, [pc, #52]	@ (801a2ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 801a2b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801a2b8:	e002      	b.n	801a2c0 <LoopCopyDataInit>

0801a2ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801a2ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801a2bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801a2be:	3304      	adds	r3, #4

0801a2c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801a2c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801a2c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 801a2c4:	d3f9      	bcc.n	801a2ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801a2c6:	4a0a      	ldr	r2, [pc, #40]	@ (801a2f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 801a2c8:	4c0a      	ldr	r4, [pc, #40]	@ (801a2f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 801a2ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 801a2cc:	e001      	b.n	801a2d2 <LoopFillZerobss>

0801a2ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801a2ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801a2d0:	3204      	adds	r2, #4

0801a2d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801a2d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 801a2d4:	d3fb      	bcc.n	801a2ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 801a2d6:	f000 f891 	bl	801a3fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801a2da:	f7fd f8af 	bl	801743c <main>
  bx  lr
 801a2de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801a2e0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 801a2e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 801a2e8:	24000174 	.word	0x24000174
  ldr r2, =_sidata
 801a2ec:	0801b774 	.word	0x0801b774
  ldr r2, =_sbss
 801a2f0:	24000180 	.word	0x24000180
  ldr r4, =_ebss
 801a2f4:	240161a8 	.word	0x240161a8

0801a2f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801a2f8:	e7fe      	b.n	801a2f8 <ADC3_IRQHandler>
	...

0801a2fc <sniprintf>:
 801a2fc:	b40c      	push	{r2, r3}
 801a2fe:	b530      	push	{r4, r5, lr}
 801a300:	4b18      	ldr	r3, [pc, #96]	@ (801a364 <sniprintf+0x68>)
 801a302:	1e0c      	subs	r4, r1, #0
 801a304:	681d      	ldr	r5, [r3, #0]
 801a306:	b09d      	sub	sp, #116	@ 0x74
 801a308:	da08      	bge.n	801a31c <sniprintf+0x20>
 801a30a:	238b      	movs	r3, #139	@ 0x8b
 801a30c:	602b      	str	r3, [r5, #0]
 801a30e:	f04f 30ff 	mov.w	r0, #4294967295
 801a312:	b01d      	add	sp, #116	@ 0x74
 801a314:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a318:	b002      	add	sp, #8
 801a31a:	4770      	bx	lr
 801a31c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a320:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a324:	f04f 0300 	mov.w	r3, #0
 801a328:	931b      	str	r3, [sp, #108]	@ 0x6c
 801a32a:	bf14      	ite	ne
 801a32c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a330:	4623      	moveq	r3, r4
 801a332:	9304      	str	r3, [sp, #16]
 801a334:	9307      	str	r3, [sp, #28]
 801a336:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a33a:	9002      	str	r0, [sp, #8]
 801a33c:	9006      	str	r0, [sp, #24]
 801a33e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a342:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801a344:	ab21      	add	r3, sp, #132	@ 0x84
 801a346:	a902      	add	r1, sp, #8
 801a348:	4628      	mov	r0, r5
 801a34a:	9301      	str	r3, [sp, #4]
 801a34c:	f000 f9de 	bl	801a70c <_svfiprintf_r>
 801a350:	1c43      	adds	r3, r0, #1
 801a352:	bfbc      	itt	lt
 801a354:	238b      	movlt	r3, #139	@ 0x8b
 801a356:	602b      	strlt	r3, [r5, #0]
 801a358:	2c00      	cmp	r4, #0
 801a35a:	d0da      	beq.n	801a312 <sniprintf+0x16>
 801a35c:	9b02      	ldr	r3, [sp, #8]
 801a35e:	2200      	movs	r2, #0
 801a360:	701a      	strb	r2, [r3, #0]
 801a362:	e7d6      	b.n	801a312 <sniprintf+0x16>
 801a364:	24000124 	.word	0x24000124

0801a368 <_vsniprintf_r>:
 801a368:	b530      	push	{r4, r5, lr}
 801a36a:	4614      	mov	r4, r2
 801a36c:	2c00      	cmp	r4, #0
 801a36e:	b09b      	sub	sp, #108	@ 0x6c
 801a370:	4605      	mov	r5, r0
 801a372:	461a      	mov	r2, r3
 801a374:	da05      	bge.n	801a382 <_vsniprintf_r+0x1a>
 801a376:	238b      	movs	r3, #139	@ 0x8b
 801a378:	6003      	str	r3, [r0, #0]
 801a37a:	f04f 30ff 	mov.w	r0, #4294967295
 801a37e:	b01b      	add	sp, #108	@ 0x6c
 801a380:	bd30      	pop	{r4, r5, pc}
 801a382:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a386:	f8ad 300c 	strh.w	r3, [sp, #12]
 801a38a:	f04f 0300 	mov.w	r3, #0
 801a38e:	9319      	str	r3, [sp, #100]	@ 0x64
 801a390:	bf14      	ite	ne
 801a392:	f104 33ff 	addne.w	r3, r4, #4294967295
 801a396:	4623      	moveq	r3, r4
 801a398:	9302      	str	r3, [sp, #8]
 801a39a:	9305      	str	r3, [sp, #20]
 801a39c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a3a0:	9100      	str	r1, [sp, #0]
 801a3a2:	9104      	str	r1, [sp, #16]
 801a3a4:	f8ad 300e 	strh.w	r3, [sp, #14]
 801a3a8:	4669      	mov	r1, sp
 801a3aa:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801a3ac:	f000 f9ae 	bl	801a70c <_svfiprintf_r>
 801a3b0:	1c43      	adds	r3, r0, #1
 801a3b2:	bfbc      	itt	lt
 801a3b4:	238b      	movlt	r3, #139	@ 0x8b
 801a3b6:	602b      	strlt	r3, [r5, #0]
 801a3b8:	2c00      	cmp	r4, #0
 801a3ba:	d0e0      	beq.n	801a37e <_vsniprintf_r+0x16>
 801a3bc:	9b00      	ldr	r3, [sp, #0]
 801a3be:	2200      	movs	r2, #0
 801a3c0:	701a      	strb	r2, [r3, #0]
 801a3c2:	e7dc      	b.n	801a37e <_vsniprintf_r+0x16>

0801a3c4 <vsniprintf>:
 801a3c4:	b507      	push	{r0, r1, r2, lr}
 801a3c6:	9300      	str	r3, [sp, #0]
 801a3c8:	4613      	mov	r3, r2
 801a3ca:	460a      	mov	r2, r1
 801a3cc:	4601      	mov	r1, r0
 801a3ce:	4803      	ldr	r0, [pc, #12]	@ (801a3dc <vsniprintf+0x18>)
 801a3d0:	6800      	ldr	r0, [r0, #0]
 801a3d2:	f7ff ffc9 	bl	801a368 <_vsniprintf_r>
 801a3d6:	b003      	add	sp, #12
 801a3d8:	f85d fb04 	ldr.w	pc, [sp], #4
 801a3dc:	24000124 	.word	0x24000124

0801a3e0 <memset>:
 801a3e0:	4402      	add	r2, r0
 801a3e2:	4603      	mov	r3, r0
 801a3e4:	4293      	cmp	r3, r2
 801a3e6:	d100      	bne.n	801a3ea <memset+0xa>
 801a3e8:	4770      	bx	lr
 801a3ea:	f803 1b01 	strb.w	r1, [r3], #1
 801a3ee:	e7f9      	b.n	801a3e4 <memset+0x4>

0801a3f0 <__errno>:
 801a3f0:	4b01      	ldr	r3, [pc, #4]	@ (801a3f8 <__errno+0x8>)
 801a3f2:	6818      	ldr	r0, [r3, #0]
 801a3f4:	4770      	bx	lr
 801a3f6:	bf00      	nop
 801a3f8:	24000124 	.word	0x24000124

0801a3fc <__libc_init_array>:
 801a3fc:	b570      	push	{r4, r5, r6, lr}
 801a3fe:	4d0d      	ldr	r5, [pc, #52]	@ (801a434 <__libc_init_array+0x38>)
 801a400:	4c0d      	ldr	r4, [pc, #52]	@ (801a438 <__libc_init_array+0x3c>)
 801a402:	1b64      	subs	r4, r4, r5
 801a404:	10a4      	asrs	r4, r4, #2
 801a406:	2600      	movs	r6, #0
 801a408:	42a6      	cmp	r6, r4
 801a40a:	d109      	bne.n	801a420 <__libc_init_array+0x24>
 801a40c:	4d0b      	ldr	r5, [pc, #44]	@ (801a43c <__libc_init_array+0x40>)
 801a40e:	4c0c      	ldr	r4, [pc, #48]	@ (801a440 <__libc_init_array+0x44>)
 801a410:	f000 fc64 	bl	801acdc <_init>
 801a414:	1b64      	subs	r4, r4, r5
 801a416:	10a4      	asrs	r4, r4, #2
 801a418:	2600      	movs	r6, #0
 801a41a:	42a6      	cmp	r6, r4
 801a41c:	d105      	bne.n	801a42a <__libc_init_array+0x2e>
 801a41e:	bd70      	pop	{r4, r5, r6, pc}
 801a420:	f855 3b04 	ldr.w	r3, [r5], #4
 801a424:	4798      	blx	r3
 801a426:	3601      	adds	r6, #1
 801a428:	e7ee      	b.n	801a408 <__libc_init_array+0xc>
 801a42a:	f855 3b04 	ldr.w	r3, [r5], #4
 801a42e:	4798      	blx	r3
 801a430:	3601      	adds	r6, #1
 801a432:	e7f2      	b.n	801a41a <__libc_init_array+0x1e>
 801a434:	0801b76c 	.word	0x0801b76c
 801a438:	0801b76c 	.word	0x0801b76c
 801a43c:	0801b76c 	.word	0x0801b76c
 801a440:	0801b770 	.word	0x0801b770

0801a444 <__retarget_lock_acquire_recursive>:
 801a444:	4770      	bx	lr

0801a446 <__retarget_lock_release_recursive>:
 801a446:	4770      	bx	lr

0801a448 <memcpy>:
 801a448:	440a      	add	r2, r1
 801a44a:	4291      	cmp	r1, r2
 801a44c:	f100 33ff 	add.w	r3, r0, #4294967295
 801a450:	d100      	bne.n	801a454 <memcpy+0xc>
 801a452:	4770      	bx	lr
 801a454:	b510      	push	{r4, lr}
 801a456:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a45a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a45e:	4291      	cmp	r1, r2
 801a460:	d1f9      	bne.n	801a456 <memcpy+0xe>
 801a462:	bd10      	pop	{r4, pc}

0801a464 <_free_r>:
 801a464:	b538      	push	{r3, r4, r5, lr}
 801a466:	4605      	mov	r5, r0
 801a468:	2900      	cmp	r1, #0
 801a46a:	d041      	beq.n	801a4f0 <_free_r+0x8c>
 801a46c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a470:	1f0c      	subs	r4, r1, #4
 801a472:	2b00      	cmp	r3, #0
 801a474:	bfb8      	it	lt
 801a476:	18e4      	addlt	r4, r4, r3
 801a478:	f000 f8e0 	bl	801a63c <__malloc_lock>
 801a47c:	4a1d      	ldr	r2, [pc, #116]	@ (801a4f4 <_free_r+0x90>)
 801a47e:	6813      	ldr	r3, [r2, #0]
 801a480:	b933      	cbnz	r3, 801a490 <_free_r+0x2c>
 801a482:	6063      	str	r3, [r4, #4]
 801a484:	6014      	str	r4, [r2, #0]
 801a486:	4628      	mov	r0, r5
 801a488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a48c:	f000 b8dc 	b.w	801a648 <__malloc_unlock>
 801a490:	42a3      	cmp	r3, r4
 801a492:	d908      	bls.n	801a4a6 <_free_r+0x42>
 801a494:	6820      	ldr	r0, [r4, #0]
 801a496:	1821      	adds	r1, r4, r0
 801a498:	428b      	cmp	r3, r1
 801a49a:	bf01      	itttt	eq
 801a49c:	6819      	ldreq	r1, [r3, #0]
 801a49e:	685b      	ldreq	r3, [r3, #4]
 801a4a0:	1809      	addeq	r1, r1, r0
 801a4a2:	6021      	streq	r1, [r4, #0]
 801a4a4:	e7ed      	b.n	801a482 <_free_r+0x1e>
 801a4a6:	461a      	mov	r2, r3
 801a4a8:	685b      	ldr	r3, [r3, #4]
 801a4aa:	b10b      	cbz	r3, 801a4b0 <_free_r+0x4c>
 801a4ac:	42a3      	cmp	r3, r4
 801a4ae:	d9fa      	bls.n	801a4a6 <_free_r+0x42>
 801a4b0:	6811      	ldr	r1, [r2, #0]
 801a4b2:	1850      	adds	r0, r2, r1
 801a4b4:	42a0      	cmp	r0, r4
 801a4b6:	d10b      	bne.n	801a4d0 <_free_r+0x6c>
 801a4b8:	6820      	ldr	r0, [r4, #0]
 801a4ba:	4401      	add	r1, r0
 801a4bc:	1850      	adds	r0, r2, r1
 801a4be:	4283      	cmp	r3, r0
 801a4c0:	6011      	str	r1, [r2, #0]
 801a4c2:	d1e0      	bne.n	801a486 <_free_r+0x22>
 801a4c4:	6818      	ldr	r0, [r3, #0]
 801a4c6:	685b      	ldr	r3, [r3, #4]
 801a4c8:	6053      	str	r3, [r2, #4]
 801a4ca:	4408      	add	r0, r1
 801a4cc:	6010      	str	r0, [r2, #0]
 801a4ce:	e7da      	b.n	801a486 <_free_r+0x22>
 801a4d0:	d902      	bls.n	801a4d8 <_free_r+0x74>
 801a4d2:	230c      	movs	r3, #12
 801a4d4:	602b      	str	r3, [r5, #0]
 801a4d6:	e7d6      	b.n	801a486 <_free_r+0x22>
 801a4d8:	6820      	ldr	r0, [r4, #0]
 801a4da:	1821      	adds	r1, r4, r0
 801a4dc:	428b      	cmp	r3, r1
 801a4de:	bf04      	itt	eq
 801a4e0:	6819      	ldreq	r1, [r3, #0]
 801a4e2:	685b      	ldreq	r3, [r3, #4]
 801a4e4:	6063      	str	r3, [r4, #4]
 801a4e6:	bf04      	itt	eq
 801a4e8:	1809      	addeq	r1, r1, r0
 801a4ea:	6021      	streq	r1, [r4, #0]
 801a4ec:	6054      	str	r4, [r2, #4]
 801a4ee:	e7ca      	b.n	801a486 <_free_r+0x22>
 801a4f0:	bd38      	pop	{r3, r4, r5, pc}
 801a4f2:	bf00      	nop
 801a4f4:	240161a4 	.word	0x240161a4

0801a4f8 <sbrk_aligned>:
 801a4f8:	b570      	push	{r4, r5, r6, lr}
 801a4fa:	4e0f      	ldr	r6, [pc, #60]	@ (801a538 <sbrk_aligned+0x40>)
 801a4fc:	460c      	mov	r4, r1
 801a4fe:	6831      	ldr	r1, [r6, #0]
 801a500:	4605      	mov	r5, r0
 801a502:	b911      	cbnz	r1, 801a50a <sbrk_aligned+0x12>
 801a504:	f000 fba4 	bl	801ac50 <_sbrk_r>
 801a508:	6030      	str	r0, [r6, #0]
 801a50a:	4621      	mov	r1, r4
 801a50c:	4628      	mov	r0, r5
 801a50e:	f000 fb9f 	bl	801ac50 <_sbrk_r>
 801a512:	1c43      	adds	r3, r0, #1
 801a514:	d103      	bne.n	801a51e <sbrk_aligned+0x26>
 801a516:	f04f 34ff 	mov.w	r4, #4294967295
 801a51a:	4620      	mov	r0, r4
 801a51c:	bd70      	pop	{r4, r5, r6, pc}
 801a51e:	1cc4      	adds	r4, r0, #3
 801a520:	f024 0403 	bic.w	r4, r4, #3
 801a524:	42a0      	cmp	r0, r4
 801a526:	d0f8      	beq.n	801a51a <sbrk_aligned+0x22>
 801a528:	1a21      	subs	r1, r4, r0
 801a52a:	4628      	mov	r0, r5
 801a52c:	f000 fb90 	bl	801ac50 <_sbrk_r>
 801a530:	3001      	adds	r0, #1
 801a532:	d1f2      	bne.n	801a51a <sbrk_aligned+0x22>
 801a534:	e7ef      	b.n	801a516 <sbrk_aligned+0x1e>
 801a536:	bf00      	nop
 801a538:	240161a0 	.word	0x240161a0

0801a53c <_malloc_r>:
 801a53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a540:	1ccd      	adds	r5, r1, #3
 801a542:	f025 0503 	bic.w	r5, r5, #3
 801a546:	3508      	adds	r5, #8
 801a548:	2d0c      	cmp	r5, #12
 801a54a:	bf38      	it	cc
 801a54c:	250c      	movcc	r5, #12
 801a54e:	2d00      	cmp	r5, #0
 801a550:	4606      	mov	r6, r0
 801a552:	db01      	blt.n	801a558 <_malloc_r+0x1c>
 801a554:	42a9      	cmp	r1, r5
 801a556:	d904      	bls.n	801a562 <_malloc_r+0x26>
 801a558:	230c      	movs	r3, #12
 801a55a:	6033      	str	r3, [r6, #0]
 801a55c:	2000      	movs	r0, #0
 801a55e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a638 <_malloc_r+0xfc>
 801a566:	f000 f869 	bl	801a63c <__malloc_lock>
 801a56a:	f8d8 3000 	ldr.w	r3, [r8]
 801a56e:	461c      	mov	r4, r3
 801a570:	bb44      	cbnz	r4, 801a5c4 <_malloc_r+0x88>
 801a572:	4629      	mov	r1, r5
 801a574:	4630      	mov	r0, r6
 801a576:	f7ff ffbf 	bl	801a4f8 <sbrk_aligned>
 801a57a:	1c43      	adds	r3, r0, #1
 801a57c:	4604      	mov	r4, r0
 801a57e:	d158      	bne.n	801a632 <_malloc_r+0xf6>
 801a580:	f8d8 4000 	ldr.w	r4, [r8]
 801a584:	4627      	mov	r7, r4
 801a586:	2f00      	cmp	r7, #0
 801a588:	d143      	bne.n	801a612 <_malloc_r+0xd6>
 801a58a:	2c00      	cmp	r4, #0
 801a58c:	d04b      	beq.n	801a626 <_malloc_r+0xea>
 801a58e:	6823      	ldr	r3, [r4, #0]
 801a590:	4639      	mov	r1, r7
 801a592:	4630      	mov	r0, r6
 801a594:	eb04 0903 	add.w	r9, r4, r3
 801a598:	f000 fb5a 	bl	801ac50 <_sbrk_r>
 801a59c:	4581      	cmp	r9, r0
 801a59e:	d142      	bne.n	801a626 <_malloc_r+0xea>
 801a5a0:	6821      	ldr	r1, [r4, #0]
 801a5a2:	1a6d      	subs	r5, r5, r1
 801a5a4:	4629      	mov	r1, r5
 801a5a6:	4630      	mov	r0, r6
 801a5a8:	f7ff ffa6 	bl	801a4f8 <sbrk_aligned>
 801a5ac:	3001      	adds	r0, #1
 801a5ae:	d03a      	beq.n	801a626 <_malloc_r+0xea>
 801a5b0:	6823      	ldr	r3, [r4, #0]
 801a5b2:	442b      	add	r3, r5
 801a5b4:	6023      	str	r3, [r4, #0]
 801a5b6:	f8d8 3000 	ldr.w	r3, [r8]
 801a5ba:	685a      	ldr	r2, [r3, #4]
 801a5bc:	bb62      	cbnz	r2, 801a618 <_malloc_r+0xdc>
 801a5be:	f8c8 7000 	str.w	r7, [r8]
 801a5c2:	e00f      	b.n	801a5e4 <_malloc_r+0xa8>
 801a5c4:	6822      	ldr	r2, [r4, #0]
 801a5c6:	1b52      	subs	r2, r2, r5
 801a5c8:	d420      	bmi.n	801a60c <_malloc_r+0xd0>
 801a5ca:	2a0b      	cmp	r2, #11
 801a5cc:	d917      	bls.n	801a5fe <_malloc_r+0xc2>
 801a5ce:	1961      	adds	r1, r4, r5
 801a5d0:	42a3      	cmp	r3, r4
 801a5d2:	6025      	str	r5, [r4, #0]
 801a5d4:	bf18      	it	ne
 801a5d6:	6059      	strne	r1, [r3, #4]
 801a5d8:	6863      	ldr	r3, [r4, #4]
 801a5da:	bf08      	it	eq
 801a5dc:	f8c8 1000 	streq.w	r1, [r8]
 801a5e0:	5162      	str	r2, [r4, r5]
 801a5e2:	604b      	str	r3, [r1, #4]
 801a5e4:	4630      	mov	r0, r6
 801a5e6:	f000 f82f 	bl	801a648 <__malloc_unlock>
 801a5ea:	f104 000b 	add.w	r0, r4, #11
 801a5ee:	1d23      	adds	r3, r4, #4
 801a5f0:	f020 0007 	bic.w	r0, r0, #7
 801a5f4:	1ac2      	subs	r2, r0, r3
 801a5f6:	bf1c      	itt	ne
 801a5f8:	1a1b      	subne	r3, r3, r0
 801a5fa:	50a3      	strne	r3, [r4, r2]
 801a5fc:	e7af      	b.n	801a55e <_malloc_r+0x22>
 801a5fe:	6862      	ldr	r2, [r4, #4]
 801a600:	42a3      	cmp	r3, r4
 801a602:	bf0c      	ite	eq
 801a604:	f8c8 2000 	streq.w	r2, [r8]
 801a608:	605a      	strne	r2, [r3, #4]
 801a60a:	e7eb      	b.n	801a5e4 <_malloc_r+0xa8>
 801a60c:	4623      	mov	r3, r4
 801a60e:	6864      	ldr	r4, [r4, #4]
 801a610:	e7ae      	b.n	801a570 <_malloc_r+0x34>
 801a612:	463c      	mov	r4, r7
 801a614:	687f      	ldr	r7, [r7, #4]
 801a616:	e7b6      	b.n	801a586 <_malloc_r+0x4a>
 801a618:	461a      	mov	r2, r3
 801a61a:	685b      	ldr	r3, [r3, #4]
 801a61c:	42a3      	cmp	r3, r4
 801a61e:	d1fb      	bne.n	801a618 <_malloc_r+0xdc>
 801a620:	2300      	movs	r3, #0
 801a622:	6053      	str	r3, [r2, #4]
 801a624:	e7de      	b.n	801a5e4 <_malloc_r+0xa8>
 801a626:	230c      	movs	r3, #12
 801a628:	6033      	str	r3, [r6, #0]
 801a62a:	4630      	mov	r0, r6
 801a62c:	f000 f80c 	bl	801a648 <__malloc_unlock>
 801a630:	e794      	b.n	801a55c <_malloc_r+0x20>
 801a632:	6005      	str	r5, [r0, #0]
 801a634:	e7d6      	b.n	801a5e4 <_malloc_r+0xa8>
 801a636:	bf00      	nop
 801a638:	240161a4 	.word	0x240161a4

0801a63c <__malloc_lock>:
 801a63c:	4801      	ldr	r0, [pc, #4]	@ (801a644 <__malloc_lock+0x8>)
 801a63e:	f7ff bf01 	b.w	801a444 <__retarget_lock_acquire_recursive>
 801a642:	bf00      	nop
 801a644:	2401619c 	.word	0x2401619c

0801a648 <__malloc_unlock>:
 801a648:	4801      	ldr	r0, [pc, #4]	@ (801a650 <__malloc_unlock+0x8>)
 801a64a:	f7ff befc 	b.w	801a446 <__retarget_lock_release_recursive>
 801a64e:	bf00      	nop
 801a650:	2401619c 	.word	0x2401619c

0801a654 <__ssputs_r>:
 801a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a658:	688e      	ldr	r6, [r1, #8]
 801a65a:	461f      	mov	r7, r3
 801a65c:	42be      	cmp	r6, r7
 801a65e:	680b      	ldr	r3, [r1, #0]
 801a660:	4682      	mov	sl, r0
 801a662:	460c      	mov	r4, r1
 801a664:	4690      	mov	r8, r2
 801a666:	d82d      	bhi.n	801a6c4 <__ssputs_r+0x70>
 801a668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a66c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a670:	d026      	beq.n	801a6c0 <__ssputs_r+0x6c>
 801a672:	6965      	ldr	r5, [r4, #20]
 801a674:	6909      	ldr	r1, [r1, #16]
 801a676:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a67a:	eba3 0901 	sub.w	r9, r3, r1
 801a67e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a682:	1c7b      	adds	r3, r7, #1
 801a684:	444b      	add	r3, r9
 801a686:	106d      	asrs	r5, r5, #1
 801a688:	429d      	cmp	r5, r3
 801a68a:	bf38      	it	cc
 801a68c:	461d      	movcc	r5, r3
 801a68e:	0553      	lsls	r3, r2, #21
 801a690:	d527      	bpl.n	801a6e2 <__ssputs_r+0x8e>
 801a692:	4629      	mov	r1, r5
 801a694:	f7ff ff52 	bl	801a53c <_malloc_r>
 801a698:	4606      	mov	r6, r0
 801a69a:	b360      	cbz	r0, 801a6f6 <__ssputs_r+0xa2>
 801a69c:	6921      	ldr	r1, [r4, #16]
 801a69e:	464a      	mov	r2, r9
 801a6a0:	f7ff fed2 	bl	801a448 <memcpy>
 801a6a4:	89a3      	ldrh	r3, [r4, #12]
 801a6a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a6aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a6ae:	81a3      	strh	r3, [r4, #12]
 801a6b0:	6126      	str	r6, [r4, #16]
 801a6b2:	6165      	str	r5, [r4, #20]
 801a6b4:	444e      	add	r6, r9
 801a6b6:	eba5 0509 	sub.w	r5, r5, r9
 801a6ba:	6026      	str	r6, [r4, #0]
 801a6bc:	60a5      	str	r5, [r4, #8]
 801a6be:	463e      	mov	r6, r7
 801a6c0:	42be      	cmp	r6, r7
 801a6c2:	d900      	bls.n	801a6c6 <__ssputs_r+0x72>
 801a6c4:	463e      	mov	r6, r7
 801a6c6:	6820      	ldr	r0, [r4, #0]
 801a6c8:	4632      	mov	r2, r6
 801a6ca:	4641      	mov	r1, r8
 801a6cc:	f000 faa6 	bl	801ac1c <memmove>
 801a6d0:	68a3      	ldr	r3, [r4, #8]
 801a6d2:	1b9b      	subs	r3, r3, r6
 801a6d4:	60a3      	str	r3, [r4, #8]
 801a6d6:	6823      	ldr	r3, [r4, #0]
 801a6d8:	4433      	add	r3, r6
 801a6da:	6023      	str	r3, [r4, #0]
 801a6dc:	2000      	movs	r0, #0
 801a6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6e2:	462a      	mov	r2, r5
 801a6e4:	f000 fac4 	bl	801ac70 <_realloc_r>
 801a6e8:	4606      	mov	r6, r0
 801a6ea:	2800      	cmp	r0, #0
 801a6ec:	d1e0      	bne.n	801a6b0 <__ssputs_r+0x5c>
 801a6ee:	6921      	ldr	r1, [r4, #16]
 801a6f0:	4650      	mov	r0, sl
 801a6f2:	f7ff feb7 	bl	801a464 <_free_r>
 801a6f6:	230c      	movs	r3, #12
 801a6f8:	f8ca 3000 	str.w	r3, [sl]
 801a6fc:	89a3      	ldrh	r3, [r4, #12]
 801a6fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a702:	81a3      	strh	r3, [r4, #12]
 801a704:	f04f 30ff 	mov.w	r0, #4294967295
 801a708:	e7e9      	b.n	801a6de <__ssputs_r+0x8a>
	...

0801a70c <_svfiprintf_r>:
 801a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a710:	4698      	mov	r8, r3
 801a712:	898b      	ldrh	r3, [r1, #12]
 801a714:	061b      	lsls	r3, r3, #24
 801a716:	b09d      	sub	sp, #116	@ 0x74
 801a718:	4607      	mov	r7, r0
 801a71a:	460d      	mov	r5, r1
 801a71c:	4614      	mov	r4, r2
 801a71e:	d510      	bpl.n	801a742 <_svfiprintf_r+0x36>
 801a720:	690b      	ldr	r3, [r1, #16]
 801a722:	b973      	cbnz	r3, 801a742 <_svfiprintf_r+0x36>
 801a724:	2140      	movs	r1, #64	@ 0x40
 801a726:	f7ff ff09 	bl	801a53c <_malloc_r>
 801a72a:	6028      	str	r0, [r5, #0]
 801a72c:	6128      	str	r0, [r5, #16]
 801a72e:	b930      	cbnz	r0, 801a73e <_svfiprintf_r+0x32>
 801a730:	230c      	movs	r3, #12
 801a732:	603b      	str	r3, [r7, #0]
 801a734:	f04f 30ff 	mov.w	r0, #4294967295
 801a738:	b01d      	add	sp, #116	@ 0x74
 801a73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a73e:	2340      	movs	r3, #64	@ 0x40
 801a740:	616b      	str	r3, [r5, #20]
 801a742:	2300      	movs	r3, #0
 801a744:	9309      	str	r3, [sp, #36]	@ 0x24
 801a746:	2320      	movs	r3, #32
 801a748:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a74c:	f8cd 800c 	str.w	r8, [sp, #12]
 801a750:	2330      	movs	r3, #48	@ 0x30
 801a752:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a8f0 <_svfiprintf_r+0x1e4>
 801a756:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a75a:	f04f 0901 	mov.w	r9, #1
 801a75e:	4623      	mov	r3, r4
 801a760:	469a      	mov	sl, r3
 801a762:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a766:	b10a      	cbz	r2, 801a76c <_svfiprintf_r+0x60>
 801a768:	2a25      	cmp	r2, #37	@ 0x25
 801a76a:	d1f9      	bne.n	801a760 <_svfiprintf_r+0x54>
 801a76c:	ebba 0b04 	subs.w	fp, sl, r4
 801a770:	d00b      	beq.n	801a78a <_svfiprintf_r+0x7e>
 801a772:	465b      	mov	r3, fp
 801a774:	4622      	mov	r2, r4
 801a776:	4629      	mov	r1, r5
 801a778:	4638      	mov	r0, r7
 801a77a:	f7ff ff6b 	bl	801a654 <__ssputs_r>
 801a77e:	3001      	adds	r0, #1
 801a780:	f000 80a7 	beq.w	801a8d2 <_svfiprintf_r+0x1c6>
 801a784:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a786:	445a      	add	r2, fp
 801a788:	9209      	str	r2, [sp, #36]	@ 0x24
 801a78a:	f89a 3000 	ldrb.w	r3, [sl]
 801a78e:	2b00      	cmp	r3, #0
 801a790:	f000 809f 	beq.w	801a8d2 <_svfiprintf_r+0x1c6>
 801a794:	2300      	movs	r3, #0
 801a796:	f04f 32ff 	mov.w	r2, #4294967295
 801a79a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a79e:	f10a 0a01 	add.w	sl, sl, #1
 801a7a2:	9304      	str	r3, [sp, #16]
 801a7a4:	9307      	str	r3, [sp, #28]
 801a7a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a7aa:	931a      	str	r3, [sp, #104]	@ 0x68
 801a7ac:	4654      	mov	r4, sl
 801a7ae:	2205      	movs	r2, #5
 801a7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a7b4:	484e      	ldr	r0, [pc, #312]	@ (801a8f0 <_svfiprintf_r+0x1e4>)
 801a7b6:	f7e5 fdab 	bl	8000310 <memchr>
 801a7ba:	9a04      	ldr	r2, [sp, #16]
 801a7bc:	b9d8      	cbnz	r0, 801a7f6 <_svfiprintf_r+0xea>
 801a7be:	06d0      	lsls	r0, r2, #27
 801a7c0:	bf44      	itt	mi
 801a7c2:	2320      	movmi	r3, #32
 801a7c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a7c8:	0711      	lsls	r1, r2, #28
 801a7ca:	bf44      	itt	mi
 801a7cc:	232b      	movmi	r3, #43	@ 0x2b
 801a7ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a7d2:	f89a 3000 	ldrb.w	r3, [sl]
 801a7d6:	2b2a      	cmp	r3, #42	@ 0x2a
 801a7d8:	d015      	beq.n	801a806 <_svfiprintf_r+0xfa>
 801a7da:	9a07      	ldr	r2, [sp, #28]
 801a7dc:	4654      	mov	r4, sl
 801a7de:	2000      	movs	r0, #0
 801a7e0:	f04f 0c0a 	mov.w	ip, #10
 801a7e4:	4621      	mov	r1, r4
 801a7e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a7ea:	3b30      	subs	r3, #48	@ 0x30
 801a7ec:	2b09      	cmp	r3, #9
 801a7ee:	d94b      	bls.n	801a888 <_svfiprintf_r+0x17c>
 801a7f0:	b1b0      	cbz	r0, 801a820 <_svfiprintf_r+0x114>
 801a7f2:	9207      	str	r2, [sp, #28]
 801a7f4:	e014      	b.n	801a820 <_svfiprintf_r+0x114>
 801a7f6:	eba0 0308 	sub.w	r3, r0, r8
 801a7fa:	fa09 f303 	lsl.w	r3, r9, r3
 801a7fe:	4313      	orrs	r3, r2
 801a800:	9304      	str	r3, [sp, #16]
 801a802:	46a2      	mov	sl, r4
 801a804:	e7d2      	b.n	801a7ac <_svfiprintf_r+0xa0>
 801a806:	9b03      	ldr	r3, [sp, #12]
 801a808:	1d19      	adds	r1, r3, #4
 801a80a:	681b      	ldr	r3, [r3, #0]
 801a80c:	9103      	str	r1, [sp, #12]
 801a80e:	2b00      	cmp	r3, #0
 801a810:	bfbb      	ittet	lt
 801a812:	425b      	neglt	r3, r3
 801a814:	f042 0202 	orrlt.w	r2, r2, #2
 801a818:	9307      	strge	r3, [sp, #28]
 801a81a:	9307      	strlt	r3, [sp, #28]
 801a81c:	bfb8      	it	lt
 801a81e:	9204      	strlt	r2, [sp, #16]
 801a820:	7823      	ldrb	r3, [r4, #0]
 801a822:	2b2e      	cmp	r3, #46	@ 0x2e
 801a824:	d10a      	bne.n	801a83c <_svfiprintf_r+0x130>
 801a826:	7863      	ldrb	r3, [r4, #1]
 801a828:	2b2a      	cmp	r3, #42	@ 0x2a
 801a82a:	d132      	bne.n	801a892 <_svfiprintf_r+0x186>
 801a82c:	9b03      	ldr	r3, [sp, #12]
 801a82e:	1d1a      	adds	r2, r3, #4
 801a830:	681b      	ldr	r3, [r3, #0]
 801a832:	9203      	str	r2, [sp, #12]
 801a834:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a838:	3402      	adds	r4, #2
 801a83a:	9305      	str	r3, [sp, #20]
 801a83c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a900 <_svfiprintf_r+0x1f4>
 801a840:	7821      	ldrb	r1, [r4, #0]
 801a842:	2203      	movs	r2, #3
 801a844:	4650      	mov	r0, sl
 801a846:	f7e5 fd63 	bl	8000310 <memchr>
 801a84a:	b138      	cbz	r0, 801a85c <_svfiprintf_r+0x150>
 801a84c:	9b04      	ldr	r3, [sp, #16]
 801a84e:	eba0 000a 	sub.w	r0, r0, sl
 801a852:	2240      	movs	r2, #64	@ 0x40
 801a854:	4082      	lsls	r2, r0
 801a856:	4313      	orrs	r3, r2
 801a858:	3401      	adds	r4, #1
 801a85a:	9304      	str	r3, [sp, #16]
 801a85c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a860:	4824      	ldr	r0, [pc, #144]	@ (801a8f4 <_svfiprintf_r+0x1e8>)
 801a862:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a866:	2206      	movs	r2, #6
 801a868:	f7e5 fd52 	bl	8000310 <memchr>
 801a86c:	2800      	cmp	r0, #0
 801a86e:	d036      	beq.n	801a8de <_svfiprintf_r+0x1d2>
 801a870:	4b21      	ldr	r3, [pc, #132]	@ (801a8f8 <_svfiprintf_r+0x1ec>)
 801a872:	bb1b      	cbnz	r3, 801a8bc <_svfiprintf_r+0x1b0>
 801a874:	9b03      	ldr	r3, [sp, #12]
 801a876:	3307      	adds	r3, #7
 801a878:	f023 0307 	bic.w	r3, r3, #7
 801a87c:	3308      	adds	r3, #8
 801a87e:	9303      	str	r3, [sp, #12]
 801a880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a882:	4433      	add	r3, r6
 801a884:	9309      	str	r3, [sp, #36]	@ 0x24
 801a886:	e76a      	b.n	801a75e <_svfiprintf_r+0x52>
 801a888:	fb0c 3202 	mla	r2, ip, r2, r3
 801a88c:	460c      	mov	r4, r1
 801a88e:	2001      	movs	r0, #1
 801a890:	e7a8      	b.n	801a7e4 <_svfiprintf_r+0xd8>
 801a892:	2300      	movs	r3, #0
 801a894:	3401      	adds	r4, #1
 801a896:	9305      	str	r3, [sp, #20]
 801a898:	4619      	mov	r1, r3
 801a89a:	f04f 0c0a 	mov.w	ip, #10
 801a89e:	4620      	mov	r0, r4
 801a8a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a8a4:	3a30      	subs	r2, #48	@ 0x30
 801a8a6:	2a09      	cmp	r2, #9
 801a8a8:	d903      	bls.n	801a8b2 <_svfiprintf_r+0x1a6>
 801a8aa:	2b00      	cmp	r3, #0
 801a8ac:	d0c6      	beq.n	801a83c <_svfiprintf_r+0x130>
 801a8ae:	9105      	str	r1, [sp, #20]
 801a8b0:	e7c4      	b.n	801a83c <_svfiprintf_r+0x130>
 801a8b2:	fb0c 2101 	mla	r1, ip, r1, r2
 801a8b6:	4604      	mov	r4, r0
 801a8b8:	2301      	movs	r3, #1
 801a8ba:	e7f0      	b.n	801a89e <_svfiprintf_r+0x192>
 801a8bc:	ab03      	add	r3, sp, #12
 801a8be:	9300      	str	r3, [sp, #0]
 801a8c0:	462a      	mov	r2, r5
 801a8c2:	4b0e      	ldr	r3, [pc, #56]	@ (801a8fc <_svfiprintf_r+0x1f0>)
 801a8c4:	a904      	add	r1, sp, #16
 801a8c6:	4638      	mov	r0, r7
 801a8c8:	f3af 8000 	nop.w
 801a8cc:	1c42      	adds	r2, r0, #1
 801a8ce:	4606      	mov	r6, r0
 801a8d0:	d1d6      	bne.n	801a880 <_svfiprintf_r+0x174>
 801a8d2:	89ab      	ldrh	r3, [r5, #12]
 801a8d4:	065b      	lsls	r3, r3, #25
 801a8d6:	f53f af2d 	bmi.w	801a734 <_svfiprintf_r+0x28>
 801a8da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a8dc:	e72c      	b.n	801a738 <_svfiprintf_r+0x2c>
 801a8de:	ab03      	add	r3, sp, #12
 801a8e0:	9300      	str	r3, [sp, #0]
 801a8e2:	462a      	mov	r2, r5
 801a8e4:	4b05      	ldr	r3, [pc, #20]	@ (801a8fc <_svfiprintf_r+0x1f0>)
 801a8e6:	a904      	add	r1, sp, #16
 801a8e8:	4638      	mov	r0, r7
 801a8ea:	f000 f879 	bl	801a9e0 <_printf_i>
 801a8ee:	e7ed      	b.n	801a8cc <_svfiprintf_r+0x1c0>
 801a8f0:	0801b730 	.word	0x0801b730
 801a8f4:	0801b73a 	.word	0x0801b73a
 801a8f8:	00000000 	.word	0x00000000
 801a8fc:	0801a655 	.word	0x0801a655
 801a900:	0801b736 	.word	0x0801b736

0801a904 <_printf_common>:
 801a904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a908:	4616      	mov	r6, r2
 801a90a:	4698      	mov	r8, r3
 801a90c:	688a      	ldr	r2, [r1, #8]
 801a90e:	690b      	ldr	r3, [r1, #16]
 801a910:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a914:	4293      	cmp	r3, r2
 801a916:	bfb8      	it	lt
 801a918:	4613      	movlt	r3, r2
 801a91a:	6033      	str	r3, [r6, #0]
 801a91c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a920:	4607      	mov	r7, r0
 801a922:	460c      	mov	r4, r1
 801a924:	b10a      	cbz	r2, 801a92a <_printf_common+0x26>
 801a926:	3301      	adds	r3, #1
 801a928:	6033      	str	r3, [r6, #0]
 801a92a:	6823      	ldr	r3, [r4, #0]
 801a92c:	0699      	lsls	r1, r3, #26
 801a92e:	bf42      	ittt	mi
 801a930:	6833      	ldrmi	r3, [r6, #0]
 801a932:	3302      	addmi	r3, #2
 801a934:	6033      	strmi	r3, [r6, #0]
 801a936:	6825      	ldr	r5, [r4, #0]
 801a938:	f015 0506 	ands.w	r5, r5, #6
 801a93c:	d106      	bne.n	801a94c <_printf_common+0x48>
 801a93e:	f104 0a19 	add.w	sl, r4, #25
 801a942:	68e3      	ldr	r3, [r4, #12]
 801a944:	6832      	ldr	r2, [r6, #0]
 801a946:	1a9b      	subs	r3, r3, r2
 801a948:	42ab      	cmp	r3, r5
 801a94a:	dc26      	bgt.n	801a99a <_printf_common+0x96>
 801a94c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a950:	6822      	ldr	r2, [r4, #0]
 801a952:	3b00      	subs	r3, #0
 801a954:	bf18      	it	ne
 801a956:	2301      	movne	r3, #1
 801a958:	0692      	lsls	r2, r2, #26
 801a95a:	d42b      	bmi.n	801a9b4 <_printf_common+0xb0>
 801a95c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a960:	4641      	mov	r1, r8
 801a962:	4638      	mov	r0, r7
 801a964:	47c8      	blx	r9
 801a966:	3001      	adds	r0, #1
 801a968:	d01e      	beq.n	801a9a8 <_printf_common+0xa4>
 801a96a:	6823      	ldr	r3, [r4, #0]
 801a96c:	6922      	ldr	r2, [r4, #16]
 801a96e:	f003 0306 	and.w	r3, r3, #6
 801a972:	2b04      	cmp	r3, #4
 801a974:	bf02      	ittt	eq
 801a976:	68e5      	ldreq	r5, [r4, #12]
 801a978:	6833      	ldreq	r3, [r6, #0]
 801a97a:	1aed      	subeq	r5, r5, r3
 801a97c:	68a3      	ldr	r3, [r4, #8]
 801a97e:	bf0c      	ite	eq
 801a980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a984:	2500      	movne	r5, #0
 801a986:	4293      	cmp	r3, r2
 801a988:	bfc4      	itt	gt
 801a98a:	1a9b      	subgt	r3, r3, r2
 801a98c:	18ed      	addgt	r5, r5, r3
 801a98e:	2600      	movs	r6, #0
 801a990:	341a      	adds	r4, #26
 801a992:	42b5      	cmp	r5, r6
 801a994:	d11a      	bne.n	801a9cc <_printf_common+0xc8>
 801a996:	2000      	movs	r0, #0
 801a998:	e008      	b.n	801a9ac <_printf_common+0xa8>
 801a99a:	2301      	movs	r3, #1
 801a99c:	4652      	mov	r2, sl
 801a99e:	4641      	mov	r1, r8
 801a9a0:	4638      	mov	r0, r7
 801a9a2:	47c8      	blx	r9
 801a9a4:	3001      	adds	r0, #1
 801a9a6:	d103      	bne.n	801a9b0 <_printf_common+0xac>
 801a9a8:	f04f 30ff 	mov.w	r0, #4294967295
 801a9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a9b0:	3501      	adds	r5, #1
 801a9b2:	e7c6      	b.n	801a942 <_printf_common+0x3e>
 801a9b4:	18e1      	adds	r1, r4, r3
 801a9b6:	1c5a      	adds	r2, r3, #1
 801a9b8:	2030      	movs	r0, #48	@ 0x30
 801a9ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a9be:	4422      	add	r2, r4
 801a9c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a9c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a9c8:	3302      	adds	r3, #2
 801a9ca:	e7c7      	b.n	801a95c <_printf_common+0x58>
 801a9cc:	2301      	movs	r3, #1
 801a9ce:	4622      	mov	r2, r4
 801a9d0:	4641      	mov	r1, r8
 801a9d2:	4638      	mov	r0, r7
 801a9d4:	47c8      	blx	r9
 801a9d6:	3001      	adds	r0, #1
 801a9d8:	d0e6      	beq.n	801a9a8 <_printf_common+0xa4>
 801a9da:	3601      	adds	r6, #1
 801a9dc:	e7d9      	b.n	801a992 <_printf_common+0x8e>
	...

0801a9e0 <_printf_i>:
 801a9e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a9e4:	7e0f      	ldrb	r7, [r1, #24]
 801a9e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a9e8:	2f78      	cmp	r7, #120	@ 0x78
 801a9ea:	4691      	mov	r9, r2
 801a9ec:	4680      	mov	r8, r0
 801a9ee:	460c      	mov	r4, r1
 801a9f0:	469a      	mov	sl, r3
 801a9f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a9f6:	d807      	bhi.n	801aa08 <_printf_i+0x28>
 801a9f8:	2f62      	cmp	r7, #98	@ 0x62
 801a9fa:	d80a      	bhi.n	801aa12 <_printf_i+0x32>
 801a9fc:	2f00      	cmp	r7, #0
 801a9fe:	f000 80d1 	beq.w	801aba4 <_printf_i+0x1c4>
 801aa02:	2f58      	cmp	r7, #88	@ 0x58
 801aa04:	f000 80b8 	beq.w	801ab78 <_printf_i+0x198>
 801aa08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801aa0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801aa10:	e03a      	b.n	801aa88 <_printf_i+0xa8>
 801aa12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801aa16:	2b15      	cmp	r3, #21
 801aa18:	d8f6      	bhi.n	801aa08 <_printf_i+0x28>
 801aa1a:	a101      	add	r1, pc, #4	@ (adr r1, 801aa20 <_printf_i+0x40>)
 801aa1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801aa20:	0801aa79 	.word	0x0801aa79
 801aa24:	0801aa8d 	.word	0x0801aa8d
 801aa28:	0801aa09 	.word	0x0801aa09
 801aa2c:	0801aa09 	.word	0x0801aa09
 801aa30:	0801aa09 	.word	0x0801aa09
 801aa34:	0801aa09 	.word	0x0801aa09
 801aa38:	0801aa8d 	.word	0x0801aa8d
 801aa3c:	0801aa09 	.word	0x0801aa09
 801aa40:	0801aa09 	.word	0x0801aa09
 801aa44:	0801aa09 	.word	0x0801aa09
 801aa48:	0801aa09 	.word	0x0801aa09
 801aa4c:	0801ab8b 	.word	0x0801ab8b
 801aa50:	0801aab7 	.word	0x0801aab7
 801aa54:	0801ab45 	.word	0x0801ab45
 801aa58:	0801aa09 	.word	0x0801aa09
 801aa5c:	0801aa09 	.word	0x0801aa09
 801aa60:	0801abad 	.word	0x0801abad
 801aa64:	0801aa09 	.word	0x0801aa09
 801aa68:	0801aab7 	.word	0x0801aab7
 801aa6c:	0801aa09 	.word	0x0801aa09
 801aa70:	0801aa09 	.word	0x0801aa09
 801aa74:	0801ab4d 	.word	0x0801ab4d
 801aa78:	6833      	ldr	r3, [r6, #0]
 801aa7a:	1d1a      	adds	r2, r3, #4
 801aa7c:	681b      	ldr	r3, [r3, #0]
 801aa7e:	6032      	str	r2, [r6, #0]
 801aa80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801aa84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801aa88:	2301      	movs	r3, #1
 801aa8a:	e09c      	b.n	801abc6 <_printf_i+0x1e6>
 801aa8c:	6833      	ldr	r3, [r6, #0]
 801aa8e:	6820      	ldr	r0, [r4, #0]
 801aa90:	1d19      	adds	r1, r3, #4
 801aa92:	6031      	str	r1, [r6, #0]
 801aa94:	0606      	lsls	r6, r0, #24
 801aa96:	d501      	bpl.n	801aa9c <_printf_i+0xbc>
 801aa98:	681d      	ldr	r5, [r3, #0]
 801aa9a:	e003      	b.n	801aaa4 <_printf_i+0xc4>
 801aa9c:	0645      	lsls	r5, r0, #25
 801aa9e:	d5fb      	bpl.n	801aa98 <_printf_i+0xb8>
 801aaa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801aaa4:	2d00      	cmp	r5, #0
 801aaa6:	da03      	bge.n	801aab0 <_printf_i+0xd0>
 801aaa8:	232d      	movs	r3, #45	@ 0x2d
 801aaaa:	426d      	negs	r5, r5
 801aaac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801aab0:	4858      	ldr	r0, [pc, #352]	@ (801ac14 <_printf_i+0x234>)
 801aab2:	230a      	movs	r3, #10
 801aab4:	e011      	b.n	801aada <_printf_i+0xfa>
 801aab6:	6821      	ldr	r1, [r4, #0]
 801aab8:	6833      	ldr	r3, [r6, #0]
 801aaba:	0608      	lsls	r0, r1, #24
 801aabc:	f853 5b04 	ldr.w	r5, [r3], #4
 801aac0:	d402      	bmi.n	801aac8 <_printf_i+0xe8>
 801aac2:	0649      	lsls	r1, r1, #25
 801aac4:	bf48      	it	mi
 801aac6:	b2ad      	uxthmi	r5, r5
 801aac8:	2f6f      	cmp	r7, #111	@ 0x6f
 801aaca:	4852      	ldr	r0, [pc, #328]	@ (801ac14 <_printf_i+0x234>)
 801aacc:	6033      	str	r3, [r6, #0]
 801aace:	bf14      	ite	ne
 801aad0:	230a      	movne	r3, #10
 801aad2:	2308      	moveq	r3, #8
 801aad4:	2100      	movs	r1, #0
 801aad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801aada:	6866      	ldr	r6, [r4, #4]
 801aadc:	60a6      	str	r6, [r4, #8]
 801aade:	2e00      	cmp	r6, #0
 801aae0:	db05      	blt.n	801aaee <_printf_i+0x10e>
 801aae2:	6821      	ldr	r1, [r4, #0]
 801aae4:	432e      	orrs	r6, r5
 801aae6:	f021 0104 	bic.w	r1, r1, #4
 801aaea:	6021      	str	r1, [r4, #0]
 801aaec:	d04b      	beq.n	801ab86 <_printf_i+0x1a6>
 801aaee:	4616      	mov	r6, r2
 801aaf0:	fbb5 f1f3 	udiv	r1, r5, r3
 801aaf4:	fb03 5711 	mls	r7, r3, r1, r5
 801aaf8:	5dc7      	ldrb	r7, [r0, r7]
 801aafa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801aafe:	462f      	mov	r7, r5
 801ab00:	42bb      	cmp	r3, r7
 801ab02:	460d      	mov	r5, r1
 801ab04:	d9f4      	bls.n	801aaf0 <_printf_i+0x110>
 801ab06:	2b08      	cmp	r3, #8
 801ab08:	d10b      	bne.n	801ab22 <_printf_i+0x142>
 801ab0a:	6823      	ldr	r3, [r4, #0]
 801ab0c:	07df      	lsls	r7, r3, #31
 801ab0e:	d508      	bpl.n	801ab22 <_printf_i+0x142>
 801ab10:	6923      	ldr	r3, [r4, #16]
 801ab12:	6861      	ldr	r1, [r4, #4]
 801ab14:	4299      	cmp	r1, r3
 801ab16:	bfde      	ittt	le
 801ab18:	2330      	movle	r3, #48	@ 0x30
 801ab1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ab1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ab22:	1b92      	subs	r2, r2, r6
 801ab24:	6122      	str	r2, [r4, #16]
 801ab26:	f8cd a000 	str.w	sl, [sp]
 801ab2a:	464b      	mov	r3, r9
 801ab2c:	aa03      	add	r2, sp, #12
 801ab2e:	4621      	mov	r1, r4
 801ab30:	4640      	mov	r0, r8
 801ab32:	f7ff fee7 	bl	801a904 <_printf_common>
 801ab36:	3001      	adds	r0, #1
 801ab38:	d14a      	bne.n	801abd0 <_printf_i+0x1f0>
 801ab3a:	f04f 30ff 	mov.w	r0, #4294967295
 801ab3e:	b004      	add	sp, #16
 801ab40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab44:	6823      	ldr	r3, [r4, #0]
 801ab46:	f043 0320 	orr.w	r3, r3, #32
 801ab4a:	6023      	str	r3, [r4, #0]
 801ab4c:	4832      	ldr	r0, [pc, #200]	@ (801ac18 <_printf_i+0x238>)
 801ab4e:	2778      	movs	r7, #120	@ 0x78
 801ab50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ab54:	6823      	ldr	r3, [r4, #0]
 801ab56:	6831      	ldr	r1, [r6, #0]
 801ab58:	061f      	lsls	r7, r3, #24
 801ab5a:	f851 5b04 	ldr.w	r5, [r1], #4
 801ab5e:	d402      	bmi.n	801ab66 <_printf_i+0x186>
 801ab60:	065f      	lsls	r7, r3, #25
 801ab62:	bf48      	it	mi
 801ab64:	b2ad      	uxthmi	r5, r5
 801ab66:	6031      	str	r1, [r6, #0]
 801ab68:	07d9      	lsls	r1, r3, #31
 801ab6a:	bf44      	itt	mi
 801ab6c:	f043 0320 	orrmi.w	r3, r3, #32
 801ab70:	6023      	strmi	r3, [r4, #0]
 801ab72:	b11d      	cbz	r5, 801ab7c <_printf_i+0x19c>
 801ab74:	2310      	movs	r3, #16
 801ab76:	e7ad      	b.n	801aad4 <_printf_i+0xf4>
 801ab78:	4826      	ldr	r0, [pc, #152]	@ (801ac14 <_printf_i+0x234>)
 801ab7a:	e7e9      	b.n	801ab50 <_printf_i+0x170>
 801ab7c:	6823      	ldr	r3, [r4, #0]
 801ab7e:	f023 0320 	bic.w	r3, r3, #32
 801ab82:	6023      	str	r3, [r4, #0]
 801ab84:	e7f6      	b.n	801ab74 <_printf_i+0x194>
 801ab86:	4616      	mov	r6, r2
 801ab88:	e7bd      	b.n	801ab06 <_printf_i+0x126>
 801ab8a:	6833      	ldr	r3, [r6, #0]
 801ab8c:	6825      	ldr	r5, [r4, #0]
 801ab8e:	6961      	ldr	r1, [r4, #20]
 801ab90:	1d18      	adds	r0, r3, #4
 801ab92:	6030      	str	r0, [r6, #0]
 801ab94:	062e      	lsls	r6, r5, #24
 801ab96:	681b      	ldr	r3, [r3, #0]
 801ab98:	d501      	bpl.n	801ab9e <_printf_i+0x1be>
 801ab9a:	6019      	str	r1, [r3, #0]
 801ab9c:	e002      	b.n	801aba4 <_printf_i+0x1c4>
 801ab9e:	0668      	lsls	r0, r5, #25
 801aba0:	d5fb      	bpl.n	801ab9a <_printf_i+0x1ba>
 801aba2:	8019      	strh	r1, [r3, #0]
 801aba4:	2300      	movs	r3, #0
 801aba6:	6123      	str	r3, [r4, #16]
 801aba8:	4616      	mov	r6, r2
 801abaa:	e7bc      	b.n	801ab26 <_printf_i+0x146>
 801abac:	6833      	ldr	r3, [r6, #0]
 801abae:	1d1a      	adds	r2, r3, #4
 801abb0:	6032      	str	r2, [r6, #0]
 801abb2:	681e      	ldr	r6, [r3, #0]
 801abb4:	6862      	ldr	r2, [r4, #4]
 801abb6:	2100      	movs	r1, #0
 801abb8:	4630      	mov	r0, r6
 801abba:	f7e5 fba9 	bl	8000310 <memchr>
 801abbe:	b108      	cbz	r0, 801abc4 <_printf_i+0x1e4>
 801abc0:	1b80      	subs	r0, r0, r6
 801abc2:	6060      	str	r0, [r4, #4]
 801abc4:	6863      	ldr	r3, [r4, #4]
 801abc6:	6123      	str	r3, [r4, #16]
 801abc8:	2300      	movs	r3, #0
 801abca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801abce:	e7aa      	b.n	801ab26 <_printf_i+0x146>
 801abd0:	6923      	ldr	r3, [r4, #16]
 801abd2:	4632      	mov	r2, r6
 801abd4:	4649      	mov	r1, r9
 801abd6:	4640      	mov	r0, r8
 801abd8:	47d0      	blx	sl
 801abda:	3001      	adds	r0, #1
 801abdc:	d0ad      	beq.n	801ab3a <_printf_i+0x15a>
 801abde:	6823      	ldr	r3, [r4, #0]
 801abe0:	079b      	lsls	r3, r3, #30
 801abe2:	d413      	bmi.n	801ac0c <_printf_i+0x22c>
 801abe4:	68e0      	ldr	r0, [r4, #12]
 801abe6:	9b03      	ldr	r3, [sp, #12]
 801abe8:	4298      	cmp	r0, r3
 801abea:	bfb8      	it	lt
 801abec:	4618      	movlt	r0, r3
 801abee:	e7a6      	b.n	801ab3e <_printf_i+0x15e>
 801abf0:	2301      	movs	r3, #1
 801abf2:	4632      	mov	r2, r6
 801abf4:	4649      	mov	r1, r9
 801abf6:	4640      	mov	r0, r8
 801abf8:	47d0      	blx	sl
 801abfa:	3001      	adds	r0, #1
 801abfc:	d09d      	beq.n	801ab3a <_printf_i+0x15a>
 801abfe:	3501      	adds	r5, #1
 801ac00:	68e3      	ldr	r3, [r4, #12]
 801ac02:	9903      	ldr	r1, [sp, #12]
 801ac04:	1a5b      	subs	r3, r3, r1
 801ac06:	42ab      	cmp	r3, r5
 801ac08:	dcf2      	bgt.n	801abf0 <_printf_i+0x210>
 801ac0a:	e7eb      	b.n	801abe4 <_printf_i+0x204>
 801ac0c:	2500      	movs	r5, #0
 801ac0e:	f104 0619 	add.w	r6, r4, #25
 801ac12:	e7f5      	b.n	801ac00 <_printf_i+0x220>
 801ac14:	0801b741 	.word	0x0801b741
 801ac18:	0801b752 	.word	0x0801b752

0801ac1c <memmove>:
 801ac1c:	4288      	cmp	r0, r1
 801ac1e:	b510      	push	{r4, lr}
 801ac20:	eb01 0402 	add.w	r4, r1, r2
 801ac24:	d902      	bls.n	801ac2c <memmove+0x10>
 801ac26:	4284      	cmp	r4, r0
 801ac28:	4623      	mov	r3, r4
 801ac2a:	d807      	bhi.n	801ac3c <memmove+0x20>
 801ac2c:	1e43      	subs	r3, r0, #1
 801ac2e:	42a1      	cmp	r1, r4
 801ac30:	d008      	beq.n	801ac44 <memmove+0x28>
 801ac32:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ac36:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ac3a:	e7f8      	b.n	801ac2e <memmove+0x12>
 801ac3c:	4402      	add	r2, r0
 801ac3e:	4601      	mov	r1, r0
 801ac40:	428a      	cmp	r2, r1
 801ac42:	d100      	bne.n	801ac46 <memmove+0x2a>
 801ac44:	bd10      	pop	{r4, pc}
 801ac46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ac4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ac4e:	e7f7      	b.n	801ac40 <memmove+0x24>

0801ac50 <_sbrk_r>:
 801ac50:	b538      	push	{r3, r4, r5, lr}
 801ac52:	4d06      	ldr	r5, [pc, #24]	@ (801ac6c <_sbrk_r+0x1c>)
 801ac54:	2300      	movs	r3, #0
 801ac56:	4604      	mov	r4, r0
 801ac58:	4608      	mov	r0, r1
 801ac5a:	602b      	str	r3, [r5, #0]
 801ac5c:	f7fe fd70 	bl	8019740 <_sbrk>
 801ac60:	1c43      	adds	r3, r0, #1
 801ac62:	d102      	bne.n	801ac6a <_sbrk_r+0x1a>
 801ac64:	682b      	ldr	r3, [r5, #0]
 801ac66:	b103      	cbz	r3, 801ac6a <_sbrk_r+0x1a>
 801ac68:	6023      	str	r3, [r4, #0]
 801ac6a:	bd38      	pop	{r3, r4, r5, pc}
 801ac6c:	24016198 	.word	0x24016198

0801ac70 <_realloc_r>:
 801ac70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac74:	4607      	mov	r7, r0
 801ac76:	4614      	mov	r4, r2
 801ac78:	460d      	mov	r5, r1
 801ac7a:	b921      	cbnz	r1, 801ac86 <_realloc_r+0x16>
 801ac7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ac80:	4611      	mov	r1, r2
 801ac82:	f7ff bc5b 	b.w	801a53c <_malloc_r>
 801ac86:	b92a      	cbnz	r2, 801ac94 <_realloc_r+0x24>
 801ac88:	f7ff fbec 	bl	801a464 <_free_r>
 801ac8c:	4625      	mov	r5, r4
 801ac8e:	4628      	mov	r0, r5
 801ac90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac94:	f000 f81a 	bl	801accc <_malloc_usable_size_r>
 801ac98:	4284      	cmp	r4, r0
 801ac9a:	4606      	mov	r6, r0
 801ac9c:	d802      	bhi.n	801aca4 <_realloc_r+0x34>
 801ac9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801aca2:	d8f4      	bhi.n	801ac8e <_realloc_r+0x1e>
 801aca4:	4621      	mov	r1, r4
 801aca6:	4638      	mov	r0, r7
 801aca8:	f7ff fc48 	bl	801a53c <_malloc_r>
 801acac:	4680      	mov	r8, r0
 801acae:	b908      	cbnz	r0, 801acb4 <_realloc_r+0x44>
 801acb0:	4645      	mov	r5, r8
 801acb2:	e7ec      	b.n	801ac8e <_realloc_r+0x1e>
 801acb4:	42b4      	cmp	r4, r6
 801acb6:	4622      	mov	r2, r4
 801acb8:	4629      	mov	r1, r5
 801acba:	bf28      	it	cs
 801acbc:	4632      	movcs	r2, r6
 801acbe:	f7ff fbc3 	bl	801a448 <memcpy>
 801acc2:	4629      	mov	r1, r5
 801acc4:	4638      	mov	r0, r7
 801acc6:	f7ff fbcd 	bl	801a464 <_free_r>
 801acca:	e7f1      	b.n	801acb0 <_realloc_r+0x40>

0801accc <_malloc_usable_size_r>:
 801accc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801acd0:	1f18      	subs	r0, r3, #4
 801acd2:	2b00      	cmp	r3, #0
 801acd4:	bfbc      	itt	lt
 801acd6:	580b      	ldrlt	r3, [r1, r0]
 801acd8:	18c0      	addlt	r0, r0, r3
 801acda:	4770      	bx	lr

0801acdc <_init>:
 801acdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acde:	bf00      	nop
 801ace0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ace2:	bc08      	pop	{r3}
 801ace4:	469e      	mov	lr, r3
 801ace6:	4770      	bx	lr

0801ace8 <_fini>:
 801ace8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801acea:	bf00      	nop
 801acec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801acee:	bc08      	pop	{r3}
 801acf0:	469e      	mov	lr, r3
 801acf2:	4770      	bx	lr
