0.7
2020.2
Jun 10 2021
20:04:57
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1642426284,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v,,design_1_wrapper,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,1642426284,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,,design_1_blk_mem_gen_0_1,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,1642426285,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v,,design_1_blk_mem_gen_1_0,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v,1642426285,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ram_out_selector_0_0,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v,1642426285,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v,,design_1_ram_selector_0_0,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,1642426284,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,,design_1_top_0_0,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v,1642426284,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v,1642426268,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v,,BRAM0,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v,1641807465,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v,,kcpsm6,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v,1642425516,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,,ram_out_selector,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v,1642420660,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v,,ram_selector,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v,1642426343,verilog,,,,sim,,,,,,,,
D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v,1642425939,verilog,,D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v,,top,,,,,,,,
