// Seed: 2472978858
module module_0 (
    input logic id_0
    , id_2,
    output id_1
);
  logic id_3 = 1, id_4;
  assign id_3 = 1'b0 ? 1'b0 : (id_0);
  assign id_3 = 1'b0;
endmodule
