// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "02/05/2018 02:45:39"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp1 (
	clk,
	mem_resp,
	mem_rdata,
	mem_read,
	mem_write,
	mem_byte_enable,
	mem_address,
	mem_wdata);
input 	clk;
input 	mem_resp;
input 	[15:0] mem_rdata;
output 	mem_read;
output 	mem_write;
output 	[1:0] mem_byte_enable;
output 	[15:0] mem_address;
output 	[15:0] mem_wdata;

// Design Ports Information
// mem_read	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[1]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[2]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[8]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[10]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[11]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[12]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[15]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[2]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[3]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[5]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[6]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[8]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[12]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[13]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[14]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[15]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_resp	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[0]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[2]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[5]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[7]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[8]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[10]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[12]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[13]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[15]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp1_2_1100mv_85c_v_slow.sdo");
// synopsys translate_on

wire \mem_read~output_o ;
wire \mem_write~output_o ;
wire \mem_byte_enable[0]~output_o ;
wire \mem_byte_enable[1]~output_o ;
wire \mem_address[0]~output_o ;
wire \mem_address[1]~output_o ;
wire \mem_address[2]~output_o ;
wire \mem_address[3]~output_o ;
wire \mem_address[4]~output_o ;
wire \mem_address[5]~output_o ;
wire \mem_address[6]~output_o ;
wire \mem_address[7]~output_o ;
wire \mem_address[8]~output_o ;
wire \mem_address[9]~output_o ;
wire \mem_address[10]~output_o ;
wire \mem_address[11]~output_o ;
wire \mem_address[12]~output_o ;
wire \mem_address[13]~output_o ;
wire \mem_address[14]~output_o ;
wire \mem_address[15]~output_o ;
wire \mem_wdata[0]~output_o ;
wire \mem_wdata[1]~output_o ;
wire \mem_wdata[2]~output_o ;
wire \mem_wdata[3]~output_o ;
wire \mem_wdata[4]~output_o ;
wire \mem_wdata[5]~output_o ;
wire \mem_wdata[6]~output_o ;
wire \mem_wdata[7]~output_o ;
wire \mem_wdata[8]~output_o ;
wire \mem_wdata[9]~output_o ;
wire \mem_wdata[10]~output_o ;
wire \mem_wdata[11]~output_o ;
wire \mem_wdata[12]~output_o ;
wire \mem_wdata[13]~output_o ;
wire \mem_wdata[14]~output_o ;
wire \mem_wdata[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mem_resp~input_o ;
wire \controller|Selector35~0_combout ;
wire \controller|state.s_lea~q ;
wire \controller|Selector55~0_combout ;
wire \controller|state.trap1~q ;
wire \controller|Selector37~0_combout ;
wire \controller|state.save_r7~q ;
wire \controller|WideOr10~1_combout ;
wire \controller|WideOr11~combout ;
wire \controller|Selector41~0_combout ;
wire \controller|state.s_ldi1~q ;
wire \controller|Selector42~0_combout ;
wire \controller|state.s_ldi2~q ;
wire \controller|Selector43~0_combout ;
wire \controller|state.s_ldi3~q ;
wire \controller|Selector44~0_combout ;
wire \controller|state.s_ldi4~q ;
wire \controller|Selector45~0_combout ;
wire \controller|state.s_ldi5~q ;
wire \controller|Selector28~0_combout ;
wire \controller|state.ldr2~q ;
wire \controller|WideOr12~combout ;
wire \lc3b|regfilemux|f[11]~6_combout ;
wire \lc3b|regfilemux|f[15]~8_combout ;
wire \lc3b|regfilemux|f[11]~0_combout ;
wire \lc3b|regfilemux|f[11]~5_combout ;
wire \lc3b|plus_2|Add0~1_sumout ;
wire \lc3b|regfilemux|f[1]~3_combout ;
wire \lc3b|regfilemux|f[1]~2_combout ;
wire \lc3b|br_add_9|Add0~1_sumout ;
wire \lc3b|regfilemux|f[1]~10_combout ;
wire \controller|Selector26~0_combout ;
wire \controller|state.s_not~q ;
wire \controller|Selector24~0_combout ;
wire \controller|state.s_add~q ;
wire \controller|WideOr10~0_combout ;
wire \controller|Selector46~0_combout ;
wire \controller|state.s_stb1~q ;
wire \controller|state.s_stb2~q ;
wire \controller|Selector49~0_combout ;
wire \controller|state.sti1~q ;
wire \controller|Selector50~0_combout ;
wire \controller|state.sti2~q ;
wire \controller|Selector51~0_combout ;
wire \controller|state.sti3~q ;
wire \controller|state.sti4~q ;
wire \controller|Selector29~1_combout ;
wire \controller|state.str1~q ;
wire \controller|WideOr5~0_combout ;
wire \lc3b|ALU|Equal0~6_combout ;
wire \controller|state.calc_addr~0_combout ;
wire \controller|state.calc_addr~q ;
wire \lc3b|alumux|f[2]~0_combout ;
wire \lc3b|alumux|f[1]~5_combout ;
wire \lc3b|ALU|Selector1~1_combout ;
wire \lc3b|REGFILE|data~86feeder_combout ;
wire \lc3b|REGFILE|data~82feeder_combout ;
wire \lc3b|REGFILE|data~82_q ;
wire \lc3b|regfilemux|f[10]~14_combout ;
wire \lc3b|REGFILE|data~91feeder_combout ;
wire \lc3b|REGFILE|data~91_q ;
wire \lc3b|REGFILE|data~107_q ;
wire \lc3b|storemux|f[2]~0_combout ;
wire \lc3b|storemux|f[1]~1_combout ;
wire \lc3b|REGFILE|data~388_combout ;
wire \lc3b|REGFILE|data~59_q ;
wire \lc3b|REGFILE|data~390_combout ;
wire \lc3b|REGFILE|data~43_q ;
wire \lc3b|REGFILE|data~27feeder_combout ;
wire \lc3b|REGFILE|data~387_combout ;
wire \lc3b|REGFILE|data~27_q ;
wire \lc3b|storemux|f[0]~2_combout ;
wire \lc3b|REGFILE|data~389_combout ;
wire \lc3b|REGFILE|data~11_q ;
wire \lc3b|REGFILE|data~200_combout ;
wire \lc3b|REGFILE|data~386_combout ;
wire \lc3b|REGFILE|data~75_q ;
wire \lc3b|REGFILE|data~204_combout ;
wire \lc3b|alumux|f~3_combout ;
wire \controller|state.trap2~q ;
wire \controller|Selector57~0_combout ;
wire \controller|state.trap3~q ;
wire \controller|Selector58~0_combout ;
wire \controller|state.trap4~q ;
wire \controller|state.jsr~q ;
wire \controller|Selector34~0_combout ;
wire \controller|state.s_jmp~q ;
wire \lc3b|pcmux|Equal2~0_combout ;
wire \lc3b|br_add_9|Add0~2 ;
wire \lc3b|br_add_9|Add0~6 ;
wire \lc3b|br_add_9|Add0~9_sumout ;
wire \lc3b|regfilemux|f[3]~21_combout ;
wire \lc3b|REGFILE|data~115_q ;
wire \lc3b|REGFILE|data~99_q ;
wire \lc3b|REGFILE|data~83_q ;
wire \lc3b|REGFILE|data~35_q ;
wire \lc3b|REGFILE|data~51feeder_combout ;
wire \lc3b|REGFILE|data~51_q ;
wire \lc3b|REGFILE|data~19feeder_combout ;
wire \lc3b|REGFILE|data~19_q ;
wire \lc3b|REGFILE|data~3_q ;
wire \lc3b|REGFILE|data~224_combout ;
wire \lc3b|REGFILE|data~67_q ;
wire \lc3b|REGFILE|data~228_combout ;
wire \lc3b|alumux|f[3]~6_combout ;
wire \lc3b|ALU|Selector12~1_combout ;
wire \lc3b|ALU|Selector9~0_combout ;
wire \lc3b|ALU|Equal0~3_combout ;
wire \lc3b|ALU|Equal0~0_combout ;
wire \lc3b|ALU|Selector15~2_combout ;
wire \lc3b|REGFILE|data~272_combout ;
wire \lc3b|REGFILE|data~276_combout ;
wire \lc3b|REGFILE|data~81_q ;
wire \lc3b|REGFILE|data~97_q ;
wire \lc3b|REGFILE|data~33_q ;
wire \lc3b|REGFILE|data~17feeder_combout ;
wire \lc3b|REGFILE|data~17_q ;
wire \lc3b|REGFILE|data~49_q ;
wire \lc3b|REGFILE|data~1_q ;
wire \lc3b|REGFILE|data~264_combout ;
wire \lc3b|REGFILE|data~65_q ;
wire \lc3b|REGFILE|data~268_combout ;
wire \lc3b|REGFILE|data~80_q ;
wire \lc3b|REGFILE|data~96_q ;
wire \lc3b|REGFILE|data~32_q ;
wire \lc3b|REGFILE|data~48_q ;
wire \lc3b|REGFILE|data~16_q ;
wire \lc3b|REGFILE|data~0_q ;
wire \lc3b|REGFILE|data~128_combout ;
wire \lc3b|REGFILE|data~64_q ;
wire \lc3b|REGFILE|data~132_combout ;
wire \lc3b|ALU|Selector12~2_combout ;
wire \lc3b|ALU|ShiftLeft0~1_combout ;
wire \lc3b|REGFILE|data~127_q ;
wire \lc3b|REGFILE|data~95_q ;
wire \lc3b|REGFILE|data~111_q ;
wire \lc3b|REGFILE|data~63feeder_combout ;
wire \lc3b|REGFILE|data~63_q ;
wire \lc3b|REGFILE|data~47_q ;
wire \lc3b|REGFILE|data~15_q ;
wire \lc3b|REGFILE|data~344_combout ;
wire \lc3b|REGFILE|data~79_q ;
wire \lc3b|REGFILE|data~348_combout ;
wire \lc3b|REGFILE|data~125_q ;
wire \lc3b|REGFILE|data~61feeder_combout ;
wire \lc3b|REGFILE|data~61_q ;
wire \lc3b|REGFILE|data~45_q ;
wire \lc3b|REGFILE|data~29_q ;
wire \lc3b|REGFILE|data~13_q ;
wire \lc3b|REGFILE|data~336_combout ;
wire \lc3b|REGFILE|data~109_q ;
wire \lc3b|REGFILE|data~77_q ;
wire \lc3b|REGFILE|data~340_combout ;
wire \lc3b|REGFILE|data~110_q ;
wire \lc3b|REGFILE|data~94_q ;
wire \lc3b|REGFILE|data~62feeder_combout ;
wire \lc3b|REGFILE|data~62_q ;
wire \lc3b|REGFILE|data~46_q ;
wire \lc3b|REGFILE|data~30_q ;
wire \lc3b|REGFILE|data~14_q ;
wire \lc3b|REGFILE|data~328_combout ;
wire \lc3b|REGFILE|data~78_q ;
wire \lc3b|REGFILE|data~332_combout ;
wire \lc3b|ALU|ShiftLeft0~2_combout ;
wire \lc3b|ALU|ShiftLeft0~4_combout ;
wire \lc3b|ALU|Equal0~4_combout ;
wire \lc3b|ALU|Equal0~2_combout ;
wire \lc3b|ALU|Equal0~5_combout ;
wire \lc3b|ALU|Selector12~3_combout ;
wire \lc3b|ALU|Selector12~4_combout ;
wire \lc3b|br_add_9|Add0~10 ;
wire \lc3b|br_add_9|Add0~13_sumout ;
wire \lc3b|regfilemux|f[4]~25_combout ;
wire \lc3b|REGFILE|data~116_q ;
wire \lc3b|REGFILE|data~84_q ;
wire \lc3b|REGFILE|data~100_q ;
wire \lc3b|REGFILE|data~20_q ;
wire \lc3b|REGFILE|data~36_q ;
wire \lc3b|REGFILE|data~52_q ;
wire \lc3b|REGFILE|data~4_q ;
wire \lc3b|REGFILE|data~256_combout ;
wire \lc3b|REGFILE|data~68_q ;
wire \lc3b|REGFILE|data~260_combout ;
wire \lc3b|br_add_9|Add0~14 ;
wire \lc3b|br_add_9|Add0~17_sumout ;
wire \lc3b|regfilemux|f[5]~23_combout ;
wire \lc3b|REGFILE|data~117_q ;
wire \lc3b|REGFILE|data~85_q ;
wire \lc3b|REGFILE|data~101_q ;
wire \lc3b|REGFILE|data~53_q ;
wire \lc3b|REGFILE|data~37_q ;
wire \lc3b|REGFILE|data~21_q ;
wire \lc3b|REGFILE|data~5_q ;
wire \lc3b|REGFILE|data~240_combout ;
wire \lc3b|REGFILE|data~69_q ;
wire \lc3b|REGFILE|data~244_combout ;
wire \lc3b|ALU|Selector12~0_combout ;
wire \lc3b|regfilemux|f[9]~19_combout ;
wire \lc3b|br_add_9|Add0~33_sumout ;
wire \lc3b|regfilemux|f[9]~20_combout ;
wire \lc3b|REGFILE|data~89_q ;
wire \lc3b|REGFILE|data~105_q ;
wire \lc3b|REGFILE|data~25_q ;
wire \lc3b|REGFILE|data~57feeder_combout ;
wire \lc3b|REGFILE|data~57_q ;
wire \lc3b|REGFILE|data~41_q ;
wire \lc3b|REGFILE|data~9_q ;
wire \lc3b|REGFILE|data~216_combout ;
wire \lc3b|REGFILE|data~121_q ;
wire \lc3b|REGFILE|data~73_q ;
wire \lc3b|REGFILE|data~220_combout ;
wire \lc3b|REGFILE|data~87_q ;
wire \lc3b|REGFILE|data~119_q ;
wire \lc3b|REGFILE|data~103_q ;
wire \lc3b|REGFILE|data~55_q ;
wire \lc3b|REGFILE|data~39_q ;
wire \lc3b|REGFILE|data~23feeder_combout ;
wire \lc3b|REGFILE|data~23_q ;
wire \lc3b|REGFILE|data~7_q ;
wire \lc3b|REGFILE|data~232_combout ;
wire \lc3b|REGFILE|data~71_q ;
wire \lc3b|REGFILE|data~236_combout ;
wire \lc3b|ALU|ShiftRight1~7_combout ;
wire \lc3b|ALU|Selector12~6_combout ;
wire \lc3b|alumux|f[3]~10_combout ;
wire \lc3b|alumux|f[2]~9_combout ;
wire \lc3b|ALU|Add0~2 ;
wire \lc3b|ALU|Add0~6 ;
wire \lc3b|ALU|Add0~10 ;
wire \lc3b|ALU|Add0~13_sumout ;
wire \lc3b|ALU|Equal0~1_combout ;
wire \lc3b|ALU|Selector0~0_combout ;
wire \lc3b|ALU|Selector12~7_combout ;
wire \lc3b|ALU|Selector12~5_combout ;
wire \mem_rdata[3]~input_o ;
wire \controller|WideOr5~combout ;
wire \controller|Selector31~0_combout ;
wire \controller|state.br~q ;
wire \controller|Selector48~0_combout ;
wire \controller|state.s_stb3~q ;
wire \controller|Selector30~0_combout ;
wire \controller|state.str2~q ;
wire \controller|Selector53~0_combout ;
wire \controller|state.sti5~q ;
wire \controller|WideOr17~combout ;
wire \lc3b|pcmux|Equal0~0_combout ;
wire \controller|Selector20~0_combout ;
wire \controller|state.fetch1~q ;
wire \controller|Selector21~0_combout ;
wire \controller|state.fetch2~q ;
wire \controller|Selector22~0_combout ;
wire \controller|state.fetch3~q ;
wire \lc3b|alumux|f[4]~11_combout ;
wire \lc3b|REGFILE|data~368_combout ;
wire \lc3b|REGFILE|data~372_combout ;
wire \lc3b|ALU|Add0~14 ;
wire \lc3b|ALU|Add0~17_sumout ;
wire \lc3b|ALU|Selector11~0_combout ;
wire \lc3b|ALU|Selector11~1_combout ;
wire \lc3b|ALU|ShiftLeft0~13_combout ;
wire \lc3b|ALU|Selector3~0_combout ;
wire \lc3b|ALU|Selector11~2_combout ;
wire \lc3b|ALU|ShiftRight1~2_combout ;
wire \lc3b|ALU|ShiftRight1~0_combout ;
wire \lc3b|ALU|Selector11~4_combout ;
wire \lc3b|ALU|ShiftLeft0~12_combout ;
wire \lc3b|ALU|Selector7~0_combout ;
wire \lc3b|ALU|Selector11~5_combout ;
wire \lc3b|ALU|Selector11~6_combout ;
wire \lc3b|ALU|Selector11~3_combout ;
wire \mem_rdata[4]~input_o ;
wire \lc3b|br_add_9|Add0~18 ;
wire \lc3b|br_add_9|Add0~22 ;
wire \lc3b|br_add_9|Add0~25_sumout ;
wire \lc3b|regfilemux|f[7]~22_combout ;
wire \lc3b|GENCC|WideOr0~5_combout ;
wire \lc3b|GENCC|WideOr0~2_combout ;
wire \lc3b|GENCC|WideOr0~0_combout ;
wire \lc3b|GENCC|WideOr0~1_combout ;
wire \lc3b|GENCC|out[0]~0_combout ;
wire \lc3b|GENCC|WideOr0~4_combout ;
wire \lc3b|GENCC|WideOr0~3_combout ;
wire \lc3b|GENCC|WideOr0~combout ;
wire \lc3b|cccomp|f~combout ;
wire \controller|Selector32~0_combout ;
wire \controller|state.br_taken~q ;
wire \lc3b|pcmux|f~0_combout ;
wire \lc3b|pc|data[0]~0_combout ;
wire \lc3b|regfilemux|f[0]~1_combout ;
wire \lc3b|REGFILE|data~112_q ;
wire \lc3b|REGFILE|data~144_combout ;
wire \lc3b|REGFILE|data~148_combout ;
wire \lc3b|alumux|f[0]~4_combout ;
wire \lc3b|ALU|ShiftRight1~6_combout ;
wire \lc3b|ALU|ShiftLeft0~11_combout ;
wire \lc3b|ALU|Selector13~0_combout ;
wire \lc3b|ALU|ShiftLeft0~8_combout ;
wire \lc3b|ALU|Selector9~5_combout ;
wire \lc3b|ALU|Selector9~1_combout ;
wire \lc3b|ALU|Selector10~1_combout ;
wire \lc3b|ALU|Selector9~6_combout ;
wire \lc3b|ALU|Selector9~7_combout ;
wire \lc3b|ALU|Selector9~8_combout ;
wire \lc3b|alumux|f[5]~12_combout ;
wire \lc3b|REGFILE|data~376_combout ;
wire \lc3b|REGFILE|data~380_combout ;
wire \lc3b|ALU|Add0~18 ;
wire \lc3b|ALU|Add0~22 ;
wire \lc3b|ALU|Add0~25_sumout ;
wire \lc3b|ALU|Selector13~7_combout ;
wire \lc3b|ALU|Selector9~2_combout ;
wire \lc3b|ALU|Selector9~3_combout ;
wire \lc3b|ALU|ShiftRight0~5_combout ;
wire \lc3b|ALU|ShiftRight0~3_combout ;
wire \lc3b|ALU|Selector9~4_combout ;
wire \lc3b|ALU|Selector9~9_combout ;
wire \mem_rdata[6]~input_o ;
wire \lc3b|br_add_9|Add0~26 ;
wire \lc3b|br_add_9|Add0~30 ;
wire \lc3b|br_add_9|Add0~34 ;
wire \lc3b|br_add_9|Add0~37_sumout ;
wire \lc3b|regfilemux|f[10]~15_combout ;
wire \lc3b|REGFILE|data~122_q ;
wire \lc3b|REGFILE|data~90_q ;
wire \lc3b|REGFILE|data~106_q ;
wire \lc3b|REGFILE|data~58feeder_combout ;
wire \lc3b|REGFILE|data~58_q ;
wire \lc3b|REGFILE|data~42_q ;
wire \lc3b|REGFILE|data~26feeder_combout ;
wire \lc3b|REGFILE|data~26_q ;
wire \lc3b|REGFILE|data~10_q ;
wire \lc3b|REGFILE|data~192_combout ;
wire \lc3b|REGFILE|data~74_q ;
wire \lc3b|REGFILE|data~196_combout ;
wire \lc3b|REGFILE|data~312_combout ;
wire \lc3b|REGFILE|data~316_combout ;
wire \lc3b|REGFILE|data~40_q ;
wire \lc3b|REGFILE|data~56feeder_combout ;
wire \lc3b|REGFILE|data~56_q ;
wire \lc3b|REGFILE|data~24_q ;
wire \lc3b|REGFILE|data~8_q ;
wire \lc3b|REGFILE|data~320_combout ;
wire \lc3b|REGFILE|data~104_q ;
wire \lc3b|REGFILE|data~88_q ;
wire \lc3b|REGFILE|data~72_q ;
wire \lc3b|REGFILE|data~324_combout ;
wire \lc3b|REGFILE|data~352_combout ;
wire \lc3b|REGFILE|data~356_combout ;
wire \lc3b|ALU|Add0~26 ;
wire \lc3b|ALU|Add0~30 ;
wire \lc3b|ALU|Add0~34 ;
wire \lc3b|ALU|Add0~38 ;
wire \lc3b|ALU|Add0~41_sumout ;
wire \lc3b|ALU|ShiftRight0~2_combout ;
wire \lc3b|ALU|Selector6~0_combout ;
wire \lc3b|ALU|Selector8~0_combout ;
wire \lc3b|ALU|Selector5~3_combout ;
wire \lc3b|ALU|Selector7~1_combout ;
wire \lc3b|ALU|ShiftLeft0~20_combout ;
wire \lc3b|ALU|ShiftLeft0~23_combout ;
wire \lc3b|ALU|ShiftLeft0~22_combout ;
wire \lc3b|ALU|ShiftLeft0~32_combout ;
wire \lc3b|ALU|Selector5~0_combout ;
wire \lc3b|ALU|Selector5~1_combout ;
wire \lc3b|ALU|Selector5~2_combout ;
wire \lc3b|ALU|Selector5~4_combout ;
wire \mem_rdata[10]~input_o ;
wire \lc3b|REGFILE|data~391_combout ;
wire \lc3b|REGFILE|data~98_q ;
wire \lc3b|REGFILE|data~50_q ;
wire \lc3b|REGFILE|data~34_q ;
wire \lc3b|REGFILE|data~18feeder_combout ;
wire \lc3b|REGFILE|data~18_q ;
wire \lc3b|REGFILE|data~2_q ;
wire \lc3b|REGFILE|data~280_combout ;
wire \lc3b|REGFILE|data~66_q ;
wire \lc3b|REGFILE|data~284_combout ;
wire \lc3b|ALU|ShiftLeft0~14_combout ;
wire \lc3b|ALU|Selector6~1_combout ;
wire \lc3b|ALU|Selector6~2_combout ;
wire \lc3b|ALU|Selector6~3_combout ;
wire \lc3b|ALU|ShiftLeft0~19_combout ;
wire \lc3b|ALU|ShiftLeft0~9_combout ;
wire \lc3b|ALU|ShiftLeft0~21_combout ;
wire \lc3b|ALU|ShiftRight1~5_combout ;
wire \lc3b|ALU|ShiftRight0~0_combout ;
wire \lc3b|ALU|ShiftRight0~1_combout ;
wire \lc3b|ALU|Selector6~4_combout ;
wire \lc3b|ALU|Add0~37_sumout ;
wire \lc3b|ALU|Selector6~5_combout ;
wire \mem_rdata[9]~input_o ;
wire \lc3b|REGFILE|data~384_combout ;
wire \lc3b|REGFILE|data~86_q ;
wire \lc3b|REGFILE|data~102_q ;
wire \lc3b|REGFILE|data~22_q ;
wire \lc3b|REGFILE|data~54_q ;
wire \lc3b|REGFILE|data~38_q ;
wire \lc3b|REGFILE|data~6_q ;
wire \lc3b|REGFILE|data~248_combout ;
wire \lc3b|REGFILE|data~70_q ;
wire \lc3b|REGFILE|data~252_combout ;
wire \lc3b|ALU|ShiftLeft0~15_combout ;
wire \lc3b|ALU|Selector1~0_combout ;
wire \lc3b|ALU|Selector2~0_combout ;
wire \lc3b|ALU|Selector1~2_combout ;
wire \lc3b|plus_2|Add0~50 ;
wire \lc3b|plus_2|Add0~53_sumout ;
wire \lc3b|br_add_11|Add0~2 ;
wire \lc3b|br_add_11|Add0~6 ;
wire \lc3b|br_add_11|Add0~10 ;
wire \lc3b|br_add_11|Add0~14 ;
wire \lc3b|br_add_11|Add0~18 ;
wire \lc3b|br_add_11|Add0~22 ;
wire \lc3b|br_add_11|Add0~26 ;
wire \lc3b|br_add_11|Add0~30 ;
wire \lc3b|br_add_11|Add0~34 ;
wire \lc3b|br_add_11|Add0~38 ;
wire \lc3b|br_add_11|Add0~42 ;
wire \lc3b|br_add_11|Add0~46 ;
wire \lc3b|br_add_11|Add0~50 ;
wire \lc3b|br_add_11|Add0~53_sumout ;
wire \lc3b|pc|data[8]~1_combout ;
wire \lc3b|pcmux|f[14]~14_combout ;
wire \controller|WideOr3~combout ;
wire \lc3b|br_add_9|Add0~38 ;
wire \lc3b|br_add_9|Add0~42 ;
wire \lc3b|br_add_9|Add0~46 ;
wire \lc3b|br_add_9|Add0~50 ;
wire \lc3b|br_add_9|Add0~53_sumout ;
wire \lc3b|regfilemux|f[14]~28_combout ;
wire \lc3b|regfilemux|f[14]~29_combout ;
wire \lc3b|ALU|Selector13~1_combout ;
wire \lc3b|ALU|Selector1~3_combout ;
wire \lc3b|ALU|Selector1~4_combout ;
wire \lc3b|ALU|Selector1~5_combout ;
wire \lc3b|ALU|Selector1~6_combout ;
wire \lc3b|regfilemux|f[14]~11_combout ;
wire \lc3b|REGFILE|data~126_q ;
wire \lc3b|REGFILE|data~168_combout ;
wire \lc3b|REGFILE|data~172_combout ;
wire \lc3b|ALU|ShiftRight1~8_combout ;
wire \lc3b|ALU|Selector8~1_combout ;
wire \lc3b|ALU|Add0~29_sumout ;
wire \lc3b|ALU|ShiftLeft0~16_combout ;
wire \lc3b|ALU|Selector8~3_combout ;
wire \lc3b|ALU|Selector8~4_combout ;
wire \lc3b|ALU|Selector8~5_combout ;
wire \lc3b|ALU|Selector8~2_combout ;
wire \lc3b|ALU|Selector8~6_combout ;
wire \mem_rdata[7]~input_o ;
wire \lc3b|br_add_9|Add0~29_sumout ;
wire \lc3b|regfilemux|f[8]~17_combout ;
wire \lc3b|regfilemux|f[8]~18_combout ;
wire \lc3b|REGFILE|data~120_q ;
wire \lc3b|REGFILE|data~208_combout ;
wire \lc3b|REGFILE|data~212_combout ;
wire \lc3b|ALU|ShiftRight1~1_combout ;
wire \lc3b|ALU|Selector7~3_combout ;
wire \lc3b|ALU|ShiftLeft0~17_combout ;
wire \lc3b|ALU|ShiftLeft0~18_combout ;
wire \lc3b|ALU|Selector7~2_combout ;
wire \lc3b|ALU|Selector7~4_combout ;
wire \lc3b|ALU|Selector7~5_combout ;
wire \lc3b|ALU|Selector7~6_combout ;
wire \lc3b|ALU|Add0~33_sumout ;
wire \lc3b|ALU|Selector7~7_combout ;
wire \mem_rdata[8]~input_o ;
wire \lc3b|br_add_9|Add0~41_sumout ;
wire \lc3b|regfilemux|f[11]~30_combout ;
wire \lc3b|regfilemux|f[11]~31_combout ;
wire \lc3b|ALU|ShiftLeft0~25_combout ;
wire \lc3b|ALU|ShiftLeft0~24_combout ;
wire \lc3b|ALU|ShiftLeft0~26_combout ;
wire \lc3b|ALU|Selector4~0_combout ;
wire \lc3b|ALU|Selector4~2_combout ;
wire \lc3b|ALU|Selector4~3_combout ;
wire \lc3b|ALU|Selector4~1_combout ;
wire \lc3b|ALU|Selector4~4_combout ;
wire \lc3b|regfilemux|f[11]~16_combout ;
wire \lc3b|REGFILE|data~123_q ;
wire \lc3b|REGFILE|data~296_combout ;
wire \lc3b|REGFILE|data~300_combout ;
wire \lc3b|ALU|Add0~42 ;
wire \lc3b|ALU|Add0~45_sumout ;
wire \lc3b|ALU|Selector4~5_combout ;
wire \mem_rdata[11]~input_o ;
wire \lc3b|REGFILE|data~385_combout ;
wire \lc3b|REGFILE|data~113_q ;
wire \lc3b|REGFILE|data~160_combout ;
wire \lc3b|REGFILE|data~164_combout ;
wire \lc3b|alumux|f[1]~8_combout ;
wire \lc3b|ALU|Add0~5_sumout ;
wire \lc3b|ALU|Selector14~2_combout ;
wire \lc3b|ALU|Selector14~3_combout ;
wire \lc3b|ALU|ShiftLeft0~6_combout ;
wire \lc3b|ALU|ShiftLeft0~5_combout ;
wire \lc3b|ALU|ShiftLeft0~7_combout ;
wire \lc3b|ALU|Selector14~0_combout ;
wire \lc3b|ALU|Selector14~4_combout ;
wire \lc3b|ALU|Selector14~5_combout ;
wire \lc3b|ALU|Selector14~6_combout ;
wire \lc3b|ALU|Selector14~7_combout ;
wire \mem_rdata[1]~input_o ;
wire \lc3b|br_add_9|Add0~5_sumout ;
wire \lc3b|regfilemux|f[2]~4_combout ;
wire \lc3b|REGFILE|data~114_q ;
wire \lc3b|REGFILE|data~136_combout ;
wire \lc3b|REGFILE|data~140_combout ;
wire \lc3b|alumux|f[2]~2_combout ;
wire \lc3b|ALU|ShiftLeft0~30_combout ;
wire \lc3b|ALU|ShiftLeft0~31_combout ;
wire \lc3b|ALU|Selector0~1_combout ;
wire \lc3b|ALU|Selector0~2_combout ;
wire \lc3b|plus_2|Add0~54 ;
wire \lc3b|plus_2|Add0~57_sumout ;
wire \lc3b|br_add_9|Add0~54 ;
wire \lc3b|br_add_9|Add0~57_sumout ;
wire \lc3b|br_add_11|Add0~54 ;
wire \lc3b|br_add_11|Add0~57_sumout ;
wire \lc3b|pcmux|f[15]~15_combout ;
wire \lc3b|regfilemux|f[15]~26_combout ;
wire \lc3b|regfilemux|f[15]~27_combout ;
wire \lc3b|regfilemux|f[15]~9_combout ;
wire \lc3b|REGFILE|data~31_q ;
wire \lc3b|REGFILE|data~152_combout ;
wire \lc3b|REGFILE|data~156_combout ;
wire \lc3b|ALU|Selector10~4_combout ;
wire \lc3b|ALU|Add0~21_sumout ;
wire \lc3b|ALU|Selector10~5_combout ;
wire \lc3b|ALU|Selector10~0_combout ;
wire \lc3b|ALU|ShiftRight0~4_combout ;
wire \lc3b|ALU|Selector10~3_combout ;
wire \lc3b|ALU|Selector10~2_combout ;
wire \lc3b|ALU|Selector10~6_combout ;
wire \lc3b|ALU|Selector10~7_combout ;
wire \lc3b|ALU|Selector10~8_combout ;
wire \lc3b|ALU|Selector10~9_combout ;
wire \mem_rdata[5]~input_o ;
wire \lc3b|br_add_9|Add0~21_sumout ;
wire \lc3b|regfilemux|f[6]~24_combout ;
wire \lc3b|REGFILE|data~118_q ;
wire \lc3b|REGFILE|data~360_combout ;
wire \lc3b|REGFILE|data~364_combout ;
wire \lc3b|ALU|ShiftLeft0~3_combout ;
wire \lc3b|ALU|Selector14~1_combout ;
wire \lc3b|ALU|Selector13~3_combout ;
wire \lc3b|ALU|Selector13~4_combout ;
wire \lc3b|ALU|Selector13~5_combout ;
wire \lc3b|ALU|ShiftLeft0~10_combout ;
wire \lc3b|ALU|Selector13~2_combout ;
wire \lc3b|ALU|Add0~9_sumout ;
wire \lc3b|ALU|Selector13~6_combout ;
wire \mem_rdata[2]~input_o ;
wire \lc3b|REGFILE|data~304_combout ;
wire \lc3b|REGFILE|data~308_combout ;
wire \lc3b|REGFILE|data~44_q ;
wire \lc3b|REGFILE|data~60_q ;
wire \lc3b|REGFILE|data~28_q ;
wire \lc3b|REGFILE|data~12_q ;
wire \lc3b|REGFILE|data~288_combout ;
wire \lc3b|REGFILE|data~108_q ;
wire \lc3b|REGFILE|data~92_q ;
wire \lc3b|REGFILE|data~76_q ;
wire \lc3b|REGFILE|data~292_combout ;
wire \lc3b|ALU|ShiftLeft0~0_combout ;
wire \lc3b|ALU|Selector15~0_combout ;
wire \lc3b|ALU|Selector15~1_combout ;
wire \lc3b|ALU|ShiftRight1~3_combout ;
wire \lc3b|ALU|ShiftRight1~4_combout ;
wire \lc3b|ALU|Add0~1_sumout ;
wire \lc3b|ALU|Selector15~3_combout ;
wire \lc3b|ALU|Selector15~4_combout ;
wire \mem_rdata[0]~input_o ;
wire \lc3b|br_add_11|Add0~1_sumout ;
wire \lc3b|pcmux|f[1]~1_combout ;
wire \lc3b|plus_2|Add0~2 ;
wire \lc3b|plus_2|Add0~5_sumout ;
wire \lc3b|br_add_11|Add0~5_sumout ;
wire \lc3b|pcmux|f[2]~2_combout ;
wire \lc3b|plus_2|Add0~6 ;
wire \lc3b|plus_2|Add0~9_sumout ;
wire \lc3b|br_add_11|Add0~9_sumout ;
wire \lc3b|pcmux|f[3]~3_combout ;
wire \lc3b|plus_2|Add0~10 ;
wire \lc3b|plus_2|Add0~13_sumout ;
wire \lc3b|br_add_11|Add0~13_sumout ;
wire \lc3b|pcmux|f[4]~4_combout ;
wire \lc3b|plus_2|Add0~14 ;
wire \lc3b|plus_2|Add0~17_sumout ;
wire \lc3b|br_add_11|Add0~17_sumout ;
wire \lc3b|pcmux|f[5]~5_combout ;
wire \lc3b|plus_2|Add0~18 ;
wire \lc3b|plus_2|Add0~21_sumout ;
wire \lc3b|br_add_11|Add0~21_sumout ;
wire \lc3b|pcmux|f[6]~6_combout ;
wire \lc3b|plus_2|Add0~22 ;
wire \lc3b|plus_2|Add0~25_sumout ;
wire \lc3b|br_add_11|Add0~25_sumout ;
wire \lc3b|pcmux|f[7]~7_combout ;
wire \lc3b|plus_2|Add0~26 ;
wire \lc3b|plus_2|Add0~29_sumout ;
wire \lc3b|br_add_11|Add0~29_sumout ;
wire \lc3b|pcmux|f[8]~8_combout ;
wire \lc3b|plus_2|Add0~30 ;
wire \lc3b|plus_2|Add0~33_sumout ;
wire \lc3b|br_add_11|Add0~33_sumout ;
wire \lc3b|pcmux|f[9]~9_combout ;
wire \lc3b|plus_2|Add0~34 ;
wire \lc3b|plus_2|Add0~37_sumout ;
wire \lc3b|br_add_11|Add0~37_sumout ;
wire \lc3b|pcmux|f[10]~10_combout ;
wire \lc3b|plus_2|Add0~38 ;
wire \lc3b|plus_2|Add0~41_sumout ;
wire \lc3b|br_add_11|Add0~41_sumout ;
wire \lc3b|pcmux|f[11]~11_combout ;
wire \lc3b|plus_2|Add0~42 ;
wire \lc3b|plus_2|Add0~45_sumout ;
wire \lc3b|br_add_11|Add0~45_sumout ;
wire \lc3b|br_add_9|Add0~45_sumout ;
wire \lc3b|pcmux|f[12]~12_combout ;
wire \lc3b|plus_2|Add0~46 ;
wire \lc3b|plus_2|Add0~49_sumout ;
wire \lc3b|br_add_11|Add0~49_sumout ;
wire \lc3b|pcmux|f[13]~13_combout ;
wire \lc3b|br_add_9|Add0~49_sumout ;
wire \lc3b|regfilemux|f[13]~32_combout ;
wire \lc3b|regfilemux|f[13]~33_combout ;
wire \lc3b|ALU|ShiftLeft0~29_combout ;
wire \lc3b|ALU|Selector2~1_combout ;
wire \lc3b|ALU|Selector2~3_combout ;
wire \lc3b|ALU|Selector2~4_combout ;
wire \lc3b|ALU|Selector2~2_combout ;
wire \lc3b|ALU|Selector2~5_combout ;
wire \lc3b|regfilemux|f[13]~13_combout ;
wire \lc3b|REGFILE|data~93_q ;
wire \lc3b|REGFILE|data~184_combout ;
wire \lc3b|REGFILE|data~188_combout ;
wire \lc3b|ALU|Add0~46 ;
wire \lc3b|ALU|Add0~50 ;
wire \lc3b|ALU|Add0~53_sumout ;
wire \lc3b|ALU|Selector2~6_combout ;
wire \mem_rdata[13]~input_o ;
wire \controller|Selector38~0_combout ;
wire \controller|state.s_ldb1~q ;
wire \controller|Selector39~0_combout ;
wire \controller|state.s_ldb2~q ;
wire \controller|Selector40~0_combout ;
wire \controller|state.s_ldb3~q ;
wire \lc3b|regfilemux|f[11]~7_combout ;
wire \lc3b|regfilemux|f[12]~35_combout ;
wire \lc3b|ALU|ShiftLeft0~27_combout ;
wire \lc3b|ALU|ShiftLeft0~28_combout ;
wire \lc3b|regfilemux|f[12]~34_combout ;
wire \lc3b|ALU|Selector3~1_combout ;
wire \lc3b|ALU|Selector3~2_combout ;
wire \lc3b|ALU|Selector3~3_combout ;
wire \lc3b|regfilemux|f[12]~12_combout ;
wire \lc3b|REGFILE|data~124_q ;
wire \lc3b|REGFILE|data~176_combout ;
wire \lc3b|REGFILE|data~180_combout ;
wire \lc3b|ALU|Add0~49_sumout ;
wire \lc3b|ALU|Selector3~4_combout ;
wire \mem_rdata[12]~input_o ;
wire \controller|Selector23~0_combout ;
wire \controller|state.decode~q ;
wire \controller|Selector25~0_combout ;
wire \controller|state.s_and~q ;
wire \lc3b|alumux|f[2]~1_combout ;
wire \lc3b|alumux|Equal0~0_combout ;
wire \lc3b|ALU|Add0~54 ;
wire \lc3b|ALU|Add0~57_sumout ;
wire \lc3b|ALU|Selector1~7_combout ;
wire \mem_rdata[14]~input_o ;
wire \controller|Selector54~0_combout ;
wire \controller|state.shf~q ;
wire \lc3b|alumux|f~7_combout ;
wire \lc3b|ALU|Add0~58 ;
wire \lc3b|ALU|Add0~61_sumout ;
wire \lc3b|ALU|Selector0~3_combout ;
wire \mem_rdata[15]~input_o ;
wire \controller|Selector29~0_combout ;
wire \controller|Selector27~0_combout ;
wire \controller|state.ldr1~q ;
wire \controller|WideOr4~0_combout ;
wire \controller|WideOr4~1_combout ;
wire \lc3b|marmux|Equal0~0_combout ;
wire \lc3b|mar|data[13]~0_combout ;
wire \lc3b|stb_ldb_adder|Add0~1_sumout ;
wire \lc3b|marmux|f[0]~0_combout ;
wire \controller|WideOr1~combout ;
wire \controller|mem_byte_enable[0]~0_combout ;
wire \controller|mem_byte_enable[1]~1_combout ;
wire \lc3b|marmux|Equal2~0_combout ;
wire \lc3b|mar|data[4]~1_combout ;
wire \lc3b|stb_ldb_adder|Add0~2 ;
wire \lc3b|stb_ldb_adder|Add0~5_sumout ;
wire \lc3b|marmux|f[1]~1_combout ;
wire \lc3b|marmux|Equal0~1_combout ;
wire \lc3b|stb_ldb_adder|Add0~6 ;
wire \lc3b|stb_ldb_adder|Add0~9_sumout ;
wire \lc3b|marmux|f[2]~2_combout ;
wire \lc3b|stb_ldb_adder|Add0~10 ;
wire \lc3b|stb_ldb_adder|Add0~13_sumout ;
wire \lc3b|marmux|f[3]~3_combout ;
wire \lc3b|stb_ldb_adder|Add0~14 ;
wire \lc3b|stb_ldb_adder|Add0~17_sumout ;
wire \lc3b|marmux|f[4]~4_combout ;
wire \lc3b|stb_ldb_adder|Add0~18 ;
wire \lc3b|stb_ldb_adder|Add0~21_sumout ;
wire \lc3b|marmux|f[5]~5_combout ;
wire \lc3b|stb_ldb_adder|Add0~22 ;
wire \lc3b|stb_ldb_adder|Add0~25_sumout ;
wire \lc3b|marmux|f[6]~6_combout ;
wire \lc3b|stb_ldb_adder|Add0~26 ;
wire \lc3b|stb_ldb_adder|Add0~29_sumout ;
wire \lc3b|marmux|f[7]~7_combout ;
wire \lc3b|stb_ldb_adder|Add0~30 ;
wire \lc3b|stb_ldb_adder|Add0~33_sumout ;
wire \lc3b|marmux|f[8]~8_combout ;
wire \lc3b|stb_ldb_adder|Add0~34 ;
wire \lc3b|stb_ldb_adder|Add0~37_sumout ;
wire \lc3b|marmux|f[9]~9_combout ;
wire \lc3b|stb_ldb_adder|Add0~38 ;
wire \lc3b|stb_ldb_adder|Add0~41_sumout ;
wire \lc3b|marmux|f[10]~10_combout ;
wire \lc3b|stb_ldb_adder|Add0~42 ;
wire \lc3b|stb_ldb_adder|Add0~45_sumout ;
wire \lc3b|marmux|f[11]~11_combout ;
wire \lc3b|stb_ldb_adder|Add0~46 ;
wire \lc3b|stb_ldb_adder|Add0~49_sumout ;
wire \lc3b|marmux|f[12]~12_combout ;
wire \lc3b|stb_ldb_adder|Add0~50 ;
wire \lc3b|stb_ldb_adder|Add0~53_sumout ;
wire \lc3b|marmux|f[13]~13_combout ;
wire \lc3b|stb_ldb_adder|Add0~54 ;
wire \lc3b|stb_ldb_adder|Add0~57_sumout ;
wire \lc3b|marmux|f[14]~14_combout ;
wire \lc3b|stb_ldb_adder|Add0~58 ;
wire \lc3b|stb_ldb_adder|Add0~61_sumout ;
wire \lc3b|marmux|f[15]~15_combout ;
wire [15:0] \lc3b|pc|data ;
wire [15:0] \lc3b|IR|data ;
wire [2:0] \lc3b|cc|data ;
wire [15:0] \lc3b|mdr|data ;
wire [15:0] \lc3b|mar|data ;


// Location: IOOBUF_X0_Y30_N113
stratixiii_io_obuf \mem_read~output (
	.i(!\controller|WideOr4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read~output .bus_hold = "false";
defparam \mem_read~output .open_drain_output = "false";
defparam \mem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N33
stratixiii_io_obuf \mem_write~output (
	.i(\controller|WideOr17~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write~output .bus_hold = "false";
defparam \mem_write~output .open_drain_output = "false";
defparam \mem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
stratixiii_io_obuf \mem_byte_enable[0]~output (
	.i(\controller|mem_byte_enable[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[0]~output .bus_hold = "false";
defparam \mem_byte_enable[0]~output .open_drain_output = "false";
defparam \mem_byte_enable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N64
stratixiii_io_obuf \mem_byte_enable[1]~output (
	.i(\controller|mem_byte_enable[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[1]~output .bus_hold = "false";
defparam \mem_byte_enable[1]~output .open_drain_output = "false";
defparam \mem_byte_enable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N33
stratixiii_io_obuf \mem_address[0]~output (
	.i(\lc3b|mar|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[0]~output .bus_hold = "false";
defparam \mem_address[0]~output .open_drain_output = "false";
defparam \mem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N51
stratixiii_io_obuf \mem_address[1]~output (
	.i(\lc3b|mar|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[1]~output .bus_hold = "false";
defparam \mem_address[1]~output .open_drain_output = "false";
defparam \mem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
stratixiii_io_obuf \mem_address[2]~output (
	.i(\lc3b|mar|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[2]~output .bus_hold = "false";
defparam \mem_address[2]~output .open_drain_output = "false";
defparam \mem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N113
stratixiii_io_obuf \mem_address[3]~output (
	.i(\lc3b|mar|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[3]~output .bus_hold = "false";
defparam \mem_address[3]~output .open_drain_output = "false";
defparam \mem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N33
stratixiii_io_obuf \mem_address[4]~output (
	.i(\lc3b|mar|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[4]~output .bus_hold = "false";
defparam \mem_address[4]~output .open_drain_output = "false";
defparam \mem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N2
stratixiii_io_obuf \mem_address[5]~output (
	.i(\lc3b|mar|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[5]~output .bus_hold = "false";
defparam \mem_address[5]~output .open_drain_output = "false";
defparam \mem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N33
stratixiii_io_obuf \mem_address[6]~output (
	.i(\lc3b|mar|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[6]~output .bus_hold = "false";
defparam \mem_address[6]~output .open_drain_output = "false";
defparam \mem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N113
stratixiii_io_obuf \mem_address[7]~output (
	.i(\lc3b|mar|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[7]~output .bus_hold = "false";
defparam \mem_address[7]~output .open_drain_output = "false";
defparam \mem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N95
stratixiii_io_obuf \mem_address[8]~output (
	.i(\lc3b|mar|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[8]~output .bus_hold = "false";
defparam \mem_address[8]~output .open_drain_output = "false";
defparam \mem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N20
stratixiii_io_obuf \mem_address[9]~output (
	.i(\lc3b|mar|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[9]~output .bus_hold = "false";
defparam \mem_address[9]~output .open_drain_output = "false";
defparam \mem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N64
stratixiii_io_obuf \mem_address[10]~output (
	.i(\lc3b|mar|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[10]~output .bus_hold = "false";
defparam \mem_address[10]~output .open_drain_output = "false";
defparam \mem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N20
stratixiii_io_obuf \mem_address[11]~output (
	.i(\lc3b|mar|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[11]~output .bus_hold = "false";
defparam \mem_address[11]~output .open_drain_output = "false";
defparam \mem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N95
stratixiii_io_obuf \mem_address[12]~output (
	.i(\lc3b|mar|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[12]~output .bus_hold = "false";
defparam \mem_address[12]~output .open_drain_output = "false";
defparam \mem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N82
stratixiii_io_obuf \mem_address[13]~output (
	.i(\lc3b|mar|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[13]~output .bus_hold = "false";
defparam \mem_address[13]~output .open_drain_output = "false";
defparam \mem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N33
stratixiii_io_obuf \mem_address[14]~output (
	.i(\lc3b|mar|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[14]~output .bus_hold = "false";
defparam \mem_address[14]~output .open_drain_output = "false";
defparam \mem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N51
stratixiii_io_obuf \mem_address[15]~output (
	.i(\lc3b|mar|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[15]~output .bus_hold = "false";
defparam \mem_address[15]~output .open_drain_output = "false";
defparam \mem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N51
stratixiii_io_obuf \mem_wdata[0]~output (
	.i(\lc3b|mdr|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[0]~output .bus_hold = "false";
defparam \mem_wdata[0]~output .open_drain_output = "false";
defparam \mem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N82
stratixiii_io_obuf \mem_wdata[1]~output (
	.i(\lc3b|mdr|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[1]~output .bus_hold = "false";
defparam \mem_wdata[1]~output .open_drain_output = "false";
defparam \mem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N113
stratixiii_io_obuf \mem_wdata[2]~output (
	.i(\lc3b|mdr|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[2]~output .bus_hold = "false";
defparam \mem_wdata[2]~output .open_drain_output = "false";
defparam \mem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N20
stratixiii_io_obuf \mem_wdata[3]~output (
	.i(\lc3b|mdr|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[3]~output .bus_hold = "false";
defparam \mem_wdata[3]~output .open_drain_output = "false";
defparam \mem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \mem_wdata[4]~output (
	.i(\lc3b|mdr|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[4]~output .bus_hold = "false";
defparam \mem_wdata[4]~output .open_drain_output = "false";
defparam \mem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N51
stratixiii_io_obuf \mem_wdata[5]~output (
	.i(\lc3b|mdr|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[5]~output .bus_hold = "false";
defparam \mem_wdata[5]~output .open_drain_output = "false";
defparam \mem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N113
stratixiii_io_obuf \mem_wdata[6]~output (
	.i(\lc3b|mdr|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[6]~output .bus_hold = "false";
defparam \mem_wdata[6]~output .open_drain_output = "false";
defparam \mem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N2
stratixiii_io_obuf \mem_wdata[7]~output (
	.i(\lc3b|mdr|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[7]~output .bus_hold = "false";
defparam \mem_wdata[7]~output .open_drain_output = "false";
defparam \mem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N113
stratixiii_io_obuf \mem_wdata[8]~output (
	.i(\lc3b|mdr|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[8]~output .bus_hold = "false";
defparam \mem_wdata[8]~output .open_drain_output = "false";
defparam \mem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N82
stratixiii_io_obuf \mem_wdata[9]~output (
	.i(\lc3b|mdr|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[9]~output .bus_hold = "false";
defparam \mem_wdata[9]~output .open_drain_output = "false";
defparam \mem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N20
stratixiii_io_obuf \mem_wdata[10]~output (
	.i(\lc3b|mdr|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[10]~output .bus_hold = "false";
defparam \mem_wdata[10]~output .open_drain_output = "false";
defparam \mem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N51
stratixiii_io_obuf \mem_wdata[11]~output (
	.i(\lc3b|mdr|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[11]~output .bus_hold = "false";
defparam \mem_wdata[11]~output .open_drain_output = "false";
defparam \mem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N82
stratixiii_io_obuf \mem_wdata[12]~output (
	.i(\lc3b|mdr|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[12]~output .bus_hold = "false";
defparam \mem_wdata[12]~output .open_drain_output = "false";
defparam \mem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N33
stratixiii_io_obuf \mem_wdata[13]~output (
	.i(\lc3b|mdr|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[13]~output .bus_hold = "false";
defparam \mem_wdata[13]~output .open_drain_output = "false";
defparam \mem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N51
stratixiii_io_obuf \mem_wdata[14]~output (
	.i(\lc3b|mdr|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[14]~output .bus_hold = "false";
defparam \mem_wdata[14]~output .open_drain_output = "false";
defparam \mem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N20
stratixiii_io_obuf \mem_wdata[15]~output (
	.i(\lc3b|mdr|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[15]~output .bus_hold = "false";
defparam \mem_wdata[15]~output .open_drain_output = "false";
defparam \mem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \mem_resp~input (
	.i(mem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_resp~input_o ));
// synopsys translate_off
defparam \mem_resp~input .bus_hold = "false";
defparam \mem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N26
stratixiii_lcell_comb \controller|Selector35~0 (
// Equation(s):
// \controller|Selector35~0_combout  = ( \lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (\lc3b|IR|data [15] & (\controller|state.decode~q  & !\lc3b|IR|data [12]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.decode~q ),
	.datad(!\lc3b|IR|data [12]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector35~0 .extended_lut = "off";
defparam \controller|Selector35~0 .lut_mask = 64'h0000000001000100;
defparam \controller|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \controller|state.s_lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_lea .is_wysiwyg = "true";
defparam \controller|state.s_lea .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N38
stratixiii_lcell_comb \controller|Selector55~0 (
// Equation(s):
// \controller|Selector55~0_combout  = ( \lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (\controller|state.decode~q  & (\lc3b|IR|data [12] & \lc3b|IR|data [15]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\controller|state.decode~q ),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\lc3b|IR|data [15]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector55~0 .extended_lut = "off";
defparam \controller|Selector55~0 .lut_mask = 64'h0000000000010001;
defparam \controller|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N39
dffeas \controller|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.trap1 .is_wysiwyg = "true";
defparam \controller|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N24
stratixiii_lcell_comb \controller|Selector37~0 (
// Equation(s):
// \controller|Selector37~0_combout  = ( !\lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (!\lc3b|IR|data [15] & (!\lc3b|IR|data [12] & \controller|state.decode~q ))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\controller|state.decode~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector37~0 .extended_lut = "off";
defparam \controller|Selector37~0 .lut_mask = 64'h0040004000000000;
defparam \controller|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \controller|state.save_r7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.save_r7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.save_r7 .is_wysiwyg = "true";
defparam \controller|state.save_r7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N14
stratixiii_lcell_comb \controller|WideOr10~1 (
// Equation(s):
// \controller|WideOr10~1_combout  = ( !\controller|state.save_r7~q  & ( !\controller|state.trap1~q  ) )

	.dataa(!\controller|state.trap1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.save_r7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr10~1 .extended_lut = "off";
defparam \controller|WideOr10~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \controller|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N12
stratixiii_lcell_comb \controller|WideOr11 (
// Equation(s):
// \controller|WideOr11~combout  = ( \controller|WideOr10~1_combout  & ( !\controller|state.s_lea~q  ) )

	.dataa(gnd),
	.datab(!\controller|state.s_lea~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr11 .extended_lut = "off";
defparam \controller|WideOr11 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N34
stratixiii_lcell_comb \controller|Selector41~0 (
// Equation(s):
// \controller|Selector41~0_combout  = ( !\lc3b|IR|data [12] & ( (!\lc3b|IR|data [14] & (\lc3b|IR|data [15] & (\controller|state.decode~q  & \lc3b|IR|data [13]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.decode~q ),
	.datad(!\lc3b|IR|data [13]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector41~0 .extended_lut = "off";
defparam \controller|Selector41~0 .lut_mask = 64'h0002000200000000;
defparam \controller|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N35
dffeas \controller|state.s_ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldi1 .is_wysiwyg = "true";
defparam \controller|state.s_ldi1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N24
stratixiii_lcell_comb \controller|Selector42~0 (
// Equation(s):
// \controller|Selector42~0_combout  = ( \controller|state.s_ldi1~q  ) # ( !\controller|state.s_ldi1~q  & ( (!\mem_resp~input_o  & \controller|state.s_ldi2~q ) ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(!\controller|state.s_ldi2~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_ldi1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector42~0 .extended_lut = "off";
defparam \controller|Selector42~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \controller|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N25
dffeas \controller|state.s_ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldi2 .is_wysiwyg = "true";
defparam \controller|state.s_ldi2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N36
stratixiii_lcell_comb \controller|Selector43~0 (
// Equation(s):
// \controller|Selector43~0_combout  = ( \controller|state.s_ldi2~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.s_ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector43~0 .extended_lut = "off";
defparam \controller|Selector43~0 .lut_mask = 64'h0000000033333333;
defparam \controller|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N37
dffeas \controller|state.s_ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldi3 .is_wysiwyg = "true";
defparam \controller|state.s_ldi3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N22
stratixiii_lcell_comb \controller|Selector44~0 (
// Equation(s):
// \controller|Selector44~0_combout  = ((!\mem_resp~input_o  & \controller|state.s_ldi4~q )) # (\controller|state.s_ldi3~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\controller|state.s_ldi3~q ),
	.datad(!\controller|state.s_ldi4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector44~0 .extended_lut = "off";
defparam \controller|Selector44~0 .lut_mask = 64'h0FCF0FCF0FCF0FCF;
defparam \controller|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N23
dffeas \controller|state.s_ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldi4 .is_wysiwyg = "true";
defparam \controller|state.s_ldi4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N20
stratixiii_lcell_comb \controller|Selector45~0 (
// Equation(s):
// \controller|Selector45~0_combout  = (\mem_resp~input_o  & \controller|state.s_ldi4~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(!\controller|state.s_ldi4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector45~0 .extended_lut = "off";
defparam \controller|Selector45~0 .lut_mask = 64'h0033003300330033;
defparam \controller|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N21
dffeas \controller|state.s_ldi5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldi5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldi5 .is_wysiwyg = "true";
defparam \controller|state.s_ldi5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N34
stratixiii_lcell_comb \controller|Selector28~0 (
// Equation(s):
// \controller|Selector28~0_combout  = ( \controller|state.ldr1~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector28~0 .extended_lut = "off";
defparam \controller|Selector28~0 .lut_mask = 64'h0000000033333333;
defparam \controller|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N35
dffeas \controller|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.ldr2 .is_wysiwyg = "true";
defparam \controller|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N18
stratixiii_lcell_comb \controller|WideOr12 (
// Equation(s):
// \controller|WideOr12~combout  = ( !\controller|state.ldr2~q  & ( (\controller|WideOr10~1_combout  & !\controller|state.s_ldi5~q ) ) )

	.dataa(!\controller|WideOr10~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.s_ldi5~q ),
	.datae(!\controller|state.ldr2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr12 .extended_lut = "off";
defparam \controller|WideOr12 .lut_mask = 64'h5500000055000000;
defparam \controller|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N12
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~6 (
// Equation(s):
// \lc3b|regfilemux|f[11]~6_combout  = ( \controller|WideOr12~combout  & ( !\controller|WideOr11~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr11~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr12~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~6 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \lc3b|regfilemux|f[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N10
stratixiii_lcell_comb \lc3b|regfilemux|f[15]~8 (
// Equation(s):
// \lc3b|regfilemux|f[15]~8_combout  = ( !\lc3b|regfilemux|f[11]~6_combout  & ( !\controller|state.s_ldb3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.s_ldb3~q ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[15]~8 .extended_lut = "off";
defparam \lc3b|regfilemux|f[15]~8 .lut_mask = 64'hFF00FF0000000000;
defparam \lc3b|regfilemux|f[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~0 (
// Equation(s):
// \lc3b|regfilemux|f[11]~0_combout  = ( !\controller|state.s_ldb3~q  & ( (!\controller|state.s_lea~q  & (!\controller|state.s_ldi5~q  & !\controller|state.ldr2~q )) ) )

	.dataa(gnd),
	.datab(!\controller|state.s_lea~q ),
	.datac(!\controller|state.s_ldi5~q ),
	.datad(!\controller|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~0 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~0 .lut_mask = 64'hC000C00000000000;
defparam \lc3b|regfilemux|f[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N10
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~5 (
// Equation(s):
// \lc3b|regfilemux|f[11]~5_combout  = ( \lc3b|regfilemux|f[11]~0_combout  & ( \controller|WideOr10~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WideOr10~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~5 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \lc3b|regfilemux|f[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N0
stratixiii_lcell_comb \lc3b|plus_2|Add0~1 (
// Equation(s):
// \lc3b|plus_2|Add0~1_sumout  = SUM(( \lc3b|pc|data [1] ) + ( VCC ) + ( !VCC ))
// \lc3b|plus_2|Add0~2  = CARRY(( \lc3b|pc|data [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~1_sumout ),
	.cout(\lc3b|plus_2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~1 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \lc3b|plus_2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N18
stratixiii_lcell_comb \lc3b|regfilemux|f[1]~3 (
// Equation(s):
// \lc3b|regfilemux|f[1]~3_combout  = (!\controller|state.s_ldb3~q  & !\controller|WideOr11~combout )

	.dataa(!\controller|state.s_ldb3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WideOr11~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[1]~3 .extended_lut = "off";
defparam \lc3b|regfilemux|f[1]~3 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \lc3b|regfilemux|f[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N10
stratixiii_lcell_comb \lc3b|regfilemux|f[1]~2 (
// Equation(s):
// \lc3b|regfilemux|f[1]~2_combout  = ( !\controller|state.s_ldb3~q  & ( (!\controller|WideOr10~1_combout ) # ((!\controller|state.s_ldi5~q  & (!\controller|state.s_lea~q  & !\controller|state.ldr2~q ))) ) )

	.dataa(!\controller|state.s_ldi5~q ),
	.datab(!\controller|state.s_lea~q ),
	.datac(!\controller|WideOr10~1_combout ),
	.datad(!\controller|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[1]~2 .extended_lut = "off";
defparam \lc3b|regfilemux|f[1]~2 .lut_mask = 64'hF8F0F8F000000000;
defparam \lc3b|regfilemux|f[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N0
stratixiii_lcell_comb \lc3b|br_add_9|Add0~1 (
// Equation(s):
// \lc3b|br_add_9|Add0~1_sumout  = SUM(( \lc3b|IR|data [0] ) + ( \lc3b|pc|data [1] ) + ( !VCC ))
// \lc3b|br_add_9|Add0~2  = CARRY(( \lc3b|IR|data [0] ) + ( \lc3b|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [1]),
	.datad(!\lc3b|IR|data [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~1_sumout ),
	.cout(\lc3b|br_add_9|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~1 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \lc3b|br_add_9|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N28
stratixiii_lcell_comb \lc3b|regfilemux|f[1]~10 (
// Equation(s):
// \lc3b|regfilemux|f[1]~10_combout  = ( \lc3b|regfilemux|f[1]~3_combout  & ( \lc3b|pc|data [1] & ( (\lc3b|regfilemux|f[1]~2_combout ) # (\lc3b|br_add_9|Add0~1_sumout ) ) ) ) # ( !\lc3b|regfilemux|f[1]~3_combout  & ( \lc3b|pc|data [1] & ( 
// (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|mdr|data [1])) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|ALU|Selector14~7_combout ))) ) ) ) # ( \lc3b|regfilemux|f[1]~3_combout  & ( !\lc3b|pc|data [1] & ( (\lc3b|br_add_9|Add0~1_sumout  & 
// !\lc3b|regfilemux|f[1]~2_combout ) ) ) ) # ( !\lc3b|regfilemux|f[1]~3_combout  & ( !\lc3b|pc|data [1] & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|mdr|data [1])) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|ALU|Selector14~7_combout ))) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~1_sumout ),
	.datab(!\lc3b|mdr|data [1]),
	.datac(!\lc3b|ALU|Selector14~7_combout ),
	.datad(!\lc3b|regfilemux|f[1]~2_combout ),
	.datae(!\lc3b|regfilemux|f[1]~3_combout ),
	.dataf(!\lc3b|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[1]~10 .extended_lut = "off";
defparam \lc3b|regfilemux|f[1]~10 .lut_mask = 64'h330F5500330F55FF;
defparam \lc3b|regfilemux|f[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N34
stratixiii_lcell_comb \controller|Selector26~0 (
// Equation(s):
// \controller|Selector26~0_combout  = ( !\lc3b|IR|data [13] & ( (!\lc3b|IR|data [14] & (\lc3b|IR|data [15] & (\controller|state.decode~q  & \lc3b|IR|data [12]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.decode~q ),
	.datad(!\lc3b|IR|data [12]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector26~0 .extended_lut = "off";
defparam \controller|Selector26~0 .lut_mask = 64'h0002000200000000;
defparam \controller|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N35
dffeas \controller|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_not .is_wysiwyg = "true";
defparam \controller|state.s_not .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N32
stratixiii_lcell_comb \controller|Selector24~0 (
// Equation(s):
// \controller|Selector24~0_combout  = ( !\lc3b|IR|data [13] & ( (!\lc3b|IR|data [14] & (!\lc3b|IR|data [15] & (\lc3b|IR|data [12] & \controller|state.decode~q ))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\controller|state.decode~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector24~0 .extended_lut = "off";
defparam \controller|Selector24~0 .lut_mask = 64'h0008000800000000;
defparam \controller|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N33
dffeas \controller|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_add .is_wysiwyg = "true";
defparam \controller|state.s_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N2
stratixiii_lcell_comb \controller|WideOr10~0 (
// Equation(s):
// \controller|WideOr10~0_combout  = ( !\controller|state.s_add~q  & ( (!\controller|state.s_and~q  & (!\controller|state.s_not~q  & (\lc3b|regfilemux|f[11]~0_combout  & !\controller|state.shf~q ))) ) )

	.dataa(!\controller|state.s_and~q ),
	.datab(!\controller|state.s_not~q ),
	.datac(!\lc3b|regfilemux|f[11]~0_combout ),
	.datad(!\controller|state.shf~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr10~0 .extended_lut = "off";
defparam \controller|WideOr10~0 .lut_mask = 64'h0800080000000000;
defparam \controller|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N6
stratixiii_lcell_comb \controller|Selector46~0 (
// Equation(s):
// \controller|Selector46~0_combout  = ( \lc3b|IR|data [13] & ( (!\lc3b|IR|data [14] & (\controller|state.decode~q  & (\lc3b|IR|data [12] & !\lc3b|IR|data [15]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\controller|state.decode~q ),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\lc3b|IR|data [15]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector46~0 .extended_lut = "off";
defparam \controller|Selector46~0 .lut_mask = 64'h0000000002000200;
defparam \controller|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N7
dffeas \controller|state.s_stb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_stb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_stb1 .is_wysiwyg = "true";
defparam \controller|state.s_stb1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N35
dffeas \controller|state.s_stb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|state.s_stb1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_stb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_stb2 .is_wysiwyg = "true";
defparam \controller|state.s_stb2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N32
stratixiii_lcell_comb \controller|Selector49~0 (
// Equation(s):
// \controller|Selector49~0_combout  = ( \lc3b|IR|data [12] & ( (!\lc3b|IR|data [14] & (\lc3b|IR|data [15] & (\lc3b|IR|data [13] & \controller|state.decode~q ))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\lc3b|IR|data [13]),
	.datad(!\controller|state.decode~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector49~0 .extended_lut = "off";
defparam \controller|Selector49~0 .lut_mask = 64'h0000000000020002;
defparam \controller|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N33
dffeas \controller|state.sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.sti1 .is_wysiwyg = "true";
defparam \controller|state.sti1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N8
stratixiii_lcell_comb \controller|Selector50~0 (
// Equation(s):
// \controller|Selector50~0_combout  = ( \controller|state.sti1~q  ) # ( !\controller|state.sti1~q  & ( (!\mem_resp~input_o  & \controller|state.sti2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_resp~input_o ),
	.datad(!\controller|state.sti2~q ),
	.datae(gnd),
	.dataf(!\controller|state.sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector50~0 .extended_lut = "off";
defparam \controller|Selector50~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \controller|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N9
dffeas \controller|state.sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.sti2 .is_wysiwyg = "true";
defparam \controller|state.sti2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N6
stratixiii_lcell_comb \controller|Selector51~0 (
// Equation(s):
// \controller|Selector51~0_combout  = ( \controller|state.sti2~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_resp~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector51~0 .extended_lut = "off";
defparam \controller|Selector51~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N7
dffeas \controller|state.sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.sti3 .is_wysiwyg = "true";
defparam \controller|state.sti3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \controller|state.sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|state.sti3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.sti4 .is_wysiwyg = "true";
defparam \controller|state.sti4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N32
stratixiii_lcell_comb \controller|Selector29~1 (
// Equation(s):
// \controller|Selector29~1_combout  = (\lc3b|IR|data [12] & \controller|Selector29~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\controller|Selector29~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector29~1 .extended_lut = "off";
defparam \controller|Selector29~1 .lut_mask = 64'h000F000F000F000F;
defparam \controller|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N33
dffeas \controller|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.str1 .is_wysiwyg = "true";
defparam \controller|state.str1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N30
stratixiii_lcell_comb \controller|WideOr5~0 (
// Equation(s):
// \controller|WideOr5~0_combout  = ( !\controller|state.str1~q  & ( (!\controller|state.s_stb2~q  & !\controller|state.sti4~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.s_stb2~q ),
	.datad(!\controller|state.sti4~q ),
	.datae(gnd),
	.dataf(!\controller|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~0 .extended_lut = "off";
defparam \controller|WideOr5~0 .lut_mask = 64'hF000F00000000000;
defparam \controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N30
stratixiii_lcell_comb \lc3b|ALU|Equal0~6 (
// Equation(s):
// \lc3b|ALU|Equal0~6_combout  = ( \controller|WideOr5~0_combout  & ( (!\controller|state.shf~q  & (!\controller|state.s_not~q  & !\controller|state.s_and~q )) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\controller|state.s_not~q ),
	.datac(!\controller|state.s_and~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~6 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~6 .lut_mask = 64'h0000000080808080;
defparam \lc3b|ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N36
stratixiii_lcell_comb \controller|state.calc_addr~0 (
// Equation(s):
// \controller|state.calc_addr~0_combout  = ( \lc3b|IR|data [13] & ( (!\lc3b|IR|data [15] & ((!\lc3b|IR|data [14] & ((\controller|state.calc_addr~q ))) # (\lc3b|IR|data [14] & (\controller|state.decode~q )))) # (\lc3b|IR|data [15] & 
// (((\controller|state.calc_addr~q )))) ) ) # ( !\lc3b|IR|data [13] & ( \controller|state.calc_addr~q  ) )

	.dataa(!\controller|state.decode~q ),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\lc3b|IR|data [14]),
	.datad(!\controller|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|state.calc_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|state.calc_addr~0 .extended_lut = "off";
defparam \controller|state.calc_addr~0 .lut_mask = 64'h00FF00FF04F704F7;
defparam \controller|state.calc_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N37
dffeas \controller|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|state.calc_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.calc_addr .is_wysiwyg = "true";
defparam \controller|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N22
stratixiii_lcell_comb \lc3b|alumux|f[2]~0 (
// Equation(s):
// \lc3b|alumux|f[2]~0_combout  = ( \controller|state.calc_addr~q  & ( \lc3b|IR|data [5] & ( (!\controller|state.s_and~q  & !\controller|state.s_add~q ) ) ) ) # ( !\controller|state.calc_addr~q  & ( \lc3b|IR|data [5] & ( (!\controller|state.s_and~q  & 
// (!\controller|state.s_add~q  & ((\controller|state.s_ldi1~q ) # (\controller|state.sti1~q )))) ) ) ) # ( \controller|state.calc_addr~q  & ( !\lc3b|IR|data [5] ) ) # ( !\controller|state.calc_addr~q  & ( !\lc3b|IR|data [5] & ( (\controller|state.s_ldi1~q ) 
// # (\controller|state.sti1~q ) ) ) )

	.dataa(!\controller|state.sti1~q ),
	.datab(!\controller|state.s_and~q ),
	.datac(!\controller|state.s_ldi1~q ),
	.datad(!\controller|state.s_add~q ),
	.datae(!\controller|state.calc_addr~q ),
	.dataf(!\lc3b|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[2]~0 .extended_lut = "off";
defparam \lc3b|alumux|f[2]~0 .lut_mask = 64'h5F5FFFFF4C00CC00;
defparam \lc3b|alumux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N32
stratixiii_lcell_comb \lc3b|alumux|f[1]~5 (
// Equation(s):
// \lc3b|alumux|f[1]~5_combout  = ( \lc3b|IR|data [1] & ( \lc3b|IR|data [0] & ( ((!\lc3b|alumux|f[2]~1_combout ) # ((!\controller|state.shf~q  & \lc3b|alumux|f[2]~0_combout ))) # (\lc3b|REGFILE|data~164_combout ) ) ) ) # ( !\lc3b|IR|data [1] & ( 
// \lc3b|IR|data [0] & ( (!\lc3b|REGFILE|data~164_combout  & (!\controller|state.shf~q  & ((\lc3b|alumux|f[2]~0_combout )))) # (\lc3b|REGFILE|data~164_combout  & (((!\controller|state.shf~q  & \lc3b|alumux|f[2]~0_combout )) # (\lc3b|alumux|f[2]~1_combout ))) 
// ) ) ) # ( \lc3b|IR|data [1] & ( !\lc3b|IR|data [0] & ( (!\lc3b|REGFILE|data~164_combout  & (!\lc3b|alumux|f[2]~1_combout  & ((!\lc3b|alumux|f[2]~0_combout ) # (\controller|state.shf~q )))) # (\lc3b|REGFILE|data~164_combout  & 
// (((!\lc3b|alumux|f[2]~0_combout )) # (\controller|state.shf~q ))) ) ) ) # ( !\lc3b|IR|data [1] & ( !\lc3b|IR|data [0] & ( (\lc3b|REGFILE|data~164_combout  & (\lc3b|alumux|f[2]~1_combout  & ((!\lc3b|alumux|f[2]~0_combout ) # (\controller|state.shf~q )))) ) 
// ) )

	.dataa(!\lc3b|REGFILE|data~164_combout ),
	.datab(!\controller|state.shf~q ),
	.datac(!\lc3b|alumux|f[2]~1_combout ),
	.datad(!\lc3b|alumux|f[2]~0_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[1]~5 .extended_lut = "off";
defparam \lc3b|alumux|f[1]~5 .lut_mask = 64'h0501F53105CDF5FD;
defparam \lc3b|alumux|f[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N4
stratixiii_lcell_comb \lc3b|ALU|Selector1~1 (
// Equation(s):
// \lc3b|ALU|Selector1~1_combout  = ( \lc3b|REGFILE|data~180_combout  & ( (\lc3b|REGFILE|data~172_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) # ( !\lc3b|REGFILE|data~180_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~172_combout ) ) )

	.dataa(gnd),
	.datab(!\lc3b|alumux|f[1]~5_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \lc3b|ALU|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N14
stratixiii_lcell_comb \lc3b|REGFILE|data~86feeder (
// Equation(s):
// \lc3b|REGFILE|data~86feeder_combout  = ( \lc3b|regfilemux|f[6]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~86feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N22
stratixiii_lcell_comb \lc3b|REGFILE|data~82feeder (
// Equation(s):
// \lc3b|REGFILE|data~82feeder_combout  = ( \lc3b|regfilemux|f[2]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~82feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \lc3b|REGFILE|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~82 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N4
stratixiii_lcell_comb \lc3b|regfilemux|f[10]~14 (
// Equation(s):
// \lc3b|regfilemux|f[10]~14_combout  = ( \lc3b|mdr|data [10] & ( (\lc3b|regfilemux|f[15]~8_combout  & ((\lc3b|regfilemux|f[11]~7_combout ) # (\lc3b|pc|data [10]))) ) ) # ( !\lc3b|mdr|data [10] & ( (\lc3b|pc|data [10] & (!\lc3b|regfilemux|f[11]~7_combout  & 
// \lc3b|regfilemux|f[15]~8_combout )) ) )

	.dataa(!\lc3b|pc|data [10]),
	.datab(gnd),
	.datac(!\lc3b|regfilemux|f[11]~7_combout ),
	.datad(!\lc3b|regfilemux|f[15]~8_combout ),
	.datae(gnd),
	.dataf(!\lc3b|mdr|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[10]~14 .extended_lut = "off";
defparam \lc3b|regfilemux|f[10]~14 .lut_mask = 64'h00500050005F005F;
defparam \lc3b|regfilemux|f[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~91feeder (
// Equation(s):
// \lc3b|REGFILE|data~91feeder_combout  = ( \lc3b|regfilemux|f[11]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~91feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \lc3b|REGFILE|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~91 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N33
dffeas \lc3b|REGFILE|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~107 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N38
stratixiii_lcell_comb \lc3b|storemux|f[2]~0 (
// Equation(s):
// \lc3b|storemux|f[2]~0_combout  = ( \lc3b|IR|data [8] & ( ((!\controller|state.str1~q  & (!\controller|state.sti4~q  & !\controller|state.s_stb2~q ))) # (\lc3b|IR|data [11]) ) ) # ( !\lc3b|IR|data [8] & ( (\lc3b|IR|data [11] & (((\controller|state.s_stb2~q 
// ) # (\controller|state.sti4~q )) # (\controller|state.str1~q ))) ) )

	.dataa(!\controller|state.str1~q ),
	.datab(!\controller|state.sti4~q ),
	.datac(!\controller|state.s_stb2~q ),
	.datad(!\lc3b|IR|data [11]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|storemux|f[2]~0 .extended_lut = "off";
defparam \lc3b|storemux|f[2]~0 .lut_mask = 64'h007F007F80FF80FF;
defparam \lc3b|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N34
stratixiii_lcell_comb \lc3b|storemux|f[1]~1 (
// Equation(s):
// \lc3b|storemux|f[1]~1_combout  = ( \lc3b|IR|data [7] & ( ((!\controller|state.str1~q  & (!\controller|state.sti4~q  & !\controller|state.s_stb2~q ))) # (\lc3b|IR|data [10]) ) ) # ( !\lc3b|IR|data [7] & ( (\lc3b|IR|data [10] & (((\controller|state.s_stb2~q 
// ) # (\controller|state.sti4~q )) # (\controller|state.str1~q ))) ) )

	.dataa(!\lc3b|IR|data [10]),
	.datab(!\controller|state.str1~q ),
	.datac(!\controller|state.sti4~q ),
	.datad(!\controller|state.s_stb2~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|storemux|f[1]~1 .extended_lut = "off";
defparam \lc3b|storemux|f[1]~1 .lut_mask = 64'h15551555D555D555;
defparam \lc3b|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N6
stratixiii_lcell_comb \lc3b|REGFILE|data~388 (
// Equation(s):
// \lc3b|REGFILE|data~388_combout  = ( \controller|WideOr10~1_combout  & ( (\lc3b|IR|data [9] & (!\lc3b|IR|data [11] & (\lc3b|IR|data [10] & !\controller|WideOr10~0_combout ))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\lc3b|IR|data [10]),
	.datad(!\controller|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~388 .extended_lut = "off";
defparam \lc3b|REGFILE|data~388 .lut_mask = 64'h0000000004000400;
defparam \lc3b|REGFILE|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \lc3b|REGFILE|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~59 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N18
stratixiii_lcell_comb \lc3b|REGFILE|data~390 (
// Equation(s):
// \lc3b|REGFILE|data~390_combout  = ( \controller|WideOr10~1_combout  & ( (!\lc3b|IR|data [9] & (!\lc3b|IR|data [11] & (\lc3b|IR|data [10] & !\controller|WideOr10~0_combout ))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\lc3b|IR|data [10]),
	.datad(!\controller|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~390 .extended_lut = "off";
defparam \lc3b|REGFILE|data~390 .lut_mask = 64'h0000000008000800;
defparam \lc3b|REGFILE|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N21
dffeas \lc3b|REGFILE|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~43 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N30
stratixiii_lcell_comb \lc3b|REGFILE|data~27feeder (
// Equation(s):
// \lc3b|REGFILE|data~27feeder_combout  = ( \lc3b|regfilemux|f[11]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~27feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~387 (
// Equation(s):
// \lc3b|REGFILE|data~387_combout  = ( \controller|WideOr10~1_combout  & ( (\lc3b|IR|data [9] & (!\lc3b|IR|data [11] & (!\controller|WideOr10~0_combout  & !\lc3b|IR|data [10]))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\controller|WideOr10~0_combout ),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~387 .extended_lut = "off";
defparam \lc3b|REGFILE|data~387 .lut_mask = 64'h0000000040004000;
defparam \lc3b|REGFILE|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N31
dffeas \lc3b|REGFILE|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~27 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N36
stratixiii_lcell_comb \lc3b|storemux|f[0]~2 (
// Equation(s):
// \lc3b|storemux|f[0]~2_combout  = ( \controller|state.s_stb2~q  & ( \lc3b|IR|data [9] ) ) # ( !\controller|state.s_stb2~q  & ( (!\controller|state.str1~q  & ((!\controller|state.sti4~q  & (\lc3b|IR|data [6])) # (\controller|state.sti4~q  & ((\lc3b|IR|data 
// [9]))))) # (\controller|state.str1~q  & (((\lc3b|IR|data [9])))) ) )

	.dataa(!\controller|state.str1~q ),
	.datab(!\controller|state.sti4~q ),
	.datac(!\lc3b|IR|data [6]),
	.datad(!\lc3b|IR|data [9]),
	.datae(gnd),
	.dataf(!\controller|state.s_stb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|storemux|f[0]~2 .extended_lut = "off";
defparam \lc3b|storemux|f[0]~2 .lut_mask = 64'h087F087F00FF00FF;
defparam \lc3b|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N16
stratixiii_lcell_comb \lc3b|REGFILE|data~389 (
// Equation(s):
// \lc3b|REGFILE|data~389_combout  = ( \controller|WideOr10~1_combout  & ( (!\lc3b|IR|data [9] & (!\lc3b|IR|data [11] & (!\controller|WideOr10~0_combout  & !\lc3b|IR|data [10]))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\controller|WideOr10~0_combout ),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~389 .extended_lut = "off";
defparam \lc3b|REGFILE|data~389 .lut_mask = 64'h0000000080008000;
defparam \lc3b|REGFILE|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N37
dffeas \lc3b|REGFILE|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~11 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~200 (
// Equation(s):
// \lc3b|REGFILE|data~200_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~11_q )) # (\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~27_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~43_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~59_q ))))) # (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|REGFILE|data~59_q ),
	.datac(!\lc3b|REGFILE|data~43_q ),
	.datad(!\lc3b|REGFILE|data~27_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~200 .extended_lut = "on";
defparam \lc3b|REGFILE|data~200 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \lc3b|REGFILE|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N10
stratixiii_lcell_comb \lc3b|REGFILE|data~386 (
// Equation(s):
// \lc3b|REGFILE|data~386_combout  = ( !\lc3b|IR|data [9] & ( (!\controller|WideOr10~0_combout  & (\lc3b|IR|data [11] & (\controller|WideOr10~1_combout  & !\lc3b|IR|data [10]))) ) )

	.dataa(!\controller|WideOr10~0_combout ),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\controller|WideOr10~1_combout ),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~386 .extended_lut = "off";
defparam \lc3b|REGFILE|data~386 .lut_mask = 64'h0200020000000000;
defparam \lc3b|REGFILE|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \lc3b|REGFILE|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~75 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~204 (
// Equation(s):
// \lc3b|REGFILE|data~204_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~200_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~200_combout  & ((\lc3b|REGFILE|data~75_q ))) # 
// (\lc3b|REGFILE|data~200_combout  & (\lc3b|REGFILE|data~91_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~200_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~200_combout  
// & ((\lc3b|REGFILE|data~107_q ))) # (\lc3b|REGFILE|data~200_combout  & (\lc3b|REGFILE|data~123_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~123_q ),
	.datab(!\lc3b|REGFILE|data~91_q ),
	.datac(!\lc3b|REGFILE|data~107_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~200_combout ),
	.datag(!\lc3b|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~204 .extended_lut = "on";
defparam \lc3b|REGFILE|data~204 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N26
stratixiii_lcell_comb \lc3b|alumux|f~3 (
// Equation(s):
// \lc3b|alumux|f~3_combout  = ( !\controller|state.sti1~q  & ( (!\controller|state.s_ldi1~q  & !\controller|state.calc_addr~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.s_ldi1~q ),
	.datad(!\controller|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\controller|state.sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f~3 .extended_lut = "off";
defparam \lc3b|alumux|f~3 .lut_mask = 64'hF000F00000000000;
defparam \lc3b|alumux|f~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N3
dffeas \controller|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|state.trap1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.trap2 .is_wysiwyg = "true";
defparam \controller|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N24
stratixiii_lcell_comb \controller|Selector57~0 (
// Equation(s):
// \controller|Selector57~0_combout  = ( \mem_resp~input_o  & ( \controller|state.trap2~q  ) ) # ( !\mem_resp~input_o  & ( (\controller|state.trap3~q ) # (\controller|state.trap2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.trap2~q ),
	.datad(!\controller|state.trap3~q ),
	.datae(gnd),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector57~0 .extended_lut = "off";
defparam \controller|Selector57~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \controller|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \controller|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.trap3 .is_wysiwyg = "true";
defparam \controller|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N30
stratixiii_lcell_comb \controller|Selector58~0 (
// Equation(s):
// \controller|Selector58~0_combout  = ( \controller|state.trap3~q  & ( \mem_resp~input_o  ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.trap3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector58~0 .extended_lut = "off";
defparam \controller|Selector58~0 .lut_mask = 64'h0000000055555555;
defparam \controller|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \controller|state.trap4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.trap4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.trap4 .is_wysiwyg = "true";
defparam \controller|state.trap4 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N29
dffeas \controller|state.jsr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|state.save_r7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.jsr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.jsr .is_wysiwyg = "true";
defparam \controller|state.jsr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N22
stratixiii_lcell_comb \controller|Selector34~0 (
// Equation(s):
// \controller|Selector34~0_combout  = ( !\lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (\lc3b|IR|data [15] & (\controller|state.decode~q  & !\lc3b|IR|data [12]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.decode~q ),
	.datad(!\lc3b|IR|data [12]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector34~0 .extended_lut = "off";
defparam \controller|Selector34~0 .lut_mask = 64'h0100010000000000;
defparam \controller|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N23
dffeas \controller|state.s_jmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_jmp .is_wysiwyg = "true";
defparam \controller|state.s_jmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N28
stratixiii_lcell_comb \lc3b|pcmux|Equal2~0 (
// Equation(s):
// \lc3b|pcmux|Equal2~0_combout  = ( \controller|state.s_jmp~q  & ( (\lc3b|IR|data [11] & \controller|state.jsr~q ) ) ) # ( !\controller|state.s_jmp~q  & ( (!\controller|state.jsr~q  & (!\controller|state.trap4~q )) # (\controller|state.jsr~q  & 
// ((\lc3b|IR|data [11]))) ) )

	.dataa(gnd),
	.datab(!\controller|state.trap4~q ),
	.datac(!\lc3b|IR|data [11]),
	.datad(!\controller|state.jsr~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|Equal2~0 .extended_lut = "off";
defparam \lc3b|pcmux|Equal2~0 .lut_mask = 64'hCC0FCC0F000F000F;
defparam \lc3b|pcmux|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \lc3b|cc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[15]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controller|WideOr10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|cc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|cc|data[2] .is_wysiwyg = "true";
defparam \lc3b|cc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N2
stratixiii_lcell_comb \lc3b|br_add_9|Add0~5 (
// Equation(s):
// \lc3b|br_add_9|Add0~5_sumout  = SUM(( \lc3b|pc|data [2] ) + ( \lc3b|IR|data [1] ) + ( \lc3b|br_add_9|Add0~2  ))
// \lc3b|br_add_9|Add0~6  = CARRY(( \lc3b|pc|data [2] ) + ( \lc3b|IR|data [1] ) + ( \lc3b|br_add_9|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [1]),
	.datad(!\lc3b|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~5_sumout ),
	.cout(\lc3b|br_add_9|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~5 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \lc3b|br_add_9|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N4
stratixiii_lcell_comb \lc3b|br_add_9|Add0~9 (
// Equation(s):
// \lc3b|br_add_9|Add0~9_sumout  = SUM(( \lc3b|IR|data [2] ) + ( \lc3b|pc|data [3] ) + ( \lc3b|br_add_9|Add0~6  ))
// \lc3b|br_add_9|Add0~10  = CARRY(( \lc3b|IR|data [2] ) + ( \lc3b|pc|data [3] ) + ( \lc3b|br_add_9|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [3]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~9_sumout ),
	.cout(\lc3b|br_add_9|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~9 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N28
stratixiii_lcell_comb \lc3b|regfilemux|f[3]~21 (
// Equation(s):
// \lc3b|regfilemux|f[3]~21_combout  = ( \lc3b|ALU|Selector12~5_combout  & ( \lc3b|regfilemux|f[1]~3_combout  & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~9_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|pc|data [3]))) ) ) ) # ( 
// !\lc3b|ALU|Selector12~5_combout  & ( \lc3b|regfilemux|f[1]~3_combout  & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~9_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|pc|data [3]))) ) ) ) # ( \lc3b|ALU|Selector12~5_combout  & ( 
// !\lc3b|regfilemux|f[1]~3_combout  & ( (\lc3b|regfilemux|f[1]~2_combout ) # (\lc3b|mdr|data [3]) ) ) ) # ( !\lc3b|ALU|Selector12~5_combout  & ( !\lc3b|regfilemux|f[1]~3_combout  & ( (\lc3b|mdr|data [3] & !\lc3b|regfilemux|f[1]~2_combout ) ) ) )

	.dataa(!\lc3b|mdr|data [3]),
	.datab(!\lc3b|br_add_9|Add0~9_sumout ),
	.datac(!\lc3b|pc|data [3]),
	.datad(!\lc3b|regfilemux|f[1]~2_combout ),
	.datae(!\lc3b|ALU|Selector12~5_combout ),
	.dataf(!\lc3b|regfilemux|f[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[3]~21 .extended_lut = "off";
defparam \lc3b|regfilemux|f[3]~21 .lut_mask = 64'h550055FF330F330F;
defparam \lc3b|regfilemux|f[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \lc3b|REGFILE|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~115 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \lc3b|REGFILE|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~99 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \lc3b|REGFILE|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~83 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N37
dffeas \lc3b|REGFILE|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~35 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N38
stratixiii_lcell_comb \lc3b|REGFILE|data~51feeder (
// Equation(s):
// \lc3b|REGFILE|data~51feeder_combout  = ( \lc3b|regfilemux|f[3]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~51feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N39
dffeas \lc3b|REGFILE|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~51 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~19feeder (
// Equation(s):
// \lc3b|REGFILE|data~19feeder_combout  = ( \lc3b|regfilemux|f[3]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~19feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \lc3b|REGFILE|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~19 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \lc3b|REGFILE|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~3 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~224 (
// Equation(s):
// \lc3b|REGFILE|data~224_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~3_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~19_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) ) # ( \lc3b|IR|data 
// [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~35_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~51_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|IR|data [0]),
	.datac(!\lc3b|REGFILE|data~35_q ),
	.datad(!\lc3b|REGFILE|data~51_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~19_q ),
	.datag(!\lc3b|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~224 .extended_lut = "on";
defparam \lc3b|REGFILE|data~224 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N9
dffeas \lc3b|REGFILE|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~67 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~228 (
// Equation(s):
// \lc3b|REGFILE|data~228_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~224_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~224_combout  & (\lc3b|REGFILE|data~67_q )) # (\lc3b|REGFILE|data~224_combout  & 
// ((\lc3b|REGFILE|data~83_q )))))) ) ) # ( \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~224_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~224_combout  & ((\lc3b|REGFILE|data~99_q ))) # (\lc3b|REGFILE|data~224_combout  & 
// (\lc3b|REGFILE|data~115_q ))))) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|REGFILE|data~115_q ),
	.datac(!\lc3b|REGFILE|data~99_q ),
	.datad(!\lc3b|REGFILE|data~83_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~224_combout ),
	.datag(!\lc3b|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~228 .extended_lut = "on";
defparam \lc3b|REGFILE|data~228 .lut_mask = 64'h05050505AAFFBBBB;
defparam \lc3b|REGFILE|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N22
stratixiii_lcell_comb \lc3b|alumux|f[3]~6 (
// Equation(s):
// \lc3b|alumux|f[3]~6_combout  = ( \lc3b|IR|data [3] & ( \lc3b|alumux|f[2]~1_combout  & ( (!\lc3b|alumux|f[2]~0_combout  & (\lc3b|REGFILE|data~228_combout )) # (\lc3b|alumux|f[2]~0_combout  & ((!\controller|state.shf~q  & ((\lc3b|IR|data [2]))) # 
// (\controller|state.shf~q  & (\lc3b|REGFILE|data~228_combout )))) ) ) ) # ( !\lc3b|IR|data [3] & ( \lc3b|alumux|f[2]~1_combout  & ( (!\lc3b|alumux|f[2]~0_combout  & (\lc3b|REGFILE|data~228_combout )) # (\lc3b|alumux|f[2]~0_combout  & 
// ((!\controller|state.shf~q  & ((\lc3b|IR|data [2]))) # (\controller|state.shf~q  & (\lc3b|REGFILE|data~228_combout )))) ) ) ) # ( \lc3b|IR|data [3] & ( !\lc3b|alumux|f[2]~1_combout  & ( ((!\lc3b|alumux|f[2]~0_combout ) # (\controller|state.shf~q )) # 
// (\lc3b|IR|data [2]) ) ) ) # ( !\lc3b|IR|data [3] & ( !\lc3b|alumux|f[2]~1_combout  & ( (\lc3b|IR|data [2] & (\lc3b|alumux|f[2]~0_combout  & !\controller|state.shf~q )) ) ) )

	.dataa(!\lc3b|REGFILE|data~228_combout ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|alumux|f[2]~0_combout ),
	.datad(!\controller|state.shf~q ),
	.datae(!\lc3b|IR|data [3]),
	.dataf(!\lc3b|alumux|f[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[3]~6 .extended_lut = "off";
defparam \lc3b|alumux|f[3]~6 .lut_mask = 64'h0300F3FF53555355;
defparam \lc3b|alumux|f[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N12
stratixiii_lcell_comb \lc3b|ALU|Selector12~1 (
// Equation(s):
// \lc3b|ALU|Selector12~1_combout  = ( \lc3b|alumux|f[2]~2_combout  & ( (\lc3b|REGFILE|data~156_combout  & \lc3b|alumux|f[3]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~156_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~1 .lut_mask = 64'h00000000000F000F;
defparam \lc3b|ALU|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N20
stratixiii_lcell_comb \lc3b|ALU|Selector9~0 (
// Equation(s):
// \lc3b|ALU|Selector9~0_combout  = ( !\lc3b|alumux|f[2]~2_combout  & ( !\lc3b|alumux|f[3]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \lc3b|ALU|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N10
stratixiii_lcell_comb \lc3b|ALU|Equal0~3 (
// Equation(s):
// \lc3b|ALU|Equal0~3_combout  = ( \controller|WideOr5~0_combout  & ( (\controller|state.shf~q  & (!\lc3b|IR|data [4] & (!\controller|state.s_and~q  & !\controller|state.s_not~q ))) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|IR|data [4]),
	.datac(!\controller|state.s_and~q ),
	.datad(!\controller|state.s_not~q ),
	.datae(gnd),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~3 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~3 .lut_mask = 64'h0000000040004000;
defparam \lc3b|ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N12
stratixiii_lcell_comb \lc3b|ALU|Equal0~0 (
// Equation(s):
// \lc3b|ALU|Equal0~0_combout  = ( \lc3b|IR|data [4] & ( \controller|WideOr5~0_combout  & ( (\lc3b|IR|data [5] & (!\controller|state.s_and~q  & \controller|state.shf~q )) ) ) ) # ( !\lc3b|IR|data [4] & ( \controller|WideOr5~0_combout  & ( 
// (!\controller|state.s_and~q  & (\controller|state.shf~q  & \controller|state.s_not~q )) ) ) )

	.dataa(!\lc3b|IR|data [5]),
	.datab(!\controller|state.s_and~q ),
	.datac(!\controller|state.shf~q ),
	.datad(!\controller|state.s_not~q ),
	.datae(!\lc3b|IR|data [4]),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~0 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~0 .lut_mask = 64'h00000000000C0404;
defparam \lc3b|ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N24
stratixiii_lcell_comb \lc3b|ALU|Selector15~2 (
// Equation(s):
// \lc3b|ALU|Selector15~2_combout  = (\lc3b|ALU|Equal0~0_combout  & \lc3b|REGFILE|data~156_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|ALU|Equal0~0_combout ),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector15~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector15~2 .lut_mask = 64'h000F000F000F000F;
defparam \lc3b|ALU|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~272 (
// Equation(s):
// \lc3b|REGFILE|data~272_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~3_q )) # (\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~19_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~35_q )))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~51_q )))) # (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|REGFILE|data~51_q ),
	.datac(!\lc3b|REGFILE|data~35_q ),
	.datad(!\lc3b|storemux|f[0]~2_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~19_q ),
	.datag(!\lc3b|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~272 .extended_lut = "on";
defparam \lc3b|REGFILE|data~272 .lut_mask = 64'h0A550A770AFF0A77;
defparam \lc3b|REGFILE|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N16
stratixiii_lcell_comb \lc3b|REGFILE|data~276 (
// Equation(s):
// \lc3b|REGFILE|data~276_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|REGFILE|data~272_combout ))))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~272_combout  & (((\lc3b|REGFILE|data~67_q )))) # 
// (\lc3b|REGFILE|data~272_combout  & (\lc3b|REGFILE|data~83_q )))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~272_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~272_combout  & 
// (\lc3b|REGFILE|data~99_q )) # (\lc3b|REGFILE|data~272_combout  & ((\lc3b|REGFILE|data~115_q )))))) ) )

	.dataa(!\lc3b|REGFILE|data~83_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~99_q ),
	.datad(!\lc3b|REGFILE|data~272_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~115_q ),
	.datag(!\lc3b|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~276 .extended_lut = "on";
defparam \lc3b|REGFILE|data~276 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \lc3b|REGFILE|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \lc3b|REGFILE|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~81 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \lc3b|REGFILE|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~97 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \lc3b|REGFILE|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~33 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~33 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N10
stratixiii_lcell_comb \lc3b|REGFILE|data~17feeder (
// Equation(s):
// \lc3b|REGFILE|data~17feeder_combout  = ( \lc3b|regfilemux|f[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~17feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N11
dffeas \lc3b|REGFILE|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~17 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \lc3b|REGFILE|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~49 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \lc3b|REGFILE|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~1 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~264 (
// Equation(s):
// \lc3b|REGFILE|data~264_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[0]~2_combout  & (!\lc3b|storemux|f[2]~0_combout  & (\lc3b|REGFILE|data~1_q ))) # (\lc3b|storemux|f[0]~2_combout  & ((((\lc3b|REGFILE|data~17_q ))) # 
// (\lc3b|storemux|f[2]~0_combout ))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[0]~2_combout  & (!\lc3b|storemux|f[2]~0_combout  & (\lc3b|REGFILE|data~33_q ))) # (\lc3b|storemux|f[0]~2_combout  & ((((\lc3b|REGFILE|data~49_q ))) # 
// (\lc3b|storemux|f[2]~0_combout ))) ) )

	.dataa(!\lc3b|storemux|f[0]~2_combout ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~33_q ),
	.datad(!\lc3b|REGFILE|data~17_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~49_q ),
	.datag(!\lc3b|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~264 .extended_lut = "on";
defparam \lc3b|REGFILE|data~264 .lut_mask = 64'h195D1919195D5D5D;
defparam \lc3b|REGFILE|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \lc3b|REGFILE|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~65 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~268 (
// Equation(s):
// \lc3b|REGFILE|data~268_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~264_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~264_combout  & ((\lc3b|REGFILE|data~65_q ))) # 
// (\lc3b|REGFILE|data~264_combout  & (\lc3b|REGFILE|data~81_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~264_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~264_combout  
// & ((\lc3b|REGFILE|data~97_q ))) # (\lc3b|REGFILE|data~264_combout  & (\lc3b|REGFILE|data~113_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~113_q ),
	.datab(!\lc3b|REGFILE|data~81_q ),
	.datac(!\lc3b|REGFILE|data~97_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~264_combout ),
	.datag(!\lc3b|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~268 .extended_lut = "on";
defparam \lc3b|REGFILE|data~268 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \lc3b|REGFILE|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~80 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \lc3b|REGFILE|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~96 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \lc3b|REGFILE|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~32 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \lc3b|REGFILE|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~48 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N25
dffeas \lc3b|REGFILE|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~16 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N1
dffeas \lc3b|REGFILE|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~0 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~128 (
// Equation(s):
// \lc3b|REGFILE|data~128_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~0_q )) # (\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~16_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & (\lc3b|storemux|f[0]~2_combout )) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~32_q )) # (\lc3b|storemux|f[0]~2_combout  & 
// (((\lc3b|REGFILE|data~48_q )))))) # (\lc3b|storemux|f[2]~0_combout  & (\lc3b|storemux|f[0]~2_combout )) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|storemux|f[0]~2_combout ),
	.datac(!\lc3b|REGFILE|data~32_q ),
	.datad(!\lc3b|REGFILE|data~48_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~16_q ),
	.datag(!\lc3b|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~128 .extended_lut = "on";
defparam \lc3b|REGFILE|data~128 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \lc3b|REGFILE|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~64 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~132 (
// Equation(s):
// \lc3b|REGFILE|data~132_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|REGFILE|data~128_combout  & (((\lc3b|REGFILE|data~64_q  & \lc3b|storemux|f[2]~0_combout )))) # (\lc3b|REGFILE|data~128_combout  & (((!\lc3b|storemux|f[2]~0_combout )) # 
// (\lc3b|REGFILE|data~80_q )))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|REGFILE|data~128_combout  & (((\lc3b|REGFILE|data~96_q  & \lc3b|storemux|f[2]~0_combout )))) # (\lc3b|REGFILE|data~128_combout  & (((!\lc3b|storemux|f[2]~0_combout )) # 
// (\lc3b|REGFILE|data~112_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~112_q ),
	.datab(!\lc3b|REGFILE|data~80_q ),
	.datac(!\lc3b|REGFILE|data~96_q ),
	.datad(!\lc3b|REGFILE|data~128_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[2]~0_combout ),
	.datag(!\lc3b|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~132 .extended_lut = "on";
defparam \lc3b|REGFILE|data~132 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N8
stratixiii_lcell_comb \lc3b|ALU|Selector12~2 (
// Equation(s):
// \lc3b|ALU|Selector12~2_combout  = ( \lc3b|REGFILE|data~284_combout  & ( \lc3b|REGFILE|data~132_combout  & ( ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout )))) # 
// (\lc3b|alumux|f[0]~4_combout ) ) ) ) # ( !\lc3b|REGFILE|data~284_combout  & ( \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )) # (\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~268_combout ))))) # (\lc3b|alumux|f[0]~4_combout  & (((\lc3b|alumux|f[1]~5_combout )))) ) ) ) # ( \lc3b|REGFILE|data~284_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout 
//  & (\lc3b|REGFILE|data~276_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout ))))) # (\lc3b|alumux|f[0]~4_combout  & (((!\lc3b|alumux|f[1]~5_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~284_combout  & ( 
// !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout ))))) ) ) )

	.dataa(!\lc3b|REGFILE|data~276_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~268_combout ),
	.datae(!\lc3b|REGFILE|data~284_combout ),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~2 .lut_mask = 64'h404C707C434F737F;
defparam \lc3b|ALU|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N8
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~1 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~1_combout  = ( \lc3b|alumux|f[2]~1_combout  & ( (!\lc3b|alumux|f~3_combout  & ((\lc3b|IR|data [3]) # (\lc3b|IR|data [4]))) ) ) # ( !\lc3b|alumux|f[2]~1_combout  & ( (!\controller|state.shf~q  & (\lc3b|IR|data [4] & 
// \lc3b|alumux|f~3_combout )) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|IR|data [4]),
	.datac(!\lc3b|alumux|f~3_combout ),
	.datad(!\lc3b|IR|data [3]),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~1 .lut_mask = 64'h0202020230F030F0;
defparam \lc3b|ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N35
dffeas \lc3b|REGFILE|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~127 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \lc3b|REGFILE|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~95 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \lc3b|REGFILE|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~111 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N22
stratixiii_lcell_comb \lc3b|REGFILE|data~63feeder (
// Equation(s):
// \lc3b|REGFILE|data~63feeder_combout  = ( \lc3b|regfilemux|f[15]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~63feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \lc3b|REGFILE|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~63 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \lc3b|REGFILE|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~47 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \lc3b|REGFILE|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~15 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~344 (
// Equation(s):
// \lc3b|REGFILE|data~344_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~15_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~31_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~47_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~63_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~63_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~47_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~31_q ),
	.datag(!\lc3b|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~344 .extended_lut = "on";
defparam \lc3b|REGFILE|data~344 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N1
dffeas \lc3b|REGFILE|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~79 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~348 (
// Equation(s):
// \lc3b|REGFILE|data~348_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~344_combout  & (((\lc3b|REGFILE|data~79_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~344_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~95_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~344_combout  & (((\lc3b|REGFILE|data~111_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~344_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~127_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~127_q ),
	.datab(!\lc3b|REGFILE|data~95_q ),
	.datac(!\lc3b|REGFILE|data~111_q ),
	.datad(!\lc3b|REGFILE|data~344_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~348 .extended_lut = "on";
defparam \lc3b|REGFILE|data~348 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \lc3b|REGFILE|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~125 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N10
stratixiii_lcell_comb \lc3b|REGFILE|data~61feeder (
// Equation(s):
// \lc3b|REGFILE|data~61feeder_combout  = ( \lc3b|regfilemux|f[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~61feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N11
dffeas \lc3b|REGFILE|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~61 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N37
dffeas \lc3b|REGFILE|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~45 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \lc3b|REGFILE|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~29 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \lc3b|REGFILE|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~13 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~336 (
// Equation(s):
// \lc3b|REGFILE|data~336_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~13_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~29_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~45_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~61_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~61_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~45_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~29_q ),
	.datag(!\lc3b|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~336 .extended_lut = "on";
defparam \lc3b|REGFILE|data~336 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \lc3b|REGFILE|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~109 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N37
dffeas \lc3b|REGFILE|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~77 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~340 (
// Equation(s):
// \lc3b|REGFILE|data~340_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~336_combout  & (\lc3b|REGFILE|data~77_q  & (\lc3b|IR|data [2]))) # (\lc3b|REGFILE|data~336_combout  & (((!\lc3b|IR|data [2]) # (\lc3b|REGFILE|data~93_q ))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|REGFILE|data~336_combout  & (((\lc3b|REGFILE|data~109_q  & (\lc3b|IR|data [2]))))) # (\lc3b|REGFILE|data~336_combout  & ((((!\lc3b|IR|data [2]))) # (\lc3b|REGFILE|data~125_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~125_q ),
	.datab(!\lc3b|REGFILE|data~336_combout ),
	.datac(!\lc3b|REGFILE|data~109_q ),
	.datad(!\lc3b|IR|data [2]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~93_q ),
	.datag(!\lc3b|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~340 .extended_lut = "on";
defparam \lc3b|REGFILE|data~340 .lut_mask = 64'h330C331D333F331D;
defparam \lc3b|REGFILE|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y32_N13
dffeas \lc3b|REGFILE|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~110 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y32_N15
dffeas \lc3b|REGFILE|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~94 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~62feeder (
// Equation(s):
// \lc3b|REGFILE|data~62feeder_combout  = ( \lc3b|regfilemux|f[14]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~62feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N5
dffeas \lc3b|REGFILE|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~62 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N33
dffeas \lc3b|REGFILE|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~46 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N7
dffeas \lc3b|REGFILE|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~30 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N25
dffeas \lc3b|REGFILE|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~14 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~328 (
// Equation(s):
// \lc3b|REGFILE|data~328_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~14_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~30_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~46_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~62_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~62_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~46_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~30_q ),
	.datag(!\lc3b|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~328 .extended_lut = "on";
defparam \lc3b|REGFILE|data~328 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \lc3b|REGFILE|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~78 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~332 (
// Equation(s):
// \lc3b|REGFILE|data~332_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~328_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~328_combout  & (\lc3b|REGFILE|data~78_q )) # (\lc3b|REGFILE|data~328_combout  & 
// ((\lc3b|REGFILE|data~94_q )))))) ) ) # ( \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~328_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~328_combout  & ((\lc3b|REGFILE|data~110_q ))) # (\lc3b|REGFILE|data~328_combout  & 
// (\lc3b|REGFILE|data~126_q ))))) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|REGFILE|data~126_q ),
	.datac(!\lc3b|REGFILE|data~110_q ),
	.datad(!\lc3b|REGFILE|data~94_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~328_combout ),
	.datag(!\lc3b|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~332 .extended_lut = "on";
defparam \lc3b|REGFILE|data~332 .lut_mask = 64'h05050505AAFFBBBB;
defparam \lc3b|REGFILE|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N18
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~2 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~2_combout  = ( \lc3b|alumux|Equal0~0_combout  & ( \lc3b|REGFILE|data~332_combout  & ( (!\lc3b|ALU|ShiftLeft0~1_combout  & !\lc3b|alumux|f~7_combout ) ) ) ) # ( \lc3b|alumux|Equal0~0_combout  & ( !\lc3b|REGFILE|data~332_combout  & ( 
// (!\lc3b|ALU|ShiftLeft0~1_combout  & !\lc3b|alumux|f~7_combout ) ) ) ) # ( !\lc3b|alumux|Equal0~0_combout  & ( !\lc3b|REGFILE|data~332_combout  & ( (!\lc3b|ALU|ShiftLeft0~1_combout  & (!\lc3b|REGFILE|data~348_combout  & !\lc3b|REGFILE|data~340_combout )) ) 
// ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~1_combout ),
	.datab(!\lc3b|REGFILE|data~348_combout ),
	.datac(!\lc3b|REGFILE|data~340_combout ),
	.datad(!\lc3b|alumux|f~7_combout ),
	.datae(!\lc3b|alumux|Equal0~0_combout ),
	.dataf(!\lc3b|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~2 .lut_mask = 64'h8080AA000000AA00;
defparam \lc3b|ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N16
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~4 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~4_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (\lc3b|ALU|ShiftLeft0~2_combout  & !\lc3b|ALU|ShiftLeft0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~4 .lut_mask = 64'h3300330000000000;
defparam \lc3b|ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N26
stratixiii_lcell_comb \lc3b|ALU|Equal0~4 (
// Equation(s):
// \lc3b|ALU|Equal0~4_combout  = ( \controller|WideOr5~0_combout  & ( (!\controller|state.shf~q  & (\controller|state.s_and~q  & \controller|state.s_not~q )) ) ) # ( !\controller|WideOr5~0_combout  & ( !\controller|state.shf~q  ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\controller|state.s_and~q ),
	.datac(!\controller|state.s_not~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~4 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~4 .lut_mask = 64'hAAAAAAAA02020202;
defparam \lc3b|ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N0
stratixiii_lcell_comb \lc3b|ALU|Equal0~2 (
// Equation(s):
// \lc3b|ALU|Equal0~2_combout  = ( \controller|WideOr5~0_combout  & ( (\controller|state.s_and~q  & (!\controller|state.s_not~q  & !\controller|state.shf~q )) ) )

	.dataa(!\controller|state.s_and~q ),
	.datab(!\controller|state.s_not~q ),
	.datac(!\controller|state.shf~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~2 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~2 .lut_mask = 64'h0000000040404040;
defparam \lc3b|ALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N28
stratixiii_lcell_comb \lc3b|ALU|Equal0~5 (
// Equation(s):
// \lc3b|ALU|Equal0~5_combout  = ( \controller|WideOr5~0_combout  & ( (!\controller|state.shf~q  & (\controller|state.s_not~q  & !\controller|state.s_and~q )) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\controller|state.s_not~q ),
	.datac(!\controller|state.s_and~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~5 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~5 .lut_mask = 64'h0000000020202020;
defparam \lc3b|ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N8
stratixiii_lcell_comb \lc3b|ALU|Selector12~3 (
// Equation(s):
// \lc3b|ALU|Selector12~3_combout  = ( \lc3b|alumux|f[3]~6_combout  & ( (!\lc3b|REGFILE|data~276_combout  & (((!\lc3b|ALU|Equal0~5_combout )))) # (\lc3b|REGFILE|data~276_combout  & (!\lc3b|ALU|Equal0~4_combout  & (!\lc3b|ALU|Equal0~2_combout ))) ) ) # ( 
// !\lc3b|alumux|f[3]~6_combout  & ( (!\lc3b|REGFILE|data~276_combout  & ((!\lc3b|ALU|Equal0~5_combout ))) # (\lc3b|REGFILE|data~276_combout  & (!\lc3b|ALU|Equal0~4_combout )) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~276_combout ),
	.datad(!\lc3b|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~3 .lut_mask = 64'hFA0AFA0AF808F808;
defparam \lc3b|ALU|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N12
stratixiii_lcell_comb \lc3b|ALU|Selector12~4 (
// Equation(s):
// \lc3b|ALU|Selector12~4_combout  = ( \lc3b|ALU|ShiftLeft0~4_combout  & ( \lc3b|ALU|Selector12~3_combout  & ( (!\lc3b|ALU|Selector9~0_combout ) # ((!\lc3b|ALU|Equal0~3_combout ) # (!\lc3b|ALU|Selector12~2_combout )) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~4_combout 
//  & ( \lc3b|ALU|Selector12~3_combout  & ( !\lc3b|ALU|Selector15~2_combout  ) ) )

	.dataa(!\lc3b|ALU|Selector9~0_combout ),
	.datab(!\lc3b|ALU|Equal0~3_combout ),
	.datac(!\lc3b|ALU|Selector15~2_combout ),
	.datad(!\lc3b|ALU|Selector12~2_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~4_combout ),
	.dataf(!\lc3b|ALU|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~4 .lut_mask = 64'h00000000F0F0FFEE;
defparam \lc3b|ALU|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N6
stratixiii_lcell_comb \lc3b|br_add_9|Add0~13 (
// Equation(s):
// \lc3b|br_add_9|Add0~13_sumout  = SUM(( \lc3b|pc|data [4] ) + ( \lc3b|IR|data [3] ) + ( \lc3b|br_add_9|Add0~10  ))
// \lc3b|br_add_9|Add0~14  = CARRY(( \lc3b|pc|data [4] ) + ( \lc3b|IR|data [3] ) + ( \lc3b|br_add_9|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [4]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [3]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~13_sumout ),
	.cout(\lc3b|br_add_9|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~13 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|br_add_9|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N36
stratixiii_lcell_comb \lc3b|regfilemux|f[4]~25 (
// Equation(s):
// \lc3b|regfilemux|f[4]~25_combout  = ( \lc3b|regfilemux|f[1]~3_combout  & ( \lc3b|regfilemux|f[1]~2_combout  & ( \lc3b|pc|data [4] ) ) ) # ( !\lc3b|regfilemux|f[1]~3_combout  & ( \lc3b|regfilemux|f[1]~2_combout  & ( \lc3b|ALU|Selector11~3_combout  ) ) ) # 
// ( \lc3b|regfilemux|f[1]~3_combout  & ( !\lc3b|regfilemux|f[1]~2_combout  & ( \lc3b|br_add_9|Add0~13_sumout  ) ) ) # ( !\lc3b|regfilemux|f[1]~3_combout  & ( !\lc3b|regfilemux|f[1]~2_combout  & ( \lc3b|mdr|data [4] ) ) )

	.dataa(!\lc3b|br_add_9|Add0~13_sumout ),
	.datab(!\lc3b|pc|data [4]),
	.datac(!\lc3b|mdr|data [4]),
	.datad(!\lc3b|ALU|Selector11~3_combout ),
	.datae(!\lc3b|regfilemux|f[1]~3_combout ),
	.dataf(!\lc3b|regfilemux|f[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[4]~25 .extended_lut = "off";
defparam \lc3b|regfilemux|f[4]~25 .lut_mask = 64'h0F0F555500FF3333;
defparam \lc3b|regfilemux|f[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N33
dffeas \lc3b|REGFILE|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~116 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N35
dffeas \lc3b|REGFILE|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~84 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N37
dffeas \lc3b|REGFILE|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~100 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \lc3b|REGFILE|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~20 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N33
dffeas \lc3b|REGFILE|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~36 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N3
dffeas \lc3b|REGFILE|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~52 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N37
dffeas \lc3b|REGFILE|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~4 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~256 (
// Equation(s):
// \lc3b|REGFILE|data~256_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~4_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~20_q ))))) # 
// (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~36_q )) # (\lc3b|storemux|f[0]~2_combout  & 
// ((\lc3b|REGFILE|data~52_q ))))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~20_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~36_q ),
	.datad(!\lc3b|REGFILE|data~52_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~256 .extended_lut = "on";
defparam \lc3b|REGFILE|data~256 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \lc3b|REGFILE|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N9
dffeas \lc3b|REGFILE|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[4]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~68 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~260 (
// Equation(s):
// \lc3b|REGFILE|data~260_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~256_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~256_combout  & ((\lc3b|REGFILE|data~68_q ))) # 
// (\lc3b|REGFILE|data~256_combout  & (\lc3b|REGFILE|data~84_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~256_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~256_combout  
// & ((\lc3b|REGFILE|data~100_q ))) # (\lc3b|REGFILE|data~256_combout  & (\lc3b|REGFILE|data~116_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~116_q ),
	.datab(!\lc3b|REGFILE|data~84_q ),
	.datac(!\lc3b|REGFILE|data~100_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~256_combout ),
	.datag(!\lc3b|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~260 .extended_lut = "on";
defparam \lc3b|REGFILE|data~260 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N8
stratixiii_lcell_comb \lc3b|br_add_9|Add0~17 (
// Equation(s):
// \lc3b|br_add_9|Add0~17_sumout  = SUM(( \lc3b|pc|data [5] ) + ( \lc3b|IR|data [4] ) + ( \lc3b|br_add_9|Add0~14  ))
// \lc3b|br_add_9|Add0~18  = CARRY(( \lc3b|pc|data [5] ) + ( \lc3b|IR|data [4] ) + ( \lc3b|br_add_9|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~17_sumout ),
	.cout(\lc3b|br_add_9|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~17 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N32
stratixiii_lcell_comb \lc3b|regfilemux|f[5]~23 (
// Equation(s):
// \lc3b|regfilemux|f[5]~23_combout  = ( \lc3b|mdr|data [5] & ( \lc3b|ALU|Selector10~9_combout  & ( (!\lc3b|regfilemux|f[1]~3_combout ) # ((!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~17_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & 
// ((\lc3b|pc|data [5])))) ) ) ) # ( !\lc3b|mdr|data [5] & ( \lc3b|ALU|Selector10~9_combout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & (((\lc3b|regfilemux|f[1]~2_combout )))) # (\lc3b|regfilemux|f[1]~3_combout  & ((!\lc3b|regfilemux|f[1]~2_combout  & 
// (\lc3b|br_add_9|Add0~17_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|pc|data [5]))))) ) ) ) # ( \lc3b|mdr|data [5] & ( !\lc3b|ALU|Selector10~9_combout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & (((!\lc3b|regfilemux|f[1]~2_combout )))) # 
// (\lc3b|regfilemux|f[1]~3_combout  & ((!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~17_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|pc|data [5]))))) ) ) ) # ( !\lc3b|mdr|data [5] & ( !\lc3b|ALU|Selector10~9_combout  & ( 
// (\lc3b|regfilemux|f[1]~3_combout  & ((!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~17_sumout )) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|pc|data [5]))))) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~17_sumout ),
	.datab(!\lc3b|pc|data [5]),
	.datac(!\lc3b|regfilemux|f[1]~3_combout ),
	.datad(!\lc3b|regfilemux|f[1]~2_combout ),
	.datae(!\lc3b|mdr|data [5]),
	.dataf(!\lc3b|ALU|Selector10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[5]~23 .extended_lut = "off";
defparam \lc3b|regfilemux|f[5]~23 .lut_mask = 64'h0503F50305F3F5F3;
defparam \lc3b|regfilemux|f[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \lc3b|REGFILE|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~117 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \lc3b|REGFILE|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~85 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N33
dffeas \lc3b|REGFILE|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~101 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N39
dffeas \lc3b|REGFILE|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~53 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \lc3b|REGFILE|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~37 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N15
dffeas \lc3b|REGFILE|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~21 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \lc3b|REGFILE|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~5 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~240 (
// Equation(s):
// \lc3b|REGFILE|data~240_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~5_q  & (!\lc3b|storemux|f[2]~0_combout ))) # (\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~21_q ) # 
// (\lc3b|storemux|f[2]~0_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~37_q  & (!\lc3b|storemux|f[2]~0_combout ))))) # (\lc3b|storemux|f[0]~2_combout  & ((((\lc3b|storemux|f[2]~0_combout 
// ))) # (\lc3b|REGFILE|data~53_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~53_q ),
	.datab(!\lc3b|storemux|f[0]~2_combout ),
	.datac(!\lc3b|REGFILE|data~37_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~21_q ),
	.datag(!\lc3b|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~240 .extended_lut = "on";
defparam \lc3b|REGFILE|data~240 .lut_mask = 64'h0C331D333F331D33;
defparam \lc3b|REGFILE|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \lc3b|REGFILE|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~69 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~244 (
// Equation(s):
// \lc3b|REGFILE|data~244_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~240_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~240_combout  & ((\lc3b|REGFILE|data~69_q ))) # 
// (\lc3b|REGFILE|data~240_combout  & (\lc3b|REGFILE|data~85_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~240_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~240_combout  
// & ((\lc3b|REGFILE|data~101_q ))) # (\lc3b|REGFILE|data~240_combout  & (\lc3b|REGFILE|data~117_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~117_q ),
	.datab(!\lc3b|REGFILE|data~85_q ),
	.datac(!\lc3b|REGFILE|data~101_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~240_combout ),
	.datag(!\lc3b|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~244 .extended_lut = "on";
defparam \lc3b|REGFILE|data~244 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N26
stratixiii_lcell_comb \lc3b|ALU|Selector12~0 (
// Equation(s):
// \lc3b|ALU|Selector12~0_combout  = ( \lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~252_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|REGFILE|data~260_combout )))) # (\lc3b|alumux|f[1]~5_combout  & 
// ((!\lc3b|alumux|f[0]~4_combout ) # ((\lc3b|REGFILE|data~252_combout )))) ) ) ) # ( \lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # 
// ((\lc3b|REGFILE|data~260_combout )))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~252_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (\lc3b|alumux|f[0]~4_combout  & 
// ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~252_combout )))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|REGFILE|data~252_combout ),
	.datad(!\lc3b|REGFILE|data~260_combout ),
	.datae(!\lc3b|REGFILE|data~276_combout ),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \lc3b|ALU|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N36
stratixiii_lcell_comb \lc3b|regfilemux|f[9]~19 (
// Equation(s):
// \lc3b|regfilemux|f[9]~19_combout  = ( \lc3b|regfilemux|f[15]~8_combout  & ( (!\lc3b|regfilemux|f[11]~7_combout  & ((\lc3b|pc|data [9]))) # (\lc3b|regfilemux|f[11]~7_combout  & (\lc3b|mdr|data [9])) ) )

	.dataa(!\lc3b|mdr|data [9]),
	.datab(!\lc3b|pc|data [9]),
	.datac(gnd),
	.datad(!\lc3b|regfilemux|f[11]~7_combout ),
	.datae(!\lc3b|regfilemux|f[15]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[9]~19 .extended_lut = "off";
defparam \lc3b|regfilemux|f[9]~19 .lut_mask = 64'h0000335500003355;
defparam \lc3b|regfilemux|f[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N16
stratixiii_lcell_comb \lc3b|br_add_9|Add0~33 (
// Equation(s):
// \lc3b|br_add_9|Add0~33_sumout  = SUM(( \lc3b|IR|data [8] ) + ( \lc3b|pc|data [9] ) + ( \lc3b|br_add_9|Add0~30  ))
// \lc3b|br_add_9|Add0~34  = CARRY(( \lc3b|IR|data [8] ) + ( \lc3b|pc|data [9] ) + ( \lc3b|br_add_9|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|IR|data [8]),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [9]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~33_sumout ),
	.cout(\lc3b|br_add_9|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~33 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|br_add_9|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[9]~20 (
// Equation(s):
// \lc3b|regfilemux|f[9]~20_combout  = ( \lc3b|br_add_9|Add0~33_sumout  & ( \lc3b|ALU|Selector6~5_combout  & ( ((\lc3b|regfilemux|f[11]~6_combout ) # (\lc3b|regfilemux|f[11]~5_combout )) # (\lc3b|regfilemux|f[9]~19_combout ) ) ) ) # ( 
// !\lc3b|br_add_9|Add0~33_sumout  & ( \lc3b|ALU|Selector6~5_combout  & ( (\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[9]~19_combout ) ) ) ) # ( \lc3b|br_add_9|Add0~33_sumout  & ( !\lc3b|ALU|Selector6~5_combout  & ( 
// (!\lc3b|regfilemux|f[11]~5_combout  & ((\lc3b|regfilemux|f[11]~6_combout ) # (\lc3b|regfilemux|f[9]~19_combout ))) ) ) ) # ( !\lc3b|br_add_9|Add0~33_sumout  & ( !\lc3b|ALU|Selector6~5_combout  & ( (\lc3b|regfilemux|f[9]~19_combout  & 
// !\lc3b|regfilemux|f[11]~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lc3b|regfilemux|f[9]~19_combout ),
	.datac(!\lc3b|regfilemux|f[11]~5_combout ),
	.datad(!\lc3b|regfilemux|f[11]~6_combout ),
	.datae(!\lc3b|br_add_9|Add0~33_sumout ),
	.dataf(!\lc3b|ALU|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[9]~20 .extended_lut = "off";
defparam \lc3b|regfilemux|f[9]~20 .lut_mask = 64'h303030F03F3F3FFF;
defparam \lc3b|regfilemux|f[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \lc3b|REGFILE|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~89 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \lc3b|REGFILE|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~105 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N39
dffeas \lc3b|REGFILE|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~25 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~57feeder (
// Equation(s):
// \lc3b|REGFILE|data~57feeder_combout  = ( \lc3b|regfilemux|f[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~57feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N37
dffeas \lc3b|REGFILE|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~57 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N9
dffeas \lc3b|REGFILE|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~41 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N17
dffeas \lc3b|REGFILE|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~9 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N16
stratixiii_lcell_comb \lc3b|REGFILE|data~216 (
// Equation(s):
// \lc3b|REGFILE|data~216_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~9_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~25_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~41_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~57_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~25_q ),
	.datab(!\lc3b|REGFILE|data~57_q ),
	.datac(!\lc3b|REGFILE|data~41_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~216 .extended_lut = "on";
defparam \lc3b|REGFILE|data~216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \lc3b|REGFILE|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N37
dffeas \lc3b|REGFILE|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~121 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N1
dffeas \lc3b|REGFILE|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~73 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~220 (
// Equation(s):
// \lc3b|REGFILE|data~220_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|REGFILE|data~216_combout ))))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~216_combout  & (((\lc3b|REGFILE|data~73_q )))) # 
// (\lc3b|REGFILE|data~216_combout  & (\lc3b|REGFILE|data~89_q )))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~216_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~216_combout  & 
// (\lc3b|REGFILE|data~105_q )) # (\lc3b|REGFILE|data~216_combout  & ((\lc3b|REGFILE|data~121_q )))))) ) )

	.dataa(!\lc3b|REGFILE|data~89_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~105_q ),
	.datad(!\lc3b|REGFILE|data~216_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~121_q ),
	.datag(!\lc3b|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~220 .extended_lut = "on";
defparam \lc3b|REGFILE|data~220 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \lc3b|REGFILE|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \lc3b|REGFILE|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~87 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N15
dffeas \lc3b|REGFILE|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~119 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \lc3b|REGFILE|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~103 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N15
dffeas \lc3b|REGFILE|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~55 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \lc3b|REGFILE|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~39 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~23feeder (
// Equation(s):
// \lc3b|REGFILE|data~23feeder_combout  = ( \lc3b|regfilemux|f[7]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~23feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \lc3b|REGFILE|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~23 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N5
dffeas \lc3b|REGFILE|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~7 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~232 (
// Equation(s):
// \lc3b|REGFILE|data~232_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~7_q  & (!\lc3b|storemux|f[2]~0_combout ))) # (\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~23_q ) # 
// (\lc3b|storemux|f[2]~0_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~39_q  & (!\lc3b|storemux|f[2]~0_combout ))))) # (\lc3b|storemux|f[0]~2_combout  & ((((\lc3b|storemux|f[2]~0_combout 
// ))) # (\lc3b|REGFILE|data~55_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~55_q ),
	.datab(!\lc3b|storemux|f[0]~2_combout ),
	.datac(!\lc3b|REGFILE|data~39_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~23_q ),
	.datag(!\lc3b|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~232 .extended_lut = "on";
defparam \lc3b|REGFILE|data~232 .lut_mask = 64'h0C331D333F331D33;
defparam \lc3b|REGFILE|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \lc3b|REGFILE|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~71 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~236 (
// Equation(s):
// \lc3b|REGFILE|data~236_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|REGFILE|data~232_combout  & (((\lc3b|REGFILE|data~71_q  & \lc3b|storemux|f[2]~0_combout )))) # (\lc3b|REGFILE|data~232_combout  & (((!\lc3b|storemux|f[2]~0_combout )) # 
// (\lc3b|REGFILE|data~87_q )))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|REGFILE|data~232_combout  & (((\lc3b|REGFILE|data~103_q  & \lc3b|storemux|f[2]~0_combout )))) # (\lc3b|REGFILE|data~232_combout  & (((!\lc3b|storemux|f[2]~0_combout )) # 
// (\lc3b|REGFILE|data~119_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~87_q ),
	.datab(!\lc3b|REGFILE|data~119_q ),
	.datac(!\lc3b|REGFILE|data~103_q ),
	.datad(!\lc3b|REGFILE|data~232_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[2]~0_combout ),
	.datag(!\lc3b|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~236 .extended_lut = "on";
defparam \lc3b|REGFILE|data~236 .lut_mask = 64'h00FF00FF0F550F33;
defparam \lc3b|REGFILE|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N10
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~7 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~7_combout  = ( \lc3b|REGFILE|data~196_combout  & ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # ((\lc3b|REGFILE|data~212_combout )))) # (\lc3b|alumux|f[1]~5_combout  & 
// (((\lc3b|REGFILE|data~220_combout )) # (\lc3b|alumux|f[0]~4_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # ((\lc3b|REGFILE|data~212_combout 
// )))) # (\lc3b|alumux|f[1]~5_combout  & (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~220_combout ))) ) ) ) # ( \lc3b|REGFILE|data~196_combout  & ( !\lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|alumux|f[0]~4_combout  & 
// ((\lc3b|REGFILE|data~212_combout )))) # (\lc3b|alumux|f[1]~5_combout  & (((\lc3b|REGFILE|data~220_combout )) # (\lc3b|alumux|f[0]~4_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( !\lc3b|REGFILE|data~236_combout  & ( 
// (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|REGFILE|data~212_combout )))) # (\lc3b|alumux|f[1]~5_combout  & (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~220_combout ))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|REGFILE|data~220_combout ),
	.datad(!\lc3b|REGFILE|data~212_combout ),
	.datae(!\lc3b|REGFILE|data~196_combout ),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~7 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \lc3b|ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N36
stratixiii_lcell_comb \lc3b|ALU|Selector12~6 (
// Equation(s):
// \lc3b|ALU|Selector12~6_combout  = ( \lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|ShiftRight1~7_combout  & ( (\lc3b|ALU|Selector15~0_combout  & !\lc3b|alumux|f[3]~6_combout ) ) ) ) # ( !\lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|ShiftRight1~7_combout  & ( 
// (\lc3b|ALU|Selector15~0_combout  & ((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector12~0_combout )) # (\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~8_combout ))))) ) ) ) # ( !\lc3b|alumux|f[2]~2_combout  & ( !\lc3b|ALU|ShiftRight1~7_combout  
// & ( (\lc3b|ALU|Selector15~0_combout  & ((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector12~0_combout )) # (\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~8_combout ))))) ) ) )

	.dataa(!\lc3b|ALU|Selector12~0_combout ),
	.datab(!\lc3b|ALU|Selector15~0_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~8_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(!\lc3b|alumux|f[2]~2_combout ),
	.dataf(!\lc3b|ALU|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~6 .lut_mask = 64'h1103000011033300;
defparam \lc3b|ALU|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N8
stratixiii_lcell_comb \lc3b|alumux|f[3]~10 (
// Equation(s):
// \lc3b|alumux|f[3]~10_combout  = ( \lc3b|IR|data [3] & ( (!\lc3b|alumux|f[2]~1_combout ) # (\lc3b|REGFILE|data~228_combout ) ) ) # ( !\lc3b|IR|data [3] & ( (\lc3b|REGFILE|data~228_combout  & \lc3b|alumux|f[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~228_combout ),
	.datad(!\lc3b|alumux|f[2]~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[3]~10 .extended_lut = "off";
defparam \lc3b|alumux|f[3]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \lc3b|alumux|f[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N18
stratixiii_lcell_comb \lc3b|alumux|f[2]~9 (
// Equation(s):
// \lc3b|alumux|f[2]~9_combout  = ( \lc3b|REGFILE|data~140_combout  & ( (\lc3b|IR|data [2]) # (\lc3b|alumux|f[2]~1_combout ) ) ) # ( !\lc3b|REGFILE|data~140_combout  & ( (!\lc3b|alumux|f[2]~1_combout  & \lc3b|IR|data [2]) ) )

	.dataa(!\lc3b|alumux|f[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|IR|data [2]),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[2]~9 .extended_lut = "off";
defparam \lc3b|alumux|f[2]~9 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \lc3b|alumux|f[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N0
stratixiii_lcell_comb \lc3b|ALU|Add0~1 (
// Equation(s):
// \lc3b|ALU|Add0~1_sumout  = SUM(( \lc3b|alumux|f[0]~4_combout  ) + ( \lc3b|REGFILE|data~132_combout  ) + ( !VCC ))
// \lc3b|ALU|Add0~2  = CARRY(( \lc3b|alumux|f[0]~4_combout  ) + ( \lc3b|REGFILE|data~132_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|alumux|f[0]~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~1_sumout ),
	.cout(\lc3b|ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~1 .extended_lut = "off";
defparam \lc3b|ALU|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N2
stratixiii_lcell_comb \lc3b|ALU|Add0~5 (
// Equation(s):
// \lc3b|ALU|Add0~5_sumout  = SUM(( \lc3b|REGFILE|data~268_combout  ) + ( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & (\lc3b|alumux|f[1]~8_combout )) # (\lc3b|alumux|f[2]~0_combout  & ((\lc3b|IR|data [0]))))) # (\controller|state.shf~q  & 
// (\lc3b|alumux|f[1]~8_combout )) ) + ( \lc3b|ALU|Add0~2  ))
// \lc3b|ALU|Add0~6  = CARRY(( \lc3b|REGFILE|data~268_combout  ) + ( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & (\lc3b|alumux|f[1]~8_combout )) # (\lc3b|alumux|f[2]~0_combout  & ((\lc3b|IR|data [0]))))) # (\controller|state.shf~q  & 
// (\lc3b|alumux|f[1]~8_combout )) ) + ( \lc3b|ALU|Add0~2  ))

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|alumux|f[1]~8_combout ),
	.datac(!\lc3b|IR|data [0]),
	.datad(!\lc3b|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~0_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~5_sumout ),
	.cout(\lc3b|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~5 .extended_lut = "off";
defparam \lc3b|ALU|Add0~5 .lut_mask = 64'h0000CCE4000000FF;
defparam \lc3b|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N4
stratixiii_lcell_comb \lc3b|ALU|Add0~9 (
// Equation(s):
// \lc3b|ALU|Add0~9_sumout  = SUM(( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & ((\lc3b|alumux|f[2]~9_combout ))) # (\lc3b|alumux|f[2]~0_combout  & (\lc3b|IR|data [1])))) # (\controller|state.shf~q  & (((\lc3b|alumux|f[2]~9_combout )))) ) 
// + ( \lc3b|REGFILE|data~284_combout  ) + ( \lc3b|ALU|Add0~6  ))
// \lc3b|ALU|Add0~10  = CARRY(( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & ((\lc3b|alumux|f[2]~9_combout ))) # (\lc3b|alumux|f[2]~0_combout  & (\lc3b|IR|data [1])))) # (\controller|state.shf~q  & (((\lc3b|alumux|f[2]~9_combout )))) ) + ( 
// \lc3b|REGFILE|data~284_combout  ) + ( \lc3b|ALU|Add0~6  ))

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|alumux|f[2]~0_combout ),
	.datac(!\lc3b|IR|data [1]),
	.datad(!\lc3b|alumux|f[2]~9_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~9_sumout ),
	.cout(\lc3b|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~9 .extended_lut = "off";
defparam \lc3b|ALU|Add0~9 .lut_mask = 64'h0000FF00000002DF;
defparam \lc3b|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N6
stratixiii_lcell_comb \lc3b|ALU|Add0~13 (
// Equation(s):
// \lc3b|ALU|Add0~13_sumout  = SUM(( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & ((\lc3b|alumux|f[3]~10_combout ))) # (\lc3b|alumux|f[2]~0_combout  & (\lc3b|IR|data [2])))) # (\controller|state.shf~q  & (((\lc3b|alumux|f[3]~10_combout )))) 
// ) + ( \lc3b|REGFILE|data~276_combout  ) + ( \lc3b|ALU|Add0~10  ))
// \lc3b|ALU|Add0~14  = CARRY(( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~0_combout  & ((\lc3b|alumux|f[3]~10_combout ))) # (\lc3b|alumux|f[2]~0_combout  & (\lc3b|IR|data [2])))) # (\controller|state.shf~q  & (((\lc3b|alumux|f[3]~10_combout )))) ) + 
// ( \lc3b|REGFILE|data~276_combout  ) + ( \lc3b|ALU|Add0~10  ))

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|alumux|f[2]~0_combout ),
	.datac(!\lc3b|IR|data [2]),
	.datad(!\lc3b|alumux|f[3]~10_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~13_sumout ),
	.cout(\lc3b|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~13 .extended_lut = "off";
defparam \lc3b|ALU|Add0~13 .lut_mask = 64'h0000FF00000002DF;
defparam \lc3b|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N20
stratixiii_lcell_comb \lc3b|ALU|Equal0~1 (
// Equation(s):
// \lc3b|ALU|Equal0~1_combout  = ( \lc3b|IR|data [4] & ( \controller|WideOr5~0_combout  & ( (!\lc3b|IR|data [5] & (\controller|state.shf~q  & !\controller|state.s_not~q )) ) ) ) # ( !\lc3b|IR|data [4] & ( \controller|WideOr5~0_combout  & ( 
// (\controller|state.s_and~q  & (\controller|state.shf~q  & !\controller|state.s_not~q )) ) ) )

	.dataa(!\lc3b|IR|data [5]),
	.datab(!\controller|state.s_and~q ),
	.datac(!\controller|state.shf~q ),
	.datad(!\controller|state.s_not~q ),
	.datae(!\lc3b|IR|data [4]),
	.dataf(!\controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Equal0~1 .extended_lut = "off";
defparam \lc3b|ALU|Equal0~1 .lut_mask = 64'h0000000003000A00;
defparam \lc3b|ALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N4
stratixiii_lcell_comb \lc3b|ALU|Selector0~0 (
// Equation(s):
// \lc3b|ALU|Selector0~0_combout  = ( !\lc3b|ALU|ShiftLeft0~3_combout  & ( \lc3b|ALU|Equal0~1_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & (!\lc3b|alumux|f[0]~4_combout  & (!\lc3b|alumux|f[1]~5_combout  & \lc3b|ALU|ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.dataf(!\lc3b|ALU|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector0~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector0~0 .lut_mask = 64'h0000000000800000;
defparam \lc3b|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N38
stratixiii_lcell_comb \lc3b|ALU|Selector12~7 (
// Equation(s):
// \lc3b|ALU|Selector12~7_combout  = ( !\lc3b|ALU|Equal0~0_combout  & ( !\lc3b|ALU|Selector0~0_combout  ) )

	.dataa(!\lc3b|ALU|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~7 .lut_mask = 64'hAAAAAAAA00000000;
defparam \lc3b|ALU|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N0
stratixiii_lcell_comb \lc3b|ALU|Selector12~5 (
// Equation(s):
// \lc3b|ALU|Selector12~5_combout  = ( \lc3b|ALU|Add0~13_sumout  & ( \lc3b|ALU|Selector12~7_combout  & ( ((!\lc3b|ALU|Selector12~4_combout ) # (\lc3b|ALU|Selector12~6_combout )) # (\lc3b|ALU|Equal0~6_combout ) ) ) ) # ( !\lc3b|ALU|Add0~13_sumout  & ( 
// \lc3b|ALU|Selector12~7_combout  & ( (!\lc3b|ALU|Selector12~4_combout ) # (\lc3b|ALU|Selector12~6_combout ) ) ) ) # ( \lc3b|ALU|Add0~13_sumout  & ( !\lc3b|ALU|Selector12~7_combout  & ( (((!\lc3b|ALU|Selector12~4_combout ) # (\lc3b|ALU|Selector12~6_combout 
// )) # (\lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|Selector12~1_combout ) ) ) ) # ( !\lc3b|ALU|Add0~13_sumout  & ( !\lc3b|ALU|Selector12~7_combout  & ( ((!\lc3b|ALU|Selector12~4_combout ) # (\lc3b|ALU|Selector12~6_combout )) # 
// (\lc3b|ALU|Selector12~1_combout ) ) ) )

	.dataa(!\lc3b|ALU|Selector12~1_combout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector12~4_combout ),
	.datad(!\lc3b|ALU|Selector12~6_combout ),
	.datae(!\lc3b|ALU|Add0~13_sumout ),
	.dataf(!\lc3b|ALU|Selector12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector12~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector12~5 .lut_mask = 64'hF5FFF7FFF0FFF3FF;
defparam \lc3b|ALU|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N1
stratixiii_io_ibuf \mem_rdata[3]~input (
	.i(mem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[3]~input_o ));
// synopsys translate_off
defparam \mem_rdata[3]~input .bus_hold = "false";
defparam \mem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N28
stratixiii_lcell_comb \controller|WideOr5 (
// Equation(s):
// \controller|WideOr5~combout  = ( \controller|WideOr4~1_combout  & ( !\controller|WideOr5~0_combout  ) ) # ( !\controller|WideOr4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5 .extended_lut = "off";
defparam \controller|WideOr5 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \controller|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \lc3b|mdr|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector12~5_combout ),
	.asdata(\mem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[3] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N36
stratixiii_lcell_comb \controller|Selector31~0 (
// Equation(s):
// \controller|Selector31~0_combout  = ( !\lc3b|IR|data [13] & ( (!\lc3b|IR|data [14] & (\controller|state.decode~q  & (!\lc3b|IR|data [12] & !\lc3b|IR|data [15]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\controller|state.decode~q ),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\lc3b|IR|data [15]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector31~0 .extended_lut = "off";
defparam \controller|Selector31~0 .lut_mask = 64'h2000200000000000;
defparam \controller|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N37
dffeas \controller|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.br .is_wysiwyg = "true";
defparam \controller|state.br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N34
stratixiii_lcell_comb \controller|Selector48~0 (
// Equation(s):
// \controller|Selector48~0_combout  = ( \controller|state.s_stb2~q  ) # ( !\controller|state.s_stb2~q  & ( (!\mem_resp~input_o  & \controller|state.s_stb3~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.s_stb3~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_stb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector48~0 .extended_lut = "off";
defparam \controller|Selector48~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \controller|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N35
dffeas \controller|state.s_stb3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_stb3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_stb3 .is_wysiwyg = "true";
defparam \controller|state.s_stb3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N8
stratixiii_lcell_comb \controller|Selector30~0 (
// Equation(s):
// \controller|Selector30~0_combout  = ( \controller|state.str1~q  ) # ( !\controller|state.str1~q  & ( (!\mem_resp~input_o  & \controller|state.str2~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.str2~q ),
	.datae(gnd),
	.dataf(!\controller|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector30~0 .extended_lut = "off";
defparam \controller|Selector30~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \controller|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N9
dffeas \controller|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.str2 .is_wysiwyg = "true";
defparam \controller|state.str2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N32
stratixiii_lcell_comb \controller|Selector53~0 (
// Equation(s):
// \controller|Selector53~0_combout  = ( \controller|state.sti4~q  ) # ( !\controller|state.sti4~q  & ( (!\mem_resp~input_o  & \controller|state.sti5~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|state.sti5~q ),
	.datae(gnd),
	.dataf(!\controller|state.sti4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector53~0 .extended_lut = "off";
defparam \controller|Selector53~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \controller|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N33
dffeas \controller|state.sti5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.sti5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.sti5 .is_wysiwyg = "true";
defparam \controller|state.sti5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N10
stratixiii_lcell_comb \controller|WideOr17 (
// Equation(s):
// \controller|WideOr17~combout  = ( \controller|state.sti5~q  ) # ( !\controller|state.sti5~q  & ( (\controller|state.str2~q ) # (\controller|state.s_stb3~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|state.s_stb3~q ),
	.datad(!\controller|state.str2~q ),
	.datae(gnd),
	.dataf(!\controller|state.sti5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr17 .extended_lut = "off";
defparam \controller|WideOr17 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \controller|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N12
stratixiii_lcell_comb \lc3b|pcmux|Equal0~0 (
// Equation(s):
// \lc3b|pcmux|Equal0~0_combout  = ( !\controller|state.s_jmp~q  & ( (!\controller|state.br_taken~q  & (!\controller|state.trap4~q  & !\controller|state.jsr~q )) ) )

	.dataa(!\controller|state.br_taken~q ),
	.datab(!\controller|state.trap4~q ),
	.datac(gnd),
	.datad(!\controller|state.jsr~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|Equal0~0 .extended_lut = "off";
defparam \lc3b|pcmux|Equal0~0 .lut_mask = 64'h8800880000000000;
defparam \lc3b|pcmux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N0
stratixiii_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = ( \lc3b|pcmux|Equal0~0_combout  & ( \lc3b|cccomp|f~combout  & ( (!\controller|state.br~q  & (\controller|WideOr10~0_combout  & ((!\controller|WideOr17~combout ) # (!\mem_resp~input_o )))) ) ) ) # ( 
// \lc3b|pcmux|Equal0~0_combout  & ( !\lc3b|cccomp|f~combout  & ( (\controller|WideOr10~0_combout  & ((!\controller|WideOr17~combout ) # (!\mem_resp~input_o ))) ) ) )

	.dataa(!\controller|state.br~q ),
	.datab(!\controller|WideOr17~combout ),
	.datac(!\mem_resp~input_o ),
	.datad(!\controller|WideOr10~0_combout ),
	.datae(!\lc3b|pcmux|Equal0~0_combout ),
	.dataf(!\lc3b|cccomp|f~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector20~0 .extended_lut = "off";
defparam \controller|Selector20~0 .lut_mask = 64'h000000FC000000A8;
defparam \controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N1
dffeas \controller|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.fetch1 .is_wysiwyg = "true";
defparam \controller|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N26
stratixiii_lcell_comb \controller|Selector21~0 (
// Equation(s):
// \controller|Selector21~0_combout  = (!\controller|state.fetch1~q ) # ((!\mem_resp~input_o  & \controller|state.fetch2~q ))

	.dataa(!\controller|state.fetch1~q ),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(!\controller|state.fetch2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector21~0 .extended_lut = "off";
defparam \controller|Selector21~0 .lut_mask = 64'hAAEEAAEEAAEEAAEE;
defparam \controller|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N27
dffeas \controller|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.fetch2 .is_wysiwyg = "true";
defparam \controller|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N38
stratixiii_lcell_comb \controller|Selector22~0 (
// Equation(s):
// \controller|Selector22~0_combout  = (\mem_resp~input_o  & \controller|state.fetch2~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\controller|state.fetch2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector22~0 .extended_lut = "off";
defparam \controller|Selector22~0 .lut_mask = 64'h0303030303030303;
defparam \controller|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N39
dffeas \controller|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.fetch3 .is_wysiwyg = "true";
defparam \controller|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \lc3b|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[3] .is_wysiwyg = "true";
defparam \lc3b|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N22
stratixiii_lcell_comb \lc3b|alumux|f[4]~11 (
// Equation(s):
// \lc3b|alumux|f[4]~11_combout  = ( \lc3b|IR|data [4] & ( (!\lc3b|alumux|f[2]~1_combout  & (!\controller|state.shf~q  & ((\lc3b|alumux|f~3_combout )))) # (\lc3b|alumux|f[2]~1_combout  & (\lc3b|IR|data [3] & ((!\lc3b|alumux|f~3_combout ) # 
// (\controller|state.shf~q )))) ) ) # ( !\lc3b|IR|data [4] & ( (\lc3b|alumux|f[2]~1_combout  & (\lc3b|IR|data [3] & ((!\lc3b|alumux|f~3_combout ) # (\controller|state.shf~q )))) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|alumux|f[2]~1_combout ),
	.datac(!\lc3b|IR|data [3]),
	.datad(!\lc3b|alumux|f~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[4]~11 .extended_lut = "off";
defparam \lc3b|alumux|f[4]~11 .lut_mask = 64'h0301030103890389;
defparam \lc3b|alumux|f[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~368 (
// Equation(s):
// \lc3b|REGFILE|data~368_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~4_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~20_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~36_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~52_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~20_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~36_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~52_q ),
	.datag(!\lc3b|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~368 .extended_lut = "on";
defparam \lc3b|REGFILE|data~368 .lut_mask = 64'h0C770C330C770CFF;
defparam \lc3b|REGFILE|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~372 (
// Equation(s):
// \lc3b|REGFILE|data~372_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~368_combout  & (\lc3b|REGFILE|data~68_q  & ((\lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~368_combout  & (((!\lc3b|IR|data [2]) # (\lc3b|REGFILE|data~84_q ))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|REGFILE|data~368_combout  & (((\lc3b|REGFILE|data~100_q  & ((\lc3b|IR|data [2])))))) # (\lc3b|REGFILE|data~368_combout  & ((((!\lc3b|IR|data [2]))) # (\lc3b|REGFILE|data~116_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~116_q ),
	.datab(!\lc3b|REGFILE|data~368_combout ),
	.datac(!\lc3b|REGFILE|data~100_q ),
	.datad(!\lc3b|REGFILE|data~84_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~372 .extended_lut = "on";
defparam \lc3b|REGFILE|data~372 .lut_mask = 64'h333333330C3F1D1D;
defparam \lc3b|REGFILE|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N8
stratixiii_lcell_comb \lc3b|ALU|Add0~17 (
// Equation(s):
// \lc3b|ALU|Add0~17_sumout  = SUM(( \lc3b|REGFILE|data~260_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~372_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f[4]~11_combout )) ) + ( \lc3b|ALU|Add0~14  ))
// \lc3b|ALU|Add0~18  = CARRY(( \lc3b|REGFILE|data~260_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~372_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f[4]~11_combout )) ) + ( \lc3b|ALU|Add0~14  ))

	.dataa(gnd),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|alumux|f[4]~11_combout ),
	.datad(!\lc3b|REGFILE|data~260_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~17_sumout ),
	.cout(\lc3b|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~17 .extended_lut = "off";
defparam \lc3b|ALU|Add0~17 .lut_mask = 64'h0000FC30000000FF;
defparam \lc3b|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N10
stratixiii_lcell_comb \lc3b|ALU|Selector11~0 (
// Equation(s):
// \lc3b|ALU|Selector11~0_combout  = ( \lc3b|ALU|Equal0~2_combout  & ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~372_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f[4]~11_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|alumux|f[4]~11_combout ),
	.datad(!\lc3b|REGFILE|data~372_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~0 .lut_mask = 64'h0000000003CF03CF;
defparam \lc3b|ALU|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N30
stratixiii_lcell_comb \lc3b|ALU|Selector11~1 (
// Equation(s):
// \lc3b|ALU|Selector11~1_combout  = ( \lc3b|REGFILE|data~260_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & !\lc3b|ALU|Selector11~0_combout ) ) ) # ( !\lc3b|REGFILE|data~260_combout  & ( !\lc3b|ALU|Equal0~5_combout  ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(!\lc3b|ALU|Equal0~4_combout ),
	.datac(gnd),
	.datad(!\lc3b|ALU|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~1 .lut_mask = 64'hAAAAAAAACC00CC00;
defparam \lc3b|ALU|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N34
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~13 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~13_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~268_combout  & ( (\lc3b|REGFILE|data~284_combout ) # (\lc3b|alumux|f[0]~4_combout ) ) ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~268_combout  & ( 
// (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|REGFILE|data~276_combout ))) ) ) ) # ( \lc3b|alumux|f[1]~5_combout  & ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & 
// \lc3b|REGFILE|data~284_combout ) ) ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|REGFILE|data~276_combout ))) ) 
// ) )

	.dataa(!\lc3b|alumux|f[0]~4_combout ),
	.datab(!\lc3b|REGFILE|data~260_combout ),
	.datac(!\lc3b|REGFILE|data~276_combout ),
	.datad(!\lc3b|REGFILE|data~284_combout ),
	.datae(!\lc3b|alumux|f[1]~5_combout ),
	.dataf(!\lc3b|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~13 .lut_mask = 64'h272700AA272755FF;
defparam \lc3b|ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N10
stratixiii_lcell_comb \lc3b|ALU|Selector3~0 (
// Equation(s):
// \lc3b|ALU|Selector3~0_combout  = ( !\lc3b|ALU|ShiftLeft0~3_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & (\lc3b|ALU|Equal0~3_combout  & \lc3b|ALU|ShiftLeft0~2_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datac(!\lc3b|ALU|Equal0~3_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector3~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector3~0 .lut_mask = 64'h000C000C00000000;
defparam \lc3b|ALU|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N16
stratixiii_lcell_comb \lc3b|ALU|Selector11~2 (
// Equation(s):
// \lc3b|ALU|Selector11~2_combout  = ( \lc3b|ALU|Selector3~0_combout  & ( (\lc3b|ALU|Selector11~1_combout  & ((!\lc3b|ALU|Selector9~0_combout ) # (!\lc3b|ALU|ShiftLeft0~13_combout ))) ) ) # ( !\lc3b|ALU|Selector3~0_combout  & ( \lc3b|ALU|Selector11~1_combout 
//  ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Selector11~1_combout ),
	.datac(!\lc3b|ALU|Selector9~0_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~2 .lut_mask = 64'h3333333333303330;
defparam \lc3b|ALU|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N8
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~2 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~2_combout  = ( \lc3b|REGFILE|data~244_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~236_combout ) ) ) ) # ( !\lc3b|REGFILE|data~244_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( 
// (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~236_combout ) ) ) ) # ( \lc3b|REGFILE|data~244_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~252_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~244_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~252_combout 
// ))) ) ) )

	.dataa(!\lc3b|REGFILE|data~260_combout ),
	.datab(!\lc3b|REGFILE|data~252_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~236_combout ),
	.datae(!\lc3b|REGFILE|data~244_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~2 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~2 .lut_mask = 64'h53535353000FF0FF;
defparam \lc3b|ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N0
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~0 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~0_combout  = ( \lc3b|REGFILE|data~172_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~188_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~156_combout )) ) ) ) # ( 
// !\lc3b|REGFILE|data~172_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~188_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~156_combout )) ) ) ) # ( \lc3b|REGFILE|data~172_combout  & ( 
// !\lc3b|alumux|f[0]~4_combout  & ( (\lc3b|REGFILE|data~180_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~180_combout ) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(!\lc3b|REGFILE|data~180_combout ),
	.datae(!\lc3b|REGFILE|data~172_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~0 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \lc3b|ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N34
stratixiii_lcell_comb \lc3b|ALU|Selector11~4 (
// Equation(s):
// \lc3b|ALU|Selector11~4_combout  = ( \lc3b|ALU|ShiftRight1~0_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~1_combout ))) # (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout )) ) ) ) # ( 
// !\lc3b|ALU|ShiftRight1~0_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~1_combout ))) # (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout )) ) ) ) # ( \lc3b|ALU|ShiftRight1~0_combout  & 
// ( !\lc3b|alumux|f[2]~2_combout  & ( (\lc3b|alumux|f[3]~6_combout ) # (\lc3b|ALU|ShiftRight1~2_combout ) ) ) ) # ( !\lc3b|ALU|ShiftRight1~0_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|ShiftRight1~2_combout  & !\lc3b|alumux|f[3]~6_combout ) ) 
// ) )

	.dataa(!\lc3b|ALU|Selector15~2_combout ),
	.datab(!\lc3b|ALU|ShiftRight1~2_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~1_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(!\lc3b|ALU|ShiftRight1~0_combout ),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~4 .lut_mask = 64'h330033FF0F550F55;
defparam \lc3b|ALU|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N28
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~12 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~12_combout  = (!\lc3b|alumux|f[0]~4_combout  & !\lc3b|alumux|f[1]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|alumux|f[1]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~12 .lut_mask = 64'hF000F000F000F000;
defparam \lc3b|ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N22
stratixiii_lcell_comb \lc3b|ALU|Selector7~0 (
// Equation(s):
// \lc3b|ALU|Selector7~0_combout  = ( !\lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|Equal0~3_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (\lc3b|alumux|f[2]~2_combout  & !\lc3b|ALU|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|alumux|f[2]~2_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datae(!\lc3b|alumux|f[3]~6_combout ),
	.dataf(!\lc3b|ALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~0 .lut_mask = 64'h0000000002000000;
defparam \lc3b|ALU|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N38
stratixiii_lcell_comb \lc3b|ALU|Selector11~5 (
// Equation(s):
// \lc3b|ALU|Selector11~5_combout  = ( \lc3b|ALU|Selector7~0_combout  & ( \lc3b|REGFILE|data~132_combout  & ( ((\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout  & \lc3b|alumux|f[2]~2_combout ))) # (\lc3b|ALU|ShiftLeft0~12_combout ) ) ) ) # ( 
// !\lc3b|ALU|Selector7~0_combout  & ( \lc3b|REGFILE|data~132_combout  & ( (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout  & \lc3b|alumux|f[2]~2_combout )) ) ) ) # ( \lc3b|ALU|Selector7~0_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( 
// (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout  & \lc3b|alumux|f[2]~2_combout )) ) ) ) # ( !\lc3b|ALU|Selector7~0_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|Selector15~2_combout  & 
// \lc3b|alumux|f[2]~2_combout )) ) ) )

	.dataa(!\lc3b|alumux|f[3]~6_combout ),
	.datab(!\lc3b|ALU|Selector15~2_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~12_combout ),
	.datad(!\lc3b|alumux|f[2]~2_combout ),
	.datae(!\lc3b|ALU|Selector7~0_combout ),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~5 .lut_mask = 64'h0011001100110F1F;
defparam \lc3b|ALU|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N28
stratixiii_lcell_comb \lc3b|ALU|Selector11~6 (
// Equation(s):
// \lc3b|ALU|Selector11~6_combout  = ( \lc3b|ALU|Selector15~2_combout  & ( (!\lc3b|ALU|Selector11~5_combout  & \lc3b|ALU|ShiftLeft0~4_combout ) ) ) # ( !\lc3b|ALU|Selector15~2_combout  & ( !\lc3b|ALU|Selector11~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector11~5_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~6 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \lc3b|ALU|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N4
stratixiii_lcell_comb \lc3b|ALU|Selector11~3 (
// Equation(s):
// \lc3b|ALU|Selector11~3_combout  = ( \lc3b|ALU|Selector11~4_combout  & ( \lc3b|ALU|Selector11~6_combout  & ( ((!\lc3b|ALU|Selector11~2_combout ) # ((\lc3b|ALU|Add0~17_sumout  & \lc3b|ALU|Equal0~6_combout ))) # (\lc3b|ALU|Selector15~0_combout ) ) ) ) # ( 
// !\lc3b|ALU|Selector11~4_combout  & ( \lc3b|ALU|Selector11~6_combout  & ( (!\lc3b|ALU|Selector11~2_combout ) # ((\lc3b|ALU|Add0~17_sumout  & \lc3b|ALU|Equal0~6_combout )) ) ) ) # ( \lc3b|ALU|Selector11~4_combout  & ( !\lc3b|ALU|Selector11~6_combout  ) ) # 
// ( !\lc3b|ALU|Selector11~4_combout  & ( !\lc3b|ALU|Selector11~6_combout  ) )

	.dataa(!\lc3b|ALU|Add0~17_sumout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector15~0_combout ),
	.datad(!\lc3b|ALU|Selector11~2_combout ),
	.datae(!\lc3b|ALU|Selector11~4_combout ),
	.dataf(!\lc3b|ALU|Selector11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector11~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector11~3 .lut_mask = 64'hFFFFFFFFFF11FF1F;
defparam \lc3b|ALU|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N63
stratixiii_io_ibuf \mem_rdata[4]~input (
	.i(mem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[4]~input_o ));
// synopsys translate_off
defparam \mem_rdata[4]~input .bus_hold = "false";
defparam \mem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y31_N5
dffeas \lc3b|mdr|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector11~3_combout ),
	.asdata(\mem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[4] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N21
dffeas \lc3b|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[4] .is_wysiwyg = "true";
defparam \lc3b|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N10
stratixiii_lcell_comb \lc3b|br_add_9|Add0~21 (
// Equation(s):
// \lc3b|br_add_9|Add0~21_sumout  = SUM(( \lc3b|pc|data [6] ) + ( \lc3b|IR|data [5] ) + ( \lc3b|br_add_9|Add0~18  ))
// \lc3b|br_add_9|Add0~22  = CARRY(( \lc3b|pc|data [6] ) + ( \lc3b|IR|data [5] ) + ( \lc3b|br_add_9|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [5]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~21_sumout ),
	.cout(\lc3b|br_add_9|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~21 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N12
stratixiii_lcell_comb \lc3b|br_add_9|Add0~25 (
// Equation(s):
// \lc3b|br_add_9|Add0~25_sumout  = SUM(( \lc3b|pc|data [7] ) + ( \lc3b|IR|data [6] ) + ( \lc3b|br_add_9|Add0~22  ))
// \lc3b|br_add_9|Add0~26  = CARRY(( \lc3b|pc|data [7] ) + ( \lc3b|IR|data [6] ) + ( \lc3b|br_add_9|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [6]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~25_sumout ),
	.cout(\lc3b|br_add_9|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~25 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[7]~22 (
// Equation(s):
// \lc3b|regfilemux|f[7]~22_combout  = ( \lc3b|br_add_9|Add0~25_sumout  & ( \lc3b|regfilemux|f[1]~3_combout  & ( (!\lc3b|regfilemux|f[1]~2_combout ) # (\lc3b|pc|data [7]) ) ) ) # ( !\lc3b|br_add_9|Add0~25_sumout  & ( \lc3b|regfilemux|f[1]~3_combout  & ( 
// (\lc3b|regfilemux|f[1]~2_combout  & \lc3b|pc|data [7]) ) ) ) # ( \lc3b|br_add_9|Add0~25_sumout  & ( !\lc3b|regfilemux|f[1]~3_combout  & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|mdr|data [7])) # (\lc3b|regfilemux|f[1]~2_combout  & 
// ((\lc3b|ALU|Selector8~6_combout ))) ) ) ) # ( !\lc3b|br_add_9|Add0~25_sumout  & ( !\lc3b|regfilemux|f[1]~3_combout  & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|mdr|data [7])) # (\lc3b|regfilemux|f[1]~2_combout  & ((\lc3b|ALU|Selector8~6_combout ))) ) 
// ) )

	.dataa(!\lc3b|mdr|data [7]),
	.datab(!\lc3b|regfilemux|f[1]~2_combout ),
	.datac(!\lc3b|pc|data [7]),
	.datad(!\lc3b|ALU|Selector8~6_combout ),
	.datae(!\lc3b|br_add_9|Add0~25_sumout ),
	.dataf(!\lc3b|regfilemux|f[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[7]~22 .extended_lut = "off";
defparam \lc3b|regfilemux|f[7]~22 .lut_mask = 64'h447744770303CFCF;
defparam \lc3b|regfilemux|f[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~5 (
// Equation(s):
// \lc3b|GENCC|WideOr0~5_combout  = ( \lc3b|br_add_9|Add0~5_sumout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & ((\lc3b|regfilemux|f[1]~2_combout ))) # (\lc3b|regfilemux|f[1]~3_combout  & ((!\lc3b|regfilemux|f[1]~2_combout ) # (\lc3b|pc|data [2]))) ) ) # ( 
// !\lc3b|br_add_9|Add0~5_sumout  & ( (\lc3b|regfilemux|f[1]~2_combout  & ((!\lc3b|regfilemux|f[1]~3_combout ) # (\lc3b|pc|data [2]))) ) )

	.dataa(gnd),
	.datab(!\lc3b|pc|data [2]),
	.datac(!\lc3b|regfilemux|f[1]~3_combout ),
	.datad(!\lc3b|regfilemux|f[1]~2_combout ),
	.datae(!\lc3b|br_add_9|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~5 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~5 .lut_mask = 64'h00F30FF300F30FF3;
defparam \lc3b|GENCC|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N14
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~2 (
// Equation(s):
// \lc3b|GENCC|WideOr0~2_combout  = ( \lc3b|GENCC|WideOr0~5_combout  & ( !\lc3b|regfilemux|f[14]~11_combout  & ( (!\lc3b|regfilemux|f[15]~9_combout  & (!\lc3b|ALU|Selector13~6_combout  & !\lc3b|regfilemux|f[1]~3_combout )) ) ) ) # ( 
// !\lc3b|GENCC|WideOr0~5_combout  & ( !\lc3b|regfilemux|f[14]~11_combout  & ( (!\lc3b|regfilemux|f[15]~9_combout  & ((!\lc3b|mdr|data [2]) # (\lc3b|regfilemux|f[1]~3_combout ))) ) ) )

	.dataa(!\lc3b|regfilemux|f[15]~9_combout ),
	.datab(!\lc3b|mdr|data [2]),
	.datac(!\lc3b|ALU|Selector13~6_combout ),
	.datad(!\lc3b|regfilemux|f[1]~3_combout ),
	.datae(!\lc3b|GENCC|WideOr0~5_combout ),
	.dataf(!\lc3b|regfilemux|f[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~2 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~2 .lut_mask = 64'h88AAA00000000000;
defparam \lc3b|GENCC|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~0 (
// Equation(s):
// \lc3b|GENCC|WideOr0~0_combout  = ( !\lc3b|regfilemux|f[10]~15_combout  & ( !\lc3b|regfilemux|f[9]~20_combout  & ( (!\lc3b|regfilemux|f[13]~13_combout  & (!\lc3b|regfilemux|f[12]~12_combout  & (!\lc3b|regfilemux|f[0]~1_combout  & 
// \lc3b|GENCC|WideOr0~2_combout ))) ) ) )

	.dataa(!\lc3b|regfilemux|f[13]~13_combout ),
	.datab(!\lc3b|regfilemux|f[12]~12_combout ),
	.datac(!\lc3b|regfilemux|f[0]~1_combout ),
	.datad(!\lc3b|GENCC|WideOr0~2_combout ),
	.datae(!\lc3b|regfilemux|f[10]~15_combout ),
	.dataf(!\lc3b|regfilemux|f[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~0 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~0 .lut_mask = 64'h0080000000000000;
defparam \lc3b|GENCC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N36
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~1 (
// Equation(s):
// \lc3b|GENCC|WideOr0~1_combout  = ( !\lc3b|regfilemux|f[4]~25_combout  & ( (!\lc3b|regfilemux|f[11]~16_combout  & (!\lc3b|regfilemux|f[8]~18_combout  & (!\lc3b|regfilemux|f[3]~21_combout  & !\lc3b|regfilemux|f[1]~10_combout ))) ) )

	.dataa(!\lc3b|regfilemux|f[11]~16_combout ),
	.datab(!\lc3b|regfilemux|f[8]~18_combout ),
	.datac(!\lc3b|regfilemux|f[3]~21_combout ),
	.datad(!\lc3b|regfilemux|f[1]~10_combout ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[4]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~1 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~1 .lut_mask = 64'h8000800000000000;
defparam \lc3b|GENCC|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N28
stratixiii_lcell_comb \lc3b|GENCC|out[0]~0 (
// Equation(s):
// \lc3b|GENCC|out[0]~0_combout  = ( \lc3b|regfilemux|f[6]~24_combout  & ( \lc3b|regfilemux|f[5]~23_combout  & ( !\lc3b|regfilemux|f[15]~9_combout  ) ) ) # ( !\lc3b|regfilemux|f[6]~24_combout  & ( \lc3b|regfilemux|f[5]~23_combout  & ( 
// !\lc3b|regfilemux|f[15]~9_combout  ) ) ) # ( \lc3b|regfilemux|f[6]~24_combout  & ( !\lc3b|regfilemux|f[5]~23_combout  & ( !\lc3b|regfilemux|f[15]~9_combout  ) ) ) # ( !\lc3b|regfilemux|f[6]~24_combout  & ( !\lc3b|regfilemux|f[5]~23_combout  & ( 
// (!\lc3b|regfilemux|f[15]~9_combout  & (((!\lc3b|GENCC|WideOr0~0_combout ) # (!\lc3b|GENCC|WideOr0~1_combout )) # (\lc3b|regfilemux|f[7]~22_combout ))) ) ) )

	.dataa(!\lc3b|regfilemux|f[15]~9_combout ),
	.datab(!\lc3b|regfilemux|f[7]~22_combout ),
	.datac(!\lc3b|GENCC|WideOr0~0_combout ),
	.datad(!\lc3b|GENCC|WideOr0~1_combout ),
	.datae(!\lc3b|regfilemux|f[6]~24_combout ),
	.dataf(!\lc3b|regfilemux|f[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|out[0]~0 .extended_lut = "off";
defparam \lc3b|GENCC|out[0]~0 .lut_mask = 64'hAAA2AAAAAAAAAAAA;
defparam \lc3b|GENCC|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \lc3b|cc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|GENCC|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controller|WideOr10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|cc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|cc|data[0] .is_wysiwyg = "true";
defparam \lc3b|cc|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N38
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~4 (
// Equation(s):
// \lc3b|GENCC|WideOr0~4_combout  = ( !\lc3b|regfilemux|f[7]~22_combout  & ( (!\lc3b|regfilemux|f[8]~18_combout  & (!\lc3b|regfilemux|f[9]~20_combout  & !\lc3b|regfilemux|f[6]~24_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|regfilemux|f[8]~18_combout ),
	.datac(!\lc3b|regfilemux|f[9]~20_combout ),
	.datad(!\lc3b|regfilemux|f[6]~24_combout ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~4 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~4 .lut_mask = 64'hC000C00000000000;
defparam \lc3b|GENCC|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N0
stratixiii_lcell_comb \lc3b|GENCC|WideOr0~3 (
// Equation(s):
// \lc3b|GENCC|WideOr0~3_combout  = ( !\lc3b|regfilemux|f[12]~12_combout  & ( !\lc3b|regfilemux|f[3]~21_combout  & ( (!\lc3b|regfilemux|f[11]~16_combout  & (\lc3b|GENCC|WideOr0~2_combout  & (!\lc3b|regfilemux|f[13]~13_combout  & 
// !\lc3b|regfilemux|f[1]~10_combout ))) ) ) )

	.dataa(!\lc3b|regfilemux|f[11]~16_combout ),
	.datab(!\lc3b|GENCC|WideOr0~2_combout ),
	.datac(!\lc3b|regfilemux|f[13]~13_combout ),
	.datad(!\lc3b|regfilemux|f[1]~10_combout ),
	.datae(!\lc3b|regfilemux|f[12]~12_combout ),
	.dataf(!\lc3b|regfilemux|f[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0~3 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0~3 .lut_mask = 64'h2000000000000000;
defparam \lc3b|GENCC|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N10
stratixiii_lcell_comb \lc3b|GENCC|WideOr0 (
// Equation(s):
// \lc3b|GENCC|WideOr0~combout  = ( \lc3b|GENCC|WideOr0~3_combout  & ( !\lc3b|regfilemux|f[10]~15_combout  & ( (\lc3b|GENCC|WideOr0~4_combout  & (!\lc3b|regfilemux|f[4]~25_combout  & (!\lc3b|regfilemux|f[0]~1_combout  & !\lc3b|regfilemux|f[5]~23_combout ))) 
// ) ) )

	.dataa(!\lc3b|GENCC|WideOr0~4_combout ),
	.datab(!\lc3b|regfilemux|f[4]~25_combout ),
	.datac(!\lc3b|regfilemux|f[0]~1_combout ),
	.datad(!\lc3b|regfilemux|f[5]~23_combout ),
	.datae(!\lc3b|GENCC|WideOr0~3_combout ),
	.dataf(!\lc3b|regfilemux|f[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|GENCC|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|GENCC|WideOr0 .extended_lut = "off";
defparam \lc3b|GENCC|WideOr0 .lut_mask = 64'h0000400000000000;
defparam \lc3b|GENCC|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N11
dffeas \lc3b|cc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|GENCC|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controller|WideOr10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|cc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|cc|data[1] .is_wysiwyg = "true";
defparam \lc3b|cc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \lc3b|cccomp|f (
// Equation(s):
// \lc3b|cccomp|f~combout  = ( \lc3b|IR|data [11] & ( \lc3b|IR|data [9] & ( (!\lc3b|cc|data [2] & (!\lc3b|cc|data [0] & ((!\lc3b|IR|data [10]) # (!\lc3b|cc|data [1])))) ) ) ) # ( !\lc3b|IR|data [11] & ( \lc3b|IR|data [9] & ( (!\lc3b|cc|data [0] & 
// ((!\lc3b|IR|data [10]) # (!\lc3b|cc|data [1]))) ) ) ) # ( \lc3b|IR|data [11] & ( !\lc3b|IR|data [9] & ( (!\lc3b|cc|data [2] & ((!\lc3b|IR|data [10]) # (!\lc3b|cc|data [1]))) ) ) ) # ( !\lc3b|IR|data [11] & ( !\lc3b|IR|data [9] & ( (!\lc3b|IR|data [10]) # 
// (!\lc3b|cc|data [1]) ) ) )

	.dataa(!\lc3b|IR|data [10]),
	.datab(!\lc3b|cc|data [2]),
	.datac(!\lc3b|cc|data [0]),
	.datad(!\lc3b|cc|data [1]),
	.datae(!\lc3b|IR|data [11]),
	.dataf(!\lc3b|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|cccomp|f~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|cccomp|f .extended_lut = "off";
defparam \lc3b|cccomp|f .lut_mask = 64'hFFAACC88F0A0C080;
defparam \lc3b|cccomp|f .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N20
stratixiii_lcell_comb \controller|Selector32~0 (
// Equation(s):
// \controller|Selector32~0_combout  = ( \controller|state.br~q  & ( !\lc3b|cccomp|f~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|cccomp|f~combout ),
	.datae(gnd),
	.dataf(!\controller|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector32~0 .extended_lut = "off";
defparam \controller|Selector32~0 .lut_mask = 64'h00000000FF00FF00;
defparam \controller|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \controller|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.br_taken .is_wysiwyg = "true";
defparam \controller|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N16
stratixiii_lcell_comb \lc3b|pcmux|f~0 (
// Equation(s):
// \lc3b|pcmux|f~0_combout  = ( \lc3b|pc|data [0] & ( \lc3b|REGFILE|data~132_combout  & ( (((!\controller|state.trap4~q  & !\controller|state.br_taken~q )) # (\lc3b|mdr|data [0])) # (\lc3b|pcmux|Equal2~0_combout ) ) ) ) # ( !\lc3b|pc|data [0] & ( 
// \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (((!\controller|state.trap4~q  & !\controller|state.br_taken~q )) # (\lc3b|mdr|data [0]))) ) ) ) # ( \lc3b|pc|data [0] & ( !\lc3b|REGFILE|data~132_combout  & ( ((\lc3b|mdr|data [0] & 
// ((\controller|state.br_taken~q ) # (\controller|state.trap4~q )))) # (\lc3b|pcmux|Equal2~0_combout ) ) ) ) # ( !\lc3b|pc|data [0] & ( !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (\lc3b|mdr|data [0] & 
// ((\controller|state.br_taken~q ) # (\controller|state.trap4~q )))) ) ) )

	.dataa(!\lc3b|pcmux|Equal2~0_combout ),
	.datab(!\controller|state.trap4~q ),
	.datac(!\controller|state.br_taken~q ),
	.datad(!\lc3b|mdr|data [0]),
	.datae(!\lc3b|pc|data [0]),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f~0 .extended_lut = "off";
defparam \lc3b|pcmux|f~0 .lut_mask = 64'h002A557F80AAD5FF;
defparam \lc3b|pcmux|f~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N26
stratixiii_lcell_comb \lc3b|pc|data[0]~0 (
// Equation(s):
// \lc3b|pc|data[0]~0_combout  = ( \controller|state.s_jmp~q  & ( \lc3b|pcmux|f~0_combout  ) ) # ( !\controller|state.s_jmp~q  & ( (!\controller|state.jsr~q  & ((!\controller|state.trap4~q  & ((\lc3b|pc|data [0]))) # (\controller|state.trap4~q  & 
// (\lc3b|pcmux|f~0_combout )))) # (\controller|state.jsr~q  & (\lc3b|pcmux|f~0_combout )) ) )

	.dataa(!\lc3b|pcmux|f~0_combout ),
	.datab(!\controller|state.jsr~q ),
	.datac(!\controller|state.trap4~q ),
	.datad(!\lc3b|pc|data [0]),
	.datae(gnd),
	.dataf(!\controller|state.s_jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pc|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pc|data[0]~0 .extended_lut = "off";
defparam \lc3b|pc|data[0]~0 .lut_mask = 64'h15D515D555555555;
defparam \lc3b|pc|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \lc3b|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|pc|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[0] .is_wysiwyg = "true";
defparam \lc3b|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N6
stratixiii_lcell_comb \lc3b|regfilemux|f[0]~1 (
// Equation(s):
// \lc3b|regfilemux|f[0]~1_combout  = ( \controller|WideOr12~combout  & ( \controller|state.s_ldb3~q  & ( \lc3b|mdr|data [0] ) ) ) # ( !\controller|WideOr12~combout  & ( \controller|state.s_ldb3~q  & ( \lc3b|mdr|data [0] ) ) ) # ( 
// \controller|WideOr12~combout  & ( !\controller|state.s_ldb3~q  & ( (!\controller|WideOr11~combout  & ((\lc3b|pc|data [0]))) # (\controller|WideOr11~combout  & (\lc3b|ALU|Selector15~4_combout )) ) ) ) # ( !\controller|WideOr12~combout  & ( 
// !\controller|state.s_ldb3~q  & ( (!\controller|WideOr11~combout  & (\lc3b|pc|data [0])) # (\controller|WideOr11~combout  & ((\lc3b|mdr|data [0]))) ) ) )

	.dataa(!\lc3b|ALU|Selector15~4_combout ),
	.datab(!\lc3b|pc|data [0]),
	.datac(!\lc3b|mdr|data [0]),
	.datad(!\controller|WideOr11~combout ),
	.datae(!\controller|WideOr12~combout ),
	.dataf(!\controller|state.s_ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[0]~1 .extended_lut = "off";
defparam \lc3b|regfilemux|f[0]~1 .lut_mask = 64'h330F33550F0F0F0F;
defparam \lc3b|regfilemux|f[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \lc3b|REGFILE|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~112 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~144 (
// Equation(s):
// \lc3b|REGFILE|data~144_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~0_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~16_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) ) # ( \lc3b|IR|data 
// [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~32_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~48_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|IR|data [0]),
	.datac(!\lc3b|REGFILE|data~32_q ),
	.datad(!\lc3b|REGFILE|data~48_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~16_q ),
	.datag(!\lc3b|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~144 .extended_lut = "on";
defparam \lc3b|REGFILE|data~144 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~148 (
// Equation(s):
// \lc3b|REGFILE|data~148_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~144_combout  & (((\lc3b|REGFILE|data~64_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~144_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~80_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~144_combout  & (((\lc3b|REGFILE|data~96_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~144_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~112_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~112_q ),
	.datab(!\lc3b|REGFILE|data~80_q ),
	.datac(!\lc3b|REGFILE|data~96_q ),
	.datad(!\lc3b|REGFILE|data~144_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~148 .extended_lut = "on";
defparam \lc3b|REGFILE|data~148 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N8
stratixiii_lcell_comb \lc3b|alumux|f[0]~4 (
// Equation(s):
// \lc3b|alumux|f[0]~4_combout  = ( \lc3b|REGFILE|data~148_combout  & ( (!\lc3b|alumux|f[2]~1_combout  & ((\lc3b|IR|data [0]))) # (\lc3b|alumux|f[2]~1_combout  & (\lc3b|alumux|f~3_combout )) ) ) # ( !\lc3b|REGFILE|data~148_combout  & ( 
// (!\lc3b|alumux|f[2]~1_combout  & \lc3b|IR|data [0]) ) )

	.dataa(!\lc3b|alumux|f[2]~1_combout ),
	.datab(gnd),
	.datac(!\lc3b|alumux|f~3_combout ),
	.datad(!\lc3b|IR|data [0]),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[0]~4 .extended_lut = "off";
defparam \lc3b|alumux|f[0]~4 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \lc3b|alumux|f[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N22
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~6 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~6_combout  = ( \lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~204_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~188_combout )) ) ) ) # ( 
// !\lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~204_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~188_combout )) ) ) ) # ( \lc3b|REGFILE|data~196_combout  & ( 
// !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~180_combout ) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~180_combout ) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~188_combout ),
	.datac(!\lc3b|REGFILE|data~180_combout ),
	.datad(!\lc3b|REGFILE|data~204_combout ),
	.datae(!\lc3b|REGFILE|data~196_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~6 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~6 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \lc3b|ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N18
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~11 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~11_combout  = ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~220_combout ) ) ) # ( !\lc3b|REGFILE|data~236_combout  & ( (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~220_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~220_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lc3b|ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N32
stratixiii_lcell_comb \lc3b|ALU|Selector13~0 (
// Equation(s):
// \lc3b|ALU|Selector13~0_combout  = ( \lc3b|ALU|ShiftLeft0~2_combout  & ( !\lc3b|ALU|ShiftLeft0~3_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|Equal0~0_combout ) # (\lc3b|ALU|Equal0~1_combout )))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datab(!\lc3b|ALU|Equal0~1_combout ),
	.datac(!\lc3b|ALU|Equal0~0_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~0 .lut_mask = 64'h00002A0000000000;
defparam \lc3b|ALU|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N20
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~8 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~8_combout  = ( \lc3b|REGFILE|data~212_combout  & ( \lc3b|alumux|f[1]~5_combout  ) ) # ( \lc3b|REGFILE|data~212_combout  & ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~252_combout  ) ) ) # ( !\lc3b|REGFILE|data~212_combout  & 
// ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~252_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~252_combout ),
	.datad(gnd),
	.datae(!\lc3b|REGFILE|data~212_combout ),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~8 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \lc3b|ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N12
stratixiii_lcell_comb \lc3b|ALU|Selector9~5 (
// Equation(s):
// \lc3b|ALU|Selector9~5_combout  = ( \lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|ShiftLeft0~8_combout  & ( (\lc3b|ALU|ShiftRight1~6_combout  & \lc3b|ALU|Selector13~0_combout ) ) ) ) # ( !\lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|ShiftLeft0~8_combout  & ( 
// (\lc3b|ALU|Selector13~0_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|ALU|ShiftLeft0~11_combout ))) ) ) ) # ( \lc3b|alumux|f[2]~2_combout  & ( !\lc3b|ALU|ShiftLeft0~8_combout  & ( (\lc3b|ALU|ShiftRight1~6_combout  & \lc3b|ALU|Selector13~0_combout ) 
// ) ) ) # ( !\lc3b|alumux|f[2]~2_combout  & ( !\lc3b|ALU|ShiftLeft0~8_combout  & ( (\lc3b|ALU|ShiftLeft0~11_combout  & (\lc3b|alumux|f[0]~4_combout  & \lc3b|ALU|Selector13~0_combout )) ) ) )

	.dataa(!\lc3b|ALU|ShiftRight1~6_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~11_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|ALU|Selector13~0_combout ),
	.datae(!\lc3b|alumux|f[2]~2_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~5 .lut_mask = 64'h0003005500F30055;
defparam \lc3b|ALU|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N24
stratixiii_lcell_comb \lc3b|ALU|Selector9~1 (
// Equation(s):
// \lc3b|ALU|Selector9~1_combout  = ( \lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~284_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~132_combout ))))) # 
// (\lc3b|alumux|f[0]~4_combout  & (!\lc3b|alumux|f[1]~5_combout )) ) ) # ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~284_combout )) # (\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~132_combout ))))) ) )

	.dataa(!\lc3b|alumux|f[0]~4_combout ),
	.datab(!\lc3b|alumux|f[1]~5_combout ),
	.datac(!\lc3b|REGFILE|data~284_combout ),
	.datad(!\lc3b|REGFILE|data~132_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~1 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \lc3b|ALU|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N36
stratixiii_lcell_comb \lc3b|ALU|Selector10~1 (
// Equation(s):
// \lc3b|ALU|Selector10~1_combout  = ( \lc3b|ALU|Equal0~3_combout  & ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & ((!\lc3b|alumux|f[3]~6_combout ) # (!\lc3b|alumux|f[2]~2_combout )))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datad(!\lc3b|alumux|f[2]~2_combout ),
	.datae(!\lc3b|ALU|Equal0~3_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~1 .lut_mask = 64'h00000A0800000000;
defparam \lc3b|ALU|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N34
stratixiii_lcell_comb \lc3b|ALU|Selector9~6 (
// Equation(s):
// \lc3b|ALU|Selector9~6_combout  = ( \lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((\lc3b|REGFILE|data~364_combout ) # (\lc3b|alumux|Equal0~0_combout ))) ) ) # ( !\lc3b|alumux|f~7_combout  & ( (!\lc3b|alumux|Equal0~0_combout  & 
// (\lc3b|REGFILE|data~364_combout  & \lc3b|ALU|Equal0~2_combout )) ) )

	.dataa(!\lc3b|alumux|Equal0~0_combout ),
	.datab(!\lc3b|REGFILE|data~364_combout ),
	.datac(!\lc3b|ALU|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~6 .lut_mask = 64'h0202020207070707;
defparam \lc3b|ALU|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N36
stratixiii_lcell_comb \lc3b|ALU|Selector9~7 (
// Equation(s):
// \lc3b|ALU|Selector9~7_combout  = ( \lc3b|REGFILE|data~252_combout  & ( (!\lc3b|ALU|Selector9~6_combout  & !\lc3b|ALU|Equal0~4_combout ) ) ) # ( !\lc3b|REGFILE|data~252_combout  & ( !\lc3b|ALU|Equal0~5_combout  ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector9~6_combout ),
	.datad(!\lc3b|ALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~7 .lut_mask = 64'hAAAAAAAAF000F000;
defparam \lc3b|ALU|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N16
stratixiii_lcell_comb \lc3b|ALU|Selector9~8 (
// Equation(s):
// \lc3b|ALU|Selector9~8_combout  = ( \lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|Selector9~7_combout  & ( (!\lc3b|alumux|f[2]~2_combout ) # ((!\lc3b|ALU|Selector9~1_combout ) # (!\lc3b|ALU|Selector10~1_combout )) ) ) ) # ( !\lc3b|alumux|f[3]~6_combout  & ( 
// \lc3b|ALU|Selector9~7_combout  & ( (!\lc3b|ALU|Selector10~1_combout ) # ((!\lc3b|alumux|f[2]~2_combout  & (!\lc3b|ALU|ShiftLeft0~15_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((!\lc3b|ALU|Selector9~1_combout )))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~15_combout ),
	.datab(!\lc3b|alumux|f[2]~2_combout ),
	.datac(!\lc3b|ALU|Selector9~1_combout ),
	.datad(!\lc3b|ALU|Selector10~1_combout ),
	.datae(!\lc3b|alumux|f[3]~6_combout ),
	.dataf(!\lc3b|ALU|Selector9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~8 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~8 .lut_mask = 64'h00000000FFB8FFFC;
defparam \lc3b|ALU|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N4
stratixiii_lcell_comb \lc3b|alumux|f[5]~12 (
// Equation(s):
// \lc3b|alumux|f[5]~12_combout  = ( \lc3b|IR|data [4] & ( !\lc3b|alumux|f[2]~1_combout  $ (((!\lc3b|alumux|f~3_combout ) # (\controller|state.shf~q ))) ) )

	.dataa(gnd),
	.datab(!\lc3b|alumux|f[2]~1_combout ),
	.datac(!\controller|state.shf~q ),
	.datad(!\lc3b|alumux|f~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[5]~12 .extended_lut = "off";
defparam \lc3b|alumux|f[5]~12 .lut_mask = 64'h0000000033C333C3;
defparam \lc3b|alumux|f[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N16
stratixiii_lcell_comb \lc3b|REGFILE|data~376 (
// Equation(s):
// \lc3b|REGFILE|data~376_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~5_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~21_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~37_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~53_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~53_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~37_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~21_q ),
	.datag(!\lc3b|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~376 .extended_lut = "on";
defparam \lc3b|REGFILE|data~376 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N16
stratixiii_lcell_comb \lc3b|REGFILE|data~380 (
// Equation(s):
// \lc3b|REGFILE|data~380_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~376_combout  & (((\lc3b|REGFILE|data~69_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~376_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~85_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~376_combout  & (((\lc3b|REGFILE|data~101_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~376_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~117_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~117_q ),
	.datab(!\lc3b|REGFILE|data~85_q ),
	.datac(!\lc3b|REGFILE|data~101_q ),
	.datad(!\lc3b|REGFILE|data~376_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~380 .extended_lut = "on";
defparam \lc3b|REGFILE|data~380 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N10
stratixiii_lcell_comb \lc3b|ALU|Add0~21 (
// Equation(s):
// \lc3b|ALU|Add0~21_sumout  = SUM(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~380_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f[5]~12_combout )) ) + ( \lc3b|REGFILE|data~244_combout  ) + ( \lc3b|ALU|Add0~18  ))
// \lc3b|ALU|Add0~22  = CARRY(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~380_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f[5]~12_combout )) ) + ( \lc3b|REGFILE|data~244_combout  ) + ( \lc3b|ALU|Add0~18  ))

	.dataa(!\lc3b|alumux|f[5]~12_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~380_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~21_sumout ),
	.cout(\lc3b|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~21 .extended_lut = "off";
defparam \lc3b|ALU|Add0~21 .lut_mask = 64'h0000FF00000011DD;
defparam \lc3b|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N12
stratixiii_lcell_comb \lc3b|ALU|Add0~25 (
// Equation(s):
// \lc3b|ALU|Add0~25_sumout  = SUM(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~364_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~252_combout  ) + ( \lc3b|ALU|Add0~22  ))
// \lc3b|ALU|Add0~26  = CARRY(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~364_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~252_combout  ) + ( \lc3b|ALU|Add0~22  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~364_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~252_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~25_sumout ),
	.cout(\lc3b|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~25 .extended_lut = "off";
defparam \lc3b|ALU|Add0~25 .lut_mask = 64'h0000FF00000011DD;
defparam \lc3b|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N2
stratixiii_lcell_comb \lc3b|ALU|Selector13~7 (
// Equation(s):
// \lc3b|ALU|Selector13~7_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (!\lc3b|alumux|f[3]~6_combout  & \lc3b|ALU|ShiftLeft0~2_combout )) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~7 .lut_mask = 64'h00A000A000000000;
defparam \lc3b|ALU|Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N0
stratixiii_lcell_comb \lc3b|ALU|Selector9~2 (
// Equation(s):
// \lc3b|ALU|Selector9~2_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & !\lc3b|alumux|f[2]~2_combout )) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\lc3b|alumux|f[2]~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~2 .lut_mask = 64'h2200220000000000;
defparam \lc3b|ALU|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N4
stratixiii_lcell_comb \lc3b|ALU|Selector9~3 (
// Equation(s):
// \lc3b|ALU|Selector9~3_combout  = ( \lc3b|ALU|ShiftLeft0~12_combout  & ( (\lc3b|ALU|Equal0~0_combout  & (!\lc3b|ALU|Selector13~7_combout  & (\lc3b|REGFILE|data~156_combout  & !\lc3b|ALU|Selector9~2_combout ))) ) ) # ( !\lc3b|ALU|ShiftLeft0~12_combout  & ( 
// (\lc3b|ALU|Equal0~0_combout  & (!\lc3b|ALU|Selector13~7_combout  & \lc3b|REGFILE|data~156_combout )) ) )

	.dataa(!\lc3b|ALU|Equal0~0_combout ),
	.datab(!\lc3b|ALU|Selector13~7_combout ),
	.datac(!\lc3b|REGFILE|data~156_combout ),
	.datad(!\lc3b|ALU|Selector9~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~3 .lut_mask = 64'h0404040404000400;
defparam \lc3b|ALU|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N6
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~5 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~5_combout  = ( !\lc3b|alumux|f[1]~5_combout  & ( (\lc3b|REGFILE|data~172_combout  & !\lc3b|alumux|f[0]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~172_combout ),
	.datad(!\lc3b|alumux|f[0]~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~5 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~5 .lut_mask = 64'h0F000F0000000000;
defparam \lc3b|ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N26
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~3 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~3_combout  = ( \lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|REGFILE|data~156_combout ))) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~156_combout  & \lc3b|alumux|f[0]~4_combout )) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~3 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~3 .lut_mask = 64'h02020202A2A2A2A2;
defparam \lc3b|ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N28
stratixiii_lcell_comb \lc3b|ALU|Selector9~4 (
// Equation(s):
// \lc3b|ALU|Selector9~4_combout  = ( \lc3b|ALU|ShiftRight0~3_combout  & ( !\lc3b|ALU|Selector13~7_combout  & ( (\lc3b|ALU|Selector9~2_combout  & (((\lc3b|ALU|Equal0~0_combout  & \lc3b|ALU|ShiftRight0~5_combout )) # (\lc3b|ALU|Equal0~1_combout ))) ) ) ) # ( 
// !\lc3b|ALU|ShiftRight0~3_combout  & ( !\lc3b|ALU|Selector13~7_combout  & ( (\lc3b|ALU|Selector9~2_combout  & (\lc3b|ALU|Equal0~0_combout  & \lc3b|ALU|ShiftRight0~5_combout )) ) ) )

	.dataa(!\lc3b|ALU|Selector9~2_combout ),
	.datab(!\lc3b|ALU|Equal0~1_combout ),
	.datac(!\lc3b|ALU|Equal0~0_combout ),
	.datad(!\lc3b|ALU|ShiftRight0~5_combout ),
	.datae(!\lc3b|ALU|ShiftRight0~3_combout ),
	.dataf(!\lc3b|ALU|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~4 .lut_mask = 64'h0005111500000000;
defparam \lc3b|ALU|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N22
stratixiii_lcell_comb \lc3b|ALU|Selector9~9 (
// Equation(s):
// \lc3b|ALU|Selector9~9_combout  = ( \lc3b|ALU|Selector9~3_combout  & ( \lc3b|ALU|Selector9~4_combout  ) ) # ( !\lc3b|ALU|Selector9~3_combout  & ( \lc3b|ALU|Selector9~4_combout  ) ) # ( \lc3b|ALU|Selector9~3_combout  & ( !\lc3b|ALU|Selector9~4_combout  ) ) 
// # ( !\lc3b|ALU|Selector9~3_combout  & ( !\lc3b|ALU|Selector9~4_combout  & ( ((!\lc3b|ALU|Selector9~8_combout ) # ((\lc3b|ALU|Equal0~6_combout  & \lc3b|ALU|Add0~25_sumout ))) # (\lc3b|ALU|Selector9~5_combout ) ) ) )

	.dataa(!\lc3b|ALU|Selector9~5_combout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector9~8_combout ),
	.datad(!\lc3b|ALU|Add0~25_sumout ),
	.datae(!\lc3b|ALU|Selector9~3_combout ),
	.dataf(!\lc3b|ALU|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector9~9 .extended_lut = "off";
defparam \lc3b|ALU|Selector9~9 .lut_mask = 64'hF5F7FFFFFFFFFFFF;
defparam \lc3b|ALU|Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N94
stratixiii_io_ibuf \mem_rdata[6]~input (
	.i(mem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[6]~input_o ));
// synopsys translate_off
defparam \mem_rdata[6]~input .bus_hold = "false";
defparam \mem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \lc3b|mdr|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector9~9_combout ),
	.asdata(\mem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[6] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N15
dffeas \lc3b|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[6] .is_wysiwyg = "true";
defparam \lc3b|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N14
stratixiii_lcell_comb \lc3b|br_add_9|Add0~29 (
// Equation(s):
// \lc3b|br_add_9|Add0~29_sumout  = SUM(( \lc3b|IR|data [7] ) + ( \lc3b|pc|data [8] ) + ( \lc3b|br_add_9|Add0~26  ))
// \lc3b|br_add_9|Add0~30  = CARRY(( \lc3b|IR|data [7] ) + ( \lc3b|pc|data [8] ) + ( \lc3b|br_add_9|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~29_sumout ),
	.cout(\lc3b|br_add_9|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~29 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N18
stratixiii_lcell_comb \lc3b|br_add_9|Add0~37 (
// Equation(s):
// \lc3b|br_add_9|Add0~37_sumout  = SUM(( \lc3b|IR|data [8] ) + ( \lc3b|pc|data [10] ) + ( \lc3b|br_add_9|Add0~34  ))
// \lc3b|br_add_9|Add0~38  = CARRY(( \lc3b|IR|data [8] ) + ( \lc3b|pc|data [10] ) + ( \lc3b|br_add_9|Add0~34  ))

	.dataa(!\lc3b|pc|data [10]),
	.datab(!\lc3b|IR|data [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~37_sumout ),
	.cout(\lc3b|br_add_9|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~37 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~37 .lut_mask = 64'h0000AAAA00003333;
defparam \lc3b|br_add_9|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[10]~15 (
// Equation(s):
// \lc3b|regfilemux|f[10]~15_combout  = ( \lc3b|br_add_9|Add0~37_sumout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[11]~6_combout )) # (\lc3b|regfilemux|f[10]~14_combout ))) # (\lc3b|regfilemux|f[11]~5_combout  & 
// (((\lc3b|ALU|Selector5~4_combout )))) ) ) # ( !\lc3b|br_add_9|Add0~37_sumout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[10]~14_combout )) # (\lc3b|regfilemux|f[11]~5_combout  & ((\lc3b|ALU|Selector5~4_combout ))) ) )

	.dataa(!\lc3b|regfilemux|f[10]~14_combout ),
	.datab(!\lc3b|regfilemux|f[11]~6_combout ),
	.datac(!\lc3b|ALU|Selector5~4_combout ),
	.datad(!\lc3b|regfilemux|f[11]~5_combout ),
	.datae(gnd),
	.dataf(!\lc3b|br_add_9|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[10]~15 .extended_lut = "off";
defparam \lc3b|regfilemux|f[10]~15 .lut_mask = 64'h550F550F770F770F;
defparam \lc3b|regfilemux|f[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N33
dffeas \lc3b|REGFILE|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~122 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \lc3b|REGFILE|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~90 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N9
dffeas \lc3b|REGFILE|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~106 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N26
stratixiii_lcell_comb \lc3b|REGFILE|data~58feeder (
// Equation(s):
// \lc3b|REGFILE|data~58feeder_combout  = \lc3b|regfilemux|f[10]~15_combout 

	.dataa(!\lc3b|regfilemux|f[10]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~58feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~58feeder .lut_mask = 64'h5555555555555555;
defparam \lc3b|REGFILE|data~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \lc3b|REGFILE|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~58 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N5
dffeas \lc3b|REGFILE|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~42 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~26feeder (
// Equation(s):
// \lc3b|REGFILE|data~26feeder_combout  = \lc3b|regfilemux|f[10]~15_combout 

	.dataa(!\lc3b|regfilemux|f[10]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~26feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~26feeder .lut_mask = 64'h5555555555555555;
defparam \lc3b|REGFILE|data~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \lc3b|REGFILE|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~26 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \lc3b|REGFILE|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~10 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~192 (
// Equation(s):
// \lc3b|REGFILE|data~192_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~10_q )) # (\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~26_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~42_q )))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~58_q )))) # (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|REGFILE|data~58_q ),
	.datac(!\lc3b|REGFILE|data~42_q ),
	.datad(!\lc3b|storemux|f[0]~2_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~26_q ),
	.datag(!\lc3b|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~192 .extended_lut = "on";
defparam \lc3b|REGFILE|data~192 .lut_mask = 64'h0A550A770AFF0A77;
defparam \lc3b|REGFILE|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \lc3b|REGFILE|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~74 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~196 (
// Equation(s):
// \lc3b|REGFILE|data~196_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~192_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~192_combout  & ((\lc3b|REGFILE|data~74_q ))) # 
// (\lc3b|REGFILE|data~192_combout  & (\lc3b|REGFILE|data~90_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~192_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~192_combout  
// & ((\lc3b|REGFILE|data~106_q ))) # (\lc3b|REGFILE|data~192_combout  & (\lc3b|REGFILE|data~122_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~122_q ),
	.datab(!\lc3b|REGFILE|data~90_q ),
	.datac(!\lc3b|REGFILE|data~106_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~192_combout ),
	.datag(!\lc3b|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~196 .extended_lut = "on";
defparam \lc3b|REGFILE|data~196 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~312 (
// Equation(s):
// \lc3b|REGFILE|data~312_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~9_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~25_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~41_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~57_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~57_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~41_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~25_q ),
	.datag(!\lc3b|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~312 .extended_lut = "on";
defparam \lc3b|REGFILE|data~312 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~316 (
// Equation(s):
// \lc3b|REGFILE|data~316_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~312_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~312_combout  & ((\lc3b|REGFILE|data~73_q ))) # (\lc3b|REGFILE|data~312_combout  & 
// (\lc3b|REGFILE|data~89_q ))))) ) ) # ( \lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & (((\lc3b|REGFILE|data~312_combout )))) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~312_combout  & (\lc3b|REGFILE|data~105_q )) # (\lc3b|REGFILE|data~312_combout  & 
// ((\lc3b|REGFILE|data~121_q )))))) ) )

	.dataa(!\lc3b|REGFILE|data~89_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~105_q ),
	.datad(!\lc3b|REGFILE|data~121_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~312_combout ),
	.datag(!\lc3b|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~316 .extended_lut = "on";
defparam \lc3b|REGFILE|data~316 .lut_mask = 64'h03030303DDDDCCFF;
defparam \lc3b|REGFILE|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N33
dffeas \lc3b|REGFILE|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~40 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N14
stratixiii_lcell_comb \lc3b|REGFILE|data~56feeder (
// Equation(s):
// \lc3b|REGFILE|data~56feeder_combout  = ( \lc3b|regfilemux|f[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~56feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N15
dffeas \lc3b|REGFILE|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~56 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N13
dffeas \lc3b|REGFILE|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~24 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N33
dffeas \lc3b|REGFILE|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~8 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~320 (
// Equation(s):
// \lc3b|REGFILE|data~320_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~8_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~24_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) ) # ( \lc3b|IR|data 
// [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~40_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~56_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|IR|data [0]),
	.datac(!\lc3b|REGFILE|data~40_q ),
	.datad(!\lc3b|REGFILE|data~56_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~24_q ),
	.datag(!\lc3b|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~320 .extended_lut = "on";
defparam \lc3b|REGFILE|data~320 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N37
dffeas \lc3b|REGFILE|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~104 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \lc3b|REGFILE|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~88 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N37
dffeas \lc3b|REGFILE|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~72 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N36
stratixiii_lcell_comb \lc3b|REGFILE|data~324 (
// Equation(s):
// \lc3b|REGFILE|data~324_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~320_combout  & (\lc3b|REGFILE|data~72_q  & ((\lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~320_combout  & (((!\lc3b|IR|data [2]) # (\lc3b|REGFILE|data~88_q ))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|REGFILE|data~320_combout  & (((\lc3b|REGFILE|data~104_q  & ((\lc3b|IR|data [2])))))) # (\lc3b|REGFILE|data~320_combout  & ((((!\lc3b|IR|data [2]))) # (\lc3b|REGFILE|data~120_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~120_q ),
	.datab(!\lc3b|REGFILE|data~320_combout ),
	.datac(!\lc3b|REGFILE|data~104_q ),
	.datad(!\lc3b|REGFILE|data~88_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~324 .extended_lut = "on";
defparam \lc3b|REGFILE|data~324 .lut_mask = 64'h333333330C3F1D1D;
defparam \lc3b|REGFILE|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~352 (
// Equation(s):
// \lc3b|REGFILE|data~352_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~7_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~23_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~39_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~55_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~55_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~39_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~23_q ),
	.datag(!\lc3b|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~352 .extended_lut = "on";
defparam \lc3b|REGFILE|data~352 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~356 (
// Equation(s):
// \lc3b|REGFILE|data~356_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~352_combout  & (((\lc3b|REGFILE|data~71_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~352_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~87_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~352_combout  & (((\lc3b|REGFILE|data~103_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~352_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~119_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~87_q ),
	.datab(!\lc3b|REGFILE|data~119_q ),
	.datac(!\lc3b|REGFILE|data~103_q ),
	.datad(!\lc3b|REGFILE|data~352_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~356 .extended_lut = "on";
defparam \lc3b|REGFILE|data~356 .lut_mask = 64'h00FF00FF0F550F33;
defparam \lc3b|REGFILE|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N14
stratixiii_lcell_comb \lc3b|ALU|Add0~29 (
// Equation(s):
// \lc3b|ALU|Add0~29_sumout  = SUM(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~356_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~236_combout  ) + ( \lc3b|ALU|Add0~26  ))
// \lc3b|ALU|Add0~30  = CARRY(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~356_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~236_combout  ) + ( \lc3b|ALU|Add0~26  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~356_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~29_sumout ),
	.cout(\lc3b|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~29 .extended_lut = "off";
defparam \lc3b|ALU|Add0~29 .lut_mask = 64'h0000FF00000011DD;
defparam \lc3b|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N16
stratixiii_lcell_comb \lc3b|ALU|Add0~33 (
// Equation(s):
// \lc3b|ALU|Add0~33_sumout  = SUM(( \lc3b|REGFILE|data~212_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~324_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~30  ))
// \lc3b|ALU|Add0~34  = CARRY(( \lc3b|REGFILE|data~212_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~324_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~30  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~212_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~33_sumout ),
	.cout(\lc3b|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~33 .extended_lut = "off";
defparam \lc3b|ALU|Add0~33 .lut_mask = 64'h0000EE22000000FF;
defparam \lc3b|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N18
stratixiii_lcell_comb \lc3b|ALU|Add0~37 (
// Equation(s):
// \lc3b|ALU|Add0~37_sumout  = SUM(( \lc3b|REGFILE|data~220_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~316_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~34  ))
// \lc3b|ALU|Add0~38  = CARRY(( \lc3b|REGFILE|data~220_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~316_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~34  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~220_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~316_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~37_sumout ),
	.cout(\lc3b|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~37 .extended_lut = "off";
defparam \lc3b|ALU|Add0~37 .lut_mask = 64'h0000EE2200000F0F;
defparam \lc3b|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N20
stratixiii_lcell_comb \lc3b|ALU|Add0~41 (
// Equation(s):
// \lc3b|ALU|Add0~41_sumout  = SUM(( \lc3b|REGFILE|data~196_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~308_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~38  ))
// \lc3b|ALU|Add0~42  = CARRY(( \lc3b|REGFILE|data~196_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~308_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~38  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~196_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~41_sumout ),
	.cout(\lc3b|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~41 .extended_lut = "off";
defparam \lc3b|ALU|Add0~41 .lut_mask = 64'h0000EE2200000F0F;
defparam \lc3b|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N24
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~2 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~2_combout  = ( \lc3b|REGFILE|data~172_combout  & ( ((!\lc3b|alumux|f[1]~5_combout  & !\lc3b|alumux|f[0]~4_combout )) # (\lc3b|REGFILE|data~156_combout ) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( (\lc3b|REGFILE|data~156_combout  & 
// ((\lc3b|alumux|f[0]~4_combout ) # (\lc3b|alumux|f[1]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|alumux|f[0]~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~2 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~2 .lut_mask = 64'h03330333F333F333;
defparam \lc3b|ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N30
stratixiii_lcell_comb \lc3b|ALU|Selector6~0 (
// Equation(s):
// \lc3b|ALU|Selector6~0_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (!\lc3b|alumux|f[3]~6_combout  & \lc3b|ALU|Equal0~0_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(!\lc3b|ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~0 .lut_mask = 64'h0020002000000000;
defparam \lc3b|ALU|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N28
stratixiii_lcell_comb \lc3b|ALU|Selector8~0 (
// Equation(s):
// \lc3b|ALU|Selector8~0_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (\lc3b|ALU|Equal0~1_combout  & !\lc3b|alumux|f[3]~6_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|ALU|Equal0~1_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~0 .lut_mask = 64'h0200020000000000;
defparam \lc3b|ALU|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N38
stratixiii_lcell_comb \lc3b|ALU|Selector5~3 (
// Equation(s):
// \lc3b|ALU|Selector5~3_combout  = ( \lc3b|ALU|Selector6~0_combout  & ( \lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight1~6_combout )))) # (\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight0~3_combout )) # 
// (\lc3b|ALU|ShiftRight0~2_combout ))) ) ) ) # ( !\lc3b|ALU|Selector6~0_combout  & ( \lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~6_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight0~3_combout 
// ))) ) ) ) # ( \lc3b|ALU|Selector6~0_combout  & ( !\lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight1~6_combout ))) # (\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight0~2_combout )) ) ) )

	.dataa(!\lc3b|ALU|ShiftRight0~2_combout ),
	.datab(!\lc3b|ALU|ShiftRight1~6_combout ),
	.datac(!\lc3b|alumux|f[2]~2_combout ),
	.datad(!\lc3b|ALU|ShiftRight0~3_combout ),
	.datae(!\lc3b|ALU|Selector6~0_combout ),
	.dataf(!\lc3b|ALU|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector5~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector5~3 .lut_mask = 64'h00003535303F353F;
defparam \lc3b|ALU|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N30
stratixiii_lcell_comb \lc3b|ALU|Selector7~1 (
// Equation(s):
// \lc3b|ALU|Selector7~1_combout  = ( !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (!\lc3b|ALU|ShiftLeft0~0_combout  & (\lc3b|ALU|Equal0~3_combout  & \lc3b|ALU|ShiftLeft0~2_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datac(!\lc3b|ALU|Equal0~3_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~1 .lut_mask = 64'h0008000800000000;
defparam \lc3b|ALU|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N8
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~20 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~20_combout  = ( \lc3b|REGFILE|data~236_combout  & ( (\lc3b|REGFILE|data~220_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) # ( !\lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~220_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~220_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~20 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \lc3b|ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N14
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~23 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~23_combout  = ( \lc3b|REGFILE|data~284_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~132_combout ) ) ) # ( !\lc3b|REGFILE|data~284_combout  & ( (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~132_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~132_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \lc3b|ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N12
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~22 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~22_combout  = ( \lc3b|REGFILE|data~212_combout  & ( (\lc3b|REGFILE|data~196_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) # ( !\lc3b|REGFILE|data~212_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~196_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~196_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lc3b|ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N4
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~32 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~32_combout  = ( !\lc3b|alumux|f[0]~4_combout  & ( (((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftLeft0~22_combout )) # (\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftLeft0~23_combout ))))) ) ) # ( \lc3b|alumux|f[0]~4_combout  & 
// ( ((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftLeft0~20_combout )) # (\lc3b|alumux|f[3]~6_combout  & (((\lc3b|REGFILE|data~268_combout  & !\lc3b|alumux|f[1]~5_combout ))))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~20_combout ),
	.datab(!\lc3b|REGFILE|data~268_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~23_combout ),
	.datae(!\lc3b|alumux|f[0]~4_combout ),
	.dataf(!\lc3b|alumux|f[3]~6_combout ),
	.datag(!\lc3b|ALU|ShiftLeft0~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~32 .extended_lut = "on";
defparam \lc3b|ALU|ShiftLeft0~32 .lut_mask = 64'h0F0F555500FF3030;
defparam \lc3b|ALU|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N18
stratixiii_lcell_comb \lc3b|ALU|Selector5~0 (
// Equation(s):
// \lc3b|ALU|Selector5~0_combout  = ( \lc3b|REGFILE|data~308_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((!\lc3b|alumux|Equal0~0_combout ) # (\lc3b|alumux|f~7_combout ))) ) ) # ( !\lc3b|REGFILE|data~308_combout  & ( (\lc3b|alumux|f~7_combout  & 
// (\lc3b|ALU|Equal0~2_combout  & \lc3b|alumux|Equal0~0_combout )) ) )

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(gnd),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector5~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector5~0 .lut_mask = 64'h0011001133113311;
defparam \lc3b|ALU|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N26
stratixiii_lcell_comb \lc3b|ALU|Selector5~1 (
// Equation(s):
// \lc3b|ALU|Selector5~1_combout  = ( \lc3b|ALU|Equal0~5_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & (\lc3b|REGFILE|data~196_combout  & !\lc3b|ALU|Selector5~0_combout )) ) ) # ( !\lc3b|ALU|Equal0~5_combout  & ( (!\lc3b|REGFILE|data~196_combout ) # 
// ((!\lc3b|ALU|Equal0~4_combout  & !\lc3b|ALU|Selector5~0_combout )) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~196_combout ),
	.datad(!\lc3b|ALU|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector5~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector5~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \lc3b|ALU|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N8
stratixiii_lcell_comb \lc3b|ALU|Selector5~2 (
// Equation(s):
// \lc3b|ALU|Selector5~2_combout  = ( \lc3b|ALU|Selector5~1_combout  & ( \lc3b|ALU|Selector15~2_combout  & ( (\lc3b|ALU|Selector13~7_combout  & ((!\lc3b|ALU|ShiftLeft0~15_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) ) # ( \lc3b|ALU|Selector5~1_combout 
//  & ( !\lc3b|ALU|Selector15~2_combout  & ( (!\lc3b|ALU|ShiftLeft0~15_combout ) # (!\lc3b|ALU|Selector7~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Selector13~7_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~15_combout ),
	.datad(!\lc3b|ALU|Selector7~0_combout ),
	.datae(!\lc3b|ALU|Selector5~1_combout ),
	.dataf(!\lc3b|ALU|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector5~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector5~2 .lut_mask = 64'h0000FFF000003330;
defparam \lc3b|ALU|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N20
stratixiii_lcell_comb \lc3b|ALU|Selector5~4 (
// Equation(s):
// \lc3b|ALU|Selector5~4_combout  = ( \lc3b|ALU|ShiftLeft0~32_combout  & ( \lc3b|ALU|Selector5~2_combout  & ( (((\lc3b|ALU|Equal0~6_combout  & \lc3b|ALU|Add0~41_sumout )) # (\lc3b|ALU|Selector7~1_combout )) # (\lc3b|ALU|Selector5~3_combout ) ) ) ) # ( 
// !\lc3b|ALU|ShiftLeft0~32_combout  & ( \lc3b|ALU|Selector5~2_combout  & ( ((\lc3b|ALU|Equal0~6_combout  & \lc3b|ALU|Add0~41_sumout )) # (\lc3b|ALU|Selector5~3_combout ) ) ) ) # ( \lc3b|ALU|ShiftLeft0~32_combout  & ( !\lc3b|ALU|Selector5~2_combout  ) ) # ( 
// !\lc3b|ALU|ShiftLeft0~32_combout  & ( !\lc3b|ALU|Selector5~2_combout  ) )

	.dataa(!\lc3b|ALU|Equal0~6_combout ),
	.datab(!\lc3b|ALU|Add0~41_sumout ),
	.datac(!\lc3b|ALU|Selector5~3_combout ),
	.datad(!\lc3b|ALU|Selector7~1_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~32_combout ),
	.dataf(!\lc3b|ALU|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector5~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector5~4 .lut_mask = 64'hFFFFFFFF1F1F1FFF;
defparam \lc3b|ALU|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N1
stratixiii_io_ibuf \mem_rdata[10]~input (
	.i(mem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[10]~input_o ));
// synopsys translate_off
defparam \mem_rdata[10]~input .bus_hold = "false";
defparam \mem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y31_N21
dffeas \lc3b|mdr|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector5~4_combout ),
	.asdata(\mem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[10] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \lc3b|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[10] .is_wysiwyg = "true";
defparam \lc3b|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N14
stratixiii_lcell_comb \lc3b|REGFILE|data~391 (
// Equation(s):
// \lc3b|REGFILE|data~391_combout  = ( \controller|WideOr10~1_combout  & ( (!\lc3b|IR|data [9] & (\lc3b|IR|data [11] & (\lc3b|IR|data [10] & !\controller|WideOr10~0_combout ))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\lc3b|IR|data [10]),
	.datad(!\controller|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~391 .extended_lut = "off";
defparam \lc3b|REGFILE|data~391 .lut_mask = 64'h0000000002000200;
defparam \lc3b|REGFILE|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \lc3b|REGFILE|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~98 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \lc3b|REGFILE|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~50 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N25
dffeas \lc3b|REGFILE|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~34 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N6
stratixiii_lcell_comb \lc3b|REGFILE|data~18feeder (
// Equation(s):
// \lc3b|REGFILE|data~18feeder_combout  = ( \lc3b|regfilemux|f[2]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~18feeder .extended_lut = "off";
defparam \lc3b|REGFILE|data~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lc3b|REGFILE|data~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N7
dffeas \lc3b|REGFILE|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~18 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N5
dffeas \lc3b|REGFILE|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~2 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~280 (
// Equation(s):
// \lc3b|REGFILE|data~280_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & (((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~2_q )) # (\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~18_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~34_q )))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~50_q )))) # (\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|REGFILE|data~50_q ),
	.datac(!\lc3b|REGFILE|data~34_q ),
	.datad(!\lc3b|storemux|f[0]~2_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~18_q ),
	.datag(!\lc3b|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~280 .extended_lut = "on";
defparam \lc3b|REGFILE|data~280 .lut_mask = 64'h0A550A770AFF0A77;
defparam \lc3b|REGFILE|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N1
dffeas \lc3b|REGFILE|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~66 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~284 (
// Equation(s):
// \lc3b|REGFILE|data~284_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~280_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~280_combout  & ((\lc3b|REGFILE|data~66_q ))) # 
// (\lc3b|REGFILE|data~280_combout  & (\lc3b|REGFILE|data~82_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~280_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~280_combout  
// & ((\lc3b|REGFILE|data~98_q ))) # (\lc3b|REGFILE|data~280_combout  & (\lc3b|REGFILE|data~114_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~82_q ),
	.datab(!\lc3b|REGFILE|data~114_q ),
	.datac(!\lc3b|REGFILE|data~98_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~280_combout ),
	.datag(!\lc3b|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~284 .extended_lut = "on";
defparam \lc3b|REGFILE|data~284 .lut_mask = 64'h000F000FFF55FF33;
defparam \lc3b|REGFILE|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N34
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~14 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~14_combout  = ( \lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~284_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (((!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|REGFILE|data~260_combout )))) # (\lc3b|alumux|f[1]~5_combout 
//  & (\lc3b|REGFILE|data~284_combout  & (\lc3b|alumux|f[0]~4_combout ))) ) ) ) # ( \lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (((\lc3b|alumux|f[0]~4_combout  & \lc3b|REGFILE|data~260_combout 
// )))) # (\lc3b|alumux|f[1]~5_combout  & (((!\lc3b|alumux|f[0]~4_combout )) # (\lc3b|REGFILE|data~284_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (\lc3b|alumux|f[0]~4_combout  & 
// ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~284_combout )))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~284_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|REGFILE|data~260_combout ),
	.datae(!\lc3b|REGFILE|data~276_combout ),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~14 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \lc3b|ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N16
stratixiii_lcell_comb \lc3b|ALU|Selector6~1 (
// Equation(s):
// \lc3b|ALU|Selector6~1_combout  = ( \lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((\lc3b|alumux|Equal0~0_combout ) # (\lc3b|REGFILE|data~316_combout ))) ) ) # ( !\lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & 
// (\lc3b|REGFILE|data~316_combout  & !\lc3b|alumux|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~316_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~1 .lut_mask = 64'h0300030003330333;
defparam \lc3b|ALU|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N2
stratixiii_lcell_comb \lc3b|ALU|Selector6~2 (
// Equation(s):
// \lc3b|ALU|Selector6~2_combout  = ( \lc3b|ALU|Equal0~4_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & !\lc3b|REGFILE|data~220_combout ) ) ) # ( !\lc3b|ALU|Equal0~4_combout  & ( (!\lc3b|REGFILE|data~220_combout  & (!\lc3b|ALU|Equal0~5_combout )) # 
// (\lc3b|REGFILE|data~220_combout  & ((!\lc3b|ALU|Selector6~1_combout ))) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector6~1_combout ),
	.datad(!\lc3b|REGFILE|data~220_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~2 .lut_mask = 64'hAAF0AAF0AA00AA00;
defparam \lc3b|ALU|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N32
stratixiii_lcell_comb \lc3b|ALU|Selector6~3 (
// Equation(s):
// \lc3b|ALU|Selector6~3_combout  = ( \lc3b|ALU|Selector13~7_combout  & ( \lc3b|ALU|Selector15~2_combout  & ( (\lc3b|ALU|Selector6~2_combout  & ((!\lc3b|ALU|ShiftLeft0~14_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) ) # ( 
// \lc3b|ALU|Selector13~7_combout  & ( !\lc3b|ALU|Selector15~2_combout  & ( (\lc3b|ALU|Selector6~2_combout  & ((!\lc3b|ALU|ShiftLeft0~14_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) ) # ( !\lc3b|ALU|Selector13~7_combout  & ( 
// !\lc3b|ALU|Selector15~2_combout  & ( (\lc3b|ALU|Selector6~2_combout  & ((!\lc3b|ALU|ShiftLeft0~14_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~14_combout ),
	.datab(!\lc3b|ALU|Selector6~2_combout ),
	.datac(!\lc3b|ALU|Selector7~0_combout ),
	.datad(gnd),
	.datae(!\lc3b|ALU|Selector13~7_combout ),
	.dataf(!\lc3b|ALU|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~3 .lut_mask = 64'h3232323200003232;
defparam \lc3b|ALU|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N26
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~19 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~19_combout  = ( \lc3b|REGFILE|data~212_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~252_combout ) ) ) # ( !\lc3b|REGFILE|data~212_combout  & ( (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~252_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~252_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \lc3b|ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N24
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~9 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~9_combout  = ( \lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|REGFILE|data~132_combout ))) ) ) # ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|alumux|f[0]~4_combout  & \lc3b|REGFILE|data~132_combout )) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|REGFILE|data~132_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~9 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \lc3b|ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N10
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~21 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~21_combout  = ( \lc3b|ALU|ShiftLeft0~9_combout  & ( ((!\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~20_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~19_combout )))) # (\lc3b|alumux|f[3]~6_combout ) ) ) # 
// ( !\lc3b|ALU|ShiftLeft0~9_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((!\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~20_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~19_combout ))))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~20_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~19_combout ),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(!\lc3b|alumux|f[0]~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~21 .lut_mask = 64'h503050305F3F5F3F;
defparam \lc3b|ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N28
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~5 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~5_combout  = ( \lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~180_combout ) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( 
// (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~180_combout ) ) ) ) # ( \lc3b|REGFILE|data~196_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~204_combout )) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~204_combout )) 
// ) ) )

	.dataa(!\lc3b|REGFILE|data~204_combout ),
	.datab(!\lc3b|REGFILE|data~220_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~180_combout ),
	.datae(!\lc3b|REGFILE|data~196_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~5 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~5 .lut_mask = 64'h35353535000FF0FF;
defparam \lc3b|ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N32
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~0 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~0_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~156_combout  ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|REGFILE|data~188_combout )) # (\lc3b|alumux|f[0]~4_combout  & 
// ((\lc3b|REGFILE|data~172_combout ))) ) )

	.dataa(!\lc3b|REGFILE|data~188_combout ),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~0 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~0 .lut_mask = 64'h505F505F33333333;
defparam \lc3b|ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N38
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~1 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~1_combout  = ( \lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (((\lc3b|REGFILE|data~188_combout )) # (\lc3b|alumux|f[0]~4_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (!\lc3b|alumux|f[0]~4_combout  & 
// (\lc3b|REGFILE|data~156_combout ))) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~188_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~156_combout )))) 
// ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|REGFILE|data~156_combout ),
	.datad(!\lc3b|REGFILE|data~188_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~1 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \lc3b|ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N16
stratixiii_lcell_comb \lc3b|ALU|Selector6~4 (
// Equation(s):
// \lc3b|ALU|Selector6~4_combout  = ( \lc3b|ALU|Selector6~0_combout  & ( \lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight0~1_combout ) # 
// (\lc3b|ALU|ShiftRight0~0_combout )))) ) ) ) # ( !\lc3b|ALU|Selector6~0_combout  & ( \lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight0~1_combout 
// ))) ) ) ) # ( \lc3b|ALU|Selector6~0_combout  & ( !\lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight0~0_combout ))) ) ) )

	.dataa(!\lc3b|ALU|ShiftRight1~5_combout ),
	.datab(!\lc3b|ALU|ShiftRight0~0_combout ),
	.datac(!\lc3b|ALU|ShiftRight0~1_combout ),
	.datad(!\lc3b|alumux|f[2]~2_combout ),
	.datae(!\lc3b|ALU|Selector6~0_combout ),
	.dataf(!\lc3b|ALU|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~4 .lut_mask = 64'h00005533550F553F;
defparam \lc3b|ALU|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N0
stratixiii_lcell_comb \lc3b|ALU|Selector6~5 (
// Equation(s):
// \lc3b|ALU|Selector6~5_combout  = ( \lc3b|ALU|Selector6~4_combout  & ( \lc3b|ALU|Add0~37_sumout  ) ) # ( !\lc3b|ALU|Selector6~4_combout  & ( \lc3b|ALU|Add0~37_sumout  & ( (!\lc3b|ALU|Selector6~3_combout ) # (((\lc3b|ALU|ShiftLeft0~21_combout  & 
// \lc3b|ALU|Selector7~1_combout )) # (\lc3b|ALU|Equal0~6_combout )) ) ) ) # ( \lc3b|ALU|Selector6~4_combout  & ( !\lc3b|ALU|Add0~37_sumout  ) ) # ( !\lc3b|ALU|Selector6~4_combout  & ( !\lc3b|ALU|Add0~37_sumout  & ( (!\lc3b|ALU|Selector6~3_combout ) # 
// ((\lc3b|ALU|ShiftLeft0~21_combout  & \lc3b|ALU|Selector7~1_combout )) ) ) )

	.dataa(!\lc3b|ALU|Selector6~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~21_combout ),
	.datac(!\lc3b|ALU|Equal0~6_combout ),
	.datad(!\lc3b|ALU|Selector7~1_combout ),
	.datae(!\lc3b|ALU|Selector6~4_combout ),
	.dataf(!\lc3b|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector6~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector6~5 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \lc3b|ALU|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N63
stratixiii_io_ibuf \mem_rdata[9]~input (
	.i(mem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[9]~input_o ));
// synopsys translate_off
defparam \mem_rdata[9]~input .bus_hold = "false";
defparam \mem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \lc3b|mdr|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector6~5_combout ),
	.asdata(\mem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[9] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N37
dffeas \lc3b|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[9] .is_wysiwyg = "true";
defparam \lc3b|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~384 (
// Equation(s):
// \lc3b|REGFILE|data~384_combout  = ( \controller|WideOr10~1_combout  & ( (\lc3b|IR|data [9] & (\lc3b|IR|data [11] & (!\controller|WideOr10~0_combout  & !\lc3b|IR|data [10]))) ) )

	.dataa(!\lc3b|IR|data [9]),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\controller|WideOr10~0_combout ),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~384 .extended_lut = "off";
defparam \lc3b|REGFILE|data~384 .lut_mask = 64'h0000000010001000;
defparam \lc3b|REGFILE|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \lc3b|REGFILE|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|REGFILE|data~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~86 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \lc3b|REGFILE|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~102 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \lc3b|REGFILE|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~22 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N17
dffeas \lc3b|REGFILE|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~54 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \lc3b|REGFILE|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~38 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \lc3b|REGFILE|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~6 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~248 (
// Equation(s):
// \lc3b|REGFILE|data~248_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~6_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~22_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~38_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~54_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~22_q ),
	.datab(!\lc3b|REGFILE|data~54_q ),
	.datac(!\lc3b|REGFILE|data~38_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~248 .extended_lut = "on";
defparam \lc3b|REGFILE|data~248 .lut_mask = 64'h0F000F0055FF33FF;
defparam \lc3b|REGFILE|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \lc3b|REGFILE|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~70 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~252 (
// Equation(s):
// \lc3b|REGFILE|data~252_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~248_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~248_combout  & ((\lc3b|REGFILE|data~70_q ))) # 
// (\lc3b|REGFILE|data~248_combout  & (\lc3b|REGFILE|data~86_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~248_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~248_combout  
// & ((\lc3b|REGFILE|data~102_q ))) # (\lc3b|REGFILE|data~248_combout  & (\lc3b|REGFILE|data~118_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~118_q ),
	.datab(!\lc3b|REGFILE|data~86_q ),
	.datac(!\lc3b|REGFILE|data~102_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~248_combout ),
	.datag(!\lc3b|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~252 .extended_lut = "on";
defparam \lc3b|REGFILE|data~252 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N38
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~15 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~15_combout  = ( \lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~252_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout )))) # 
// (\lc3b|alumux|f[0]~4_combout ) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( \lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (((\lc3b|alumux|f[0]~4_combout )) # (\lc3b|REGFILE|data~252_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (((!\lc3b|alumux|f[0]~4_combout  & \lc3b|REGFILE|data~260_combout )))) ) ) ) # ( \lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~252_combout  & (!\lc3b|alumux|f[0]~4_combout ))) 
// # (\lc3b|alumux|f[1]~5_combout  & (((\lc3b|REGFILE|data~260_combout ) # (\lc3b|alumux|f[0]~4_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~276_combout  & ( !\lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  
// & (\lc3b|REGFILE|data~252_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~260_combout ))))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~252_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|REGFILE|data~260_combout ),
	.datae(!\lc3b|REGFILE|data~276_combout ),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~15 .lut_mask = 64'h207025752A7A2F7F;
defparam \lc3b|ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N18
stratixiii_lcell_comb \lc3b|ALU|Selector1~0 (
// Equation(s):
// \lc3b|ALU|Selector1~0_combout  = ( \lc3b|alumux|f[0]~4_combout  & ( !\lc3b|alumux|f[2]~2_combout  ) ) # ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & \lc3b|alumux|f[3]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[2]~2_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \lc3b|ALU|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N34
stratixiii_lcell_comb \lc3b|ALU|Selector2~0 (
// Equation(s):
// \lc3b|ALU|Selector2~0_combout  = (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~188_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~204_combout )))

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(!\lc3b|REGFILE|data~204_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \lc3b|ALU|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N32
stratixiii_lcell_comb \lc3b|ALU|Selector1~2 (
// Equation(s):
// \lc3b|ALU|Selector1~2_combout  = ( \lc3b|ALU|Selector2~0_combout  & ( \lc3b|ALU|ShiftLeft0~32_combout  & ( (!\lc3b|ALU|Selector9~0_combout  & (((!\lc3b|ALU|Selector1~0_combout ) # (\lc3b|ALU|ShiftLeft0~15_combout )))) # (\lc3b|ALU|Selector9~0_combout  & 
// (((\lc3b|ALU|Selector1~0_combout )) # (\lc3b|ALU|Selector1~1_combout ))) ) ) ) # ( !\lc3b|ALU|Selector2~0_combout  & ( \lc3b|ALU|ShiftLeft0~32_combout  & ( (!\lc3b|ALU|Selector9~0_combout  & (((!\lc3b|ALU|Selector1~0_combout ) # 
// (\lc3b|ALU|ShiftLeft0~15_combout )))) # (\lc3b|ALU|Selector9~0_combout  & (\lc3b|ALU|Selector1~1_combout  & ((!\lc3b|ALU|Selector1~0_combout )))) ) ) ) # ( \lc3b|ALU|Selector2~0_combout  & ( !\lc3b|ALU|ShiftLeft0~32_combout  & ( 
// (!\lc3b|ALU|Selector9~0_combout  & (((\lc3b|ALU|ShiftLeft0~15_combout  & \lc3b|ALU|Selector1~0_combout )))) # (\lc3b|ALU|Selector9~0_combout  & (((\lc3b|ALU|Selector1~0_combout )) # (\lc3b|ALU|Selector1~1_combout ))) ) ) ) # ( 
// !\lc3b|ALU|Selector2~0_combout  & ( !\lc3b|ALU|ShiftLeft0~32_combout  & ( (!\lc3b|ALU|Selector9~0_combout  & (((\lc3b|ALU|ShiftLeft0~15_combout  & \lc3b|ALU|Selector1~0_combout )))) # (\lc3b|ALU|Selector9~0_combout  & (\lc3b|ALU|Selector1~1_combout  & 
// ((!\lc3b|ALU|Selector1~0_combout )))) ) ) )

	.dataa(!\lc3b|ALU|Selector1~1_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~15_combout ),
	.datac(!\lc3b|ALU|Selector9~0_combout ),
	.datad(!\lc3b|ALU|Selector1~0_combout ),
	.datae(!\lc3b|ALU|Selector2~0_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~2 .lut_mask = 64'h0530053FF530F53F;
defparam \lc3b|ALU|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N24
stratixiii_lcell_comb \lc3b|plus_2|Add0~49 (
// Equation(s):
// \lc3b|plus_2|Add0~49_sumout  = SUM(( \lc3b|pc|data [13] ) + ( GND ) + ( \lc3b|plus_2|Add0~46  ))
// \lc3b|plus_2|Add0~50  = CARRY(( \lc3b|pc|data [13] ) + ( GND ) + ( \lc3b|plus_2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~49_sumout ),
	.cout(\lc3b|plus_2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~49 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N26
stratixiii_lcell_comb \lc3b|plus_2|Add0~53 (
// Equation(s):
// \lc3b|plus_2|Add0~53_sumout  = SUM(( \lc3b|pc|data [14] ) + ( GND ) + ( \lc3b|plus_2|Add0~50  ))
// \lc3b|plus_2|Add0~54  = CARRY(( \lc3b|pc|data [14] ) + ( GND ) + ( \lc3b|plus_2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~53_sumout ),
	.cout(\lc3b|plus_2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~53 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N0
stratixiii_lcell_comb \lc3b|br_add_11|Add0~1 (
// Equation(s):
// \lc3b|br_add_11|Add0~1_sumout  = SUM(( \lc3b|IR|data [0] ) + ( \lc3b|pc|data [1] ) + ( !VCC ))
// \lc3b|br_add_11|Add0~2  = CARRY(( \lc3b|IR|data [0] ) + ( \lc3b|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [1]),
	.datad(!\lc3b|IR|data [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~1_sumout ),
	.cout(\lc3b|br_add_11|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~1 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \lc3b|br_add_11|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N2
stratixiii_lcell_comb \lc3b|br_add_11|Add0~5 (
// Equation(s):
// \lc3b|br_add_11|Add0~5_sumout  = SUM(( \lc3b|IR|data [1] ) + ( \lc3b|pc|data [2] ) + ( \lc3b|br_add_11|Add0~2  ))
// \lc3b|br_add_11|Add0~6  = CARRY(( \lc3b|IR|data [1] ) + ( \lc3b|pc|data [2] ) + ( \lc3b|br_add_11|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [2]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~5_sumout ),
	.cout(\lc3b|br_add_11|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~5 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N4
stratixiii_lcell_comb \lc3b|br_add_11|Add0~9 (
// Equation(s):
// \lc3b|br_add_11|Add0~9_sumout  = SUM(( \lc3b|pc|data [3] ) + ( \lc3b|IR|data [2] ) + ( \lc3b|br_add_11|Add0~6  ))
// \lc3b|br_add_11|Add0~10  = CARRY(( \lc3b|pc|data [3] ) + ( \lc3b|IR|data [2] ) + ( \lc3b|br_add_11|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [2]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~9_sumout ),
	.cout(\lc3b|br_add_11|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~9 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N6
stratixiii_lcell_comb \lc3b|br_add_11|Add0~13 (
// Equation(s):
// \lc3b|br_add_11|Add0~13_sumout  = SUM(( \lc3b|pc|data [4] ) + ( \lc3b|IR|data [3] ) + ( \lc3b|br_add_11|Add0~10  ))
// \lc3b|br_add_11|Add0~14  = CARRY(( \lc3b|pc|data [4] ) + ( \lc3b|IR|data [3] ) + ( \lc3b|br_add_11|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [3]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~13_sumout ),
	.cout(\lc3b|br_add_11|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~13 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N8
stratixiii_lcell_comb \lc3b|br_add_11|Add0~17 (
// Equation(s):
// \lc3b|br_add_11|Add0~17_sumout  = SUM(( \lc3b|pc|data [5] ) + ( \lc3b|IR|data [4] ) + ( \lc3b|br_add_11|Add0~14  ))
// \lc3b|br_add_11|Add0~18  = CARRY(( \lc3b|pc|data [5] ) + ( \lc3b|IR|data [4] ) + ( \lc3b|br_add_11|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~17_sumout ),
	.cout(\lc3b|br_add_11|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~17 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N10
stratixiii_lcell_comb \lc3b|br_add_11|Add0~21 (
// Equation(s):
// \lc3b|br_add_11|Add0~21_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|pc|data [6] ) + ( \lc3b|br_add_11|Add0~18  ))
// \lc3b|br_add_11|Add0~22  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|pc|data [6] ) + ( \lc3b|br_add_11|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [6]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~21_sumout ),
	.cout(\lc3b|br_add_11|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~21 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N12
stratixiii_lcell_comb \lc3b|br_add_11|Add0~25 (
// Equation(s):
// \lc3b|br_add_11|Add0~25_sumout  = SUM(( \lc3b|IR|data [6] ) + ( \lc3b|pc|data [7] ) + ( \lc3b|br_add_11|Add0~22  ))
// \lc3b|br_add_11|Add0~26  = CARRY(( \lc3b|IR|data [6] ) + ( \lc3b|pc|data [7] ) + ( \lc3b|br_add_11|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [7]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~25_sumout ),
	.cout(\lc3b|br_add_11|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~25 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_11|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N14
stratixiii_lcell_comb \lc3b|br_add_11|Add0~29 (
// Equation(s):
// \lc3b|br_add_11|Add0~29_sumout  = SUM(( \lc3b|IR|data [7] ) + ( \lc3b|pc|data [8] ) + ( \lc3b|br_add_11|Add0~26  ))
// \lc3b|br_add_11|Add0~30  = CARRY(( \lc3b|IR|data [7] ) + ( \lc3b|pc|data [8] ) + ( \lc3b|br_add_11|Add0~26  ))

	.dataa(!\lc3b|IR|data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~29_sumout ),
	.cout(\lc3b|br_add_11|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~29 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|br_add_11|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N16
stratixiii_lcell_comb \lc3b|br_add_11|Add0~33 (
// Equation(s):
// \lc3b|br_add_11|Add0~33_sumout  = SUM(( \lc3b|pc|data [9] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_11|Add0~30  ))
// \lc3b|br_add_11|Add0~34  = CARRY(( \lc3b|pc|data [9] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_11|Add0~30  ))

	.dataa(gnd),
	.datab(!\lc3b|pc|data [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~33_sumout ),
	.cout(\lc3b|br_add_11|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~33 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~33 .lut_mask = 64'h0000FF0000003333;
defparam \lc3b|br_add_11|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N18
stratixiii_lcell_comb \lc3b|br_add_11|Add0~37 (
// Equation(s):
// \lc3b|br_add_11|Add0~37_sumout  = SUM(( \lc3b|IR|data [9] ) + ( \lc3b|pc|data [10] ) + ( \lc3b|br_add_11|Add0~34  ))
// \lc3b|br_add_11|Add0~38  = CARRY(( \lc3b|IR|data [9] ) + ( \lc3b|pc|data [10] ) + ( \lc3b|br_add_11|Add0~34  ))

	.dataa(!\lc3b|pc|data [10]),
	.datab(gnd),
	.datac(!\lc3b|IR|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~37_sumout ),
	.cout(\lc3b|br_add_11|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~37 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \lc3b|br_add_11|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N20
stratixiii_lcell_comb \lc3b|br_add_11|Add0~41 (
// Equation(s):
// \lc3b|br_add_11|Add0~41_sumout  = SUM(( \lc3b|IR|data [10] ) + ( \lc3b|pc|data [11] ) + ( \lc3b|br_add_11|Add0~38  ))
// \lc3b|br_add_11|Add0~42  = CARRY(( \lc3b|IR|data [10] ) + ( \lc3b|pc|data [11] ) + ( \lc3b|br_add_11|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [11]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~41_sumout ),
	.cout(\lc3b|br_add_11|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~41 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|br_add_11|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N22
stratixiii_lcell_comb \lc3b|br_add_11|Add0~45 (
// Equation(s):
// \lc3b|br_add_11|Add0~45_sumout  = SUM(( \lc3b|IR|data [10] ) + ( \lc3b|pc|data [12] ) + ( \lc3b|br_add_11|Add0~42  ))
// \lc3b|br_add_11|Add0~46  = CARRY(( \lc3b|IR|data [10] ) + ( \lc3b|pc|data [12] ) + ( \lc3b|br_add_11|Add0~42  ))

	.dataa(!\lc3b|IR|data [10]),
	.datab(gnd),
	.datac(!\lc3b|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~45_sumout ),
	.cout(\lc3b|br_add_11|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~45 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~45 .lut_mask = 64'h0000F0F000005555;
defparam \lc3b|br_add_11|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N24
stratixiii_lcell_comb \lc3b|br_add_11|Add0~49 (
// Equation(s):
// \lc3b|br_add_11|Add0~49_sumout  = SUM(( \lc3b|pc|data [13] ) + ( \lc3b|IR|data [10] ) + ( \lc3b|br_add_11|Add0~46  ))
// \lc3b|br_add_11|Add0~50  = CARRY(( \lc3b|pc|data [13] ) + ( \lc3b|IR|data [10] ) + ( \lc3b|br_add_11|Add0~46  ))

	.dataa(gnd),
	.datab(!\lc3b|pc|data [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [10]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~49_sumout ),
	.cout(\lc3b|br_add_11|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~49 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~49 .lut_mask = 64'h0000FF0000003333;
defparam \lc3b|br_add_11|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N26
stratixiii_lcell_comb \lc3b|br_add_11|Add0~53 (
// Equation(s):
// \lc3b|br_add_11|Add0~53_sumout  = SUM(( \lc3b|pc|data [14] ) + ( \lc3b|IR|data [10] ) + ( \lc3b|br_add_11|Add0~50  ))
// \lc3b|br_add_11|Add0~54  = CARRY(( \lc3b|pc|data [14] ) + ( \lc3b|IR|data [10] ) + ( \lc3b|br_add_11|Add0~50  ))

	.dataa(!\lc3b|pc|data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [10]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~53_sumout ),
	.cout(\lc3b|br_add_11|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~53 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|br_add_11|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N14
stratixiii_lcell_comb \lc3b|pc|data[8]~1 (
// Equation(s):
// \lc3b|pc|data[8]~1_combout  = ( \lc3b|IR|data [11] & ( (!\controller|state.trap4~q  & ((!\controller|state.br_taken~q  & (\controller|state.s_jmp~q  & !\controller|state.jsr~q )) # (\controller|state.br_taken~q  & (!\controller|state.s_jmp~q )))) ) ) # ( 
// !\lc3b|IR|data [11] & ( (!\controller|state.trap4~q  & (!\controller|state.br_taken~q  $ (((!\controller|state.s_jmp~q  & !\controller|state.jsr~q ))))) ) )

	.dataa(!\controller|state.br_taken~q ),
	.datab(!\controller|state.trap4~q ),
	.datac(!\controller|state.s_jmp~q ),
	.datad(!\controller|state.jsr~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pc|data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pc|data[8]~1 .extended_lut = "off";
defparam \lc3b|pc|data[8]~1 .lut_mask = 64'h4888488848404840;
defparam \lc3b|pc|data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N36
stratixiii_lcell_comb \lc3b|pcmux|f[14]~14 (
// Equation(s):
// \lc3b|pcmux|f[14]~14_combout  = ( \lc3b|pc|data[8]~1_combout  & ( \lc3b|mdr|data [14] & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~172_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~53_sumout )) ) ) ) # ( 
// !\lc3b|pc|data[8]~1_combout  & ( \lc3b|mdr|data [14] & ( (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~53_sumout ) ) ) ) # ( \lc3b|pc|data[8]~1_combout  & ( !\lc3b|mdr|data [14] & ( (!\lc3b|pcmux|Equal2~0_combout  & 
// ((\lc3b|REGFILE|data~172_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~53_sumout )) ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( !\lc3b|mdr|data [14] & ( (\lc3b|br_add_11|Add0~53_sumout  & \lc3b|pcmux|Equal2~0_combout ) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~53_sumout ),
	.datab(!\lc3b|br_add_11|Add0~53_sumout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(!\lc3b|pc|data[8]~1_combout ),
	.dataf(!\lc3b|mdr|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[14]~14 .extended_lut = "off";
defparam \lc3b|pcmux|f[14]~14 .lut_mask = 64'h030305F5F3F305F5;
defparam \lc3b|pcmux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N30
stratixiii_lcell_comb \controller|WideOr3 (
// Equation(s):
// \controller|WideOr3~combout  = (!\controller|state.fetch1~q ) # (!\lc3b|pcmux|Equal0~0_combout )

	.dataa(gnd),
	.datab(!\controller|state.fetch1~q ),
	.datac(!\lc3b|pcmux|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3 .extended_lut = "off";
defparam \controller|WideOr3 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \controller|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N27
dffeas \lc3b|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~53_sumout ),
	.asdata(\lc3b|pcmux|f[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[14] .is_wysiwyg = "true";
defparam \lc3b|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N20
stratixiii_lcell_comb \lc3b|br_add_9|Add0~41 (
// Equation(s):
// \lc3b|br_add_9|Add0~41_sumout  = SUM(( \lc3b|pc|data [11] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~38  ))
// \lc3b|br_add_9|Add0~42  = CARRY(( \lc3b|pc|data [11] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~41_sumout ),
	.cout(\lc3b|br_add_9|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~41 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N22
stratixiii_lcell_comb \lc3b|br_add_9|Add0~45 (
// Equation(s):
// \lc3b|br_add_9|Add0~45_sumout  = SUM(( \lc3b|pc|data [12] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~42  ))
// \lc3b|br_add_9|Add0~46  = CARRY(( \lc3b|pc|data [12] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~45_sumout ),
	.cout(\lc3b|br_add_9|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~45 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N24
stratixiii_lcell_comb \lc3b|br_add_9|Add0~49 (
// Equation(s):
// \lc3b|br_add_9|Add0~49_sumout  = SUM(( \lc3b|pc|data [13] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~46  ))
// \lc3b|br_add_9|Add0~50  = CARRY(( \lc3b|pc|data [13] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [13]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~49_sumout ),
	.cout(\lc3b|br_add_9|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~49 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~49 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|br_add_9|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N26
stratixiii_lcell_comb \lc3b|br_add_9|Add0~53 (
// Equation(s):
// \lc3b|br_add_9|Add0~53_sumout  = SUM(( \lc3b|pc|data [14] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~50  ))
// \lc3b|br_add_9|Add0~54  = CARRY(( \lc3b|pc|data [14] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~53_sumout ),
	.cout(\lc3b|br_add_9|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~53 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|br_add_9|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N30
stratixiii_lcell_comb \lc3b|regfilemux|f[14]~28 (
// Equation(s):
// \lc3b|regfilemux|f[14]~28_combout  = ( \lc3b|pc|data [14] & ( (!\lc3b|regfilemux|f[11]~5_combout  & ((!\lc3b|regfilemux|f[11]~7_combout ) # ((\lc3b|mdr|data [14])))) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Equal0~6_combout )))) ) ) # ( 
// !\lc3b|pc|data [14] & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[11]~7_combout  & ((\lc3b|mdr|data [14])))) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Equal0~6_combout )))) ) )

	.dataa(!\lc3b|regfilemux|f[11]~7_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|ALU|Equal0~6_combout ),
	.datad(!\lc3b|mdr|data [14]),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[14]~28 .extended_lut = "off";
defparam \lc3b|regfilemux|f[14]~28 .lut_mask = 64'h034703478BCF8BCF;
defparam \lc3b|regfilemux|f[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N18
stratixiii_lcell_comb \lc3b|regfilemux|f[14]~29 (
// Equation(s):
// \lc3b|regfilemux|f[14]~29_combout  = ( \lc3b|regfilemux|f[11]~6_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[15]~8_combout  & \lc3b|regfilemux|f[14]~28_combout )) # (\lc3b|br_add_9|Add0~53_sumout ))) # 
// (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[14]~28_combout )))) ) ) # ( !\lc3b|regfilemux|f[11]~6_combout  & ( (\lc3b|regfilemux|f[14]~28_combout  & ((\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[15]~8_combout ))) ) )

	.dataa(!\lc3b|regfilemux|f[15]~8_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|br_add_9|Add0~53_sumout ),
	.datad(!\lc3b|regfilemux|f[14]~28_combout ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[14]~29 .extended_lut = "off";
defparam \lc3b|regfilemux|f[14]~29 .lut_mask = 64'h007700770C7F0C7F;
defparam \lc3b|regfilemux|f[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N22
stratixiii_lcell_comb \lc3b|ALU|Selector13~1 (
// Equation(s):
// \lc3b|ALU|Selector13~1_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & !\lc3b|ALU|ShiftLeft0~3_combout ))) ) )

	.dataa(!\lc3b|alumux|f[2]~2_combout ),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~1 .lut_mask = 64'h0800080000000000;
defparam \lc3b|ALU|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N6
stratixiii_lcell_comb \lc3b|ALU|Selector1~3 (
// Equation(s):
// \lc3b|ALU|Selector1~3_combout  = ( \lc3b|alumux|f~7_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|REGFILE|data~332_combout  & !\lc3b|alumux|Equal0~0_combout )))) ) ) # ( !\lc3b|alumux|f~7_combout  & ( 
// (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|REGFILE|data~332_combout ) # (\lc3b|alumux|Equal0~0_combout )))) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~332_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~3 .lut_mask = 64'hA8AAA8AAA888A888;
defparam \lc3b|ALU|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N38
stratixiii_lcell_comb \lc3b|ALU|Selector1~4 (
// Equation(s):
// \lc3b|ALU|Selector1~4_combout  = ( \lc3b|ALU|Selector1~3_combout  & ( (\lc3b|ALU|Selector13~1_combout  & (\lc3b|ALU|ShiftLeft0~12_combout  & (\lc3b|ALU|Equal0~0_combout  & \lc3b|REGFILE|data~172_combout ))) ) ) # ( !\lc3b|ALU|Selector1~3_combout  & ( 
// \lc3b|REGFILE|data~172_combout  ) )

	.dataa(!\lc3b|ALU|Selector13~1_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~12_combout ),
	.datac(!\lc3b|ALU|Equal0~0_combout ),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~4 .lut_mask = 64'h00FF00FF00010001;
defparam \lc3b|ALU|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N8
stratixiii_lcell_comb \lc3b|ALU|Selector1~5 (
// Equation(s):
// \lc3b|ALU|Selector1~5_combout  = ( \lc3b|ALU|Equal0~5_combout  & ( (!\lc3b|REGFILE|data~172_combout ) # ((\lc3b|ALU|Selector13~1_combout  & (\lc3b|ALU|Equal0~1_combout  & \lc3b|ALU|ShiftRight0~3_combout ))) ) ) # ( !\lc3b|ALU|Equal0~5_combout  & ( 
// (\lc3b|ALU|Selector13~1_combout  & (\lc3b|ALU|Equal0~1_combout  & \lc3b|ALU|ShiftRight0~3_combout )) ) )

	.dataa(!\lc3b|ALU|Selector13~1_combout ),
	.datab(!\lc3b|ALU|Equal0~1_combout ),
	.datac(!\lc3b|ALU|ShiftRight0~3_combout ),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~5 .lut_mask = 64'h01010101FF01FF01;
defparam \lc3b|ALU|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N36
stratixiii_lcell_comb \lc3b|ALU|Selector1~6 (
// Equation(s):
// \lc3b|ALU|Selector1~6_combout  = ( \lc3b|ALU|Selector15~2_combout  & ( (\lc3b|ALU|Selector13~1_combout  & (\lc3b|ALU|ShiftLeft0~12_combout  & (!\lc3b|ALU|Selector1~4_combout  & !\lc3b|ALU|Selector1~5_combout ))) ) ) # ( !\lc3b|ALU|Selector15~2_combout  & 
// ( (!\lc3b|ALU|Selector1~4_combout  & !\lc3b|ALU|Selector1~5_combout ) ) )

	.dataa(!\lc3b|ALU|Selector13~1_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~12_combout ),
	.datac(!\lc3b|ALU|Selector1~4_combout ),
	.datad(!\lc3b|ALU|Selector1~5_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~6 .lut_mask = 64'hF000F00010001000;
defparam \lc3b|ALU|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N12
stratixiii_lcell_comb \lc3b|regfilemux|f[14]~11 (
// Equation(s):
// \lc3b|regfilemux|f[14]~11_combout  = ( \lc3b|ALU|Selector1~6_combout  & ( \lc3b|ALU|Add0~57_sumout  & ( ((\lc3b|ALU|Selector1~2_combout  & (\lc3b|regfilemux|f[11]~5_combout  & \lc3b|ALU|Selector3~0_combout ))) # (\lc3b|regfilemux|f[14]~29_combout ) ) ) ) 
// # ( !\lc3b|ALU|Selector1~6_combout  & ( \lc3b|ALU|Add0~57_sumout  & ( (\lc3b|regfilemux|f[14]~29_combout ) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) ) # ( \lc3b|ALU|Selector1~6_combout  & ( !\lc3b|ALU|Add0~57_sumout  & ( (!\lc3b|regfilemux|f[11]~5_combout 
//  & (((\lc3b|regfilemux|f[14]~29_combout )))) # (\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|ALU|Selector1~2_combout  & ((\lc3b|ALU|Selector3~0_combout )))) ) ) ) # ( !\lc3b|ALU|Selector1~6_combout  & ( !\lc3b|ALU|Add0~57_sumout  & ( 
// (\lc3b|regfilemux|f[14]~29_combout ) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) )

	.dataa(!\lc3b|ALU|Selector1~2_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|regfilemux|f[14]~29_combout ),
	.datad(!\lc3b|ALU|Selector3~0_combout ),
	.datae(!\lc3b|ALU|Selector1~6_combout ),
	.dataf(!\lc3b|ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[14]~11 .extended_lut = "off";
defparam \lc3b|regfilemux|f[14]~11 .lut_mask = 64'h3F3F0C1D3F3F0F1F;
defparam \lc3b|regfilemux|f[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N21
dffeas \lc3b|REGFILE|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[14]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~126 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~168 (
// Equation(s):
// \lc3b|REGFILE|data~168_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~14_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~30_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~46_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~62_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~62_q ),
	.datab(!\lc3b|REGFILE|data~30_q ),
	.datac(!\lc3b|REGFILE|data~46_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~168 .extended_lut = "on";
defparam \lc3b|REGFILE|data~168 .lut_mask = 64'h0F000F0033FF55FF;
defparam \lc3b|REGFILE|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~172 (
// Equation(s):
// \lc3b|REGFILE|data~172_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~168_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~168_combout  & (\lc3b|REGFILE|data~78_q )) # 
// (\lc3b|REGFILE|data~168_combout  & ((\lc3b|REGFILE|data~94_q )))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|REGFILE|data~168_combout ))))) # (\lc3b|storemux|f[2]~0_combout  & 
// (((!\lc3b|REGFILE|data~168_combout  & ((\lc3b|REGFILE|data~110_q ))) # (\lc3b|REGFILE|data~168_combout  & (\lc3b|REGFILE|data~126_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~126_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~110_q ),
	.datad(!\lc3b|REGFILE|data~94_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~168_combout ),
	.datag(!\lc3b|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~172 .extended_lut = "on";
defparam \lc3b|REGFILE|data~172 .lut_mask = 64'h03030303CCFFDDDD;
defparam \lc3b|REGFILE|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N12
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~8 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~8_combout  = ( \lc3b|REGFILE|data~204_combout  & ( \lc3b|REGFILE|data~188_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~172_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( \lc3b|REGFILE|data~188_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (((\lc3b|alumux|f[1]~5_combout )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~172_combout )))) ) ) ) # ( \lc3b|REGFILE|data~204_combout  & ( !\lc3b|REGFILE|data~188_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (((!\lc3b|alumux|f[1]~5_combout 
// )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~172_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( 
// !\lc3b|REGFILE|data~188_combout  & ( (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~172_combout )))) ) ) )

	.dataa(!\lc3b|REGFILE|data~172_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~180_combout ),
	.datae(!\lc3b|REGFILE|data~204_combout ),
	.dataf(!\lc3b|REGFILE|data~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~8 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~8 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \lc3b|ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N0
stratixiii_lcell_comb \lc3b|ALU|Selector8~1 (
// Equation(s):
// \lc3b|ALU|Selector8~1_combout  = ( \lc3b|ALU|Selector8~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight1~7_combout ))) # (\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~8_combout )) ) ) # ( !\lc3b|ALU|Selector8~0_combout  & ( 
// (\lc3b|ALU|Selector6~0_combout  & ((!\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight1~7_combout ))) # (\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~8_combout )))) ) )

	.dataa(!\lc3b|ALU|ShiftRight1~8_combout ),
	.datab(!\lc3b|alumux|f[2]~2_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~7_combout ),
	.datad(!\lc3b|ALU|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~1 .lut_mask = 64'h001D001D1D1D1D1D;
defparam \lc3b|ALU|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N34
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~16 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~16_combout  = ( \lc3b|REGFILE|data~244_combout  & ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~252_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~260_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~244_combout  & ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (((!\lc3b|alumux|f[1]~5_combout )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  
// & ((\lc3b|REGFILE|data~252_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~260_combout )))) ) ) ) # ( \lc3b|REGFILE|data~244_combout  & ( !\lc3b|REGFILE|data~236_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & 
// (((\lc3b|alumux|f[1]~5_combout )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~252_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~260_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~244_combout  
// & ( !\lc3b|REGFILE|data~236_combout  & ( (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~252_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~260_combout )))) ) ) )

	.dataa(!\lc3b|REGFILE|data~260_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|REGFILE|data~252_combout ),
	.datad(!\lc3b|alumux|f[1]~5_combout ),
	.datae(!\lc3b|REGFILE|data~244_combout ),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~16 .lut_mask = 64'h031103DDCF11CFDD;
defparam \lc3b|ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N20
stratixiii_lcell_comb \lc3b|ALU|Selector8~3 (
// Equation(s):
// \lc3b|ALU|Selector8~3_combout  = ( \lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((\lc3b|alumux|Equal0~0_combout ) # (\lc3b|REGFILE|data~356_combout ))) ) ) # ( !\lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & 
// (\lc3b|REGFILE|data~356_combout  & !\lc3b|alumux|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~356_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~3 .lut_mask = 64'h0300030003330333;
defparam \lc3b|ALU|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N22
stratixiii_lcell_comb \lc3b|ALU|Selector8~4 (
// Equation(s):
// \lc3b|ALU|Selector8~4_combout  = ( \lc3b|REGFILE|data~236_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & !\lc3b|ALU|Selector8~3_combout ) ) ) # ( !\lc3b|REGFILE|data~236_combout  & ( !\lc3b|ALU|Equal0~5_combout  ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector8~3_combout ),
	.datad(!\lc3b|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~4 .lut_mask = 64'hFF00FF00A0A0A0A0;
defparam \lc3b|ALU|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N26
stratixiii_lcell_comb \lc3b|ALU|Selector8~5 (
// Equation(s):
// \lc3b|ALU|Selector8~5_combout  = ( \lc3b|ALU|Selector13~7_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|Selector8~4_combout  & ((!\lc3b|ALU|Selector12~2_combout ) # (!\lc3b|ALU|Equal0~3_combout ))) ) ) ) # ( !\lc3b|ALU|Selector13~7_combout  & ( 
// \lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|Selector8~4_combout  ) ) ) # ( \lc3b|ALU|Selector13~7_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|Selector8~4_combout  & ((!\lc3b|ALU|ShiftLeft0~16_combout ) # (!\lc3b|ALU|Equal0~3_combout ))) ) ) ) 
// # ( !\lc3b|ALU|Selector13~7_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( \lc3b|ALU|Selector8~4_combout  ) ) )

	.dataa(!\lc3b|ALU|Selector12~2_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~16_combout ),
	.datac(!\lc3b|ALU|Selector8~4_combout ),
	.datad(!\lc3b|ALU|Equal0~3_combout ),
	.datae(!\lc3b|ALU|Selector13~7_combout ),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~5 .lut_mask = 64'h0F0F0F0C0F0F0F0A;
defparam \lc3b|ALU|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N36
stratixiii_lcell_comb \lc3b|ALU|Selector8~2 (
// Equation(s):
// \lc3b|ALU|Selector8~2_combout  = ( \lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|Equal0~0_combout  & !\lc3b|ALU|Selector13~7_combout ) ) ) # ( !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|ALU|Selector0~0_combout  & (\lc3b|ALU|Equal0~0_combout  & 
// ((!\lc3b|ALU|Selector13~7_combout )))) # (\lc3b|ALU|Selector0~0_combout  & (((\lc3b|ALU|Equal0~0_combout  & !\lc3b|ALU|Selector13~7_combout )) # (\lc3b|alumux|f[3]~6_combout ))) ) )

	.dataa(!\lc3b|ALU|Selector0~0_combout ),
	.datab(!\lc3b|ALU|Equal0~0_combout ),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(!\lc3b|ALU|Selector13~7_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~2 .lut_mask = 64'h3705370533003300;
defparam \lc3b|ALU|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N24
stratixiii_lcell_comb \lc3b|ALU|Selector8~6 (
// Equation(s):
// \lc3b|ALU|Selector8~6_combout  = ( \lc3b|ALU|Selector8~5_combout  & ( \lc3b|ALU|Selector8~2_combout  & ( (((\lc3b|ALU|Equal0~6_combout  & \lc3b|ALU|Add0~29_sumout )) # (\lc3b|ALU|Selector8~1_combout )) # (\lc3b|REGFILE|data~156_combout ) ) ) ) # ( 
// !\lc3b|ALU|Selector8~5_combout  & ( \lc3b|ALU|Selector8~2_combout  ) ) # ( \lc3b|ALU|Selector8~5_combout  & ( !\lc3b|ALU|Selector8~2_combout  & ( ((\lc3b|ALU|Equal0~6_combout  & \lc3b|ALU|Add0~29_sumout )) # (\lc3b|ALU|Selector8~1_combout ) ) ) ) # ( 
// !\lc3b|ALU|Selector8~5_combout  & ( !\lc3b|ALU|Selector8~2_combout  ) )

	.dataa(!\lc3b|REGFILE|data~156_combout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector8~1_combout ),
	.datad(!\lc3b|ALU|Add0~29_sumout ),
	.datae(!\lc3b|ALU|Selector8~5_combout ),
	.dataf(!\lc3b|ALU|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector8~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector8~6 .lut_mask = 64'hFFFF0F3FFFFF5F7F;
defparam \lc3b|ALU|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiii_io_ibuf \mem_rdata[7]~input (
	.i(mem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[7]~input_o ));
// synopsys translate_off
defparam \mem_rdata[7]~input .bus_hold = "false";
defparam \mem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \lc3b|mdr|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector8~6_combout ),
	.asdata(\mem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[7] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N35
dffeas \lc3b|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[7] .is_wysiwyg = "true";
defparam \lc3b|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N30
stratixiii_lcell_comb \lc3b|regfilemux|f[8]~17 (
// Equation(s):
// \lc3b|regfilemux|f[8]~17_combout  = ( \lc3b|pc|data [8] & ( (\lc3b|regfilemux|f[15]~8_combout  & ((!\lc3b|regfilemux|f[11]~7_combout ) # (\lc3b|mdr|data [8]))) ) ) # ( !\lc3b|pc|data [8] & ( (\lc3b|regfilemux|f[15]~8_combout  & (\lc3b|mdr|data [8] & 
// \lc3b|regfilemux|f[11]~7_combout )) ) )

	.dataa(!\lc3b|regfilemux|f[15]~8_combout ),
	.datab(!\lc3b|mdr|data [8]),
	.datac(!\lc3b|regfilemux|f[11]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|pc|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[8]~17 .extended_lut = "off";
defparam \lc3b|regfilemux|f[8]~17 .lut_mask = 64'h0101010151515151;
defparam \lc3b|regfilemux|f[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N36
stratixiii_lcell_comb \lc3b|regfilemux|f[8]~18 (
// Equation(s):
// \lc3b|regfilemux|f[8]~18_combout  = ( \lc3b|ALU|Selector7~7_combout  & ( (((\lc3b|br_add_9|Add0~29_sumout  & \lc3b|regfilemux|f[11]~6_combout )) # (\lc3b|regfilemux|f[8]~17_combout )) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) # ( 
// !\lc3b|ALU|Selector7~7_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|br_add_9|Add0~29_sumout  & \lc3b|regfilemux|f[11]~6_combout )) # (\lc3b|regfilemux|f[8]~17_combout ))) ) )

	.dataa(!\lc3b|br_add_9|Add0~29_sumout ),
	.datab(!\lc3b|regfilemux|f[11]~6_combout ),
	.datac(!\lc3b|regfilemux|f[11]~5_combout ),
	.datad(!\lc3b|regfilemux|f[8]~17_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[8]~18 .extended_lut = "off";
defparam \lc3b|regfilemux|f[8]~18 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \lc3b|regfilemux|f[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N5
dffeas \lc3b|REGFILE|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[8]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~120 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N32
stratixiii_lcell_comb \lc3b|REGFILE|data~208 (
// Equation(s):
// \lc3b|REGFILE|data~208_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~8_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~24_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~40_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~56_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~24_q ),
	.datab(!\lc3b|REGFILE|data~56_q ),
	.datac(!\lc3b|REGFILE|data~40_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~208 .extended_lut = "on";
defparam \lc3b|REGFILE|data~208 .lut_mask = 64'h0F000F0055FF33FF;
defparam \lc3b|REGFILE|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~212 (
// Equation(s):
// \lc3b|REGFILE|data~212_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~208_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~208_combout  & ((\lc3b|REGFILE|data~72_q ))) # 
// (\lc3b|REGFILE|data~208_combout  & (\lc3b|REGFILE|data~88_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~208_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~208_combout  
// & ((\lc3b|REGFILE|data~104_q ))) # (\lc3b|REGFILE|data~208_combout  & (\lc3b|REGFILE|data~120_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~120_q ),
	.datab(!\lc3b|REGFILE|data~88_q ),
	.datac(!\lc3b|REGFILE|data~104_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~208_combout ),
	.datag(!\lc3b|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~212 .extended_lut = "on";
defparam \lc3b|REGFILE|data~212 .lut_mask = 64'h000F000FFF33FF55;
defparam \lc3b|REGFILE|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N4
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~1 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~1_combout  = ( \lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~204_combout )) ) ) ) # ( 
// !\lc3b|REGFILE|data~196_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~204_combout )) ) ) ) # ( \lc3b|REGFILE|data~196_combout  & ( 
// !\lc3b|alumux|f[0]~4_combout  & ( (\lc3b|REGFILE|data~212_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) ) # ( !\lc3b|REGFILE|data~196_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~212_combout ) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~212_combout ),
	.datac(!\lc3b|REGFILE|data~204_combout ),
	.datad(!\lc3b|REGFILE|data~220_combout ),
	.datae(!\lc3b|REGFILE|data~196_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~1 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~1 .lut_mask = 64'h2222777705AF05AF;
defparam \lc3b|ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N22
stratixiii_lcell_comb \lc3b|ALU|Selector7~3 (
// Equation(s):
// \lc3b|ALU|Selector7~3_combout  = ( \lc3b|ALU|Selector13~0_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~1_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight1~0_combout ))) ) )

	.dataa(!\lc3b|alumux|f[2]~2_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|ShiftRight1~1_combout ),
	.datad(!\lc3b|ALU|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~3 .lut_mask = 64'h000000000A5F0A5F;
defparam \lc3b|ALU|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N26
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~17 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~17_combout  = ( \lc3b|REGFILE|data~244_combout  & ( (\lc3b|alumux|f[0]~4_combout  & (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|REGFILE|data~236_combout ) # (\lc3b|alumux|f[1]~5_combout )))) ) ) # ( !\lc3b|REGFILE|data~244_combout  & ( 
// (\lc3b|alumux|f[0]~4_combout  & (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~236_combout  & !\lc3b|alumux|f[3]~6_combout ))) ) )

	.dataa(!\lc3b|alumux|f[0]~4_combout ),
	.datab(!\lc3b|alumux|f[1]~5_combout ),
	.datac(!\lc3b|REGFILE|data~236_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~17 .lut_mask = 64'h0400040015001500;
defparam \lc3b|ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N22
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~18 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~18_combout  = ( \lc3b|REGFILE|data~132_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~212_combout )) # (\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~252_combout ))))) # (\lc3b|alumux|f[3]~6_combout  & (((!\lc3b|alumux|f[1]~5_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~132_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((!\lc3b|alumux|f[1]~5_combout  
// & (\lc3b|REGFILE|data~212_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~252_combout ))))) ) ) )

	.dataa(!\lc3b|REGFILE|data~212_combout ),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~252_combout ),
	.datae(!\lc3b|REGFILE|data~132_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~18 .lut_mask = 64'h404C707C00000000;
defparam \lc3b|ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N6
stratixiii_lcell_comb \lc3b|ALU|Selector7~2 (
// Equation(s):
// \lc3b|ALU|Selector7~2_combout  = ( \lc3b|ALU|ShiftLeft0~18_combout  & ( \lc3b|ALU|Selector7~1_combout  ) ) # ( !\lc3b|ALU|ShiftLeft0~18_combout  & ( (\lc3b|ALU|ShiftLeft0~17_combout  & \lc3b|ALU|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|ALU|ShiftLeft0~17_combout ),
	.datad(!\lc3b|ALU|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~2 .lut_mask = 64'h000F000F00FF00FF;
defparam \lc3b|ALU|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N34
stratixiii_lcell_comb \lc3b|ALU|Selector7~4 (
// Equation(s):
// \lc3b|ALU|Selector7~4_combout  = ( \lc3b|alumux|f~7_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((\lc3b|REGFILE|data~324_combout ) # (\lc3b|alumux|Equal0~0_combout ))) ) ) # ( !\lc3b|alumux|f~7_combout  & ( (!\lc3b|alumux|Equal0~0_combout  & 
// (\lc3b|ALU|Equal0~2_combout  & \lc3b|REGFILE|data~324_combout )) ) )

	.dataa(!\lc3b|alumux|Equal0~0_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~324_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~4 .lut_mask = 64'h0202020213131313;
defparam \lc3b|ALU|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N18
stratixiii_lcell_comb \lc3b|ALU|Selector7~5 (
// Equation(s):
// \lc3b|ALU|Selector7~5_combout  = ( \lc3b|ALU|Selector7~4_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & !\lc3b|REGFILE|data~212_combout ) ) ) # ( !\lc3b|ALU|Selector7~4_combout  & ( (!\lc3b|REGFILE|data~212_combout  & (!\lc3b|ALU|Equal0~5_combout )) # 
// (\lc3b|REGFILE|data~212_combout  & ((!\lc3b|ALU|Equal0~4_combout ))) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Equal0~4_combout ),
	.datad(!\lc3b|REGFILE|data~212_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~5 .lut_mask = 64'hAAF0AAF0AA00AA00;
defparam \lc3b|ALU|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N4
stratixiii_lcell_comb \lc3b|ALU|Selector7~6 (
// Equation(s):
// \lc3b|ALU|Selector7~6_combout  = ( \lc3b|ALU|Selector13~7_combout  & ( (\lc3b|ALU|Selector7~5_combout  & ((!\lc3b|ALU|ShiftLeft0~13_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) # ( !\lc3b|ALU|Selector13~7_combout  & ( 
// (!\lc3b|ALU|Selector15~2_combout  & (\lc3b|ALU|Selector7~5_combout  & ((!\lc3b|ALU|ShiftLeft0~13_combout ) # (!\lc3b|ALU|Selector7~0_combout )))) ) )

	.dataa(!\lc3b|ALU|Selector15~2_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~13_combout ),
	.datac(!\lc3b|ALU|Selector7~5_combout ),
	.datad(!\lc3b|ALU|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~6 .lut_mask = 64'h0A080A080F0C0F0C;
defparam \lc3b|ALU|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N0
stratixiii_lcell_comb \lc3b|ALU|Selector7~7 (
// Equation(s):
// \lc3b|ALU|Selector7~7_combout  = ( \lc3b|ALU|Selector7~6_combout  & ( \lc3b|ALU|Add0~33_sumout  & ( ((\lc3b|ALU|Selector7~2_combout ) # (\lc3b|ALU|Selector7~3_combout )) # (\lc3b|ALU|Equal0~6_combout ) ) ) ) # ( !\lc3b|ALU|Selector7~6_combout  & ( 
// \lc3b|ALU|Add0~33_sumout  ) ) # ( \lc3b|ALU|Selector7~6_combout  & ( !\lc3b|ALU|Add0~33_sumout  & ( (\lc3b|ALU|Selector7~2_combout ) # (\lc3b|ALU|Selector7~3_combout ) ) ) ) # ( !\lc3b|ALU|Selector7~6_combout  & ( !\lc3b|ALU|Add0~33_sumout  ) )

	.dataa(!\lc3b|ALU|Equal0~6_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector7~3_combout ),
	.datad(!\lc3b|ALU|Selector7~2_combout ),
	.datae(!\lc3b|ALU|Selector7~6_combout ),
	.dataf(!\lc3b|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector7~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector7~7 .lut_mask = 64'hFFFF0FFFFFFF5FFF;
defparam \lc3b|ALU|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
stratixiii_io_ibuf \mem_rdata[8]~input (
	.i(mem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[8]~input_o ));
// synopsys translate_off
defparam \mem_rdata[8]~input .bus_hold = "false";
defparam \mem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \lc3b|mdr|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector7~7_combout ),
	.asdata(\mem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[8] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N17
dffeas \lc3b|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[8] .is_wysiwyg = "true";
defparam \lc3b|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N38
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~30 (
// Equation(s):
// \lc3b|regfilemux|f[11]~30_combout  = ( \lc3b|mdr|data [11] & ( (\lc3b|pc|data [11]) # (\lc3b|regfilemux|f[11]~7_combout ) ) ) # ( !\lc3b|mdr|data [11] & ( (!\lc3b|regfilemux|f[11]~7_combout  & \lc3b|pc|data [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|regfilemux|f[11]~7_combout ),
	.datad(!\lc3b|pc|data [11]),
	.datae(gnd),
	.dataf(!\lc3b|mdr|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~30 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~30 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \lc3b|regfilemux|f[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N12
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~31 (
// Equation(s):
// \lc3b|regfilemux|f[11]~31_combout  = ( \lc3b|ALU|Selector7~1_combout  & ( \lc3b|regfilemux|f[11]~5_combout  ) ) # ( \lc3b|ALU|Selector7~1_combout  & ( !\lc3b|regfilemux|f[11]~5_combout  & ( (!\lc3b|br_add_9|Add0~41_sumout  & 
// (\lc3b|regfilemux|f[11]~30_combout  & (\lc3b|regfilemux|f[15]~8_combout ))) # (\lc3b|br_add_9|Add0~41_sumout  & (((\lc3b|regfilemux|f[11]~30_combout  & \lc3b|regfilemux|f[15]~8_combout )) # (\lc3b|regfilemux|f[11]~6_combout ))) ) ) ) # ( 
// !\lc3b|ALU|Selector7~1_combout  & ( !\lc3b|regfilemux|f[11]~5_combout  & ( (!\lc3b|br_add_9|Add0~41_sumout  & (\lc3b|regfilemux|f[11]~30_combout  & (\lc3b|regfilemux|f[15]~8_combout ))) # (\lc3b|br_add_9|Add0~41_sumout  & 
// (((\lc3b|regfilemux|f[11]~30_combout  & \lc3b|regfilemux|f[15]~8_combout )) # (\lc3b|regfilemux|f[11]~6_combout ))) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~41_sumout ),
	.datab(!\lc3b|regfilemux|f[11]~30_combout ),
	.datac(!\lc3b|regfilemux|f[15]~8_combout ),
	.datad(!\lc3b|regfilemux|f[11]~6_combout ),
	.datae(!\lc3b|ALU|Selector7~1_combout ),
	.dataf(!\lc3b|regfilemux|f[11]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~31 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~31 .lut_mask = 64'h035703570000FFFF;
defparam \lc3b|regfilemux|f[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N18
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~25 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~25_combout  = ( \lc3b|REGFILE|data~268_combout  & ( (\lc3b|REGFILE|data~276_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) # ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~276_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~25 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lc3b|ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N16
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~24 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~24_combout  = ( \lc3b|REGFILE|data~204_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~220_combout ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~220_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~220_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~24 .lut_mask = 64'h00550055AAFFAAFF;
defparam \lc3b|ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N38
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~26 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~26_combout  = ( \lc3b|alumux|f[0]~4_combout  & ( \lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|ShiftLeft0~23_combout  ) ) ) # ( !\lc3b|alumux|f[0]~4_combout  & ( \lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|ShiftLeft0~25_combout  ) ) ) # ( 
// \lc3b|alumux|f[0]~4_combout  & ( !\lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|ShiftLeft0~22_combout  ) ) ) # ( !\lc3b|alumux|f[0]~4_combout  & ( !\lc3b|alumux|f[3]~6_combout  & ( \lc3b|ALU|ShiftLeft0~24_combout  ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~25_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~24_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~23_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~22_combout ),
	.datae(!\lc3b|alumux|f[0]~4_combout ),
	.dataf(!\lc3b|alumux|f[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~26 .lut_mask = 64'h333300FF55550F0F;
defparam \lc3b|ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N2
stratixiii_lcell_comb \lc3b|ALU|Selector4~0 (
// Equation(s):
// \lc3b|ALU|Selector4~0_combout  = ( \lc3b|ALU|ShiftLeft0~12_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~8_combout )) # (\lc3b|alumux|f[2]~2_combout  & ((\lc3b|REGFILE|data~156_combout ))) ) ) # ( !\lc3b|ALU|ShiftLeft0~12_combout  & 
// ( (\lc3b|ALU|ShiftRight1~8_combout  & !\lc3b|alumux|f[2]~2_combout ) ) )

	.dataa(!\lc3b|ALU|ShiftRight1~8_combout ),
	.datab(!\lc3b|alumux|f[2]~2_combout ),
	.datac(!\lc3b|REGFILE|data~156_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~0 .lut_mask = 64'h4444444447474747;
defparam \lc3b|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N24
stratixiii_lcell_comb \lc3b|ALU|Selector4~2 (
// Equation(s):
// \lc3b|ALU|Selector4~2_combout  = ( \lc3b|REGFILE|data~300_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|alumux|f~7_combout  & \lc3b|alumux|Equal0~0_combout )))) ) ) # ( !\lc3b|REGFILE|data~300_combout  & ( 
// (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|alumux|f~7_combout ) # (!\lc3b|alumux|Equal0~0_combout )))) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|alumux|f~7_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~2 .lut_mask = 64'hAAA8AAA888A888A8;
defparam \lc3b|ALU|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N28
stratixiii_lcell_comb \lc3b|ALU|Selector4~3 (
// Equation(s):
// \lc3b|ALU|Selector4~3_combout  = ( \lc3b|REGFILE|data~204_combout  & ( (\lc3b|ALU|Selector4~2_combout  & ((!\lc3b|ALU|ShiftLeft0~16_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( (!\lc3b|ALU|Equal0~5_combout  
// & ((!\lc3b|ALU|ShiftLeft0~16_combout ) # (!\lc3b|ALU|Selector7~0_combout ))) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~16_combout ),
	.datac(!\lc3b|ALU|Selector4~2_combout ),
	.datad(!\lc3b|ALU|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~3 .lut_mask = 64'hAA88AA880F0C0F0C;
defparam \lc3b|ALU|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N34
stratixiii_lcell_comb \lc3b|ALU|Selector4~1 (
// Equation(s):
// \lc3b|ALU|Selector4~1_combout  = ( \lc3b|ALU|ShiftRight1~8_combout  & ( (\lc3b|ALU|Equal0~0_combout  & ((\lc3b|ALU|Selector13~1_combout ) # (\lc3b|REGFILE|data~156_combout ))) ) ) # ( !\lc3b|ALU|ShiftRight1~8_combout  & ( (\lc3b|REGFILE|data~156_combout  
// & (!\lc3b|ALU|Selector13~1_combout  & \lc3b|ALU|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|ALU|Selector13~1_combout ),
	.datad(!\lc3b|ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~1 .lut_mask = 64'h00300030003F003F;
defparam \lc3b|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N6
stratixiii_lcell_comb \lc3b|ALU|Selector4~4 (
// Equation(s):
// \lc3b|ALU|Selector4~4_combout  = ( !\lc3b|ALU|Selector4~1_combout  & ( (\lc3b|ALU|Selector4~3_combout  & ((!\lc3b|ALU|Selector4~0_combout ) # (!\lc3b|ALU|Selector8~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Selector4~0_combout ),
	.datac(!\lc3b|ALU|Selector8~0_combout ),
	.datad(!\lc3b|ALU|Selector4~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~4 .lut_mask = 64'h00FC00FC00000000;
defparam \lc3b|ALU|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N32
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~16 (
// Equation(s):
// \lc3b|regfilemux|f[11]~16_combout  = ( \lc3b|ALU|ShiftLeft0~26_combout  & ( \lc3b|ALU|Selector4~4_combout  & ( ((\lc3b|ALU|Equal0~6_combout  & (\lc3b|regfilemux|f[11]~5_combout  & \lc3b|ALU|Add0~45_sumout ))) # (\lc3b|regfilemux|f[11]~31_combout ) ) ) ) # 
// ( !\lc3b|ALU|ShiftLeft0~26_combout  & ( \lc3b|ALU|Selector4~4_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[11]~31_combout )))) # (\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|ALU|Equal0~6_combout  & ((\lc3b|ALU|Add0~45_sumout 
// )))) ) ) ) # ( \lc3b|ALU|ShiftLeft0~26_combout  & ( !\lc3b|ALU|Selector4~4_combout  & ( (\lc3b|regfilemux|f[11]~31_combout ) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~26_combout  & ( !\lc3b|ALU|Selector4~4_combout  & ( 
// (\lc3b|regfilemux|f[11]~31_combout ) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) )

	.dataa(!\lc3b|ALU|Equal0~6_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|regfilemux|f[11]~31_combout ),
	.datad(!\lc3b|ALU|Add0~45_sumout ),
	.datae(!\lc3b|ALU|ShiftLeft0~26_combout ),
	.dataf(!\lc3b|ALU|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~16 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~16 .lut_mask = 64'h3F3F3F3F0C1D0F1F;
defparam \lc3b|regfilemux|f[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \lc3b|REGFILE|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~123 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N20
stratixiii_lcell_comb \lc3b|REGFILE|data~296 (
// Equation(s):
// \lc3b|REGFILE|data~296_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~11_q  & !\lc3b|IR|data [2])))) # (\lc3b|IR|data [0] & (((\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~27_q )))) ) ) # ( \lc3b|IR|data [1] & ( 
// ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~43_q  & !\lc3b|IR|data [2])))) # (\lc3b|IR|data [0] & (((\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~59_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~59_q ),
	.datab(!\lc3b|REGFILE|data~27_q ),
	.datac(!\lc3b|REGFILE|data~43_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~296 .extended_lut = "on";
defparam \lc3b|REGFILE|data~296 .lut_mask = 64'h0F330F5500FF00FF;
defparam \lc3b|REGFILE|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~300 (
// Equation(s):
// \lc3b|REGFILE|data~300_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~296_combout  & (((\lc3b|REGFILE|data~75_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~296_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~91_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~296_combout  & (((\lc3b|REGFILE|data~107_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~296_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~123_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~123_q ),
	.datab(!\lc3b|REGFILE|data~91_q ),
	.datac(!\lc3b|REGFILE|data~107_q ),
	.datad(!\lc3b|REGFILE|data~296_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~300 .extended_lut = "on";
defparam \lc3b|REGFILE|data~300 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N22
stratixiii_lcell_comb \lc3b|ALU|Add0~45 (
// Equation(s):
// \lc3b|ALU|Add0~45_sumout  = SUM(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~300_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~204_combout  ) + ( \lc3b|ALU|Add0~42  ))
// \lc3b|ALU|Add0~46  = CARRY(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~300_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~204_combout  ) + ( \lc3b|ALU|Add0~42  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~300_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~45_sumout ),
	.cout(\lc3b|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~45 .extended_lut = "off";
defparam \lc3b|ALU|Add0~45 .lut_mask = 64'h0000FF0000001D1D;
defparam \lc3b|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N24
stratixiii_lcell_comb \lc3b|ALU|Selector4~5 (
// Equation(s):
// \lc3b|ALU|Selector4~5_combout  = ( \lc3b|ALU|ShiftLeft0~26_combout  & ( \lc3b|ALU|Selector4~4_combout  & ( ((\lc3b|ALU|Add0~45_sumout  & \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|Selector7~1_combout ) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~26_combout  & ( 
// \lc3b|ALU|Selector4~4_combout  & ( (\lc3b|ALU|Add0~45_sumout  & \lc3b|ALU|Equal0~6_combout ) ) ) ) # ( \lc3b|ALU|ShiftLeft0~26_combout  & ( !\lc3b|ALU|Selector4~4_combout  ) ) # ( !\lc3b|ALU|ShiftLeft0~26_combout  & ( !\lc3b|ALU|Selector4~4_combout  ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Add0~45_sumout ),
	.datac(!\lc3b|ALU|Equal0~6_combout ),
	.datad(!\lc3b|ALU|Selector7~1_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~26_combout ),
	.dataf(!\lc3b|ALU|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector4~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector4~5 .lut_mask = 64'hFFFFFFFF030303FF;
defparam \lc3b|ALU|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N63
stratixiii_io_ibuf \mem_rdata[11]~input (
	.i(mem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[11]~input_o ));
// synopsys translate_off
defparam \mem_rdata[11]~input .bus_hold = "false";
defparam \mem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y31_N25
dffeas \lc3b|mdr|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector4~5_combout ),
	.asdata(\mem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[11] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N39
dffeas \lc3b|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[11] .is_wysiwyg = "true";
defparam \lc3b|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~385 (
// Equation(s):
// \lc3b|REGFILE|data~385_combout  = ( \controller|WideOr10~1_combout  & ( (!\controller|WideOr10~0_combout  & (\lc3b|IR|data [11] & (\lc3b|IR|data [9] & \lc3b|IR|data [10]))) ) ) # ( !\controller|WideOr10~1_combout  )

	.dataa(!\controller|WideOr10~0_combout ),
	.datab(!\lc3b|IR|data [11]),
	.datac(!\lc3b|IR|data [9]),
	.datad(!\lc3b|IR|data [10]),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~385 .extended_lut = "off";
defparam \lc3b|REGFILE|data~385 .lut_mask = 64'hFFFFFFFF00020002;
defparam \lc3b|REGFILE|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N13
dffeas \lc3b|REGFILE|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~113 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~113 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~160 (
// Equation(s):
// \lc3b|REGFILE|data~160_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~1_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~17_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~33_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~49_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~49_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~33_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~17_q ),
	.datag(!\lc3b|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~160 .extended_lut = "on";
defparam \lc3b|REGFILE|data~160 .lut_mask = 64'h0C330C770CFF0C77;
defparam \lc3b|REGFILE|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~164 (
// Equation(s):
// \lc3b|REGFILE|data~164_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & (((\lc3b|REGFILE|data~160_combout )))) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~160_combout  & (\lc3b|REGFILE|data~65_q )) # (\lc3b|REGFILE|data~160_combout  & 
// ((\lc3b|REGFILE|data~81_q )))))) ) ) # ( \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~160_combout ))))) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~160_combout  & (((\lc3b|REGFILE|data~97_q )))) # (\lc3b|REGFILE|data~160_combout  & 
// (\lc3b|REGFILE|data~113_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~113_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~97_q ),
	.datad(!\lc3b|REGFILE|data~160_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~81_q ),
	.datag(!\lc3b|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~164 .extended_lut = "on";
defparam \lc3b|REGFILE|data~164 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \lc3b|REGFILE|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N16
stratixiii_lcell_comb \lc3b|alumux|f[1]~8 (
// Equation(s):
// \lc3b|alumux|f[1]~8_combout  = (!\lc3b|alumux|f[2]~1_combout  & ((\lc3b|IR|data [1]))) # (\lc3b|alumux|f[2]~1_combout  & (\lc3b|REGFILE|data~164_combout ))

	.dataa(!\lc3b|alumux|f[2]~1_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~164_combout ),
	.datad(!\lc3b|IR|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[1]~8 .extended_lut = "off";
defparam \lc3b|alumux|f[1]~8 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \lc3b|alumux|f[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N4
stratixiii_lcell_comb \lc3b|ALU|Selector14~2 (
// Equation(s):
// \lc3b|ALU|Selector14~2_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( (!\lc3b|REGFILE|data~268_combout  & (((!\lc3b|ALU|Equal0~5_combout )))) # (\lc3b|REGFILE|data~268_combout  & (!\lc3b|ALU|Equal0~4_combout  & (!\lc3b|ALU|Equal0~2_combout ))) ) ) # ( 
// !\lc3b|alumux|f[1]~5_combout  & ( (!\lc3b|REGFILE|data~268_combout  & ((!\lc3b|ALU|Equal0~5_combout ))) # (\lc3b|REGFILE|data~268_combout  & (!\lc3b|ALU|Equal0~4_combout )) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|ALU|Equal0~5_combout ),
	.datad(!\lc3b|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~2 .lut_mask = 64'hF0AAF0AAF088F088;
defparam \lc3b|ALU|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N10
stratixiii_lcell_comb \lc3b|ALU|Selector14~3 (
// Equation(s):
// \lc3b|ALU|Selector14~3_combout  = ( \lc3b|ALU|Equal0~3_combout  & ( (!\lc3b|ALU|Selector14~1_combout  & (\lc3b|ALU|Selector14~2_combout  & ((!\lc3b|ALU|Selector13~1_combout ) # (!\lc3b|ALU|ShiftLeft0~9_combout )))) ) ) # ( !\lc3b|ALU|Equal0~3_combout  & ( 
// (!\lc3b|ALU|Selector14~1_combout  & \lc3b|ALU|Selector14~2_combout ) ) )

	.dataa(!\lc3b|ALU|Selector14~1_combout ),
	.datab(!\lc3b|ALU|Selector13~1_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~9_combout ),
	.datad(!\lc3b|ALU|Selector14~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~3 .lut_mask = 64'h00AA00AA00A800A8;
defparam \lc3b|ALU|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N28
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~6 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~6_combout  = ( \lc3b|REGFILE|data~236_combout  & ( (\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~244_combout ) ) ) # ( !\lc3b|REGFILE|data~236_combout  & ( (\lc3b|REGFILE|data~244_combout  & !\lc3b|alumux|f[1]~5_combout ) ) )

	.dataa(!\lc3b|REGFILE|data~244_combout ),
	.datab(gnd),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~6 .lut_mask = 64'h505050505F5F5F5F;
defparam \lc3b|ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N6
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~5 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~5_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~276_combout  ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~268_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~268_combout ),
	.datad(!\lc3b|REGFILE|data~276_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \lc3b|ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N4
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~7 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~7_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~260_combout  ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~284_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~260_combout ),
	.datad(!\lc3b|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \lc3b|ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N12
stratixiii_lcell_comb \lc3b|ALU|Selector14~0 (
// Equation(s):
// \lc3b|ALU|Selector14~0_combout  = ( \lc3b|ALU|ShiftLeft0~7_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~6_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~8_combout ))) ) ) ) # ( 
// !\lc3b|ALU|ShiftLeft0~7_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~6_combout )) # (\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~8_combout ))) ) ) ) # ( \lc3b|ALU|ShiftLeft0~7_combout  & ( 
// !\lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|ShiftLeft0~5_combout ) # (\lc3b|alumux|f[0]~4_combout ) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~7_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & \lc3b|ALU|ShiftLeft0~5_combout ) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~6_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~8_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~5_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~7_combout ),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~0 .lut_mask = 64'h00CC33FF47474747;
defparam \lc3b|ALU|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N12
stratixiii_lcell_comb \lc3b|ALU|Selector14~4 (
// Equation(s):
// \lc3b|ALU|Selector14~4_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (\lc3b|ALU|Equal0~0_combout  & \lc3b|alumux|f[3]~6_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|ALU|Equal0~0_combout ),
	.datad(!\lc3b|alumux|f[3]~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~4 .lut_mask = 64'h0002000200000000;
defparam \lc3b|ALU|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N26
stratixiii_lcell_comb \lc3b|ALU|Selector14~5 (
// Equation(s):
// \lc3b|ALU|Selector14~5_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (\lc3b|alumux|f[3]~6_combout  & \lc3b|ALU|Equal0~1_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|alumux|f[3]~6_combout ),
	.datad(!\lc3b|ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~5 .lut_mask = 64'h0002000200000000;
defparam \lc3b|ALU|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N18
stratixiii_lcell_comb \lc3b|ALU|Selector14~6 (
// Equation(s):
// \lc3b|ALU|Selector14~6_combout  = ( \lc3b|ALU|Selector14~4_combout  & ( \lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight0~1_combout ) # 
// (\lc3b|ALU|ShiftRight0~0_combout )))) ) ) ) # ( !\lc3b|ALU|Selector14~4_combout  & ( \lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & 
// ((\lc3b|ALU|ShiftRight0~1_combout ))) ) ) ) # ( \lc3b|ALU|Selector14~4_combout  & ( !\lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~5_combout )) # (\lc3b|alumux|f[2]~2_combout  & 
// ((\lc3b|ALU|ShiftRight0~0_combout ))) ) ) )

	.dataa(!\lc3b|ALU|ShiftRight1~5_combout ),
	.datab(!\lc3b|ALU|ShiftRight0~0_combout ),
	.datac(!\lc3b|alumux|f[2]~2_combout ),
	.datad(!\lc3b|ALU|ShiftRight0~1_combout ),
	.datae(!\lc3b|ALU|Selector14~4_combout ),
	.dataf(!\lc3b|ALU|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~6 .lut_mask = 64'h00005353505F535F;
defparam \lc3b|ALU|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N0
stratixiii_lcell_comb \lc3b|ALU|Selector14~7 (
// Equation(s):
// \lc3b|ALU|Selector14~7_combout  = ( \lc3b|ALU|Selector14~6_combout  & ( \lc3b|ALU|Selector13~0_combout  ) ) # ( !\lc3b|ALU|Selector14~6_combout  & ( \lc3b|ALU|Selector13~0_combout  & ( (!\lc3b|ALU|Selector14~3_combout ) # (((\lc3b|ALU|Add0~5_sumout  & 
// \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|Selector14~0_combout )) ) ) ) # ( \lc3b|ALU|Selector14~6_combout  & ( !\lc3b|ALU|Selector13~0_combout  ) ) # ( !\lc3b|ALU|Selector14~6_combout  & ( !\lc3b|ALU|Selector13~0_combout  & ( 
// (!\lc3b|ALU|Selector14~3_combout ) # ((\lc3b|ALU|Add0~5_sumout  & \lc3b|ALU|Equal0~6_combout )) ) ) )

	.dataa(!\lc3b|ALU|Add0~5_sumout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector14~3_combout ),
	.datad(!\lc3b|ALU|Selector14~0_combout ),
	.datae(!\lc3b|ALU|Selector14~6_combout ),
	.dataf(!\lc3b|ALU|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~7 .lut_mask = 64'hF1F1FFFFF1FFFFFF;
defparam \lc3b|ALU|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N63
stratixiii_io_ibuf \mem_rdata[1]~input (
	.i(mem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[1]~input_o ));
// synopsys translate_off
defparam \mem_rdata[1]~input .bus_hold = "false";
defparam \mem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y29_N1
dffeas \lc3b|mdr|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector14~7_combout ),
	.asdata(\mem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[1] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \lc3b|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[1] .is_wysiwyg = "true";
defparam \lc3b|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N24
stratixiii_lcell_comb \lc3b|regfilemux|f[2]~4 (
// Equation(s):
// \lc3b|regfilemux|f[2]~4_combout  = ( \lc3b|ALU|Selector13~6_combout  & ( \lc3b|br_add_9|Add0~5_sumout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & (((\lc3b|regfilemux|f[1]~2_combout ) # (\lc3b|mdr|data [2])))) # (\lc3b|regfilemux|f[1]~3_combout  & 
// (((!\lc3b|regfilemux|f[1]~2_combout )) # (\lc3b|pc|data [2]))) ) ) ) # ( !\lc3b|ALU|Selector13~6_combout  & ( \lc3b|br_add_9|Add0~5_sumout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & (((\lc3b|mdr|data [2] & !\lc3b|regfilemux|f[1]~2_combout )))) # 
// (\lc3b|regfilemux|f[1]~3_combout  & (((!\lc3b|regfilemux|f[1]~2_combout )) # (\lc3b|pc|data [2]))) ) ) ) # ( \lc3b|ALU|Selector13~6_combout  & ( !\lc3b|br_add_9|Add0~5_sumout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & (((\lc3b|regfilemux|f[1]~2_combout ) # 
// (\lc3b|mdr|data [2])))) # (\lc3b|regfilemux|f[1]~3_combout  & (\lc3b|pc|data [2] & ((\lc3b|regfilemux|f[1]~2_combout )))) ) ) ) # ( !\lc3b|ALU|Selector13~6_combout  & ( !\lc3b|br_add_9|Add0~5_sumout  & ( (!\lc3b|regfilemux|f[1]~3_combout  & 
// (((\lc3b|mdr|data [2] & !\lc3b|regfilemux|f[1]~2_combout )))) # (\lc3b|regfilemux|f[1]~3_combout  & (\lc3b|pc|data [2] & ((\lc3b|regfilemux|f[1]~2_combout )))) ) ) )

	.dataa(!\lc3b|pc|data [2]),
	.datab(!\lc3b|regfilemux|f[1]~3_combout ),
	.datac(!\lc3b|mdr|data [2]),
	.datad(!\lc3b|regfilemux|f[1]~2_combout ),
	.datae(!\lc3b|ALU|Selector13~6_combout ),
	.dataf(!\lc3b|br_add_9|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[2]~4 .extended_lut = "off";
defparam \lc3b|regfilemux|f[2]~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \lc3b|regfilemux|f[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N21
dffeas \lc3b|REGFILE|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~114 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~136 (
// Equation(s):
// \lc3b|REGFILE|data~136_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~2_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~18_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) ) # ( \lc3b|IR|data 
// [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~34_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~50_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|IR|data [0]),
	.datac(!\lc3b|REGFILE|data~34_q ),
	.datad(!\lc3b|REGFILE|data~50_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~18_q ),
	.datag(!\lc3b|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~136 .extended_lut = "on";
defparam \lc3b|REGFILE|data~136 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~140 (
// Equation(s):
// \lc3b|REGFILE|data~140_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~136_combout ))))) # (\lc3b|IR|data [2] & (((!\lc3b|REGFILE|data~136_combout  & (\lc3b|REGFILE|data~66_q )) # (\lc3b|REGFILE|data~136_combout  & 
// ((\lc3b|REGFILE|data~82_q )))))) ) ) # ( \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((((\lc3b|REGFILE|data~136_combout ))))) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~136_combout  & (((\lc3b|REGFILE|data~98_q )))) # (\lc3b|REGFILE|data~136_combout  & 
// (\lc3b|REGFILE|data~114_q )))) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|REGFILE|data~114_q ),
	.datac(!\lc3b|REGFILE|data~98_q ),
	.datad(!\lc3b|REGFILE|data~136_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~82_q ),
	.datag(!\lc3b|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~140 .extended_lut = "on";
defparam \lc3b|REGFILE|data~140 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \lc3b|REGFILE|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N30
stratixiii_lcell_comb \lc3b|alumux|f[2]~2 (
// Equation(s):
// \lc3b|alumux|f[2]~2_combout  = ( \lc3b|IR|data [1] & ( \lc3b|alumux|f[2]~1_combout  & ( ((\lc3b|alumux|f[2]~0_combout  & !\controller|state.shf~q )) # (\lc3b|REGFILE|data~140_combout ) ) ) ) # ( !\lc3b|IR|data [1] & ( \lc3b|alumux|f[2]~1_combout  & ( 
// (\lc3b|REGFILE|data~140_combout  & ((!\lc3b|alumux|f[2]~0_combout ) # (\controller|state.shf~q ))) ) ) ) # ( \lc3b|IR|data [1] & ( !\lc3b|alumux|f[2]~1_combout  & ( ((\lc3b|alumux|f[2]~0_combout  & !\controller|state.shf~q )) # (\lc3b|IR|data [2]) ) ) ) # 
// ( !\lc3b|IR|data [1] & ( !\lc3b|alumux|f[2]~1_combout  & ( (\lc3b|IR|data [2] & ((!\lc3b|alumux|f[2]~0_combout ) # (\controller|state.shf~q ))) ) ) )

	.dataa(!\lc3b|REGFILE|data~140_combout ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|alumux|f[2]~0_combout ),
	.datad(!\controller|state.shf~q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|alumux|f[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[2]~2 .extended_lut = "off";
defparam \lc3b|alumux|f[2]~2 .lut_mask = 64'h30333F3350555F55;
defparam \lc3b|alumux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N16
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~30 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~30_combout  = ( \lc3b|REGFILE|data~172_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~180_combout ) ) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( 
// (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~180_combout ) ) ) ) # ( \lc3b|REGFILE|data~172_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~156_combout )) # (\lc3b|alumux|f[1]~5_combout  & 
// ((\lc3b|REGFILE|data~188_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~156_combout )) # (\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~188_combout 
// ))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|REGFILE|data~156_combout ),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(!\lc3b|REGFILE|data~180_combout ),
	.datae(!\lc3b|REGFILE|data~172_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~30 .lut_mask = 64'h272727270055AAFF;
defparam \lc3b|ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N20
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~31 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~31_combout  = ( \lc3b|ALU|ShiftLeft0~26_combout  & ( ((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftLeft0~30_combout )) # (\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftLeft0~16_combout )))) # (\lc3b|alumux|f[2]~2_combout ) ) ) # 
// ( !\lc3b|ALU|ShiftLeft0~26_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((!\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftLeft0~30_combout )) # (\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftLeft0~16_combout ))))) ) )

	.dataa(!\lc3b|alumux|f[2]~2_combout ),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~30_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~16_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~31 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~31 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \lc3b|ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N38
stratixiii_lcell_comb \lc3b|ALU|Selector0~1 (
// Equation(s):
// \lc3b|ALU|Selector0~1_combout  = ( !\lc3b|ALU|Equal0~0_combout  & ( \lc3b|alumux|f~7_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|REGFILE|data~348_combout  & !\lc3b|alumux|Equal0~0_combout )))) ) ) ) # ( 
// !\lc3b|ALU|Equal0~0_combout  & ( !\lc3b|alumux|f~7_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & ((!\lc3b|ALU|Equal0~2_combout ) # ((!\lc3b|REGFILE|data~348_combout ) # (\lc3b|alumux|Equal0~0_combout )))) ) ) )

	.dataa(!\lc3b|ALU|Equal0~4_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|REGFILE|data~348_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(!\lc3b|ALU|Equal0~0_combout ),
	.dataf(!\lc3b|alumux|f~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector0~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector0~1 .lut_mask = 64'hA8AA0000A8880000;
defparam \lc3b|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N0
stratixiii_lcell_comb \lc3b|ALU|Selector0~2 (
// Equation(s):
// \lc3b|ALU|Selector0~2_combout  = ( \lc3b|ALU|Selector0~1_combout  & ( (!\lc3b|REGFILE|data~156_combout  & (!\lc3b|ALU|Equal0~5_combout )) # (\lc3b|REGFILE|data~156_combout  & (((!\lc3b|ALU|Selector9~0_combout ) # (!\lc3b|ALU|Selector0~0_combout )))) ) ) # 
// ( !\lc3b|ALU|Selector0~1_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & !\lc3b|REGFILE|data~156_combout ) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(!\lc3b|ALU|Selector9~0_combout ),
	.datac(!\lc3b|ALU|Selector0~0_combout ),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector0~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector0~2 .lut_mask = 64'hAA00AA00AAFCAAFC;
defparam \lc3b|ALU|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N28
stratixiii_lcell_comb \lc3b|plus_2|Add0~57 (
// Equation(s):
// \lc3b|plus_2|Add0~57_sumout  = SUM(( \lc3b|pc|data [15] ) + ( GND ) + ( \lc3b|plus_2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~57 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N28
stratixiii_lcell_comb \lc3b|br_add_9|Add0~57 (
// Equation(s):
// \lc3b|br_add_9|Add0~57_sumout  = SUM(( \lc3b|pc|data [15] ) + ( \lc3b|IR|data [8] ) + ( \lc3b|br_add_9|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [15]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [8]),
	.datag(gnd),
	.cin(\lc3b|br_add_9|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_9|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_9|Add0~57 .extended_lut = "off";
defparam \lc3b|br_add_9|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|br_add_9|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N28
stratixiii_lcell_comb \lc3b|br_add_11|Add0~57 (
// Equation(s):
// \lc3b|br_add_11|Add0~57_sumout  = SUM(( \lc3b|pc|data [15] ) + ( \lc3b|IR|data [10] ) + ( \lc3b|br_add_11|Add0~54  ))

	.dataa(gnd),
	.datab(!\lc3b|pc|data [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [10]),
	.datag(gnd),
	.cin(\lc3b|br_add_11|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|br_add_11|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|br_add_11|Add0~57 .extended_lut = "off";
defparam \lc3b|br_add_11|Add0~57 .lut_mask = 64'h0000FF0000003333;
defparam \lc3b|br_add_11|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N32
stratixiii_lcell_comb \lc3b|pcmux|f[15]~15 (
// Equation(s):
// \lc3b|pcmux|f[15]~15_combout  = ( \lc3b|pc|data[8]~1_combout  & ( \lc3b|mdr|data [15] & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~156_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~57_sumout )) ) ) ) # ( 
// !\lc3b|pc|data[8]~1_combout  & ( \lc3b|mdr|data [15] & ( (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~57_sumout ) ) ) ) # ( \lc3b|pc|data[8]~1_combout  & ( !\lc3b|mdr|data [15] & ( (!\lc3b|pcmux|Equal2~0_combout  & 
// ((\lc3b|REGFILE|data~156_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~57_sumout )) ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( !\lc3b|mdr|data [15] & ( (\lc3b|br_add_11|Add0~57_sumout  & \lc3b|pcmux|Equal2~0_combout ) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~57_sumout ),
	.datab(!\lc3b|br_add_11|Add0~57_sumout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(!\lc3b|pc|data[8]~1_combout ),
	.dataf(!\lc3b|mdr|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[15]~15 .extended_lut = "off";
defparam \lc3b|pcmux|f[15]~15 .lut_mask = 64'h030305F5F3F305F5;
defparam \lc3b|pcmux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N29
dffeas \lc3b|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~57_sumout ),
	.asdata(\lc3b|pcmux|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[15] .is_wysiwyg = "true";
defparam \lc3b|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N28
stratixiii_lcell_comb \lc3b|regfilemux|f[15]~26 (
// Equation(s):
// \lc3b|regfilemux|f[15]~26_combout  = ( \lc3b|mdr|data [15] & ( (\lc3b|pc|data [15]) # (\lc3b|regfilemux|f[11]~7_combout ) ) ) # ( !\lc3b|mdr|data [15] & ( (!\lc3b|regfilemux|f[11]~7_combout  & \lc3b|pc|data [15]) ) )

	.dataa(!\lc3b|regfilemux|f[11]~7_combout ),
	.datab(gnd),
	.datac(!\lc3b|pc|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|mdr|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[15]~26 .extended_lut = "off";
defparam \lc3b|regfilemux|f[15]~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lc3b|regfilemux|f[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N14
stratixiii_lcell_comb \lc3b|regfilemux|f[15]~27 (
// Equation(s):
// \lc3b|regfilemux|f[15]~27_combout  = ( \lc3b|br_add_9|Add0~57_sumout  & ( \lc3b|ALU|Selector3~0_combout  & ( (((\lc3b|regfilemux|f[15]~8_combout  & \lc3b|regfilemux|f[15]~26_combout )) # (\lc3b|regfilemux|f[11]~6_combout )) # 
// (\lc3b|regfilemux|f[11]~5_combout ) ) ) ) # ( !\lc3b|br_add_9|Add0~57_sumout  & ( \lc3b|ALU|Selector3~0_combout  & ( ((\lc3b|regfilemux|f[15]~8_combout  & \lc3b|regfilemux|f[15]~26_combout )) # (\lc3b|regfilemux|f[11]~5_combout ) ) ) ) # ( 
// \lc3b|br_add_9|Add0~57_sumout  & ( !\lc3b|ALU|Selector3~0_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[15]~8_combout  & \lc3b|regfilemux|f[15]~26_combout )) # (\lc3b|regfilemux|f[11]~6_combout ))) ) ) ) # ( 
// !\lc3b|br_add_9|Add0~57_sumout  & ( !\lc3b|ALU|Selector3~0_combout  & ( (\lc3b|regfilemux|f[15]~8_combout  & (!\lc3b|regfilemux|f[11]~5_combout  & \lc3b|regfilemux|f[15]~26_combout )) ) ) )

	.dataa(!\lc3b|regfilemux|f[15]~8_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|regfilemux|f[11]~6_combout ),
	.datad(!\lc3b|regfilemux|f[15]~26_combout ),
	.datae(!\lc3b|br_add_9|Add0~57_sumout ),
	.dataf(!\lc3b|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[15]~27 .extended_lut = "off";
defparam \lc3b|regfilemux|f[15]~27 .lut_mask = 64'h00440C4C33773F7F;
defparam \lc3b|regfilemux|f[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N18
stratixiii_lcell_comb \lc3b|regfilemux|f[15]~9 (
// Equation(s):
// \lc3b|regfilemux|f[15]~9_combout  = ( \lc3b|ALU|Selector0~2_combout  & ( \lc3b|regfilemux|f[15]~27_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout ) # (((\lc3b|ALU|Add0~61_sumout  & \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|ShiftLeft0~31_combout )) ) ) ) 
// # ( !\lc3b|ALU|Selector0~2_combout  & ( \lc3b|regfilemux|f[15]~27_combout  ) ) # ( \lc3b|ALU|Selector0~2_combout  & ( !\lc3b|regfilemux|f[15]~27_combout  & ( (\lc3b|ALU|Add0~61_sumout  & (\lc3b|regfilemux|f[11]~5_combout  & \lc3b|ALU|Equal0~6_combout )) ) 
// ) ) # ( !\lc3b|ALU|Selector0~2_combout  & ( !\lc3b|regfilemux|f[15]~27_combout  & ( \lc3b|regfilemux|f[11]~5_combout  ) ) )

	.dataa(!\lc3b|ALU|Add0~61_sumout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~31_combout ),
	.datad(!\lc3b|ALU|Equal0~6_combout ),
	.datae(!\lc3b|ALU|Selector0~2_combout ),
	.dataf(!\lc3b|regfilemux|f[15]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[15]~9 .extended_lut = "off";
defparam \lc3b|regfilemux|f[15]~9 .lut_mask = 64'h33330011FFFFCFDF;
defparam \lc3b|regfilemux|f[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \lc3b|REGFILE|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~31 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~152 (
// Equation(s):
// \lc3b|REGFILE|data~152_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~15_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~31_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~47_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~63_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~31_q ),
	.datab(!\lc3b|REGFILE|data~63_q ),
	.datac(!\lc3b|REGFILE|data~47_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~152 .extended_lut = "on";
defparam \lc3b|REGFILE|data~152 .lut_mask = 64'h0F000F0055FF33FF;
defparam \lc3b|REGFILE|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N0
stratixiii_lcell_comb \lc3b|REGFILE|data~156 (
// Equation(s):
// \lc3b|REGFILE|data~156_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|REGFILE|data~152_combout  & (\lc3b|storemux|f[2]~0_combout  & (\lc3b|REGFILE|data~79_q ))) # (\lc3b|REGFILE|data~152_combout  & ((!\lc3b|storemux|f[2]~0_combout ) # 
// (((\lc3b|REGFILE|data~95_q ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|REGFILE|data~152_combout  & (\lc3b|storemux|f[2]~0_combout  & (\lc3b|REGFILE|data~111_q ))) # (\lc3b|REGFILE|data~152_combout  & ((!\lc3b|storemux|f[2]~0_combout ) # 
// (((\lc3b|REGFILE|data~127_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~152_combout ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~111_q ),
	.datad(!\lc3b|REGFILE|data~95_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~127_q ),
	.datag(!\lc3b|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~156 .extended_lut = "on";
defparam \lc3b|REGFILE|data~156 .lut_mask = 64'h4657464646575757;
defparam \lc3b|REGFILE|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N14
stratixiii_lcell_comb \lc3b|ALU|Selector10~4 (
// Equation(s):
// \lc3b|ALU|Selector10~4_combout  = ( !\lc3b|ALU|ShiftLeft0~0_combout  & ( (!\lc3b|ALU|ShiftLeft0~3_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & (!\lc3b|alumux|f[2]~2_combout  & !\lc3b|alumux|f[1]~5_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|alumux|f[2]~2_combout ),
	.datad(!\lc3b|alumux|f[1]~5_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~4 .lut_mask = 64'h2000200000000000;
defparam \lc3b|ALU|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N28
stratixiii_lcell_comb \lc3b|ALU|Selector10~5 (
// Equation(s):
// \lc3b|ALU|Selector10~5_combout  = ( \lc3b|ALU|Add0~21_sumout  & ( \lc3b|ALU|Selector13~7_combout  & ( \lc3b|ALU|Equal0~6_combout  ) ) ) # ( \lc3b|ALU|Add0~21_sumout  & ( !\lc3b|ALU|Selector13~7_combout  & ( ((\lc3b|REGFILE|data~156_combout  & 
// (\lc3b|ALU|Equal0~0_combout  & !\lc3b|ALU|Selector10~4_combout ))) # (\lc3b|ALU|Equal0~6_combout ) ) ) ) # ( !\lc3b|ALU|Add0~21_sumout  & ( !\lc3b|ALU|Selector13~7_combout  & ( (\lc3b|REGFILE|data~156_combout  & (\lc3b|ALU|Equal0~0_combout  & 
// !\lc3b|ALU|Selector10~4_combout )) ) ) )

	.dataa(!\lc3b|REGFILE|data~156_combout ),
	.datab(!\lc3b|ALU|Equal0~0_combout ),
	.datac(!\lc3b|ALU|Equal0~6_combout ),
	.datad(!\lc3b|ALU|Selector10~4_combout ),
	.datae(!\lc3b|ALU|Add0~21_sumout ),
	.dataf(!\lc3b|ALU|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~5 .lut_mask = 64'h11001F0F00000F0F;
defparam \lc3b|ALU|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N30
stratixiii_lcell_comb \lc3b|ALU|Selector10~0 (
// Equation(s):
// \lc3b|ALU|Selector10~0_combout  = ( \lc3b|ALU|ShiftLeft0~6_combout  & ( (\lc3b|ALU|Selector13~0_combout  & ((!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|ALU|ShiftLeft0~8_combout ))) ) ) # ( !\lc3b|ALU|ShiftLeft0~6_combout  & ( (\lc3b|ALU|ShiftLeft0~8_combout  
// & (\lc3b|alumux|f[0]~4_combout  & \lc3b|ALU|Selector13~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|ShiftLeft0~8_combout ),
	.datac(!\lc3b|alumux|f[0]~4_combout ),
	.datad(!\lc3b|ALU|Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~0 .lut_mask = 64'h0003000300F300F3;
defparam \lc3b|ALU|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N36
stratixiii_lcell_comb \lc3b|ALU|ShiftRight0~4 (
// Equation(s):
// \lc3b|ALU|ShiftRight0~4_combout  = ( \lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~188_combout ) # (\lc3b|alumux|f[0]~4_combout ))) ) ) # ( !\lc3b|REGFILE|data~172_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & 
// (!\lc3b|alumux|f[0]~4_combout  & \lc3b|REGFILE|data~188_combout )) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight0~4 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight0~4 .lut_mask = 64'h080808082A2A2A2A;
defparam \lc3b|ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N6
stratixiii_lcell_comb \lc3b|ALU|Selector10~3 (
// Equation(s):
// \lc3b|ALU|Selector10~3_combout  = ( \lc3b|ALU|Selector14~5_combout  & ( ((\lc3b|ALU|ShiftRight0~4_combout  & \lc3b|ALU|Selector14~4_combout )) # (\lc3b|ALU|ShiftRight0~1_combout ) ) ) # ( !\lc3b|ALU|Selector14~5_combout  & ( 
// (\lc3b|ALU|ShiftRight0~4_combout  & \lc3b|ALU|Selector14~4_combout ) ) )

	.dataa(!\lc3b|ALU|ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|ShiftRight0~4_combout ),
	.datad(!\lc3b|ALU|Selector14~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~3 .lut_mask = 64'h000F000F555F555F;
defparam \lc3b|ALU|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N4
stratixiii_lcell_comb \lc3b|ALU|Selector10~2 (
// Equation(s):
// \lc3b|ALU|Selector10~2_combout  = ( \lc3b|ALU|ShiftLeft0~14_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & \lc3b|ALU|Selector10~1_combout ) ) )

	.dataa(gnd),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(gnd),
	.datad(!\lc3b|ALU|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~2 .lut_mask = 64'h0000000000CC00CC;
defparam \lc3b|ALU|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N14
stratixiii_lcell_comb \lc3b|ALU|Selector10~6 (
// Equation(s):
// \lc3b|ALU|Selector10~6_combout  = ( \lc3b|REGFILE|data~380_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((!\lc3b|alumux|Equal0~0_combout ) # (\lc3b|alumux|f[5]~12_combout ))) ) ) # ( !\lc3b|REGFILE|data~380_combout  & ( (\lc3b|ALU|Equal0~2_combout  & 
// (\lc3b|alumux|Equal0~0_combout  & \lc3b|alumux|f[5]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|alumux|Equal0~0_combout ),
	.datad(!\lc3b|alumux|f[5]~12_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~6 .lut_mask = 64'h0003000330333033;
defparam \lc3b|ALU|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N32
stratixiii_lcell_comb \lc3b|ALU|Selector10~7 (
// Equation(s):
// \lc3b|ALU|Selector10~7_combout  = ( \lc3b|ALU|Selector10~6_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & !\lc3b|REGFILE|data~244_combout ) ) ) # ( !\lc3b|ALU|Selector10~6_combout  & ( (!\lc3b|REGFILE|data~244_combout  & ((!\lc3b|ALU|Equal0~5_combout ))) # 
// (\lc3b|REGFILE|data~244_combout  & (!\lc3b|ALU|Equal0~4_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|ALU|Equal0~4_combout ),
	.datac(!\lc3b|ALU|Equal0~5_combout ),
	.datad(!\lc3b|REGFILE|data~244_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~7 .lut_mask = 64'hF0CCF0CCF000F000;
defparam \lc3b|ALU|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N32
stratixiii_lcell_comb \lc3b|ALU|Selector10~8 (
// Equation(s):
// \lc3b|ALU|Selector10~8_combout  = ( \lc3b|ALU|Selector10~1_combout  & ( \lc3b|ALU|Selector13~0_combout  & ( (\lc3b|ALU|Selector10~7_combout  & ((!\lc3b|alumux|f[2]~2_combout ) # ((!\lc3b|ALU|ShiftLeft0~9_combout  & !\lc3b|ALU|ShiftRight1~5_combout )))) ) 
// ) ) # ( !\lc3b|ALU|Selector10~1_combout  & ( \lc3b|ALU|Selector13~0_combout  & ( (\lc3b|ALU|Selector10~7_combout  & ((!\lc3b|alumux|f[2]~2_combout ) # (!\lc3b|ALU|ShiftRight1~5_combout ))) ) ) ) # ( \lc3b|ALU|Selector10~1_combout  & ( 
// !\lc3b|ALU|Selector13~0_combout  & ( (\lc3b|ALU|Selector10~7_combout  & ((!\lc3b|ALU|ShiftLeft0~9_combout ) # (!\lc3b|alumux|f[2]~2_combout ))) ) ) ) # ( !\lc3b|ALU|Selector10~1_combout  & ( !\lc3b|ALU|Selector13~0_combout  & ( 
// \lc3b|ALU|Selector10~7_combout  ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~9_combout ),
	.datab(!\lc3b|alumux|f[2]~2_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~5_combout ),
	.datad(!\lc3b|ALU|Selector10~7_combout ),
	.datae(!\lc3b|ALU|Selector10~1_combout ),
	.dataf(!\lc3b|ALU|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~8 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~8 .lut_mask = 64'h00FF00EE00FC00EC;
defparam \lc3b|ALU|Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N0
stratixiii_lcell_comb \lc3b|ALU|Selector10~9 (
// Equation(s):
// \lc3b|ALU|Selector10~9_combout  = ( \lc3b|ALU|Selector10~2_combout  & ( \lc3b|ALU|Selector10~8_combout  & ( (!\lc3b|alumux|f[2]~2_combout ) # (\lc3b|ALU|Selector10~5_combout ) ) ) ) # ( !\lc3b|ALU|Selector10~2_combout  & ( \lc3b|ALU|Selector10~8_combout  
// & ( ((!\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|Selector10~3_combout ) # (\lc3b|ALU|Selector10~0_combout )))) # (\lc3b|ALU|Selector10~5_combout ) ) ) ) # ( \lc3b|ALU|Selector10~2_combout  & ( !\lc3b|ALU|Selector10~8_combout  ) ) # ( 
// !\lc3b|ALU|Selector10~2_combout  & ( !\lc3b|ALU|Selector10~8_combout  ) )

	.dataa(!\lc3b|ALU|Selector10~5_combout ),
	.datab(!\lc3b|alumux|f[2]~2_combout ),
	.datac(!\lc3b|ALU|Selector10~0_combout ),
	.datad(!\lc3b|ALU|Selector10~3_combout ),
	.datae(!\lc3b|ALU|Selector10~2_combout ),
	.dataf(!\lc3b|ALU|Selector10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector10~9 .extended_lut = "off";
defparam \lc3b|ALU|Selector10~9 .lut_mask = 64'hFFFFFFFF5DDDDDDD;
defparam \lc3b|ALU|Selector10~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N32
stratixiii_io_ibuf \mem_rdata[5]~input (
	.i(mem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[5]~input_o ));
// synopsys translate_off
defparam \mem_rdata[5]~input .bus_hold = "false";
defparam \mem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \lc3b|mdr|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector10~9_combout ),
	.asdata(\mem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[5] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \lc3b|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[5] .is_wysiwyg = "true";
defparam \lc3b|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[6]~24 (
// Equation(s):
// \lc3b|regfilemux|f[6]~24_combout  = ( \lc3b|pc|data [6] & ( \lc3b|mdr|data [6] & ( (!\lc3b|regfilemux|f[1]~2_combout  & (((!\lc3b|regfilemux|f[1]~3_combout )) # (\lc3b|br_add_9|Add0~21_sumout ))) # (\lc3b|regfilemux|f[1]~2_combout  & 
// (((\lc3b|ALU|Selector9~9_combout ) # (\lc3b|regfilemux|f[1]~3_combout )))) ) ) ) # ( !\lc3b|pc|data [6] & ( \lc3b|mdr|data [6] & ( (!\lc3b|regfilemux|f[1]~2_combout  & (((!\lc3b|regfilemux|f[1]~3_combout )) # (\lc3b|br_add_9|Add0~21_sumout ))) # 
// (\lc3b|regfilemux|f[1]~2_combout  & (((!\lc3b|regfilemux|f[1]~3_combout  & \lc3b|ALU|Selector9~9_combout )))) ) ) ) # ( \lc3b|pc|data [6] & ( !\lc3b|mdr|data [6] & ( (!\lc3b|regfilemux|f[1]~2_combout  & (\lc3b|br_add_9|Add0~21_sumout  & 
// (\lc3b|regfilemux|f[1]~3_combout ))) # (\lc3b|regfilemux|f[1]~2_combout  & (((\lc3b|ALU|Selector9~9_combout ) # (\lc3b|regfilemux|f[1]~3_combout )))) ) ) ) # ( !\lc3b|pc|data [6] & ( !\lc3b|mdr|data [6] & ( (!\lc3b|regfilemux|f[1]~2_combout  & 
// (\lc3b|br_add_9|Add0~21_sumout  & (\lc3b|regfilemux|f[1]~3_combout ))) # (\lc3b|regfilemux|f[1]~2_combout  & (((!\lc3b|regfilemux|f[1]~3_combout  & \lc3b|ALU|Selector9~9_combout )))) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~21_sumout ),
	.datab(!\lc3b|regfilemux|f[1]~2_combout ),
	.datac(!\lc3b|regfilemux|f[1]~3_combout ),
	.datad(!\lc3b|ALU|Selector9~9_combout ),
	.datae(!\lc3b|pc|data [6]),
	.dataf(!\lc3b|mdr|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[6]~24 .extended_lut = "off";
defparam \lc3b|regfilemux|f[6]~24 .lut_mask = 64'h04340737C4F4C7F7;
defparam \lc3b|regfilemux|f[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \lc3b|REGFILE|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[6]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~118 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N8
stratixiii_lcell_comb \lc3b|REGFILE|data~360 (
// Equation(s):
// \lc3b|REGFILE|data~360_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~6_q )))) # (\lc3b|IR|data [0] & (\lc3b|REGFILE|data~22_q )))) # (\lc3b|IR|data [2] & ((((\lc3b|IR|data [0]))))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~38_q )) # (\lc3b|IR|data [0] & ((\lc3b|REGFILE|data~54_q ))))) # (\lc3b|IR|data [2] & (((\lc3b|IR|data [0]))))) ) )

	.dataa(!\lc3b|REGFILE|data~22_q ),
	.datab(!\lc3b|IR|data [2]),
	.datac(!\lc3b|REGFILE|data~38_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~54_q ),
	.datag(!\lc3b|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~360 .extended_lut = "on";
defparam \lc3b|REGFILE|data~360 .lut_mask = 64'h0C770C330C770CFF;
defparam \lc3b|REGFILE|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~364 (
// Equation(s):
// \lc3b|REGFILE|data~364_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~360_combout  & (((\lc3b|REGFILE|data~70_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~360_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~86_q )))) ) ) # ( 
// \lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~360_combout  & (((\lc3b|REGFILE|data~102_q  & \lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~360_combout  & (((!\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~118_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~118_q ),
	.datab(!\lc3b|REGFILE|data~86_q ),
	.datac(!\lc3b|REGFILE|data~102_q ),
	.datad(!\lc3b|REGFILE|data~360_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~364 .extended_lut = "on";
defparam \lc3b|REGFILE|data~364 .lut_mask = 64'h00FF00FF0F330F55;
defparam \lc3b|REGFILE|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N32
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~3 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~3_combout  = ( \lc3b|REGFILE|data~372_combout  & ( !\lc3b|alumux|Equal0~0_combout  ) ) # ( !\lc3b|REGFILE|data~372_combout  & ( (!\lc3b|alumux|Equal0~0_combout  & (((\lc3b|REGFILE|data~380_combout ) # (\lc3b|REGFILE|data~356_combout 
// )) # (\lc3b|REGFILE|data~364_combout ))) ) )

	.dataa(!\lc3b|alumux|Equal0~0_combout ),
	.datab(!\lc3b|REGFILE|data~364_combout ),
	.datac(!\lc3b|REGFILE|data~356_combout ),
	.datad(!\lc3b|REGFILE|data~380_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~3 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \lc3b|ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N24
stratixiii_lcell_comb \lc3b|ALU|Selector14~1 (
// Equation(s):
// \lc3b|ALU|Selector14~1_combout  = ( \lc3b|ALU|Equal0~0_combout  & ( (\lc3b|REGFILE|data~156_combout  & (((!\lc3b|ALU|ShiftLeft0~2_combout ) # (\lc3b|ALU|ShiftLeft0~0_combout )) # (\lc3b|ALU|ShiftLeft0~3_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector14~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector14~1 .lut_mask = 64'h0000000000DF00DF;
defparam \lc3b|ALU|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N28
stratixiii_lcell_comb \lc3b|ALU|Selector13~3 (
// Equation(s):
// \lc3b|ALU|Selector13~3_combout  = ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|REGFILE|data~284_combout  & (!\lc3b|ALU|Equal0~5_combout )) # (\lc3b|REGFILE|data~284_combout  & (((!\lc3b|ALU|Equal0~4_combout  & !\lc3b|ALU|Equal0~2_combout )))) ) ) # ( 
// !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|REGFILE|data~284_combout  & (!\lc3b|ALU|Equal0~5_combout )) # (\lc3b|REGFILE|data~284_combout  & ((!\lc3b|ALU|Equal0~4_combout ))) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(!\lc3b|ALU|Equal0~4_combout ),
	.datac(!\lc3b|REGFILE|data~284_combout ),
	.datad(!\lc3b|ALU|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~3 .lut_mask = 64'hACACACACACA0ACA0;
defparam \lc3b|ALU|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N8
stratixiii_lcell_comb \lc3b|ALU|Selector13~4 (
// Equation(s):
// \lc3b|ALU|Selector13~4_combout  = ( \lc3b|ALU|Equal0~3_combout  & ( (!\lc3b|ALU|Selector14~1_combout  & (\lc3b|ALU|Selector13~3_combout  & ((!\lc3b|ALU|Selector13~1_combout ) # (!\lc3b|ALU|Selector9~1_combout )))) ) ) # ( !\lc3b|ALU|Equal0~3_combout  & ( 
// (!\lc3b|ALU|Selector14~1_combout  & \lc3b|ALU|Selector13~3_combout ) ) )

	.dataa(!\lc3b|ALU|Selector14~1_combout ),
	.datab(!\lc3b|ALU|Selector13~1_combout ),
	.datac(!\lc3b|ALU|Selector13~3_combout ),
	.datad(!\lc3b|ALU|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~4 .lut_mask = 64'h0A0A0A0A0A080A08;
defparam \lc3b|ALU|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N36
stratixiii_lcell_comb \lc3b|ALU|Selector13~5 (
// Equation(s):
// \lc3b|ALU|Selector13~5_combout  = ( \lc3b|ALU|Selector14~4_combout  & ( \lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight1~6_combout )))) # (\lc3b|alumux|f[2]~2_combout  & (((\lc3b|ALU|ShiftRight0~3_combout )) # 
// (\lc3b|ALU|ShiftRight0~2_combout ))) ) ) ) # ( !\lc3b|ALU|Selector14~4_combout  & ( \lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & (\lc3b|ALU|ShiftRight1~6_combout )) # (\lc3b|alumux|f[2]~2_combout  & 
// ((\lc3b|ALU|ShiftRight0~3_combout ))) ) ) ) # ( \lc3b|ALU|Selector14~4_combout  & ( !\lc3b|ALU|Selector14~5_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((\lc3b|ALU|ShiftRight1~6_combout ))) # (\lc3b|alumux|f[2]~2_combout  & 
// (\lc3b|ALU|ShiftRight0~2_combout )) ) ) )

	.dataa(!\lc3b|ALU|ShiftRight0~2_combout ),
	.datab(!\lc3b|ALU|ShiftRight1~6_combout ),
	.datac(!\lc3b|ALU|ShiftRight0~3_combout ),
	.datad(!\lc3b|alumux|f[2]~2_combout ),
	.datae(!\lc3b|ALU|Selector14~4_combout ),
	.dataf(!\lc3b|ALU|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~5 .lut_mask = 64'h00003355330F335F;
defparam \lc3b|ALU|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N16
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~10 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~10_combout  = ( \lc3b|REGFILE|data~244_combout  & ( (\lc3b|REGFILE|data~276_combout ) # (\lc3b|alumux|f[1]~5_combout ) ) ) # ( !\lc3b|REGFILE|data~244_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~276_combout ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \lc3b|ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N2
stratixiii_lcell_comb \lc3b|ALU|Selector13~2 (
// Equation(s):
// \lc3b|ALU|Selector13~2_combout  = ( \lc3b|ALU|ShiftLeft0~7_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~8_combout ))) # (\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~11_combout )) ) ) ) # ( 
// !\lc3b|ALU|ShiftLeft0~7_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & ((\lc3b|ALU|ShiftLeft0~8_combout ))) # (\lc3b|alumux|f[0]~4_combout  & (\lc3b|ALU|ShiftLeft0~11_combout )) ) ) ) # ( \lc3b|ALU|ShiftLeft0~7_combout  & ( 
// !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # (\lc3b|ALU|ShiftLeft0~10_combout ) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~7_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (\lc3b|alumux|f[0]~4_combout  & \lc3b|ALU|ShiftLeft0~10_combout ) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~11_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~10_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~8_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~7_combout ),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \lc3b|ALU|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N4
stratixiii_lcell_comb \lc3b|ALU|Selector13~6 (
// Equation(s):
// \lc3b|ALU|Selector13~6_combout  = ( \lc3b|ALU|Add0~9_sumout  & ( \lc3b|ALU|Selector13~0_combout  & ( (!\lc3b|ALU|Selector13~4_combout ) # (((\lc3b|ALU|Selector13~2_combout ) # (\lc3b|ALU|Selector13~5_combout )) # (\lc3b|ALU|Equal0~6_combout )) ) ) ) # ( 
// !\lc3b|ALU|Add0~9_sumout  & ( \lc3b|ALU|Selector13~0_combout  & ( (!\lc3b|ALU|Selector13~4_combout ) # ((\lc3b|ALU|Selector13~2_combout ) # (\lc3b|ALU|Selector13~5_combout )) ) ) ) # ( \lc3b|ALU|Add0~9_sumout  & ( !\lc3b|ALU|Selector13~0_combout  & ( 
// (!\lc3b|ALU|Selector13~4_combout ) # ((\lc3b|ALU|Selector13~5_combout ) # (\lc3b|ALU|Equal0~6_combout )) ) ) ) # ( !\lc3b|ALU|Add0~9_sumout  & ( !\lc3b|ALU|Selector13~0_combout  & ( (!\lc3b|ALU|Selector13~4_combout ) # (\lc3b|ALU|Selector13~5_combout ) ) 
// ) )

	.dataa(!\lc3b|ALU|Selector13~4_combout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector13~5_combout ),
	.datad(!\lc3b|ALU|Selector13~2_combout ),
	.datae(!\lc3b|ALU|Add0~9_sumout ),
	.dataf(!\lc3b|ALU|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector13~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector13~6 .lut_mask = 64'hAFAFBFBFAFFFBFFF;
defparam \lc3b|ALU|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
stratixiii_io_ibuf \mem_rdata[2]~input (
	.i(mem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[2]~input_o ));
// synopsys translate_off
defparam \mem_rdata[2]~input .bus_hold = "false";
defparam \mem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y29_N5
dffeas \lc3b|mdr|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector13~6_combout ),
	.asdata(\mem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[2] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N19
dffeas \lc3b|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[2] .is_wysiwyg = "true";
defparam \lc3b|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N4
stratixiii_lcell_comb \lc3b|REGFILE|data~304 (
// Equation(s):
// \lc3b|REGFILE|data~304_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~10_q  & !\lc3b|IR|data [2])))) # (\lc3b|IR|data [0] & (((\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~26_q )))) ) ) # ( \lc3b|IR|data [1] & ( 
// ((!\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~42_q  & !\lc3b|IR|data [2])))) # (\lc3b|IR|data [0] & (((\lc3b|IR|data [2])) # (\lc3b|REGFILE|data~58_q )))) ) )

	.dataa(!\lc3b|REGFILE|data~26_q ),
	.datab(!\lc3b|REGFILE|data~58_q ),
	.datac(!\lc3b|REGFILE|data~42_q ),
	.datad(!\lc3b|IR|data [0]),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~304 .extended_lut = "on";
defparam \lc3b|REGFILE|data~304 .lut_mask = 64'h0F550F3300FF00FF;
defparam \lc3b|REGFILE|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~308 (
// Equation(s):
// \lc3b|REGFILE|data~308_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & (\lc3b|REGFILE|data~304_combout )) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~304_combout  & (\lc3b|REGFILE|data~74_q )) # (\lc3b|REGFILE|data~304_combout  & 
// (((\lc3b|REGFILE|data~90_q )))))) ) ) # ( \lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & (\lc3b|REGFILE|data~304_combout )) # (\lc3b|IR|data [2] & ((!\lc3b|REGFILE|data~304_combout  & (\lc3b|REGFILE|data~106_q )) # (\lc3b|REGFILE|data~304_combout  & 
// (((\lc3b|REGFILE|data~122_q )))))) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|REGFILE|data~304_combout ),
	.datac(!\lc3b|REGFILE|data~106_q ),
	.datad(!\lc3b|REGFILE|data~90_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~122_q ),
	.datag(!\lc3b|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~308 .extended_lut = "on";
defparam \lc3b|REGFILE|data~308 .lut_mask = 64'h2637262626373737;
defparam \lc3b|REGFILE|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N29
dffeas \lc3b|REGFILE|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~44 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N35
dffeas \lc3b|REGFILE|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~60 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N13
dffeas \lc3b|REGFILE|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~28 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N13
dffeas \lc3b|REGFILE|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~12 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~288 (
// Equation(s):
// \lc3b|REGFILE|data~288_combout  = ( !\lc3b|IR|data [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~12_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~28_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) ) # ( \lc3b|IR|data 
// [1] & ( (!\lc3b|IR|data [2] & ((!\lc3b|IR|data [0] & (\lc3b|REGFILE|data~44_q )) # (\lc3b|IR|data [0] & (((\lc3b|REGFILE|data~60_q )))))) # (\lc3b|IR|data [2] & (\lc3b|IR|data [0])) ) )

	.dataa(!\lc3b|IR|data [2]),
	.datab(!\lc3b|IR|data [0]),
	.datac(!\lc3b|REGFILE|data~44_q ),
	.datad(!\lc3b|REGFILE|data~60_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|REGFILE|data~28_q ),
	.datag(!\lc3b|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~288 .extended_lut = "on";
defparam \lc3b|REGFILE|data~288 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \lc3b|REGFILE|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|regfilemux|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lc3b|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~108 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \lc3b|REGFILE|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~92 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \lc3b|REGFILE|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~76 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~292 (
// Equation(s):
// \lc3b|REGFILE|data~292_combout  = ( !\lc3b|IR|data [1] & ( ((!\lc3b|REGFILE|data~288_combout  & (\lc3b|REGFILE|data~76_q  & ((\lc3b|IR|data [2])))) # (\lc3b|REGFILE|data~288_combout  & (((!\lc3b|IR|data [2]) # (\lc3b|REGFILE|data~92_q ))))) ) ) # ( 
// \lc3b|IR|data [1] & ( (!\lc3b|REGFILE|data~288_combout  & (((\lc3b|REGFILE|data~108_q  & ((\lc3b|IR|data [2])))))) # (\lc3b|REGFILE|data~288_combout  & ((((!\lc3b|IR|data [2]))) # (\lc3b|REGFILE|data~124_q ))) ) )

	.dataa(!\lc3b|REGFILE|data~124_q ),
	.datab(!\lc3b|REGFILE|data~288_combout ),
	.datac(!\lc3b|REGFILE|data~108_q ),
	.datad(!\lc3b|REGFILE|data~92_q ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(!\lc3b|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~292 .extended_lut = "on";
defparam \lc3b|REGFILE|data~292 .lut_mask = 64'h333333330C3F1D1D;
defparam \lc3b|REGFILE|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N20
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~0 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~0_combout  = ( \lc3b|REGFILE|data~316_combout  & ( \lc3b|REGFILE|data~300_combout  & ( !\lc3b|alumux|Equal0~0_combout  ) ) ) # ( !\lc3b|REGFILE|data~316_combout  & ( \lc3b|REGFILE|data~300_combout  & ( !\lc3b|alumux|Equal0~0_combout  
// ) ) ) # ( \lc3b|REGFILE|data~316_combout  & ( !\lc3b|REGFILE|data~300_combout  & ( !\lc3b|alumux|Equal0~0_combout  ) ) ) # ( !\lc3b|REGFILE|data~316_combout  & ( !\lc3b|REGFILE|data~300_combout  & ( (!\lc3b|alumux|Equal0~0_combout  & 
// (((\lc3b|REGFILE|data~292_combout ) # (\lc3b|REGFILE|data~324_combout )) # (\lc3b|REGFILE|data~308_combout ))) ) ) )

	.dataa(!\lc3b|REGFILE|data~308_combout ),
	.datab(!\lc3b|REGFILE|data~324_combout ),
	.datac(!\lc3b|REGFILE|data~292_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(!\lc3b|REGFILE|data~316_combout ),
	.dataf(!\lc3b|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~0 .lut_mask = 64'h7F00FF00FF00FF00;
defparam \lc3b|ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N14
stratixiii_lcell_comb \lc3b|ALU|Selector15~0 (
// Equation(s):
// \lc3b|ALU|Selector15~0_combout  = ( \lc3b|ALU|Equal0~1_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & (\lc3b|ALU|ShiftLeft0~2_combout  & !\lc3b|ALU|ShiftLeft0~3_combout )) ) ) # ( !\lc3b|ALU|Equal0~1_combout  & ( (!\lc3b|ALU|ShiftLeft0~0_combout  & 
// (\lc3b|ALU|ShiftLeft0~2_combout  & (!\lc3b|ALU|ShiftLeft0~3_combout  & \lc3b|ALU|Equal0~0_combout ))) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~0_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~2_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~3_combout ),
	.datad(!\lc3b|ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector15~0 .extended_lut = "off";
defparam \lc3b|ALU|Selector15~0 .lut_mask = 64'h0020002020202020;
defparam \lc3b|ALU|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N4
stratixiii_lcell_comb \lc3b|ALU|Selector15~1 (
// Equation(s):
// \lc3b|ALU|Selector15~1_combout  = ( !\lc3b|ALU|Equal0~2_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( !\lc3b|ALU|Equal0~4_combout  ) ) ) # ( \lc3b|ALU|Equal0~2_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & 
// (((!\lc3b|ALU|Selector3~0_combout ) # (!\lc3b|ALU|Selector9~0_combout )) # (\lc3b|alumux|f[1]~5_combout ))) ) ) ) # ( !\lc3b|ALU|Equal0~2_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & (((!\lc3b|ALU|Selector3~0_combout ) # 
// (!\lc3b|ALU|Selector9~0_combout )) # (\lc3b|alumux|f[1]~5_combout ))) ) ) )

	.dataa(!\lc3b|alumux|f[1]~5_combout ),
	.datab(!\lc3b|ALU|Equal0~4_combout ),
	.datac(!\lc3b|ALU|Selector3~0_combout ),
	.datad(!\lc3b|ALU|Selector9~0_combout ),
	.datae(!\lc3b|ALU|Equal0~2_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector15~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector15~1 .lut_mask = 64'hCCC4CCC4CCCC0000;
defparam \lc3b|ALU|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N20
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~3 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~3_combout  = ( \lc3b|REGFILE|data~284_combout  & ( \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout ) # ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~276_combout ))) ) ) ) # ( !\lc3b|REGFILE|data~284_combout  & ( \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & (((!\lc3b|alumux|f[1]~5_combout )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  
// & ((\lc3b|REGFILE|data~268_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )))) ) ) ) # ( \lc3b|REGFILE|data~284_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|alumux|f[0]~4_combout  & 
// (((\lc3b|alumux|f[1]~5_combout )))) # (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )))) ) ) ) # ( !\lc3b|REGFILE|data~284_combout  
// & ( !\lc3b|REGFILE|data~132_combout  & ( (\lc3b|alumux|f[0]~4_combout  & ((!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~268_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~276_combout )))) ) ) )

	.dataa(!\lc3b|REGFILE|data~276_combout ),
	.datab(!\lc3b|alumux|f[0]~4_combout ),
	.datac(!\lc3b|alumux|f[1]~5_combout ),
	.datad(!\lc3b|REGFILE|data~268_combout ),
	.datae(!\lc3b|REGFILE|data~284_combout ),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~3 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \lc3b|ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N18
stratixiii_lcell_comb \lc3b|ALU|ShiftRight1~4 (
// Equation(s):
// \lc3b|ALU|ShiftRight1~4_combout  = ( \lc3b|ALU|ShiftRight1~0_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( (\lc3b|ALU|ShiftRight1~2_combout ) # (\lc3b|alumux|f[3]~6_combout ) ) ) ) # ( !\lc3b|ALU|ShiftRight1~0_combout  & ( \lc3b|alumux|f[2]~2_combout  & ( 
// (!\lc3b|alumux|f[3]~6_combout  & \lc3b|ALU|ShiftRight1~2_combout ) ) ) ) # ( \lc3b|ALU|ShiftRight1~0_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~3_combout ))) # (\lc3b|alumux|f[3]~6_combout  & 
// (\lc3b|ALU|ShiftRight1~1_combout )) ) ) ) # ( !\lc3b|ALU|ShiftRight1~0_combout  & ( !\lc3b|alumux|f[2]~2_combout  & ( (!\lc3b|alumux|f[3]~6_combout  & ((\lc3b|ALU|ShiftRight1~3_combout ))) # (\lc3b|alumux|f[3]~6_combout  & (\lc3b|ALU|ShiftRight1~1_combout 
// )) ) ) )

	.dataa(!\lc3b|alumux|f[3]~6_combout ),
	.datab(!\lc3b|ALU|ShiftRight1~1_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~2_combout ),
	.datad(!\lc3b|ALU|ShiftRight1~3_combout ),
	.datae(!\lc3b|ALU|ShiftRight1~0_combout ),
	.dataf(!\lc3b|alumux|f[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftRight1~4 .extended_lut = "off";
defparam \lc3b|ALU|ShiftRight1~4 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \lc3b|ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N26
stratixiii_lcell_comb \lc3b|ALU|Selector15~3 (
// Equation(s):
// \lc3b|ALU|Selector15~3_combout  = ( \lc3b|ALU|ShiftLeft0~4_combout  & ( \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|ALU|Add0~1_sumout ) # (!\lc3b|ALU|Equal0~6_combout ) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~4_combout  & ( \lc3b|REGFILE|data~132_combout  & ( 
// (!\lc3b|ALU|Selector15~2_combout  & ((!\lc3b|ALU|Add0~1_sumout ) # (!\lc3b|ALU|Equal0~6_combout ))) ) ) ) # ( \lc3b|ALU|ShiftLeft0~4_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & ((!\lc3b|ALU|Add0~1_sumout ) # 
// (!\lc3b|ALU|Equal0~6_combout ))) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~4_combout  & ( !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|ALU|Selector15~2_combout  & (!\lc3b|ALU|Equal0~5_combout  & ((!\lc3b|ALU|Add0~1_sumout ) # (!\lc3b|ALU|Equal0~6_combout )))) ) ) )

	.dataa(!\lc3b|ALU|Selector15~2_combout ),
	.datab(!\lc3b|ALU|Equal0~5_combout ),
	.datac(!\lc3b|ALU|Add0~1_sumout ),
	.datad(!\lc3b|ALU|Equal0~6_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~4_combout ),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector15~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector15~3 .lut_mask = 64'h8880CCC0AAA0FFF0;
defparam \lc3b|ALU|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N0
stratixiii_lcell_comb \lc3b|ALU|Selector15~4 (
// Equation(s):
// \lc3b|ALU|Selector15~4_combout  = ( \lc3b|REGFILE|data~132_combout  & ( (!\lc3b|ALU|Selector15~1_combout ) # ((!\lc3b|ALU|Selector15~3_combout ) # ((\lc3b|ALU|Selector15~0_combout  & \lc3b|ALU|ShiftRight1~4_combout ))) ) ) # ( 
// !\lc3b|REGFILE|data~132_combout  & ( (!\lc3b|ALU|Selector15~3_combout ) # ((\lc3b|ALU|Selector15~0_combout  & \lc3b|ALU|ShiftRight1~4_combout )) ) )

	.dataa(!\lc3b|ALU|Selector15~0_combout ),
	.datab(!\lc3b|ALU|Selector15~1_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~4_combout ),
	.datad(!\lc3b|ALU|Selector15~3_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector15~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector15~4 .lut_mask = 64'hFF05FF05FFCDFFCD;
defparam \lc3b|ALU|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y31_N63
stratixiii_io_ibuf \mem_rdata[0]~input (
	.i(mem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[0]~input_o ));
// synopsys translate_off
defparam \mem_rdata[0]~input .bus_hold = "false";
defparam \mem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y31_N1
dffeas \lc3b|mdr|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector15~4_combout ),
	.asdata(\mem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[0] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N9
dffeas \lc3b|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[0] .is_wysiwyg = "true";
defparam \lc3b|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N0
stratixiii_lcell_comb \lc3b|pcmux|f[1]~1 (
// Equation(s):
// \lc3b|pcmux|f[1]~1_combout  = ( \lc3b|br_add_9|Add0~1_sumout  & ( \lc3b|REGFILE|data~268_combout  & ( ((!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|mdr|data [1]))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_11|Add0~1_sumout ))) # 
// (\lc3b|pc|data[8]~1_combout ) ) ) ) # ( !\lc3b|br_add_9|Add0~1_sumout  & ( \lc3b|REGFILE|data~268_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (((\lc3b|pc|data[8]~1_combout ) # (\lc3b|mdr|data [1])))) # (\lc3b|pcmux|Equal2~0_combout  & 
// (\lc3b|br_add_11|Add0~1_sumout  & ((!\lc3b|pc|data[8]~1_combout )))) ) ) ) # ( \lc3b|br_add_9|Add0~1_sumout  & ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (((\lc3b|mdr|data [1] & !\lc3b|pc|data[8]~1_combout )))) # 
// (\lc3b|pcmux|Equal2~0_combout  & (((\lc3b|pc|data[8]~1_combout )) # (\lc3b|br_add_11|Add0~1_sumout ))) ) ) ) # ( !\lc3b|br_add_9|Add0~1_sumout  & ( !\lc3b|REGFILE|data~268_combout  & ( (!\lc3b|pc|data[8]~1_combout  & ((!\lc3b|pcmux|Equal2~0_combout  & 
// ((\lc3b|mdr|data [1]))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_11|Add0~1_sumout )))) ) ) )

	.dataa(!\lc3b|br_add_11|Add0~1_sumout ),
	.datab(!\lc3b|mdr|data [1]),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|pc|data[8]~1_combout ),
	.datae(!\lc3b|br_add_9|Add0~1_sumout ),
	.dataf(!\lc3b|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[1]~1 .extended_lut = "off";
defparam \lc3b|pcmux|f[1]~1 .lut_mask = 64'h3500350F35F035FF;
defparam \lc3b|pcmux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N1
dffeas \lc3b|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~1_sumout ),
	.asdata(\lc3b|pcmux|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[1] .is_wysiwyg = "true";
defparam \lc3b|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N2
stratixiii_lcell_comb \lc3b|plus_2|Add0~5 (
// Equation(s):
// \lc3b|plus_2|Add0~5_sumout  = SUM(( \lc3b|pc|data [2] ) + ( GND ) + ( \lc3b|plus_2|Add0~2  ))
// \lc3b|plus_2|Add0~6  = CARRY(( \lc3b|pc|data [2] ) + ( GND ) + ( \lc3b|plus_2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~5_sumout ),
	.cout(\lc3b|plus_2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~5 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N32
stratixiii_lcell_comb \lc3b|pcmux|f[2]~2 (
// Equation(s):
// \lc3b|pcmux|f[2]~2_combout  = ( \lc3b|pc|data[8]~1_combout  & ( \lc3b|REGFILE|data~284_combout  & ( (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_9|Add0~5_sumout ) ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( \lc3b|REGFILE|data~284_combout  & ( 
// (!\lc3b|pcmux|Equal2~0_combout  & (\lc3b|mdr|data [2])) # (\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|br_add_11|Add0~5_sumout ))) ) ) ) # ( \lc3b|pc|data[8]~1_combout  & ( !\lc3b|REGFILE|data~284_combout  & ( (\lc3b|pcmux|Equal2~0_combout  & 
// \lc3b|br_add_9|Add0~5_sumout ) ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( !\lc3b|REGFILE|data~284_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (\lc3b|mdr|data [2])) # (\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|br_add_11|Add0~5_sumout ))) ) ) )

	.dataa(!\lc3b|mdr|data [2]),
	.datab(!\lc3b|br_add_11|Add0~5_sumout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|br_add_9|Add0~5_sumout ),
	.datae(!\lc3b|pc|data[8]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[2]~2 .extended_lut = "off";
defparam \lc3b|pcmux|f[2]~2 .lut_mask = 64'h5353000F5353F0FF;
defparam \lc3b|pcmux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N3
dffeas \lc3b|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~5_sumout ),
	.asdata(\lc3b|pcmux|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[2] .is_wysiwyg = "true";
defparam \lc3b|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N4
stratixiii_lcell_comb \lc3b|plus_2|Add0~9 (
// Equation(s):
// \lc3b|plus_2|Add0~9_sumout  = SUM(( \lc3b|pc|data [3] ) + ( GND ) + ( \lc3b|plus_2|Add0~6  ))
// \lc3b|plus_2|Add0~10  = CARRY(( \lc3b|pc|data [3] ) + ( GND ) + ( \lc3b|plus_2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~9_sumout ),
	.cout(\lc3b|plus_2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~9 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N38
stratixiii_lcell_comb \lc3b|pcmux|f[3]~3 (
// Equation(s):
// \lc3b|pcmux|f[3]~3_combout  = ( \lc3b|mdr|data [3] & ( \lc3b|REGFILE|data~276_combout  & ( (!\lc3b|pcmux|Equal2~0_combout ) # ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~9_sumout )) # (\lc3b|pc|data[8]~1_combout  & 
// ((\lc3b|br_add_9|Add0~9_sumout )))) ) ) ) # ( !\lc3b|mdr|data [3] & ( \lc3b|REGFILE|data~276_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (((\lc3b|pc|data[8]~1_combout )))) # (\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & 
// (\lc3b|br_add_11|Add0~9_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~9_sumout ))))) ) ) ) # ( \lc3b|mdr|data [3] & ( !\lc3b|REGFILE|data~276_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (((!\lc3b|pc|data[8]~1_combout )))) # 
// (\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~9_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~9_sumout ))))) ) ) ) # ( !\lc3b|mdr|data [3] & ( !\lc3b|REGFILE|data~276_combout  & ( 
// (\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~9_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~9_sumout ))))) ) ) )

	.dataa(!\lc3b|br_add_11|Add0~9_sumout ),
	.datab(!\lc3b|br_add_9|Add0~9_sumout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|pc|data[8]~1_combout ),
	.datae(!\lc3b|mdr|data [3]),
	.dataf(!\lc3b|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[3]~3 .extended_lut = "off";
defparam \lc3b|pcmux|f[3]~3 .lut_mask = 64'h0503F50305F3F5F3;
defparam \lc3b|pcmux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N5
dffeas \lc3b|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~9_sumout ),
	.asdata(\lc3b|pcmux|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[3] .is_wysiwyg = "true";
defparam \lc3b|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N6
stratixiii_lcell_comb \lc3b|plus_2|Add0~13 (
// Equation(s):
// \lc3b|plus_2|Add0~13_sumout  = SUM(( \lc3b|pc|data [4] ) + ( GND ) + ( \lc3b|plus_2|Add0~10  ))
// \lc3b|plus_2|Add0~14  = CARRY(( \lc3b|pc|data [4] ) + ( GND ) + ( \lc3b|plus_2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~13_sumout ),
	.cout(\lc3b|plus_2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~13 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N20
stratixiii_lcell_comb \lc3b|pcmux|f[4]~4 (
// Equation(s):
// \lc3b|pcmux|f[4]~4_combout  = ( \lc3b|mdr|data [4] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|br_add_9|Add0~13_sumout ))) ) ) ) # ( !\lc3b|mdr|data 
// [4] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & (\lc3b|REGFILE|data~260_combout )) # (\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|br_add_9|Add0~13_sumout ))) ) ) ) # ( \lc3b|mdr|data [4] & ( !\lc3b|pc|data[8]~1_combout  & ( 
// (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~13_sumout ) ) ) ) # ( !\lc3b|mdr|data [4] & ( !\lc3b|pc|data[8]~1_combout  & ( (\lc3b|pcmux|Equal2~0_combout  & \lc3b|br_add_11|Add0~13_sumout ) ) ) )

	.dataa(!\lc3b|pcmux|Equal2~0_combout ),
	.datab(!\lc3b|REGFILE|data~260_combout ),
	.datac(!\lc3b|br_add_9|Add0~13_sumout ),
	.datad(!\lc3b|br_add_11|Add0~13_sumout ),
	.datae(!\lc3b|mdr|data [4]),
	.dataf(!\lc3b|pc|data[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[4]~4 .extended_lut = "off";
defparam \lc3b|pcmux|f[4]~4 .lut_mask = 64'h0055AAFF27272727;
defparam \lc3b|pcmux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N7
dffeas \lc3b|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~13_sumout ),
	.asdata(\lc3b|pcmux|f[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[4] .is_wysiwyg = "true";
defparam \lc3b|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N8
stratixiii_lcell_comb \lc3b|plus_2|Add0~17 (
// Equation(s):
// \lc3b|plus_2|Add0~17_sumout  = SUM(( \lc3b|pc|data [5] ) + ( GND ) + ( \lc3b|plus_2|Add0~14  ))
// \lc3b|plus_2|Add0~18  = CARRY(( \lc3b|pc|data [5] ) + ( GND ) + ( \lc3b|plus_2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~17_sumout ),
	.cout(\lc3b|plus_2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~17 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N24
stratixiii_lcell_comb \lc3b|pcmux|f[5]~5 (
// Equation(s):
// \lc3b|pcmux|f[5]~5_combout  = ( \lc3b|mdr|data [5] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~244_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~17_sumout )) ) ) ) # ( !\lc3b|mdr|data 
// [5] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~244_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~17_sumout )) ) ) ) # ( \lc3b|mdr|data [5] & ( !\lc3b|pc|data[8]~1_combout  & ( 
// (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~17_sumout ) ) ) ) # ( !\lc3b|mdr|data [5] & ( !\lc3b|pc|data[8]~1_combout  & ( (\lc3b|pcmux|Equal2~0_combout  & \lc3b|br_add_11|Add0~17_sumout ) ) ) )

	.dataa(!\lc3b|pcmux|Equal2~0_combout ),
	.datab(!\lc3b|br_add_11|Add0~17_sumout ),
	.datac(!\lc3b|br_add_9|Add0~17_sumout ),
	.datad(!\lc3b|REGFILE|data~244_combout ),
	.datae(!\lc3b|mdr|data [5]),
	.dataf(!\lc3b|pc|data[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[5]~5 .extended_lut = "off";
defparam \lc3b|pcmux|f[5]~5 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \lc3b|pcmux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N9
dffeas \lc3b|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~17_sumout ),
	.asdata(\lc3b|pcmux|f[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[5] .is_wysiwyg = "true";
defparam \lc3b|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N10
stratixiii_lcell_comb \lc3b|plus_2|Add0~21 (
// Equation(s):
// \lc3b|plus_2|Add0~21_sumout  = SUM(( \lc3b|pc|data [6] ) + ( GND ) + ( \lc3b|plus_2|Add0~18  ))
// \lc3b|plus_2|Add0~22  = CARRY(( \lc3b|pc|data [6] ) + ( GND ) + ( \lc3b|plus_2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~21_sumout ),
	.cout(\lc3b|plus_2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~21 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N26
stratixiii_lcell_comb \lc3b|pcmux|f[6]~6 (
// Equation(s):
// \lc3b|pcmux|f[6]~6_combout  = ( \lc3b|br_add_9|Add0~21_sumout  & ( \lc3b|mdr|data [6] & ( (!\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout )) # (\lc3b|br_add_11|Add0~21_sumout ))) # (\lc3b|pc|data[8]~1_combout  & 
// (((\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|REGFILE|data~252_combout )))) ) ) ) # ( !\lc3b|br_add_9|Add0~21_sumout  & ( \lc3b|mdr|data [6] & ( (!\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout )) # (\lc3b|br_add_11|Add0~21_sumout ))) # 
// (\lc3b|pc|data[8]~1_combout  & (((\lc3b|REGFILE|data~252_combout  & !\lc3b|pcmux|Equal2~0_combout )))) ) ) ) # ( \lc3b|br_add_9|Add0~21_sumout  & ( !\lc3b|mdr|data [6] & ( (!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~21_sumout  & 
// ((\lc3b|pcmux|Equal2~0_combout )))) # (\lc3b|pc|data[8]~1_combout  & (((\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|REGFILE|data~252_combout )))) ) ) ) # ( !\lc3b|br_add_9|Add0~21_sumout  & ( !\lc3b|mdr|data [6] & ( (!\lc3b|pc|data[8]~1_combout  & 
// (\lc3b|br_add_11|Add0~21_sumout  & ((\lc3b|pcmux|Equal2~0_combout )))) # (\lc3b|pc|data[8]~1_combout  & (((\lc3b|REGFILE|data~252_combout  & !\lc3b|pcmux|Equal2~0_combout )))) ) ) )

	.dataa(!\lc3b|br_add_11|Add0~21_sumout ),
	.datab(!\lc3b|REGFILE|data~252_combout ),
	.datac(!\lc3b|pc|data[8]~1_combout ),
	.datad(!\lc3b|pcmux|Equal2~0_combout ),
	.datae(!\lc3b|br_add_9|Add0~21_sumout ),
	.dataf(!\lc3b|mdr|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[6]~6 .extended_lut = "off";
defparam \lc3b|pcmux|f[6]~6 .lut_mask = 64'h0350035FF350F35F;
defparam \lc3b|pcmux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N11
dffeas \lc3b|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~21_sumout ),
	.asdata(\lc3b|pcmux|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[6] .is_wysiwyg = "true";
defparam \lc3b|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N12
stratixiii_lcell_comb \lc3b|plus_2|Add0~25 (
// Equation(s):
// \lc3b|plus_2|Add0~25_sumout  = SUM(( \lc3b|pc|data [7] ) + ( GND ) + ( \lc3b|plus_2|Add0~22  ))
// \lc3b|plus_2|Add0~26  = CARRY(( \lc3b|pc|data [7] ) + ( GND ) + ( \lc3b|plus_2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~25_sumout ),
	.cout(\lc3b|plus_2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~25 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N28
stratixiii_lcell_comb \lc3b|pcmux|f[7]~7 (
// Equation(s):
// \lc3b|pcmux|f[7]~7_combout  = ( \lc3b|br_add_9|Add0~25_sumout  & ( \lc3b|mdr|data [7] & ( (!\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~25_sumout )))) # (\lc3b|pc|data[8]~1_combout  & 
// (((\lc3b|pcmux|Equal2~0_combout )) # (\lc3b|REGFILE|data~236_combout ))) ) ) ) # ( !\lc3b|br_add_9|Add0~25_sumout  & ( \lc3b|mdr|data [7] & ( (!\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~25_sumout )))) # 
// (\lc3b|pc|data[8]~1_combout  & (\lc3b|REGFILE|data~236_combout  & (!\lc3b|pcmux|Equal2~0_combout ))) ) ) ) # ( \lc3b|br_add_9|Add0~25_sumout  & ( !\lc3b|mdr|data [7] & ( (!\lc3b|pc|data[8]~1_combout  & (((\lc3b|pcmux|Equal2~0_combout  & 
// \lc3b|br_add_11|Add0~25_sumout )))) # (\lc3b|pc|data[8]~1_combout  & (((\lc3b|pcmux|Equal2~0_combout )) # (\lc3b|REGFILE|data~236_combout ))) ) ) ) # ( !\lc3b|br_add_9|Add0~25_sumout  & ( !\lc3b|mdr|data [7] & ( (!\lc3b|pc|data[8]~1_combout  & 
// (((\lc3b|pcmux|Equal2~0_combout  & \lc3b|br_add_11|Add0~25_sumout )))) # (\lc3b|pc|data[8]~1_combout  & (\lc3b|REGFILE|data~236_combout  & (!\lc3b|pcmux|Equal2~0_combout ))) ) ) )

	.dataa(!\lc3b|pc|data[8]~1_combout ),
	.datab(!\lc3b|REGFILE|data~236_combout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|br_add_11|Add0~25_sumout ),
	.datae(!\lc3b|br_add_9|Add0~25_sumout ),
	.dataf(!\lc3b|mdr|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[7]~7 .extended_lut = "off";
defparam \lc3b|pcmux|f[7]~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \lc3b|pcmux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N13
dffeas \lc3b|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~25_sumout ),
	.asdata(\lc3b|pcmux|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[7] .is_wysiwyg = "true";
defparam \lc3b|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N14
stratixiii_lcell_comb \lc3b|plus_2|Add0~29 (
// Equation(s):
// \lc3b|plus_2|Add0~29_sumout  = SUM(( \lc3b|pc|data [8] ) + ( GND ) + ( \lc3b|plus_2|Add0~26  ))
// \lc3b|plus_2|Add0~30  = CARRY(( \lc3b|pc|data [8] ) + ( GND ) + ( \lc3b|plus_2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~29_sumout ),
	.cout(\lc3b|plus_2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~29 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N26
stratixiii_lcell_comb \lc3b|pcmux|f[8]~8 (
// Equation(s):
// \lc3b|pcmux|f[8]~8_combout  = ( \lc3b|REGFILE|data~212_combout  & ( \lc3b|mdr|data [8] & ( (!\lc3b|pcmux|Equal2~0_combout ) # ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~29_sumout )) # (\lc3b|pc|data[8]~1_combout  & 
// ((\lc3b|br_add_9|Add0~29_sumout )))) ) ) ) # ( !\lc3b|REGFILE|data~212_combout  & ( \lc3b|mdr|data [8] & ( (!\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout )) # (\lc3b|br_add_11|Add0~29_sumout ))) # (\lc3b|pc|data[8]~1_combout  & 
// (((\lc3b|br_add_9|Add0~29_sumout  & \lc3b|pcmux|Equal2~0_combout )))) ) ) ) # ( \lc3b|REGFILE|data~212_combout  & ( !\lc3b|mdr|data [8] & ( (!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~29_sumout  & ((\lc3b|pcmux|Equal2~0_combout )))) # 
// (\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_9|Add0~29_sumout )))) ) ) ) # ( !\lc3b|REGFILE|data~212_combout  & ( !\lc3b|mdr|data [8] & ( (\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & 
// (\lc3b|br_add_11|Add0~29_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~29_sumout ))))) ) ) )

	.dataa(!\lc3b|br_add_11|Add0~29_sumout ),
	.datab(!\lc3b|pc|data[8]~1_combout ),
	.datac(!\lc3b|br_add_9|Add0~29_sumout ),
	.datad(!\lc3b|pcmux|Equal2~0_combout ),
	.datae(!\lc3b|REGFILE|data~212_combout ),
	.dataf(!\lc3b|mdr|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[8]~8 .extended_lut = "off";
defparam \lc3b|pcmux|f[8]~8 .lut_mask = 64'h00473347CC47FF47;
defparam \lc3b|pcmux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N15
dffeas \lc3b|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~29_sumout ),
	.asdata(\lc3b|pcmux|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[8] .is_wysiwyg = "true";
defparam \lc3b|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N16
stratixiii_lcell_comb \lc3b|plus_2|Add0~33 (
// Equation(s):
// \lc3b|plus_2|Add0~33_sumout  = SUM(( \lc3b|pc|data [9] ) + ( GND ) + ( \lc3b|plus_2|Add0~30  ))
// \lc3b|plus_2|Add0~34  = CARRY(( \lc3b|pc|data [9] ) + ( GND ) + ( \lc3b|plus_2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~33_sumout ),
	.cout(\lc3b|plus_2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~33 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N22
stratixiii_lcell_comb \lc3b|pcmux|f[9]~9 (
// Equation(s):
// \lc3b|pcmux|f[9]~9_combout  = ( \lc3b|mdr|data [9] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~33_sumout )) ) ) ) # ( !\lc3b|mdr|data 
// [9] & ( \lc3b|pc|data[8]~1_combout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|REGFILE|data~220_combout ))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_9|Add0~33_sumout )) ) ) ) # ( \lc3b|mdr|data [9] & ( !\lc3b|pc|data[8]~1_combout  & ( 
// (!\lc3b|pcmux|Equal2~0_combout ) # (\lc3b|br_add_11|Add0~33_sumout ) ) ) ) # ( !\lc3b|mdr|data [9] & ( !\lc3b|pc|data[8]~1_combout  & ( (\lc3b|br_add_11|Add0~33_sumout  & \lc3b|pcmux|Equal2~0_combout ) ) ) )

	.dataa(!\lc3b|br_add_9|Add0~33_sumout ),
	.datab(!\lc3b|br_add_11|Add0~33_sumout ),
	.datac(!\lc3b|REGFILE|data~220_combout ),
	.datad(!\lc3b|pcmux|Equal2~0_combout ),
	.datae(!\lc3b|mdr|data [9]),
	.dataf(!\lc3b|pc|data[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[9]~9 .extended_lut = "off";
defparam \lc3b|pcmux|f[9]~9 .lut_mask = 64'h0033FF330F550F55;
defparam \lc3b|pcmux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N17
dffeas \lc3b|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~33_sumout ),
	.asdata(\lc3b|pcmux|f[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[9] .is_wysiwyg = "true";
defparam \lc3b|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N18
stratixiii_lcell_comb \lc3b|plus_2|Add0~37 (
// Equation(s):
// \lc3b|plus_2|Add0~37_sumout  = SUM(( \lc3b|pc|data [10] ) + ( GND ) + ( \lc3b|plus_2|Add0~34  ))
// \lc3b|plus_2|Add0~38  = CARRY(( \lc3b|pc|data [10] ) + ( GND ) + ( \lc3b|plus_2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~37_sumout ),
	.cout(\lc3b|plus_2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~37 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N16
stratixiii_lcell_comb \lc3b|pcmux|f[10]~10 (
// Equation(s):
// \lc3b|pcmux|f[10]~10_combout  = ( \lc3b|br_add_9|Add0~37_sumout  & ( \lc3b|REGFILE|data~196_combout  & ( ((!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|mdr|data [10]))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_11|Add0~37_sumout ))) # 
// (\lc3b|pc|data[8]~1_combout ) ) ) ) # ( !\lc3b|br_add_9|Add0~37_sumout  & ( \lc3b|REGFILE|data~196_combout  & ( (!\lc3b|pc|data[8]~1_combout  & ((!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|mdr|data [10]))) # (\lc3b|pcmux|Equal2~0_combout  & 
// (\lc3b|br_add_11|Add0~37_sumout )))) # (\lc3b|pc|data[8]~1_combout  & (((!\lc3b|pcmux|Equal2~0_combout )))) ) ) ) # ( \lc3b|br_add_9|Add0~37_sumout  & ( !\lc3b|REGFILE|data~196_combout  & ( (!\lc3b|pc|data[8]~1_combout  & ((!\lc3b|pcmux|Equal2~0_combout  
// & ((\lc3b|mdr|data [10]))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_11|Add0~37_sumout )))) # (\lc3b|pc|data[8]~1_combout  & (((\lc3b|pcmux|Equal2~0_combout )))) ) ) ) # ( !\lc3b|br_add_9|Add0~37_sumout  & ( !\lc3b|REGFILE|data~196_combout  & ( 
// (!\lc3b|pc|data[8]~1_combout  & ((!\lc3b|pcmux|Equal2~0_combout  & ((\lc3b|mdr|data [10]))) # (\lc3b|pcmux|Equal2~0_combout  & (\lc3b|br_add_11|Add0~37_sumout )))) ) ) )

	.dataa(!\lc3b|pc|data[8]~1_combout ),
	.datab(!\lc3b|br_add_11|Add0~37_sumout ),
	.datac(!\lc3b|pcmux|Equal2~0_combout ),
	.datad(!\lc3b|mdr|data [10]),
	.datae(!\lc3b|br_add_9|Add0~37_sumout ),
	.dataf(!\lc3b|REGFILE|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[10]~10 .extended_lut = "off";
defparam \lc3b|pcmux|f[10]~10 .lut_mask = 64'h02A207A752F257F7;
defparam \lc3b|pcmux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N19
dffeas \lc3b|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~37_sumout ),
	.asdata(\lc3b|pcmux|f[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[10] .is_wysiwyg = "true";
defparam \lc3b|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N20
stratixiii_lcell_comb \lc3b|plus_2|Add0~41 (
// Equation(s):
// \lc3b|plus_2|Add0~41_sumout  = SUM(( \lc3b|pc|data [11] ) + ( GND ) + ( \lc3b|plus_2|Add0~38  ))
// \lc3b|plus_2|Add0~42  = CARRY(( \lc3b|pc|data [11] ) + ( GND ) + ( \lc3b|plus_2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~41_sumout ),
	.cout(\lc3b|plus_2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~41 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N30
stratixiii_lcell_comb \lc3b|pcmux|f[11]~11 (
// Equation(s):
// \lc3b|pcmux|f[11]~11_combout  = ( \lc3b|REGFILE|data~204_combout  & ( \lc3b|pcmux|Equal2~0_combout  & ( (!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~41_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~41_sumout ))) ) ) ) # ( 
// !\lc3b|REGFILE|data~204_combout  & ( \lc3b|pcmux|Equal2~0_combout  & ( (!\lc3b|pc|data[8]~1_combout  & (\lc3b|br_add_11|Add0~41_sumout )) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|br_add_9|Add0~41_sumout ))) ) ) ) # ( \lc3b|REGFILE|data~204_combout  & ( 
// !\lc3b|pcmux|Equal2~0_combout  & ( (\lc3b|pc|data[8]~1_combout ) # (\lc3b|mdr|data [11]) ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( !\lc3b|pcmux|Equal2~0_combout  & ( (\lc3b|mdr|data [11] & !\lc3b|pc|data[8]~1_combout ) ) ) )

	.dataa(!\lc3b|mdr|data [11]),
	.datab(!\lc3b|br_add_11|Add0~41_sumout ),
	.datac(!\lc3b|pc|data[8]~1_combout ),
	.datad(!\lc3b|br_add_9|Add0~41_sumout ),
	.datae(!\lc3b|REGFILE|data~204_combout ),
	.dataf(!\lc3b|pcmux|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[11]~11 .extended_lut = "off";
defparam \lc3b|pcmux|f[11]~11 .lut_mask = 64'h50505F5F303F303F;
defparam \lc3b|pcmux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N21
dffeas \lc3b|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~41_sumout ),
	.asdata(\lc3b|pcmux|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[11] .is_wysiwyg = "true";
defparam \lc3b|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y29_N22
stratixiii_lcell_comb \lc3b|plus_2|Add0~45 (
// Equation(s):
// \lc3b|plus_2|Add0~45_sumout  = SUM(( \lc3b|pc|data [12] ) + ( GND ) + ( \lc3b|plus_2|Add0~42  ))
// \lc3b|plus_2|Add0~46  = CARRY(( \lc3b|pc|data [12] ) + ( GND ) + ( \lc3b|plus_2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|pc|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|plus_2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|plus_2|Add0~45_sumout ),
	.cout(\lc3b|plus_2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|plus_2|Add0~45 .extended_lut = "off";
defparam \lc3b|plus_2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \lc3b|plus_2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N34
stratixiii_lcell_comb \lc3b|pcmux|f[12]~12 (
// Equation(s):
// \lc3b|pcmux|f[12]~12_combout  = ( \lc3b|pc|data[8]~1_combout  & ( \lc3b|pcmux|Equal2~0_combout  & ( \lc3b|br_add_9|Add0~45_sumout  ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( \lc3b|pcmux|Equal2~0_combout  & ( \lc3b|br_add_11|Add0~45_sumout  ) ) ) # ( 
// \lc3b|pc|data[8]~1_combout  & ( !\lc3b|pcmux|Equal2~0_combout  & ( \lc3b|REGFILE|data~180_combout  ) ) ) # ( !\lc3b|pc|data[8]~1_combout  & ( !\lc3b|pcmux|Equal2~0_combout  & ( \lc3b|mdr|data [12] ) ) )

	.dataa(!\lc3b|br_add_11|Add0~45_sumout ),
	.datab(!\lc3b|REGFILE|data~180_combout ),
	.datac(!\lc3b|mdr|data [12]),
	.datad(!\lc3b|br_add_9|Add0~45_sumout ),
	.datae(!\lc3b|pc|data[8]~1_combout ),
	.dataf(!\lc3b|pcmux|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[12]~12 .extended_lut = "off";
defparam \lc3b|pcmux|f[12]~12 .lut_mask = 64'h0F0F3333555500FF;
defparam \lc3b|pcmux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N23
dffeas \lc3b|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~45_sumout ),
	.asdata(\lc3b|pcmux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[12] .is_wysiwyg = "true";
defparam \lc3b|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N14
stratixiii_lcell_comb \lc3b|pcmux|f[13]~13 (
// Equation(s):
// \lc3b|pcmux|f[13]~13_combout  = ( \lc3b|br_add_9|Add0~49_sumout  & ( \lc3b|br_add_11|Add0~49_sumout  & ( ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|mdr|data [13])) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|REGFILE|data~188_combout )))) # 
// (\lc3b|pcmux|Equal2~0_combout ) ) ) ) # ( !\lc3b|br_add_9|Add0~49_sumout  & ( \lc3b|br_add_11|Add0~49_sumout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|mdr|data [13])) # (\lc3b|pc|data[8]~1_combout  & 
// ((\lc3b|REGFILE|data~188_combout ))))) # (\lc3b|pcmux|Equal2~0_combout  & (((!\lc3b|pc|data[8]~1_combout )))) ) ) ) # ( \lc3b|br_add_9|Add0~49_sumout  & ( !\lc3b|br_add_11|Add0~49_sumout  & ( (!\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout 
//  & (\lc3b|mdr|data [13])) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|REGFILE|data~188_combout ))))) # (\lc3b|pcmux|Equal2~0_combout  & (((\lc3b|pc|data[8]~1_combout )))) ) ) ) # ( !\lc3b|br_add_9|Add0~49_sumout  & ( !\lc3b|br_add_11|Add0~49_sumout  & ( 
// (!\lc3b|pcmux|Equal2~0_combout  & ((!\lc3b|pc|data[8]~1_combout  & (\lc3b|mdr|data [13])) # (\lc3b|pc|data[8]~1_combout  & ((\lc3b|REGFILE|data~188_combout ))))) ) ) )

	.dataa(!\lc3b|mdr|data [13]),
	.datab(!\lc3b|pcmux|Equal2~0_combout ),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(!\lc3b|pc|data[8]~1_combout ),
	.datae(!\lc3b|br_add_9|Add0~49_sumout ),
	.dataf(!\lc3b|br_add_11|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|pcmux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|pcmux|f[13]~13 .extended_lut = "off";
defparam \lc3b|pcmux|f[13]~13 .lut_mask = 64'h440C443F770C773F;
defparam \lc3b|pcmux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y29_N25
dffeas \lc3b|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|plus_2|Add0~49_sumout ),
	.asdata(\lc3b|pcmux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lc3b|pcmux|Equal0~0_combout ),
	.ena(\controller|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|pc|data[13] .is_wysiwyg = "true";
defparam \lc3b|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N24
stratixiii_lcell_comb \lc3b|regfilemux|f[13]~32 (
// Equation(s):
// \lc3b|regfilemux|f[13]~32_combout  = ( \lc3b|mdr|data [13] & ( (!\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|regfilemux|f[11]~7_combout )) # (\lc3b|pc|data [13]))) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Equal0~6_combout )))) ) ) # ( 
// !\lc3b|mdr|data [13] & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|pc|data [13] & (!\lc3b|regfilemux|f[11]~7_combout ))) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Equal0~6_combout )))) ) )

	.dataa(!\lc3b|pc|data [13]),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|regfilemux|f[11]~7_combout ),
	.datad(!\lc3b|ALU|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|mdr|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[13]~32 .extended_lut = "off";
defparam \lc3b|regfilemux|f[13]~32 .lut_mask = 64'h407340734C7F4C7F;
defparam \lc3b|regfilemux|f[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N16
stratixiii_lcell_comb \lc3b|regfilemux|f[13]~33 (
// Equation(s):
// \lc3b|regfilemux|f[13]~33_combout  = ( \lc3b|regfilemux|f[13]~32_combout  & ( (((\lc3b|regfilemux|f[11]~6_combout  & \lc3b|br_add_9|Add0~49_sumout )) # (\lc3b|regfilemux|f[11]~5_combout )) # (\lc3b|regfilemux|f[15]~8_combout ) ) ) # ( 
// !\lc3b|regfilemux|f[13]~32_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[11]~6_combout  & \lc3b|br_add_9|Add0~49_sumout )) ) )

	.dataa(!\lc3b|regfilemux|f[15]~8_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|regfilemux|f[11]~6_combout ),
	.datad(!\lc3b|br_add_9|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\lc3b|regfilemux|f[13]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[13]~33 .extended_lut = "off";
defparam \lc3b|regfilemux|f[13]~33 .lut_mask = 64'h000C000C777F777F;
defparam \lc3b|regfilemux|f[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N10
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~29 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~29_combout  = ( \lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~196_combout  ) ) # ( !\lc3b|alumux|f[1]~5_combout  & ( \lc3b|REGFILE|data~180_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~196_combout ),
	.datad(!\lc3b|REGFILE|data~180_combout ),
	.datae(gnd),
	.dataf(!\lc3b|alumux|f[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~29 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \lc3b|ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N2
stratixiii_lcell_comb \lc3b|ALU|Selector2~1 (
// Equation(s):
// \lc3b|ALU|Selector2~1_combout  = ( \lc3b|ALU|Selector2~0_combout  & ( \lc3b|ALU|ShiftLeft0~21_combout  & ( (!\lc3b|ALU|Selector1~0_combout ) # ((!\lc3b|ALU|Selector9~0_combout  & ((\lc3b|ALU|ShiftLeft0~14_combout ))) # (\lc3b|ALU|Selector9~0_combout  & 
// (\lc3b|ALU|ShiftLeft0~29_combout ))) ) ) ) # ( !\lc3b|ALU|Selector2~0_combout  & ( \lc3b|ALU|ShiftLeft0~21_combout  & ( (!\lc3b|ALU|Selector1~0_combout  & (((!\lc3b|ALU|Selector9~0_combout )))) # (\lc3b|ALU|Selector1~0_combout  & 
// ((!\lc3b|ALU|Selector9~0_combout  & ((\lc3b|ALU|ShiftLeft0~14_combout ))) # (\lc3b|ALU|Selector9~0_combout  & (\lc3b|ALU|ShiftLeft0~29_combout )))) ) ) ) # ( \lc3b|ALU|Selector2~0_combout  & ( !\lc3b|ALU|ShiftLeft0~21_combout  & ( 
// (!\lc3b|ALU|Selector1~0_combout  & (((\lc3b|ALU|Selector9~0_combout )))) # (\lc3b|ALU|Selector1~0_combout  & ((!\lc3b|ALU|Selector9~0_combout  & ((\lc3b|ALU|ShiftLeft0~14_combout ))) # (\lc3b|ALU|Selector9~0_combout  & (\lc3b|ALU|ShiftLeft0~29_combout 
// )))) ) ) ) # ( !\lc3b|ALU|Selector2~0_combout  & ( !\lc3b|ALU|ShiftLeft0~21_combout  & ( (\lc3b|ALU|Selector1~0_combout  & ((!\lc3b|ALU|Selector9~0_combout  & ((\lc3b|ALU|ShiftLeft0~14_combout ))) # (\lc3b|ALU|Selector9~0_combout  & 
// (\lc3b|ALU|ShiftLeft0~29_combout )))) ) ) )

	.dataa(!\lc3b|ALU|ShiftLeft0~29_combout ),
	.datab(!\lc3b|ALU|ShiftLeft0~14_combout ),
	.datac(!\lc3b|ALU|Selector1~0_combout ),
	.datad(!\lc3b|ALU|Selector9~0_combout ),
	.datae(!\lc3b|ALU|Selector2~0_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~1 .lut_mask = 64'h030503F5F305F3F5;
defparam \lc3b|ALU|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N14
stratixiii_lcell_comb \lc3b|ALU|Selector2~3 (
// Equation(s):
// \lc3b|ALU|Selector2~3_combout  = ( \lc3b|REGFILE|data~340_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((!\lc3b|alumux|Equal0~0_combout ) # (\lc3b|alumux|f~7_combout ))) ) ) # ( !\lc3b|REGFILE|data~340_combout  & ( (\lc3b|alumux|f~7_combout  & 
// (\lc3b|ALU|Equal0~2_combout  & \lc3b|alumux|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\lc3b|alumux|f~7_combout ),
	.datac(!\lc3b|ALU|Equal0~2_combout ),
	.datad(!\lc3b|alumux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~3 .lut_mask = 64'h000300030F030F03;
defparam \lc3b|ALU|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N30
stratixiii_lcell_comb \lc3b|ALU|Selector2~4 (
// Equation(s):
// \lc3b|ALU|Selector2~4_combout  = ( \lc3b|ALU|Equal0~4_combout  & ( (!\lc3b|ALU|Equal0~5_combout  & !\lc3b|REGFILE|data~188_combout ) ) ) # ( !\lc3b|ALU|Equal0~4_combout  & ( (!\lc3b|REGFILE|data~188_combout  & (!\lc3b|ALU|Equal0~5_combout )) # 
// (\lc3b|REGFILE|data~188_combout  & ((!\lc3b|ALU|Selector2~3_combout ))) ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Selector2~3_combout ),
	.datad(!\lc3b|REGFILE|data~188_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~4 .lut_mask = 64'hAAF0AAF0AA00AA00;
defparam \lc3b|ALU|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N6
stratixiii_lcell_comb \lc3b|ALU|Selector2~2 (
// Equation(s):
// \lc3b|ALU|Selector2~2_combout  = ( \lc3b|ALU|Equal0~0_combout  & ( (!\lc3b|ALU|Selector13~1_combout  & (((\lc3b|REGFILE|data~156_combout )))) # (\lc3b|ALU|Selector13~1_combout  & (((\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~156_combout )) # 
// (\lc3b|ALU|ShiftRight0~4_combout ))) ) )

	.dataa(!\lc3b|ALU|Selector13~1_combout ),
	.datab(!\lc3b|alumux|f[1]~5_combout ),
	.datac(!\lc3b|ALU|ShiftRight0~4_combout ),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~2 .lut_mask = 64'h0000000005BF05BF;
defparam \lc3b|ALU|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N10
stratixiii_lcell_comb \lc3b|ALU|Selector2~5 (
// Equation(s):
// \lc3b|ALU|Selector2~5_combout  = ( !\lc3b|ALU|Selector2~2_combout  & ( (\lc3b|ALU|Selector2~4_combout  & ((!\lc3b|ALU|Selector13~1_combout ) # ((!\lc3b|ALU|Equal0~1_combout ) # (!\lc3b|ALU|ShiftRight0~1_combout )))) ) )

	.dataa(!\lc3b|ALU|Selector13~1_combout ),
	.datab(!\lc3b|ALU|Equal0~1_combout ),
	.datac(!\lc3b|ALU|ShiftRight0~1_combout ),
	.datad(!\lc3b|ALU|Selector2~4_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~5 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~5 .lut_mask = 64'h00FE00FE00000000;
defparam \lc3b|ALU|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N16
stratixiii_lcell_comb \lc3b|regfilemux|f[13]~13 (
// Equation(s):
// \lc3b|regfilemux|f[13]~13_combout  = ( \lc3b|ALU|Add0~53_sumout  & ( \lc3b|ALU|Selector2~5_combout  & ( ((\lc3b|ALU|Selector2~1_combout  & (\lc3b|regfilemux|f[11]~5_combout  & \lc3b|ALU|Selector3~0_combout ))) # (\lc3b|regfilemux|f[13]~33_combout ) ) ) ) 
// # ( !\lc3b|ALU|Add0~53_sumout  & ( \lc3b|ALU|Selector2~5_combout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[13]~33_combout )) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Selector2~1_combout  & \lc3b|ALU|Selector3~0_combout )))) 
// ) ) ) # ( \lc3b|ALU|Add0~53_sumout  & ( !\lc3b|ALU|Selector2~5_combout  & ( (\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[13]~33_combout ) ) ) ) # ( !\lc3b|ALU|Add0~53_sumout  & ( !\lc3b|ALU|Selector2~5_combout  & ( 
// (\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[13]~33_combout ) ) ) )

	.dataa(!\lc3b|regfilemux|f[13]~33_combout ),
	.datab(!\lc3b|ALU|Selector2~1_combout ),
	.datac(!\lc3b|regfilemux|f[11]~5_combout ),
	.datad(!\lc3b|ALU|Selector3~0_combout ),
	.datae(!\lc3b|ALU|Add0~53_sumout ),
	.dataf(!\lc3b|ALU|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[13]~13 .extended_lut = "off";
defparam \lc3b|regfilemux|f[13]~13 .lut_mask = 64'h5F5F5F5F50535557;
defparam \lc3b|regfilemux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \lc3b|REGFILE|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~93 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~184 (
// Equation(s):
// \lc3b|REGFILE|data~184_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~13_q ))) # (\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~29_q )))) # 
// (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & ((\lc3b|REGFILE|data~45_q ))) # (\lc3b|storemux|f[0]~2_combout  & 
// (\lc3b|REGFILE|data~61_q )))) # (\lc3b|storemux|f[2]~0_combout  & (((\lc3b|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\lc3b|REGFILE|data~29_q ),
	.datab(!\lc3b|REGFILE|data~61_q ),
	.datac(!\lc3b|REGFILE|data~45_q ),
	.datad(!\lc3b|storemux|f[2]~0_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|storemux|f[0]~2_combout ),
	.datag(!\lc3b|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~184 .extended_lut = "on";
defparam \lc3b|REGFILE|data~184 .lut_mask = 64'h0F000F0055FF33FF;
defparam \lc3b|REGFILE|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N28
stratixiii_lcell_comb \lc3b|REGFILE|data~188 (
// Equation(s):
// \lc3b|REGFILE|data~188_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|REGFILE|data~184_combout ))))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~184_combout  & (((\lc3b|REGFILE|data~77_q )))) # 
// (\lc3b|REGFILE|data~184_combout  & (\lc3b|REGFILE|data~93_q )))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~184_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~184_combout  & 
// (\lc3b|REGFILE|data~109_q )) # (\lc3b|REGFILE|data~184_combout  & ((\lc3b|REGFILE|data~125_q )))))) ) )

	.dataa(!\lc3b|REGFILE|data~93_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~109_q ),
	.datad(!\lc3b|REGFILE|data~184_combout ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~125_q ),
	.datag(!\lc3b|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~188 .extended_lut = "on";
defparam \lc3b|REGFILE|data~188 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \lc3b|REGFILE|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N24
stratixiii_lcell_comb \lc3b|ALU|Add0~49 (
// Equation(s):
// \lc3b|ALU|Add0~49_sumout  = SUM(( \lc3b|REGFILE|data~180_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~292_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~46  ))
// \lc3b|ALU|Add0~50  = CARRY(( \lc3b|REGFILE|data~180_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~292_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~46  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~180_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~49_sumout ),
	.cout(\lc3b|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~49 .extended_lut = "off";
defparam \lc3b|ALU|Add0~49 .lut_mask = 64'h0000EE2200000F0F;
defparam \lc3b|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N26
stratixiii_lcell_comb \lc3b|ALU|Add0~53 (
// Equation(s):
// \lc3b|ALU|Add0~53_sumout  = SUM(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~340_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~188_combout  ) + ( \lc3b|ALU|Add0~50  ))
// \lc3b|ALU|Add0~54  = CARRY(( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~340_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|REGFILE|data~188_combout  ) + ( \lc3b|ALU|Add0~50  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~188_combout ),
	.datad(!\lc3b|REGFILE|data~340_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~53_sumout ),
	.cout(\lc3b|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~53 .extended_lut = "off";
defparam \lc3b|ALU|Add0~53 .lut_mask = 64'h0000F0F0000011DD;
defparam \lc3b|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N26
stratixiii_lcell_comb \lc3b|ALU|Selector2~6 (
// Equation(s):
// \lc3b|ALU|Selector2~6_combout  = ( \lc3b|ALU|Selector2~1_combout  & ( (!\lc3b|ALU|Selector2~5_combout ) # (((\lc3b|ALU|Add0~53_sumout  & \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|Selector3~0_combout )) ) ) # ( !\lc3b|ALU|Selector2~1_combout  & ( 
// (!\lc3b|ALU|Selector2~5_combout ) # ((\lc3b|ALU|Add0~53_sumout  & \lc3b|ALU|Equal0~6_combout )) ) )

	.dataa(!\lc3b|ALU|Add0~53_sumout ),
	.datab(!\lc3b|ALU|Selector2~5_combout ),
	.datac(!\lc3b|ALU|Selector3~0_combout ),
	.datad(!\lc3b|ALU|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector2~6 .extended_lut = "off";
defparam \lc3b|ALU|Selector2~6 .lut_mask = 64'hCCDDCCDDCFDFCFDF;
defparam \lc3b|ALU|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N94
stratixiii_io_ibuf \mem_rdata[13]~input (
	.i(mem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[13]~input_o ));
// synopsys translate_off
defparam \mem_rdata[13]~input .bus_hold = "false";
defparam \mem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y32_N27
dffeas \lc3b|mdr|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector2~6_combout ),
	.asdata(\mem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[13] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \lc3b|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[13] .is_wysiwyg = "true";
defparam \lc3b|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N4
stratixiii_lcell_comb \controller|Selector38~0 (
// Equation(s):
// \controller|Selector38~0_combout  = ( \lc3b|IR|data [13] & ( (!\lc3b|IR|data [14] & (\controller|state.decode~q  & (!\lc3b|IR|data [12] & !\lc3b|IR|data [15]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\controller|state.decode~q ),
	.datac(!\lc3b|IR|data [12]),
	.datad(!\lc3b|IR|data [15]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector38~0 .extended_lut = "off";
defparam \controller|Selector38~0 .lut_mask = 64'h0000000020002000;
defparam \controller|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \controller|state.s_ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldb1 .is_wysiwyg = "true";
defparam \controller|state.s_ldb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N30
stratixiii_lcell_comb \controller|Selector39~0 (
// Equation(s):
// \controller|Selector39~0_combout  = ((!\mem_resp~input_o  & \controller|state.s_ldb2~q )) # (\controller|state.s_ldb1~q )

	.dataa(!\controller|state.s_ldb1~q ),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(!\controller|state.s_ldb2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector39~0 .extended_lut = "off";
defparam \controller|Selector39~0 .lut_mask = 64'h55DD55DD55DD55DD;
defparam \controller|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N31
dffeas \controller|state.s_ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldb2 .is_wysiwyg = "true";
defparam \controller|state.s_ldb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N32
stratixiii_lcell_comb \controller|Selector40~0 (
// Equation(s):
// \controller|Selector40~0_combout  = (\mem_resp~input_o  & \controller|state.s_ldb2~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(!\controller|state.s_ldb2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector40~0 .extended_lut = "off";
defparam \controller|Selector40~0 .lut_mask = 64'h0033003300330033;
defparam \controller|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N33
dffeas \controller|state.s_ldb3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_ldb3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_ldb3 .is_wysiwyg = "true";
defparam \controller|state.s_ldb3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N16
stratixiii_lcell_comb \lc3b|regfilemux|f[11]~7 (
// Equation(s):
// \lc3b|regfilemux|f[11]~7_combout  = ( \controller|WideOr10~1_combout  & ( (!\controller|state.s_ldb3~q  & (((\controller|state.ldr2~q ) # (\controller|state.s_ldi5~q )) # (\controller|state.s_lea~q ))) ) )

	.dataa(!\controller|state.s_ldb3~q ),
	.datab(!\controller|state.s_lea~q ),
	.datac(!\controller|state.s_ldi5~q ),
	.datad(!\controller|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\controller|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[11]~7 .extended_lut = "off";
defparam \lc3b|regfilemux|f[11]~7 .lut_mask = 64'h000000002AAA2AAA;
defparam \lc3b|regfilemux|f[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N18
stratixiii_lcell_comb \lc3b|regfilemux|f[12]~35 (
// Equation(s):
// \lc3b|regfilemux|f[12]~35_combout  = ( \lc3b|pc|data [12] & ( \lc3b|regfilemux|f[15]~8_combout  & ( (!\lc3b|regfilemux|f[11]~7_combout ) # (\lc3b|mdr|data [12]) ) ) ) # ( !\lc3b|pc|data [12] & ( \lc3b|regfilemux|f[15]~8_combout  & ( 
// (\lc3b|regfilemux|f[11]~7_combout  & \lc3b|mdr|data [12]) ) ) )

	.dataa(gnd),
	.datab(!\lc3b|regfilemux|f[11]~7_combout ),
	.datac(!\lc3b|mdr|data [12]),
	.datad(gnd),
	.datae(!\lc3b|pc|data [12]),
	.dataf(!\lc3b|regfilemux|f[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[12]~35 .extended_lut = "off";
defparam \lc3b|regfilemux|f[12]~35 .lut_mask = 64'h000000000303CFCF;
defparam \lc3b|regfilemux|f[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N12
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~27 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~27_combout  = ( \lc3b|REGFILE|data~204_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout ) # (\lc3b|REGFILE|data~220_combout ) ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( \lc3b|alumux|f[0]~4_combout  & ( 
// (\lc3b|alumux|f[1]~5_combout  & \lc3b|REGFILE|data~220_combout ) ) ) ) # ( \lc3b|REGFILE|data~204_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & 
// (\lc3b|REGFILE|data~196_combout )) ) ) ) # ( !\lc3b|REGFILE|data~204_combout  & ( !\lc3b|alumux|f[0]~4_combout  & ( (!\lc3b|alumux|f[1]~5_combout  & ((\lc3b|REGFILE|data~180_combout ))) # (\lc3b|alumux|f[1]~5_combout  & (\lc3b|REGFILE|data~196_combout )) 
// ) ) )

	.dataa(!\lc3b|REGFILE|data~196_combout ),
	.datab(!\lc3b|alumux|f[1]~5_combout ),
	.datac(!\lc3b|REGFILE|data~180_combout ),
	.datad(!\lc3b|REGFILE|data~220_combout ),
	.datae(!\lc3b|REGFILE|data~204_combout ),
	.dataf(!\lc3b|alumux|f[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~27 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \lc3b|ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N38
stratixiii_lcell_comb \lc3b|ALU|ShiftLeft0~28 (
// Equation(s):
// \lc3b|ALU|ShiftLeft0~28_combout  = ( \lc3b|ALU|ShiftLeft0~17_combout  & ( \lc3b|ALU|ShiftLeft0~18_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((!\lc3b|alumux|f[3]~6_combout  & ((!\lc3b|ALU|ShiftLeft0~27_combout ))) # (\lc3b|alumux|f[3]~6_combout  & 
// (!\lc3b|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~17_combout  & ( \lc3b|ALU|ShiftLeft0~18_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((!\lc3b|alumux|f[3]~6_combout  & ((!\lc3b|ALU|ShiftLeft0~27_combout ))) # 
// (\lc3b|alumux|f[3]~6_combout  & (!\lc3b|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( \lc3b|ALU|ShiftLeft0~17_combout  & ( !\lc3b|ALU|ShiftLeft0~18_combout  & ( (!\lc3b|alumux|f[2]~2_combout  & ((!\lc3b|alumux|f[3]~6_combout  & 
// ((!\lc3b|ALU|ShiftLeft0~27_combout ))) # (\lc3b|alumux|f[3]~6_combout  & (!\lc3b|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\lc3b|ALU|ShiftLeft0~17_combout  & ( !\lc3b|ALU|ShiftLeft0~18_combout  & ( ((!\lc3b|alumux|f[3]~6_combout  & 
// ((!\lc3b|ALU|ShiftLeft0~27_combout ))) # (\lc3b|alumux|f[3]~6_combout  & (!\lc3b|ALU|ShiftLeft0~13_combout ))) # (\lc3b|alumux|f[2]~2_combout ) ) ) )

	.dataa(!\lc3b|alumux|f[2]~2_combout ),
	.datab(!\lc3b|alumux|f[3]~6_combout ),
	.datac(!\lc3b|ALU|ShiftLeft0~13_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~27_combout ),
	.datae(!\lc3b|ALU|ShiftLeft0~17_combout ),
	.dataf(!\lc3b|ALU|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \lc3b|ALU|ShiftLeft0~28 .lut_mask = 64'hFD75A820A820A820;
defparam \lc3b|ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N8
stratixiii_lcell_comb \lc3b|regfilemux|f[12]~34 (
// Equation(s):
// \lc3b|regfilemux|f[12]~34_combout  = ( \lc3b|br_add_9|Add0~45_sumout  & ( (!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[11]~6_combout )) # (\lc3b|regfilemux|f[11]~5_combout  & (((\lc3b|ALU|Selector3~0_combout  & 
// !\lc3b|ALU|ShiftLeft0~28_combout )))) ) ) # ( !\lc3b|br_add_9|Add0~45_sumout  & ( (\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|ALU|Selector3~0_combout  & !\lc3b|ALU|ShiftLeft0~28_combout )) ) )

	.dataa(!\lc3b|regfilemux|f[11]~6_combout ),
	.datab(!\lc3b|regfilemux|f[11]~5_combout ),
	.datac(!\lc3b|ALU|Selector3~0_combout ),
	.datad(!\lc3b|ALU|ShiftLeft0~28_combout ),
	.datae(gnd),
	.dataf(!\lc3b|br_add_9|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[12]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[12]~34 .extended_lut = "off";
defparam \lc3b|regfilemux|f[12]~34 .lut_mask = 64'h0300030047444744;
defparam \lc3b|regfilemux|f[12]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N32
stratixiii_lcell_comb \lc3b|ALU|Selector3~1 (
// Equation(s):
// \lc3b|ALU|Selector3~1_combout  = ( \lc3b|REGFILE|data~292_combout  & ( (\lc3b|ALU|Equal0~2_combout  & ((!\lc3b|alumux|Equal0~0_combout ) # (\lc3b|alumux|f~7_combout ))) ) ) # ( !\lc3b|REGFILE|data~292_combout  & ( (\lc3b|alumux|Equal0~0_combout  & 
// (\lc3b|ALU|Equal0~2_combout  & \lc3b|alumux|f~7_combout )) ) )

	.dataa(!\lc3b|alumux|Equal0~0_combout ),
	.datab(!\lc3b|ALU|Equal0~2_combout ),
	.datac(!\lc3b|alumux|f~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector3~1 .extended_lut = "off";
defparam \lc3b|ALU|Selector3~1 .lut_mask = 64'h0101010123232323;
defparam \lc3b|ALU|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N12
stratixiii_lcell_comb \lc3b|ALU|Selector3~2 (
// Equation(s):
// \lc3b|ALU|Selector3~2_combout  = ( \lc3b|REGFILE|data~180_combout  & ( (!\lc3b|ALU|Equal0~4_combout  & !\lc3b|ALU|Selector3~1_combout ) ) ) # ( !\lc3b|REGFILE|data~180_combout  & ( !\lc3b|ALU|Equal0~5_combout  ) )

	.dataa(!\lc3b|ALU|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|Equal0~4_combout ),
	.datad(!\lc3b|ALU|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector3~2 .extended_lut = "off";
defparam \lc3b|ALU|Selector3~2 .lut_mask = 64'hAAAAAAAAF000F000;
defparam \lc3b|ALU|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N36
stratixiii_lcell_comb \lc3b|ALU|Selector3~3 (
// Equation(s):
// \lc3b|ALU|Selector3~3_combout  = ( \lc3b|ALU|Selector3~2_combout  & ( \lc3b|ALU|Equal0~0_combout  & ( (!\lc3b|ALU|Selector13~1_combout  & (!\lc3b|REGFILE|data~156_combout )) # (\lc3b|ALU|Selector13~1_combout  & ((!\lc3b|ALU|ShiftRight1~0_combout ))) ) ) ) 
// # ( \lc3b|ALU|Selector3~2_combout  & ( !\lc3b|ALU|Equal0~0_combout  & ( (!\lc3b|ALU|Selector13~1_combout ) # ((!\lc3b|ALU|ShiftRight1~0_combout ) # (!\lc3b|ALU|Equal0~1_combout )) ) ) )

	.dataa(!\lc3b|REGFILE|data~156_combout ),
	.datab(!\lc3b|ALU|Selector13~1_combout ),
	.datac(!\lc3b|ALU|ShiftRight1~0_combout ),
	.datad(!\lc3b|ALU|Equal0~1_combout ),
	.datae(!\lc3b|ALU|Selector3~2_combout ),
	.dataf(!\lc3b|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector3~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector3~3 .lut_mask = 64'h0000FFFC0000B8B8;
defparam \lc3b|ALU|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N4
stratixiii_lcell_comb \lc3b|regfilemux|f[12]~12 (
// Equation(s):
// \lc3b|regfilemux|f[12]~12_combout  = ( \lc3b|ALU|Selector3~3_combout  & ( \lc3b|ALU|Add0~49_sumout  & ( ((!\lc3b|regfilemux|f[11]~5_combout  & (\lc3b|regfilemux|f[12]~35_combout )) # (\lc3b|regfilemux|f[11]~5_combout  & ((\lc3b|ALU|Equal0~6_combout )))) # 
// (\lc3b|regfilemux|f[12]~34_combout ) ) ) ) # ( !\lc3b|ALU|Selector3~3_combout  & ( \lc3b|ALU|Add0~49_sumout  & ( ((\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[12]~34_combout )) # (\lc3b|regfilemux|f[12]~35_combout ) ) ) ) # ( 
// \lc3b|ALU|Selector3~3_combout  & ( !\lc3b|ALU|Add0~49_sumout  & ( ((\lc3b|regfilemux|f[12]~35_combout  & !\lc3b|regfilemux|f[11]~5_combout )) # (\lc3b|regfilemux|f[12]~34_combout ) ) ) ) # ( !\lc3b|ALU|Selector3~3_combout  & ( !\lc3b|ALU|Add0~49_sumout  & 
// ( ((\lc3b|regfilemux|f[11]~5_combout ) # (\lc3b|regfilemux|f[12]~34_combout )) # (\lc3b|regfilemux|f[12]~35_combout ) ) ) )

	.dataa(!\lc3b|regfilemux|f[12]~35_combout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|regfilemux|f[12]~34_combout ),
	.datad(!\lc3b|regfilemux|f[11]~5_combout ),
	.datae(!\lc3b|ALU|Selector3~3_combout ),
	.dataf(!\lc3b|ALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|regfilemux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|regfilemux|f[12]~12 .extended_lut = "off";
defparam \lc3b|regfilemux|f[12]~12 .lut_mask = 64'h5FFF5F0F5FFF5F3F;
defparam \lc3b|regfilemux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \lc3b|REGFILE|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|regfilemux|f[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lc3b|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|REGFILE|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|REGFILE|data~124 .is_wysiwyg = "true";
defparam \lc3b|REGFILE|data~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N12
stratixiii_lcell_comb \lc3b|REGFILE|data~176 (
// Equation(s):
// \lc3b|REGFILE|data~176_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~12_q )) # (\lc3b|storemux|f[0]~2_combout  & (((\lc3b|REGFILE|data~28_q )))))) # 
// (\lc3b|storemux|f[2]~0_combout  & (\lc3b|storemux|f[0]~2_combout )) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|storemux|f[0]~2_combout  & (\lc3b|REGFILE|data~44_q )) # (\lc3b|storemux|f[0]~2_combout  & 
// (((\lc3b|REGFILE|data~60_q )))))) # (\lc3b|storemux|f[2]~0_combout  & (\lc3b|storemux|f[0]~2_combout )) ) )

	.dataa(!\lc3b|storemux|f[2]~0_combout ),
	.datab(!\lc3b|storemux|f[0]~2_combout ),
	.datac(!\lc3b|REGFILE|data~44_q ),
	.datad(!\lc3b|REGFILE|data~60_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~28_q ),
	.datag(!\lc3b|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~176 .extended_lut = "on";
defparam \lc3b|REGFILE|data~176 .lut_mask = 64'h1919193B3B3B193B;
defparam \lc3b|REGFILE|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N24
stratixiii_lcell_comb \lc3b|REGFILE|data~180 (
// Equation(s):
// \lc3b|REGFILE|data~180_combout  = ( !\lc3b|storemux|f[1]~1_combout  & ( ((!\lc3b|storemux|f[2]~0_combout  & (((\lc3b|REGFILE|data~176_combout )))) # (\lc3b|storemux|f[2]~0_combout  & ((!\lc3b|REGFILE|data~176_combout  & (\lc3b|REGFILE|data~76_q )) # 
// (\lc3b|REGFILE|data~176_combout  & ((\lc3b|REGFILE|data~92_q )))))) ) ) # ( \lc3b|storemux|f[1]~1_combout  & ( (!\lc3b|storemux|f[2]~0_combout  & ((((\lc3b|REGFILE|data~176_combout ))))) # (\lc3b|storemux|f[2]~0_combout  & 
// (((!\lc3b|REGFILE|data~176_combout  & ((\lc3b|REGFILE|data~108_q ))) # (\lc3b|REGFILE|data~176_combout  & (\lc3b|REGFILE|data~124_q ))))) ) )

	.dataa(!\lc3b|REGFILE|data~124_q ),
	.datab(!\lc3b|storemux|f[2]~0_combout ),
	.datac(!\lc3b|REGFILE|data~108_q ),
	.datad(!\lc3b|REGFILE|data~92_q ),
	.datae(!\lc3b|storemux|f[1]~1_combout ),
	.dataf(!\lc3b|REGFILE|data~176_combout ),
	.datag(!\lc3b|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|REGFILE|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|REGFILE|data~180 .extended_lut = "on";
defparam \lc3b|REGFILE|data~180 .lut_mask = 64'h03030303CCFFDDDD;
defparam \lc3b|REGFILE|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N20
stratixiii_lcell_comb \lc3b|ALU|Selector3~4 (
// Equation(s):
// \lc3b|ALU|Selector3~4_combout  = ( \lc3b|ALU|ShiftLeft0~28_combout  & ( (!\lc3b|ALU|Selector3~3_combout ) # ((\lc3b|ALU|Add0~49_sumout  & \lc3b|ALU|Equal0~6_combout )) ) ) # ( !\lc3b|ALU|ShiftLeft0~28_combout  & ( (!\lc3b|ALU|Selector3~3_combout ) # 
// (((\lc3b|ALU|Add0~49_sumout  & \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|Selector3~0_combout )) ) )

	.dataa(!\lc3b|ALU|Add0~49_sumout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector3~3_combout ),
	.datad(!\lc3b|ALU|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector3~4 .extended_lut = "off";
defparam \lc3b|ALU|Selector3~4 .lut_mask = 64'hF1FFF1FFF1F1F1F1;
defparam \lc3b|ALU|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N63
stratixiii_io_ibuf \mem_rdata[12]~input (
	.i(mem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[12]~input_o ));
// synopsys translate_off
defparam \mem_rdata[12]~input .bus_hold = "false";
defparam \mem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \lc3b|mdr|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector3~4_combout ),
	.asdata(\mem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[12] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \lc3b|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[12] .is_wysiwyg = "true";
defparam \lc3b|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N2
stratixiii_lcell_comb \controller|Selector23~0 (
// Equation(s):
// \controller|Selector23~0_combout  = ( \controller|state.decode~q  & ( \lc3b|IR|data [13] & ( \controller|state.fetch3~q  ) ) ) # ( !\controller|state.decode~q  & ( \lc3b|IR|data [13] & ( \controller|state.fetch3~q  ) ) ) # ( \controller|state.decode~q  & 
// ( !\lc3b|IR|data [13] & ( ((!\lc3b|IR|data [12] & (\lc3b|IR|data [15] & !\lc3b|IR|data [14]))) # (\controller|state.fetch3~q ) ) ) ) # ( !\controller|state.decode~q  & ( !\lc3b|IR|data [13] & ( \controller|state.fetch3~q  ) ) )

	.dataa(!\lc3b|IR|data [12]),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.fetch3~q ),
	.datad(!\lc3b|IR|data [14]),
	.datae(!\controller|state.decode~q ),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector23~0 .extended_lut = "off";
defparam \controller|Selector23~0 .lut_mask = 64'h0F0F2F0F0F0F0F0F;
defparam \controller|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \controller|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.decode .is_wysiwyg = "true";
defparam \controller|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N30
stratixiii_lcell_comb \controller|Selector25~0 (
// Equation(s):
// \controller|Selector25~0_combout  = ( !\lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (\controller|state.decode~q  & (!\lc3b|IR|data [15] & \lc3b|IR|data [12]))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\controller|state.decode~q ),
	.datac(!\lc3b|IR|data [15]),
	.datad(!\lc3b|IR|data [12]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector25~0 .extended_lut = "off";
defparam \controller|Selector25~0 .lut_mask = 64'h0010001000000000;
defparam \controller|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \controller|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.s_and .is_wysiwyg = "true";
defparam \controller|state.s_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N24
stratixiii_lcell_comb \lc3b|alumux|f[2]~1 (
// Equation(s):
// \lc3b|alumux|f[2]~1_combout  = ( \controller|state.s_add~q  & ( (!\controller|state.shf~q  & !\lc3b|IR|data [5]) ) ) # ( !\controller|state.s_add~q  & ( (!\controller|state.shf~q  & ((!\controller|state.s_and~q ) # (!\lc3b|IR|data [5]))) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\controller|state.s_and~q ),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f[2]~1 .extended_lut = "off";
defparam \lc3b|alumux|f[2]~1 .lut_mask = 64'hA8A8A8A8A0A0A0A0;
defparam \lc3b|alumux|f[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N6
stratixiii_lcell_comb \lc3b|alumux|Equal0~0 (
// Equation(s):
// \lc3b|alumux|Equal0~0_combout  = (!\lc3b|alumux|f[2]~1_combout ) # (!\lc3b|alumux|f~3_combout )

	.dataa(gnd),
	.datab(!\lc3b|alumux|f[2]~1_combout ),
	.datac(!\lc3b|alumux|f~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|Equal0~0 .extended_lut = "off";
defparam \lc3b|alumux|Equal0~0 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \lc3b|alumux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N28
stratixiii_lcell_comb \lc3b|ALU|Add0~57 (
// Equation(s):
// \lc3b|ALU|Add0~57_sumout  = SUM(( \lc3b|REGFILE|data~172_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~332_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~54  ))
// \lc3b|ALU|Add0~58  = CARRY(( \lc3b|REGFILE|data~172_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~332_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~54  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(!\lc3b|REGFILE|data~332_combout ),
	.datad(!\lc3b|REGFILE|data~172_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~57_sumout ),
	.cout(\lc3b|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~57 .extended_lut = "off";
defparam \lc3b|ALU|Add0~57 .lut_mask = 64'h0000E2E2000000FF;
defparam \lc3b|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N30
stratixiii_lcell_comb \lc3b|ALU|Selector1~7 (
// Equation(s):
// \lc3b|ALU|Selector1~7_combout  = ( \lc3b|ALU|Selector1~2_combout  & ( ((!\lc3b|ALU|Selector1~6_combout ) # ((\lc3b|ALU|Add0~57_sumout  & \lc3b|ALU|Equal0~6_combout ))) # (\lc3b|ALU|Selector3~0_combout ) ) ) # ( !\lc3b|ALU|Selector1~2_combout  & ( 
// (!\lc3b|ALU|Selector1~6_combout ) # ((\lc3b|ALU|Add0~57_sumout  & \lc3b|ALU|Equal0~6_combout )) ) )

	.dataa(!\lc3b|ALU|Add0~57_sumout ),
	.datab(!\lc3b|ALU|Equal0~6_combout ),
	.datac(!\lc3b|ALU|Selector3~0_combout ),
	.datad(!\lc3b|ALU|Selector1~6_combout ),
	.datae(gnd),
	.dataf(!\lc3b|ALU|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector1~7 .extended_lut = "off";
defparam \lc3b|ALU|Selector1~7 .lut_mask = 64'hFF11FF11FF1FFF1F;
defparam \lc3b|ALU|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N32
stratixiii_io_ibuf \mem_rdata[14]~input (
	.i(mem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[14]~input_o ));
// synopsys translate_off
defparam \mem_rdata[14]~input .bus_hold = "false";
defparam \mem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y32_N31
dffeas \lc3b|mdr|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector1~7_combout ),
	.asdata(\mem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[14] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N39
dffeas \lc3b|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[14] .is_wysiwyg = "true";
defparam \lc3b|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N10
stratixiii_lcell_comb \controller|Selector54~0 (
// Equation(s):
// \controller|Selector54~0_combout  = ( !\lc3b|IR|data [13] & ( (\lc3b|IR|data [14] & (\lc3b|IR|data [12] & (\lc3b|IR|data [15] & \controller|state.decode~q ))) ) )

	.dataa(!\lc3b|IR|data [14]),
	.datab(!\lc3b|IR|data [12]),
	.datac(!\lc3b|IR|data [15]),
	.datad(!\controller|state.decode~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector54~0 .extended_lut = "off";
defparam \controller|Selector54~0 .lut_mask = 64'h0001000100000000;
defparam \controller|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N11
dffeas \controller|state.shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.shf .is_wysiwyg = "true";
defparam \controller|state.shf .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N20
stratixiii_lcell_comb \lc3b|alumux|f~7 (
// Equation(s):
// \lc3b|alumux|f~7_combout  = ( \lc3b|IR|data [5] & ( (!\controller|state.shf~q  & ((!\lc3b|alumux|f[2]~1_combout  & (\lc3b|alumux|f~3_combout  & \lc3b|IR|data [4])) # (\lc3b|alumux|f[2]~1_combout  & (!\lc3b|alumux|f~3_combout )))) # 
// (\controller|state.shf~q  & (\lc3b|alumux|f[2]~1_combout )) ) ) # ( !\lc3b|IR|data [5] & ( (!\controller|state.shf~q  & (!\lc3b|alumux|f[2]~1_combout  & (\lc3b|alumux|f~3_combout  & \lc3b|IR|data [4]))) ) )

	.dataa(!\controller|state.shf~q ),
	.datab(!\lc3b|alumux|f[2]~1_combout ),
	.datac(!\lc3b|alumux|f~3_combout ),
	.datad(!\lc3b|IR|data [4]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|alumux|f~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|alumux|f~7 .extended_lut = "off";
defparam \lc3b|alumux|f~7 .lut_mask = 64'h0008000831393139;
defparam \lc3b|alumux|f~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N30
stratixiii_lcell_comb \lc3b|ALU|Add0~61 (
// Equation(s):
// \lc3b|ALU|Add0~61_sumout  = SUM(( \lc3b|REGFILE|data~156_combout  ) + ( (!\lc3b|alumux|Equal0~0_combout  & ((\lc3b|REGFILE|data~348_combout ))) # (\lc3b|alumux|Equal0~0_combout  & (\lc3b|alumux|f~7_combout )) ) + ( \lc3b|ALU|Add0~58  ))

	.dataa(!\lc3b|alumux|f~7_combout ),
	.datab(!\lc3b|alumux|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~348_combout ),
	.datag(gnd),
	.cin(\lc3b|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|ALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Add0~61 .extended_lut = "off";
defparam \lc3b|ALU|Add0~61 .lut_mask = 64'h0000EE22000000FF;
defparam \lc3b|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N22
stratixiii_lcell_comb \lc3b|ALU|Selector0~3 (
// Equation(s):
// \lc3b|ALU|Selector0~3_combout  = ( \lc3b|ALU|Selector0~2_combout  & ( \lc3b|ALU|Selector3~0_combout  & ( ((\lc3b|ALU|Add0~61_sumout  & \lc3b|ALU|Equal0~6_combout )) # (\lc3b|ALU|ShiftLeft0~31_combout ) ) ) ) # ( !\lc3b|ALU|Selector0~2_combout  & ( 
// \lc3b|ALU|Selector3~0_combout  ) ) # ( \lc3b|ALU|Selector0~2_combout  & ( !\lc3b|ALU|Selector3~0_combout  & ( (\lc3b|ALU|Add0~61_sumout  & \lc3b|ALU|Equal0~6_combout ) ) ) ) # ( !\lc3b|ALU|Selector0~2_combout  & ( !\lc3b|ALU|Selector3~0_combout  ) )

	.dataa(!\lc3b|ALU|Add0~61_sumout ),
	.datab(gnd),
	.datac(!\lc3b|ALU|ShiftLeft0~31_combout ),
	.datad(!\lc3b|ALU|Equal0~6_combout ),
	.datae(!\lc3b|ALU|Selector0~2_combout ),
	.dataf(!\lc3b|ALU|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|ALU|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|ALU|Selector0~3 .extended_lut = "off";
defparam \lc3b|ALU|Selector0~3 .lut_mask = 64'hFFFF0055FFFF0F5F;
defparam \lc3b|ALU|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N94
stratixiii_io_ibuf \mem_rdata[15]~input (
	.i(mem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[15]~input_o ));
// synopsys translate_off
defparam \mem_rdata[15]~input .bus_hold = "false";
defparam \mem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \lc3b|mdr|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|ALU|Selector0~3_combout ),
	.asdata(\mem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|WideOr4~1_combout ),
	.ena(\controller|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mdr|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mdr|data[15] .is_wysiwyg = "true";
defparam \lc3b|mdr|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y29_N35
dffeas \lc3b|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lc3b|mdr|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|IR|data[15] .is_wysiwyg = "true";
defparam \lc3b|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N38
stratixiii_lcell_comb \controller|Selector29~0 (
// Equation(s):
// \controller|Selector29~0_combout  = ( \lc3b|IR|data [13] & ( (!\lc3b|IR|data [15] & (\controller|state.calc_addr~q  & \lc3b|IR|data [14])) ) )

	.dataa(gnd),
	.datab(!\lc3b|IR|data [15]),
	.datac(!\controller|state.calc_addr~q ),
	.datad(!\lc3b|IR|data [14]),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector29~0 .extended_lut = "off";
defparam \controller|Selector29~0 .lut_mask = 64'h00000000000C000C;
defparam \controller|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N28
stratixiii_lcell_comb \controller|Selector27~0 (
// Equation(s):
// \controller|Selector27~0_combout  = ( \lc3b|IR|data [12] & ( (!\mem_resp~input_o  & \controller|state.ldr1~q ) ) ) # ( !\lc3b|IR|data [12] & ( ((!\mem_resp~input_o  & \controller|state.ldr1~q )) # (\controller|Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\controller|Selector29~0_combout ),
	.datad(!\controller|state.ldr1~q ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector27~0 .extended_lut = "off";
defparam \controller|Selector27~0 .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \controller|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N29
dffeas \controller|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|state.ldr1 .is_wysiwyg = "true";
defparam \controller|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N14
stratixiii_lcell_comb \controller|WideOr4~0 (
// Equation(s):
// \controller|WideOr4~0_combout  = ( !\controller|state.s_ldi2~q  & ( (!\controller|state.ldr1~q  & (!\controller|state.fetch2~q  & !\controller|state.s_ldb2~q )) ) )

	.dataa(!\controller|state.ldr1~q ),
	.datab(gnd),
	.datac(!\controller|state.fetch2~q ),
	.datad(!\controller|state.s_ldb2~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~0 .extended_lut = "off";
defparam \controller|WideOr4~0 .lut_mask = 64'hA000A00000000000;
defparam \controller|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N12
stratixiii_lcell_comb \controller|WideOr4~1 (
// Equation(s):
// \controller|WideOr4~1_combout  = ( !\controller|state.sti2~q  & ( (\controller|WideOr4~0_combout  & (!\controller|state.trap3~q  & !\controller|state.s_ldi4~q )) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr4~0_combout ),
	.datac(!\controller|state.trap3~q ),
	.datad(!\controller|state.s_ldi4~q ),
	.datae(gnd),
	.dataf(!\controller|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~1 .extended_lut = "off";
defparam \controller|WideOr4~1 .lut_mask = 64'h3000300000000000;
defparam \controller|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N2
stratixiii_lcell_comb \lc3b|marmux|Equal0~0 (
// Equation(s):
// \lc3b|marmux|Equal0~0_combout  = ( !\controller|state.s_stb1~q  & ( (!\controller|state.s_ldb1~q  & (!\controller|state.sti3~q  & (!\controller|state.s_ldi3~q  & !\controller|state.trap2~q ))) ) )

	.dataa(!\controller|state.s_ldb1~q ),
	.datab(!\controller|state.sti3~q ),
	.datac(!\controller|state.s_ldi3~q ),
	.datad(!\controller|state.trap2~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|Equal0~0 .extended_lut = "off";
defparam \lc3b|marmux|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \lc3b|marmux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N10
stratixiii_lcell_comb \lc3b|mar|data[13]~0 (
// Equation(s):
// \lc3b|mar|data[13]~0_combout  = ( \controller|state.fetch1~q  & ( !\controller|state.s_stb1~q  & ( (!\controller|state.trap2~q  & (!\controller|state.s_ldb1~q  & ((\controller|state.sti3~q ) # (\controller|state.s_ldi3~q )))) ) ) ) # ( 
// !\controller|state.fetch1~q  & ( !\controller|state.s_stb1~q  & ( (!\controller|state.trap2~q  & (!\controller|state.s_ldi3~q  & (!\controller|state.sti3~q  & !\controller|state.s_ldb1~q ))) ) ) )

	.dataa(!\controller|state.trap2~q ),
	.datab(!\controller|state.s_ldi3~q ),
	.datac(!\controller|state.sti3~q ),
	.datad(!\controller|state.s_ldb1~q ),
	.datae(!\controller|state.fetch1~q ),
	.dataf(!\controller|state.s_stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|mar|data[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|mar|data[13]~0 .extended_lut = "off";
defparam \lc3b|mar|data[13]~0 .lut_mask = 64'h80002A0000000000;
defparam \lc3b|mar|data[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N0
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~1 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~1_sumout  = SUM(( \lc3b|IR|data [0] ) + ( \lc3b|REGFILE|data~132_combout  ) + ( !VCC ))
// \lc3b|stb_ldb_adder|Add0~2  = CARRY(( \lc3b|IR|data [0] ) + ( \lc3b|REGFILE|data~132_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~1_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~1 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N20
stratixiii_lcell_comb \lc3b|marmux|f[0]~0 (
// Equation(s):
// \lc3b|marmux|f[0]~0_combout  = ( \lc3b|ALU|Selector15~4_combout  & ( \lc3b|stb_ldb_adder|Add0~1_sumout  & ( (!\lc3b|mar|data[13]~0_combout ) # ((!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|mdr|data [0]))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data 
// [0]))) ) ) ) # ( !\lc3b|ALU|Selector15~4_combout  & ( \lc3b|stb_ldb_adder|Add0~1_sumout  & ( (!\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout ) # (\lc3b|mdr|data [0])))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [0] & 
// (\lc3b|mar|data[13]~0_combout ))) ) ) ) # ( \lc3b|ALU|Selector15~4_combout  & ( !\lc3b|stb_ldb_adder|Add0~1_sumout  & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout  & \lc3b|mdr|data [0])))) # (\lc3b|marmux|Equal0~0_combout  & 
// (((!\lc3b|mar|data[13]~0_combout )) # (\lc3b|pc|data [0]))) ) ) ) # ( !\lc3b|ALU|Selector15~4_combout  & ( !\lc3b|stb_ldb_adder|Add0~1_sumout  & ( (\lc3b|mar|data[13]~0_combout  & ((!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|mdr|data [0]))) # 
// (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [0])))) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|pc|data [0]),
	.datac(!\lc3b|mar|data[13]~0_combout ),
	.datad(!\lc3b|mdr|data [0]),
	.datae(!\lc3b|ALU|Selector15~4_combout ),
	.dataf(!\lc3b|stb_ldb_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[0]~0 .extended_lut = "off";
defparam \lc3b|marmux|f[0]~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \lc3b|marmux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N8
stratixiii_lcell_comb \controller|WideOr1 (
// Equation(s):
// \controller|WideOr1~combout  = (!\lc3b|marmux|Equal0~0_combout ) # ((!\controller|state.fetch1~q ) # (!\lc3b|alumux|f~3_combout ))

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\controller|state.fetch1~q ),
	.datac(gnd),
	.datad(!\lc3b|alumux|f~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1 .extended_lut = "off";
defparam \controller|WideOr1 .lut_mask = 64'hFFEEFFEEFFEEFFEE;
defparam \controller|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \lc3b|mar|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[0] .is_wysiwyg = "true";
defparam \lc3b|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N38
stratixiii_lcell_comb \controller|mem_byte_enable[0]~0 (
// Equation(s):
// \controller|mem_byte_enable[0]~0_combout  = ( \lc3b|mar|data [0] & ( !\controller|state.s_stb3~q  ) ) # ( !\lc3b|mar|data [0] )

	.dataa(gnd),
	.datab(!\controller|state.s_stb3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_byte_enable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_byte_enable[0]~0 .extended_lut = "off";
defparam \controller|mem_byte_enable[0]~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \controller|mem_byte_enable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y28_N36
stratixiii_lcell_comb \controller|mem_byte_enable[1]~1 (
// Equation(s):
// \controller|mem_byte_enable[1]~1_combout  = ( \lc3b|mar|data [0] ) # ( !\lc3b|mar|data [0] & ( !\controller|state.s_stb3~q  ) )

	.dataa(gnd),
	.datab(!\controller|state.s_stb3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_byte_enable[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_byte_enable[1]~1 .extended_lut = "off";
defparam \controller|mem_byte_enable[1]~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \controller|mem_byte_enable[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N0
stratixiii_lcell_comb \lc3b|marmux|Equal2~0 (
// Equation(s):
// \lc3b|marmux|Equal2~0_combout  = ( !\controller|state.s_stb1~q  & ( (!\controller|state.s_ldb1~q  & (((\controller|state.s_ldi3~q ) # (\controller|state.trap2~q )) # (\controller|state.sti3~q ))) ) )

	.dataa(!\controller|state.s_ldb1~q ),
	.datab(!\controller|state.sti3~q ),
	.datac(!\controller|state.trap2~q ),
	.datad(!\controller|state.s_ldi3~q ),
	.datae(gnd),
	.dataf(!\controller|state.s_stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|Equal2~0 .extended_lut = "off";
defparam \lc3b|marmux|Equal2~0 .lut_mask = 64'h2AAA2AAA00000000;
defparam \lc3b|marmux|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N4
stratixiii_lcell_comb \lc3b|mar|data[4]~1 (
// Equation(s):
// \lc3b|mar|data[4]~1_combout  = ( !\controller|state.trap2~q  & ( (!\controller|state.fetch1~q  & (!\controller|state.sti3~q  & ((!\controller|state.s_ldi3~q )))) # (\controller|state.fetch1~q  & (((\lc3b|marmux|Equal2~0_combout )))) ) )

	.dataa(!\controller|state.fetch1~q ),
	.datab(!\controller|state.sti3~q ),
	.datac(!\lc3b|marmux|Equal2~0_combout ),
	.datad(!\controller|state.s_ldi3~q ),
	.datae(gnd),
	.dataf(!\controller|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|mar|data[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|mar|data[4]~1 .extended_lut = "off";
defparam \lc3b|mar|data[4]~1 .lut_mask = 64'h8D058D0500000000;
defparam \lc3b|mar|data[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N2
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~5 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~5_sumout  = SUM(( \lc3b|REGFILE|data~268_combout  ) + ( \lc3b|IR|data [1] ) + ( \lc3b|stb_ldb_adder|Add0~2  ))
// \lc3b|stb_ldb_adder|Add0~6  = CARRY(( \lc3b|REGFILE|data~268_combout  ) + ( \lc3b|IR|data [1] ) + ( \lc3b|stb_ldb_adder|Add0~2  ))

	.dataa(!\lc3b|IR|data [1]),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~268_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~5_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~5 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \lc3b|stb_ldb_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N32
stratixiii_lcell_comb \lc3b|marmux|f[1]~1 (
// Equation(s):
// \lc3b|marmux|f[1]~1_combout  = ( \lc3b|IR|data [0] & ( \lc3b|pc|data [1] & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout )) # (\lc3b|stb_ldb_adder|Add0~5_sumout ))) # (\lc3b|mar|data[4]~1_combout  & (((!\lc3b|marmux|Equal2~0_combout 
// ) # (\lc3b|mdr|data [1])))) ) ) ) # ( !\lc3b|IR|data [0] & ( \lc3b|pc|data [1] & ( (!\lc3b|mar|data[4]~1_combout  & (\lc3b|stb_ldb_adder|Add0~5_sumout  & (!\lc3b|marmux|Equal2~0_combout ))) # (\lc3b|mar|data[4]~1_combout  & 
// (((!\lc3b|marmux|Equal2~0_combout ) # (\lc3b|mdr|data [1])))) ) ) ) # ( \lc3b|IR|data [0] & ( !\lc3b|pc|data [1] & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout )) # (\lc3b|stb_ldb_adder|Add0~5_sumout ))) # 
// (\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout  & \lc3b|mdr|data [1])))) ) ) ) # ( !\lc3b|IR|data [0] & ( !\lc3b|pc|data [1] & ( (!\lc3b|mar|data[4]~1_combout  & (\lc3b|stb_ldb_adder|Add0~5_sumout  & (!\lc3b|marmux|Equal2~0_combout ))) # 
// (\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout  & \lc3b|mdr|data [1])))) ) ) )

	.dataa(!\lc3b|mar|data[4]~1_combout ),
	.datab(!\lc3b|stb_ldb_adder|Add0~5_sumout ),
	.datac(!\lc3b|marmux|Equal2~0_combout ),
	.datad(!\lc3b|mdr|data [1]),
	.datae(!\lc3b|IR|data [0]),
	.dataf(!\lc3b|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[1]~1 .extended_lut = "off";
defparam \lc3b|marmux|f[1]~1 .lut_mask = 64'h20252A2F70757A7F;
defparam \lc3b|marmux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N10
stratixiii_lcell_comb \lc3b|marmux|Equal0~1 (
// Equation(s):
// \lc3b|marmux|Equal0~1_combout  = (\lc3b|marmux|Equal0~0_combout  & (\controller|state.fetch1~q  & !\controller|state.trap2~q ))

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\controller|state.fetch1~q ),
	.datac(gnd),
	.datad(!\controller|state.trap2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|Equal0~1 .extended_lut = "off";
defparam \lc3b|marmux|Equal0~1 .lut_mask = 64'h1100110011001100;
defparam \lc3b|marmux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N33
dffeas \lc3b|mar|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[1]~1_combout ),
	.asdata(\lc3b|ALU|Selector14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[1] .is_wysiwyg = "true";
defparam \lc3b|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N4
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~9 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~9_sumout  = SUM(( \lc3b|REGFILE|data~284_combout  ) + ( \lc3b|IR|data [2] ) + ( \lc3b|stb_ldb_adder|Add0~6  ))
// \lc3b|stb_ldb_adder|Add0~10  = CARRY(( \lc3b|REGFILE|data~284_combout  ) + ( \lc3b|IR|data [2] ) + ( \lc3b|stb_ldb_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [2]),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~9_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~9 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|stb_ldb_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N0
stratixiii_lcell_comb \lc3b|marmux|f[2]~2 (
// Equation(s):
// \lc3b|marmux|f[2]~2_combout  = ( \lc3b|IR|data [1] & ( \lc3b|stb_ldb_adder|Add0~9_sumout  & ( (!\lc3b|mar|data[4]~1_combout ) # ((!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [2]))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|mdr|data [2]))) ) ) ) # ( 
// !\lc3b|IR|data [1] & ( \lc3b|stb_ldb_adder|Add0~9_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((!\lc3b|marmux|Equal2~0_combout )))) # (\lc3b|mar|data[4]~1_combout  & ((!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [2]))) # 
// (\lc3b|marmux|Equal2~0_combout  & (\lc3b|mdr|data [2])))) ) ) ) # ( \lc3b|IR|data [1] & ( !\lc3b|stb_ldb_adder|Add0~9_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout )))) # (\lc3b|mar|data[4]~1_combout  & 
// ((!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [2]))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|mdr|data [2])))) ) ) ) # ( !\lc3b|IR|data [1] & ( !\lc3b|stb_ldb_adder|Add0~9_sumout  & ( (\lc3b|mar|data[4]~1_combout  & 
// ((!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [2]))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|mdr|data [2])))) ) ) )

	.dataa(!\lc3b|mdr|data [2]),
	.datab(!\lc3b|pc|data [2]),
	.datac(!\lc3b|mar|data[4]~1_combout ),
	.datad(!\lc3b|marmux|Equal2~0_combout ),
	.datae(!\lc3b|IR|data [1]),
	.dataf(!\lc3b|stb_ldb_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[2]~2 .extended_lut = "off";
defparam \lc3b|marmux|f[2]~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \lc3b|marmux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas \lc3b|mar|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[2]~2_combout ),
	.asdata(\lc3b|ALU|Selector13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[2] .is_wysiwyg = "true";
defparam \lc3b|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N6
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~13 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~13_sumout  = SUM(( \lc3b|REGFILE|data~276_combout  ) + ( \lc3b|IR|data [3] ) + ( \lc3b|stb_ldb_adder|Add0~10  ))
// \lc3b|stb_ldb_adder|Add0~14  = CARRY(( \lc3b|REGFILE|data~276_combout  ) + ( \lc3b|IR|data [3] ) + ( \lc3b|stb_ldb_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [3]),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~13_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~13 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N36
stratixiii_lcell_comb \lc3b|marmux|f[3]~3 (
// Equation(s):
// \lc3b|marmux|f[3]~3_combout  = ( \lc3b|mdr|data [3] & ( \lc3b|IR|data [2] & ( ((!\lc3b|mar|data[4]~1_combout  & ((\lc3b|stb_ldb_adder|Add0~13_sumout ))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|pc|data [3]))) # (\lc3b|marmux|Equal2~0_combout ) ) ) ) # ( 
// !\lc3b|mdr|data [3] & ( \lc3b|IR|data [2] & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|stb_ldb_adder|Add0~13_sumout ) # (\lc3b|marmux|Equal2~0_combout )))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|pc|data [3] & (!\lc3b|marmux|Equal2~0_combout ))) ) ) ) # 
// ( \lc3b|mdr|data [3] & ( !\lc3b|IR|data [2] & ( (!\lc3b|mar|data[4]~1_combout  & (((!\lc3b|marmux|Equal2~0_combout  & \lc3b|stb_ldb_adder|Add0~13_sumout )))) # (\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout )) # (\lc3b|pc|data [3]))) ) ) 
// ) # ( !\lc3b|mdr|data [3] & ( !\lc3b|IR|data [2] & ( (!\lc3b|marmux|Equal2~0_combout  & ((!\lc3b|mar|data[4]~1_combout  & ((\lc3b|stb_ldb_adder|Add0~13_sumout ))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|pc|data [3])))) ) ) )

	.dataa(!\lc3b|mar|data[4]~1_combout ),
	.datab(!\lc3b|pc|data [3]),
	.datac(!\lc3b|marmux|Equal2~0_combout ),
	.datad(!\lc3b|stb_ldb_adder|Add0~13_sumout ),
	.datae(!\lc3b|mdr|data [3]),
	.dataf(!\lc3b|IR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[3]~3 .extended_lut = "off";
defparam \lc3b|marmux|f[3]~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \lc3b|marmux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N37
dffeas \lc3b|mar|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[3]~3_combout ),
	.asdata(\lc3b|ALU|Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[3] .is_wysiwyg = "true";
defparam \lc3b|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N8
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~17 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~17_sumout  = SUM(( \lc3b|REGFILE|data~260_combout  ) + ( \lc3b|IR|data [4] ) + ( \lc3b|stb_ldb_adder|Add0~14  ))
// \lc3b|stb_ldb_adder|Add0~18  = CARRY(( \lc3b|REGFILE|data~260_combout  ) + ( \lc3b|IR|data [4] ) + ( \lc3b|stb_ldb_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~260_combout ),
	.datae(gnd),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~17_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~17 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \lc3b|stb_ldb_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N24
stratixiii_lcell_comb \lc3b|marmux|f[4]~4 (
// Equation(s):
// \lc3b|marmux|f[4]~4_combout  = ( \lc3b|mdr|data [4] & ( \lc3b|stb_ldb_adder|Add0~17_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((!\lc3b|marmux|Equal2~0_combout ) # (\lc3b|IR|data [3])))) # (\lc3b|mar|data[4]~1_combout  & 
// (((\lc3b|marmux|Equal2~0_combout )) # (\lc3b|pc|data [4]))) ) ) ) # ( !\lc3b|mdr|data [4] & ( \lc3b|stb_ldb_adder|Add0~17_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((!\lc3b|marmux|Equal2~0_combout ) # (\lc3b|IR|data [3])))) # 
// (\lc3b|mar|data[4]~1_combout  & (\lc3b|pc|data [4] & ((!\lc3b|marmux|Equal2~0_combout )))) ) ) ) # ( \lc3b|mdr|data [4] & ( !\lc3b|stb_ldb_adder|Add0~17_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|IR|data [3] & \lc3b|marmux|Equal2~0_combout )))) 
// # (\lc3b|mar|data[4]~1_combout  & (((\lc3b|marmux|Equal2~0_combout )) # (\lc3b|pc|data [4]))) ) ) ) # ( !\lc3b|mdr|data [4] & ( !\lc3b|stb_ldb_adder|Add0~17_sumout  & ( (!\lc3b|mar|data[4]~1_combout  & (((\lc3b|IR|data [3] & \lc3b|marmux|Equal2~0_combout 
// )))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|pc|data [4] & ((!\lc3b|marmux|Equal2~0_combout )))) ) ) )

	.dataa(!\lc3b|pc|data [4]),
	.datab(!\lc3b|IR|data [3]),
	.datac(!\lc3b|mar|data[4]~1_combout ),
	.datad(!\lc3b|marmux|Equal2~0_combout ),
	.datae(!\lc3b|mdr|data [4]),
	.dataf(!\lc3b|stb_ldb_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[4]~4 .extended_lut = "off";
defparam \lc3b|marmux|f[4]~4 .lut_mask = 64'h0530053FF530F53F;
defparam \lc3b|marmux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \lc3b|mar|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[4]~4_combout ),
	.asdata(\lc3b|ALU|Selector11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[4] .is_wysiwyg = "true";
defparam \lc3b|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N10
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~21 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~21_sumout  = SUM(( \lc3b|REGFILE|data~244_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~18  ))
// \lc3b|stb_ldb_adder|Add0~22  = CARRY(( \lc3b|REGFILE|data~244_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~18  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(!\lc3b|REGFILE|data~244_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~21_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~21 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \lc3b|stb_ldb_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N28
stratixiii_lcell_comb \lc3b|marmux|f[5]~5 (
// Equation(s):
// \lc3b|marmux|f[5]~5_combout  = ( \lc3b|mar|data[4]~1_combout  & ( \lc3b|IR|data [4] & ( (!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [5]))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|mdr|data [5])) ) ) ) # ( !\lc3b|mar|data[4]~1_combout  & ( 
// \lc3b|IR|data [4] & ( (\lc3b|stb_ldb_adder|Add0~21_sumout ) # (\lc3b|marmux|Equal2~0_combout ) ) ) ) # ( \lc3b|mar|data[4]~1_combout  & ( !\lc3b|IR|data [4] & ( (!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|pc|data [5]))) # (\lc3b|marmux|Equal2~0_combout  & 
// (\lc3b|mdr|data [5])) ) ) ) # ( !\lc3b|mar|data[4]~1_combout  & ( !\lc3b|IR|data [4] & ( (!\lc3b|marmux|Equal2~0_combout  & \lc3b|stb_ldb_adder|Add0~21_sumout ) ) ) )

	.dataa(!\lc3b|mdr|data [5]),
	.datab(!\lc3b|marmux|Equal2~0_combout ),
	.datac(!\lc3b|pc|data [5]),
	.datad(!\lc3b|stb_ldb_adder|Add0~21_sumout ),
	.datae(!\lc3b|mar|data[4]~1_combout ),
	.dataf(!\lc3b|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[5]~5 .extended_lut = "off";
defparam \lc3b|marmux|f[5]~5 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \lc3b|marmux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N29
dffeas \lc3b|mar|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[5]~5_combout ),
	.asdata(\lc3b|ALU|Selector10~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[5] .is_wysiwyg = "true";
defparam \lc3b|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N12
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~25 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~25_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~252_combout  ) + ( \lc3b|stb_ldb_adder|Add0~22  ))
// \lc3b|stb_ldb_adder|Add0~26  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~252_combout  ) + ( \lc3b|stb_ldb_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~252_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~25_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~25 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N32
stratixiii_lcell_comb \lc3b|marmux|f[6]~6 (
// Equation(s):
// \lc3b|marmux|f[6]~6_combout  = ( \lc3b|stb_ldb_adder|Add0~25_sumout  & ( \lc3b|mdr|data [6] & ( (!\lc3b|mar|data[4]~1_combout  & ((!\lc3b|marmux|Equal2~0_combout ) # ((\lc3b|IR|data [5])))) # (\lc3b|mar|data[4]~1_combout  & (((\lc3b|pc|data [6])) # 
// (\lc3b|marmux|Equal2~0_combout ))) ) ) ) # ( !\lc3b|stb_ldb_adder|Add0~25_sumout  & ( \lc3b|mdr|data [6] & ( (!\lc3b|mar|data[4]~1_combout  & (\lc3b|marmux|Equal2~0_combout  & ((\lc3b|IR|data [5])))) # (\lc3b|mar|data[4]~1_combout  & (((\lc3b|pc|data 
// [6])) # (\lc3b|marmux|Equal2~0_combout ))) ) ) ) # ( \lc3b|stb_ldb_adder|Add0~25_sumout  & ( !\lc3b|mdr|data [6] & ( (!\lc3b|mar|data[4]~1_combout  & ((!\lc3b|marmux|Equal2~0_combout ) # ((\lc3b|IR|data [5])))) # (\lc3b|mar|data[4]~1_combout  & 
// (!\lc3b|marmux|Equal2~0_combout  & (\lc3b|pc|data [6]))) ) ) ) # ( !\lc3b|stb_ldb_adder|Add0~25_sumout  & ( !\lc3b|mdr|data [6] & ( (!\lc3b|mar|data[4]~1_combout  & (\lc3b|marmux|Equal2~0_combout  & ((\lc3b|IR|data [5])))) # (\lc3b|mar|data[4]~1_combout  
// & (!\lc3b|marmux|Equal2~0_combout  & (\lc3b|pc|data [6]))) ) ) )

	.dataa(!\lc3b|mar|data[4]~1_combout ),
	.datab(!\lc3b|marmux|Equal2~0_combout ),
	.datac(!\lc3b|pc|data [6]),
	.datad(!\lc3b|IR|data [5]),
	.datae(!\lc3b|stb_ldb_adder|Add0~25_sumout ),
	.dataf(!\lc3b|mdr|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[6]~6 .extended_lut = "off";
defparam \lc3b|marmux|f[6]~6 .lut_mask = 64'h04268CAE15379DBF;
defparam \lc3b|marmux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N33
dffeas \lc3b|mar|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[6]~6_combout ),
	.asdata(\lc3b|ALU|Selector9~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[6] .is_wysiwyg = "true";
defparam \lc3b|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N14
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~29 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~29_sumout  = SUM(( \lc3b|REGFILE|data~236_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~26  ))
// \lc3b|stb_ldb_adder|Add0~30  = CARRY(( \lc3b|REGFILE|data~236_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~26  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lc3b|REGFILE|data~236_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~29_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~29 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \lc3b|stb_ldb_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N36
stratixiii_lcell_comb \lc3b|marmux|f[7]~7 (
// Equation(s):
// \lc3b|marmux|f[7]~7_combout  = ( \lc3b|mar|data[4]~1_combout  & ( \lc3b|mdr|data [7] & ( (\lc3b|marmux|Equal2~0_combout ) # (\lc3b|pc|data [7]) ) ) ) # ( !\lc3b|mar|data[4]~1_combout  & ( \lc3b|mdr|data [7] & ( (!\lc3b|marmux|Equal2~0_combout  & 
// ((\lc3b|stb_ldb_adder|Add0~29_sumout ))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|IR|data [6])) ) ) ) # ( \lc3b|mar|data[4]~1_combout  & ( !\lc3b|mdr|data [7] & ( (\lc3b|pc|data [7] & !\lc3b|marmux|Equal2~0_combout ) ) ) ) # ( 
// !\lc3b|mar|data[4]~1_combout  & ( !\lc3b|mdr|data [7] & ( (!\lc3b|marmux|Equal2~0_combout  & ((\lc3b|stb_ldb_adder|Add0~29_sumout ))) # (\lc3b|marmux|Equal2~0_combout  & (\lc3b|IR|data [6])) ) ) )

	.dataa(!\lc3b|IR|data [6]),
	.datab(!\lc3b|pc|data [7]),
	.datac(!\lc3b|stb_ldb_adder|Add0~29_sumout ),
	.datad(!\lc3b|marmux|Equal2~0_combout ),
	.datae(!\lc3b|mar|data[4]~1_combout ),
	.dataf(!\lc3b|mdr|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[7]~7 .extended_lut = "off";
defparam \lc3b|marmux|f[7]~7 .lut_mask = 64'h0F5533000F5533FF;
defparam \lc3b|marmux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N37
dffeas \lc3b|mar|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[7]~7_combout ),
	.asdata(\lc3b|ALU|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[7] .is_wysiwyg = "true";
defparam \lc3b|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N16
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~33 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~33_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~212_combout  ) + ( \lc3b|stb_ldb_adder|Add0~30  ))
// \lc3b|stb_ldb_adder|Add0~34  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~212_combout  ) + ( \lc3b|stb_ldb_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~212_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~33_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~33 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N32
stratixiii_lcell_comb \lc3b|marmux|f[8]~8 (
// Equation(s):
// \lc3b|marmux|f[8]~8_combout  = ( \lc3b|stb_ldb_adder|Add0~33_sumout  & ( \lc3b|pc|data [8] & ( (!\lc3b|marmux|Equal2~0_combout ) # ((!\lc3b|mar|data[4]~1_combout  & ((\lc3b|IR|data [7]))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|mdr|data [8]))) ) ) ) # ( 
// !\lc3b|stb_ldb_adder|Add0~33_sumout  & ( \lc3b|pc|data [8] & ( (!\lc3b|marmux|Equal2~0_combout  & (((\lc3b|mar|data[4]~1_combout )))) # (\lc3b|marmux|Equal2~0_combout  & ((!\lc3b|mar|data[4]~1_combout  & ((\lc3b|IR|data [7]))) # 
// (\lc3b|mar|data[4]~1_combout  & (\lc3b|mdr|data [8])))) ) ) ) # ( \lc3b|stb_ldb_adder|Add0~33_sumout  & ( !\lc3b|pc|data [8] & ( (!\lc3b|marmux|Equal2~0_combout  & (((!\lc3b|mar|data[4]~1_combout )))) # (\lc3b|marmux|Equal2~0_combout  & 
// ((!\lc3b|mar|data[4]~1_combout  & ((\lc3b|IR|data [7]))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|mdr|data [8])))) ) ) ) # ( !\lc3b|stb_ldb_adder|Add0~33_sumout  & ( !\lc3b|pc|data [8] & ( (\lc3b|marmux|Equal2~0_combout  & ((!\lc3b|mar|data[4]~1_combout  
// & ((\lc3b|IR|data [7]))) # (\lc3b|mar|data[4]~1_combout  & (\lc3b|mdr|data [8])))) ) ) )

	.dataa(!\lc3b|marmux|Equal2~0_combout ),
	.datab(!\lc3b|mdr|data [8]),
	.datac(!\lc3b|mar|data[4]~1_combout ),
	.datad(!\lc3b|IR|data [7]),
	.datae(!\lc3b|stb_ldb_adder|Add0~33_sumout ),
	.dataf(!\lc3b|pc|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[8]~8 .extended_lut = "off";
defparam \lc3b|marmux|f[8]~8 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \lc3b|marmux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N33
dffeas \lc3b|mar|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[8]~8_combout ),
	.asdata(\lc3b|ALU|Selector7~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lc3b|marmux|Equal0~1_combout ),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[8] .is_wysiwyg = "true";
defparam \lc3b|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N18
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~37 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~37_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~220_combout  ) + ( \lc3b|stb_ldb_adder|Add0~34  ))
// \lc3b|stb_ldb_adder|Add0~38  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~220_combout  ) + ( \lc3b|stb_ldb_adder|Add0~34  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~220_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~37_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~37 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~37 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|stb_ldb_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N0
stratixiii_lcell_comb \lc3b|marmux|f[9]~9 (
// Equation(s):
// \lc3b|marmux|f[9]~9_combout  = ( \lc3b|mar|data[13]~0_combout  & ( \lc3b|ALU|Selector6~5_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|mdr|data [9]))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [9])) ) ) ) # ( 
// !\lc3b|mar|data[13]~0_combout  & ( \lc3b|ALU|Selector6~5_combout  & ( (\lc3b|stb_ldb_adder|Add0~37_sumout ) # (\lc3b|marmux|Equal0~0_combout ) ) ) ) # ( \lc3b|mar|data[13]~0_combout  & ( !\lc3b|ALU|Selector6~5_combout  & ( (!\lc3b|marmux|Equal0~0_combout  
// & ((\lc3b|mdr|data [9]))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [9])) ) ) ) # ( !\lc3b|mar|data[13]~0_combout  & ( !\lc3b|ALU|Selector6~5_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & \lc3b|stb_ldb_adder|Add0~37_sumout ) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|stb_ldb_adder|Add0~37_sumout ),
	.datac(!\lc3b|pc|data [9]),
	.datad(!\lc3b|mdr|data [9]),
	.datae(!\lc3b|mar|data[13]~0_combout ),
	.dataf(!\lc3b|ALU|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[9]~9 .extended_lut = "off";
defparam \lc3b|marmux|f[9]~9 .lut_mask = 64'h222205AF777705AF;
defparam \lc3b|marmux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N1
dffeas \lc3b|mar|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[9] .is_wysiwyg = "true";
defparam \lc3b|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N20
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~41 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~41_sumout  = SUM(( \lc3b|REGFILE|data~196_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~38  ))
// \lc3b|stb_ldb_adder|Add0~42  = CARRY(( \lc3b|REGFILE|data~196_combout  ) + ( \lc3b|IR|data [5] ) + ( \lc3b|stb_ldb_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(!\lc3b|REGFILE|data~196_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~41_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~41 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \lc3b|stb_ldb_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N4
stratixiii_lcell_comb \lc3b|marmux|f[10]~10 (
// Equation(s):
// \lc3b|marmux|f[10]~10_combout  = ( \lc3b|ALU|Selector5~4_combout  & ( \lc3b|stb_ldb_adder|Add0~41_sumout  & ( (!\lc3b|mar|data[13]~0_combout ) # ((!\lc3b|marmux|Equal0~0_combout  & (\lc3b|mdr|data [10])) # (\lc3b|marmux|Equal0~0_combout  & ((\lc3b|pc|data 
// [10])))) ) ) ) # ( !\lc3b|ALU|Selector5~4_combout  & ( \lc3b|stb_ldb_adder|Add0~41_sumout  & ( (!\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout )) # (\lc3b|mdr|data [10]))) # (\lc3b|marmux|Equal0~0_combout  & 
// (((\lc3b|mar|data[13]~0_combout  & \lc3b|pc|data [10])))) ) ) ) # ( \lc3b|ALU|Selector5~4_combout  & ( !\lc3b|stb_ldb_adder|Add0~41_sumout  & ( (!\lc3b|marmux|Equal0~0_combout  & (\lc3b|mdr|data [10] & (\lc3b|mar|data[13]~0_combout ))) # 
// (\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout ) # (\lc3b|pc|data [10])))) ) ) ) # ( !\lc3b|ALU|Selector5~4_combout  & ( !\lc3b|stb_ldb_adder|Add0~41_sumout  & ( (\lc3b|mar|data[13]~0_combout  & ((!\lc3b|marmux|Equal0~0_combout  & 
// (\lc3b|mdr|data [10])) # (\lc3b|marmux|Equal0~0_combout  & ((\lc3b|pc|data [10]))))) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|mdr|data [10]),
	.datac(!\lc3b|mar|data[13]~0_combout ),
	.datad(!\lc3b|pc|data [10]),
	.datae(!\lc3b|ALU|Selector5~4_combout ),
	.dataf(!\lc3b|stb_ldb_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[10]~10 .extended_lut = "off";
defparam \lc3b|marmux|f[10]~10 .lut_mask = 64'h02075257A2A7F2F7;
defparam \lc3b|marmux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N5
dffeas \lc3b|mar|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[10] .is_wysiwyg = "true";
defparam \lc3b|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N22
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~45 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~45_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~204_combout  ) + ( \lc3b|stb_ldb_adder|Add0~42  ))
// \lc3b|stb_ldb_adder|Add0~46  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~204_combout  ) + ( \lc3b|stb_ldb_adder|Add0~42  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~45_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~45 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|stb_ldb_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N30
stratixiii_lcell_comb \lc3b|marmux|f[11]~11 (
// Equation(s):
// \lc3b|marmux|f[11]~11_combout  = ( \lc3b|mar|data[13]~0_combout  & ( \lc3b|stb_ldb_adder|Add0~45_sumout  & ( (!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|mdr|data [11]))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [11])) ) ) ) # ( 
// !\lc3b|mar|data[13]~0_combout  & ( \lc3b|stb_ldb_adder|Add0~45_sumout  & ( (!\lc3b|marmux|Equal0~0_combout ) # (\lc3b|ALU|Selector4~5_combout ) ) ) ) # ( \lc3b|mar|data[13]~0_combout  & ( !\lc3b|stb_ldb_adder|Add0~45_sumout  & ( 
// (!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|mdr|data [11]))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [11])) ) ) ) # ( !\lc3b|mar|data[13]~0_combout  & ( !\lc3b|stb_ldb_adder|Add0~45_sumout  & ( (\lc3b|ALU|Selector4~5_combout  & 
// \lc3b|marmux|Equal0~0_combout ) ) ) )

	.dataa(!\lc3b|ALU|Selector4~5_combout ),
	.datab(!\lc3b|pc|data [11]),
	.datac(!\lc3b|mdr|data [11]),
	.datad(!\lc3b|marmux|Equal0~0_combout ),
	.datae(!\lc3b|mar|data[13]~0_combout ),
	.dataf(!\lc3b|stb_ldb_adder|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[11]~11 .extended_lut = "off";
defparam \lc3b|marmux|f[11]~11 .lut_mask = 64'h00550F33FF550F33;
defparam \lc3b|marmux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N31
dffeas \lc3b|mar|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[11] .is_wysiwyg = "true";
defparam \lc3b|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N24
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~49 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~49_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~180_combout  ) + ( \lc3b|stb_ldb_adder|Add0~46  ))
// \lc3b|stb_ldb_adder|Add0~50  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~180_combout  ) + ( \lc3b|stb_ldb_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~180_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~49_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~49 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N34
stratixiii_lcell_comb \lc3b|marmux|f[12]~12 (
// Equation(s):
// \lc3b|marmux|f[12]~12_combout  = ( \lc3b|mdr|data [12] & ( \lc3b|ALU|Selector3~4_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout )) # (\lc3b|stb_ldb_adder|Add0~49_sumout ))) # (\lc3b|marmux|Equal0~0_combout  & 
// (((!\lc3b|mar|data[13]~0_combout ) # (\lc3b|pc|data [12])))) ) ) ) # ( !\lc3b|mdr|data [12] & ( \lc3b|ALU|Selector3~4_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & (\lc3b|stb_ldb_adder|Add0~49_sumout  & ((!\lc3b|mar|data[13]~0_combout )))) # 
// (\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout ) # (\lc3b|pc|data [12])))) ) ) ) # ( \lc3b|mdr|data [12] & ( !\lc3b|ALU|Selector3~4_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout )) # 
// (\lc3b|stb_ldb_adder|Add0~49_sumout ))) # (\lc3b|marmux|Equal0~0_combout  & (((\lc3b|pc|data [12] & \lc3b|mar|data[13]~0_combout )))) ) ) ) # ( !\lc3b|mdr|data [12] & ( !\lc3b|ALU|Selector3~4_combout  & ( (!\lc3b|marmux|Equal0~0_combout  & 
// (\lc3b|stb_ldb_adder|Add0~49_sumout  & ((!\lc3b|mar|data[13]~0_combout )))) # (\lc3b|marmux|Equal0~0_combout  & (((\lc3b|pc|data [12] & \lc3b|mar|data[13]~0_combout )))) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|stb_ldb_adder|Add0~49_sumout ),
	.datac(!\lc3b|pc|data [12]),
	.datad(!\lc3b|mar|data[13]~0_combout ),
	.datae(!\lc3b|mdr|data [12]),
	.dataf(!\lc3b|ALU|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[12]~12 .extended_lut = "off";
defparam \lc3b|marmux|f[12]~12 .lut_mask = 64'h220522AF770577AF;
defparam \lc3b|marmux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N35
dffeas \lc3b|mar|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[12] .is_wysiwyg = "true";
defparam \lc3b|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N26
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~53 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~53_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~188_combout  ) + ( \lc3b|stb_ldb_adder|Add0~50  ))
// \lc3b|stb_ldb_adder|Add0~54  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~188_combout  ) + ( \lc3b|stb_ldb_adder|Add0~50  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~188_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~53_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~53 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|stb_ldb_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N36
stratixiii_lcell_comb \lc3b|marmux|f[13]~13 (
// Equation(s):
// \lc3b|marmux|f[13]~13_combout  = ( \lc3b|stb_ldb_adder|Add0~53_sumout  & ( \lc3b|mdr|data [13] & ( (!\lc3b|marmux|Equal0~0_combout ) # ((!\lc3b|mar|data[13]~0_combout  & ((\lc3b|ALU|Selector2~6_combout ))) # (\lc3b|mar|data[13]~0_combout  & (\lc3b|pc|data 
// [13]))) ) ) ) # ( !\lc3b|stb_ldb_adder|Add0~53_sumout  & ( \lc3b|mdr|data [13] & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout )))) # (\lc3b|marmux|Equal0~0_combout  & ((!\lc3b|mar|data[13]~0_combout  & 
// ((\lc3b|ALU|Selector2~6_combout ))) # (\lc3b|mar|data[13]~0_combout  & (\lc3b|pc|data [13])))) ) ) ) # ( \lc3b|stb_ldb_adder|Add0~53_sumout  & ( !\lc3b|mdr|data [13] & ( (!\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout )))) # 
// (\lc3b|marmux|Equal0~0_combout  & ((!\lc3b|mar|data[13]~0_combout  & ((\lc3b|ALU|Selector2~6_combout ))) # (\lc3b|mar|data[13]~0_combout  & (\lc3b|pc|data [13])))) ) ) ) # ( !\lc3b|stb_ldb_adder|Add0~53_sumout  & ( !\lc3b|mdr|data [13] & ( 
// (\lc3b|marmux|Equal0~0_combout  & ((!\lc3b|mar|data[13]~0_combout  & ((\lc3b|ALU|Selector2~6_combout ))) # (\lc3b|mar|data[13]~0_combout  & (\lc3b|pc|data [13])))) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|pc|data [13]),
	.datac(!\lc3b|mar|data[13]~0_combout ),
	.datad(!\lc3b|ALU|Selector2~6_combout ),
	.datae(!\lc3b|stb_ldb_adder|Add0~53_sumout ),
	.dataf(!\lc3b|mdr|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[13]~13 .extended_lut = "off";
defparam \lc3b|marmux|f[13]~13 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \lc3b|marmux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N37
dffeas \lc3b|mar|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[13] .is_wysiwyg = "true";
defparam \lc3b|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N28
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~57 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~57_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~172_combout  ) + ( \lc3b|stb_ldb_adder|Add0~54  ))
// \lc3b|stb_ldb_adder|Add0~58  = CARRY(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~172_combout  ) + ( \lc3b|stb_ldb_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lc3b|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~172_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~57_sumout ),
	.cout(\lc3b|stb_ldb_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~57 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \lc3b|stb_ldb_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N22
stratixiii_lcell_comb \lc3b|marmux|f[14]~14 (
// Equation(s):
// \lc3b|marmux|f[14]~14_combout  = ( \lc3b|mar|data[13]~0_combout  & ( \lc3b|pc|data [14] & ( (\lc3b|mdr|data [14]) # (\lc3b|marmux|Equal0~0_combout ) ) ) ) # ( !\lc3b|mar|data[13]~0_combout  & ( \lc3b|pc|data [14] & ( (!\lc3b|marmux|Equal0~0_combout  & 
// ((\lc3b|stb_ldb_adder|Add0~57_sumout ))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|ALU|Selector1~7_combout )) ) ) ) # ( \lc3b|mar|data[13]~0_combout  & ( !\lc3b|pc|data [14] & ( (!\lc3b|marmux|Equal0~0_combout  & \lc3b|mdr|data [14]) ) ) ) # ( 
// !\lc3b|mar|data[13]~0_combout  & ( !\lc3b|pc|data [14] & ( (!\lc3b|marmux|Equal0~0_combout  & ((\lc3b|stb_ldb_adder|Add0~57_sumout ))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|ALU|Selector1~7_combout )) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|mdr|data [14]),
	.datac(!\lc3b|ALU|Selector1~7_combout ),
	.datad(!\lc3b|stb_ldb_adder|Add0~57_sumout ),
	.datae(!\lc3b|mar|data[13]~0_combout ),
	.dataf(!\lc3b|pc|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[14]~14 .extended_lut = "off";
defparam \lc3b|marmux|f[14]~14 .lut_mask = 64'h05AF222205AF7777;
defparam \lc3b|marmux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N23
dffeas \lc3b|mar|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[14] .is_wysiwyg = "true";
defparam \lc3b|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N30
stratixiii_lcell_comb \lc3b|stb_ldb_adder|Add0~61 (
// Equation(s):
// \lc3b|stb_ldb_adder|Add0~61_sumout  = SUM(( \lc3b|IR|data [5] ) + ( \lc3b|REGFILE|data~156_combout  ) + ( \lc3b|stb_ldb_adder|Add0~58  ))

	.dataa(!\lc3b|IR|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lc3b|REGFILE|data~156_combout ),
	.datag(gnd),
	.cin(\lc3b|stb_ldb_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lc3b|stb_ldb_adder|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|stb_ldb_adder|Add0~61 .extended_lut = "off";
defparam \lc3b|stb_ldb_adder|Add0~61 .lut_mask = 64'h0000FF0000005555;
defparam \lc3b|stb_ldb_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N26
stratixiii_lcell_comb \lc3b|marmux|f[15]~15 (
// Equation(s):
// \lc3b|marmux|f[15]~15_combout  = ( \lc3b|ALU|Selector0~3_combout  & ( \lc3b|mdr|data [15] & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout ) # (\lc3b|stb_ldb_adder|Add0~61_sumout )))) # (\lc3b|marmux|Equal0~0_combout  & 
// (((!\lc3b|mar|data[13]~0_combout )) # (\lc3b|pc|data [15]))) ) ) ) # ( !\lc3b|ALU|Selector0~3_combout  & ( \lc3b|mdr|data [15] & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|mar|data[13]~0_combout ) # (\lc3b|stb_ldb_adder|Add0~61_sumout )))) # 
// (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [15] & ((\lc3b|mar|data[13]~0_combout )))) ) ) ) # ( \lc3b|ALU|Selector0~3_combout  & ( !\lc3b|mdr|data [15] & ( (!\lc3b|marmux|Equal0~0_combout  & (((\lc3b|stb_ldb_adder|Add0~61_sumout  & 
// !\lc3b|mar|data[13]~0_combout )))) # (\lc3b|marmux|Equal0~0_combout  & (((!\lc3b|mar|data[13]~0_combout )) # (\lc3b|pc|data [15]))) ) ) ) # ( !\lc3b|ALU|Selector0~3_combout  & ( !\lc3b|mdr|data [15] & ( (!\lc3b|marmux|Equal0~0_combout  & 
// (((\lc3b|stb_ldb_adder|Add0~61_sumout  & !\lc3b|mar|data[13]~0_combout )))) # (\lc3b|marmux|Equal0~0_combout  & (\lc3b|pc|data [15] & ((\lc3b|mar|data[13]~0_combout )))) ) ) )

	.dataa(!\lc3b|marmux|Equal0~0_combout ),
	.datab(!\lc3b|pc|data [15]),
	.datac(!\lc3b|stb_ldb_adder|Add0~61_sumout ),
	.datad(!\lc3b|mar|data[13]~0_combout ),
	.datae(!\lc3b|ALU|Selector0~3_combout ),
	.dataf(!\lc3b|mdr|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lc3b|marmux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lc3b|marmux|f[15]~15 .extended_lut = "off";
defparam \lc3b|marmux|f[15]~15 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \lc3b|marmux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N27
dffeas \lc3b|mar|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\lc3b|marmux|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|state.trap2~q ),
	.sload(gnd),
	.ena(\controller|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lc3b|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lc3b|mar|data[15] .is_wysiwyg = "true";
defparam \lc3b|mar|data[15] .power_up = "low";
// synopsys translate_on

assign mem_read = \mem_read~output_o ;

assign mem_write = \mem_write~output_o ;

assign mem_byte_enable[0] = \mem_byte_enable[0]~output_o ;

assign mem_byte_enable[1] = \mem_byte_enable[1]~output_o ;

assign mem_address[0] = \mem_address[0]~output_o ;

assign mem_address[1] = \mem_address[1]~output_o ;

assign mem_address[2] = \mem_address[2]~output_o ;

assign mem_address[3] = \mem_address[3]~output_o ;

assign mem_address[4] = \mem_address[4]~output_o ;

assign mem_address[5] = \mem_address[5]~output_o ;

assign mem_address[6] = \mem_address[6]~output_o ;

assign mem_address[7] = \mem_address[7]~output_o ;

assign mem_address[8] = \mem_address[8]~output_o ;

assign mem_address[9] = \mem_address[9]~output_o ;

assign mem_address[10] = \mem_address[10]~output_o ;

assign mem_address[11] = \mem_address[11]~output_o ;

assign mem_address[12] = \mem_address[12]~output_o ;

assign mem_address[13] = \mem_address[13]~output_o ;

assign mem_address[14] = \mem_address[14]~output_o ;

assign mem_address[15] = \mem_address[15]~output_o ;

assign mem_wdata[0] = \mem_wdata[0]~output_o ;

assign mem_wdata[1] = \mem_wdata[1]~output_o ;

assign mem_wdata[2] = \mem_wdata[2]~output_o ;

assign mem_wdata[3] = \mem_wdata[3]~output_o ;

assign mem_wdata[4] = \mem_wdata[4]~output_o ;

assign mem_wdata[5] = \mem_wdata[5]~output_o ;

assign mem_wdata[6] = \mem_wdata[6]~output_o ;

assign mem_wdata[7] = \mem_wdata[7]~output_o ;

assign mem_wdata[8] = \mem_wdata[8]~output_o ;

assign mem_wdata[9] = \mem_wdata[9]~output_o ;

assign mem_wdata[10] = \mem_wdata[10]~output_o ;

assign mem_wdata[11] = \mem_wdata[11]~output_o ;

assign mem_wdata[12] = \mem_wdata[12]~output_o ;

assign mem_wdata[13] = \mem_wdata[13]~output_o ;

assign mem_wdata[14] = \mem_wdata[14]~output_o ;

assign mem_wdata[15] = \mem_wdata[15]~output_o ;

endmodule
