module ent
  (input  sig1,
   output sig2,
   input  sig3);
  wire n1;
  assign sig2 = n1; //(module output)
  /* ent.vhdl:15:22  */
  assign n1 = sig1 ^ sig3;
endmodule

