
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000146f0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002094  080148d0  080148d0  000158d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016964  08016964  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016964  08016964  00017964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801696c  0801696c  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801696c  0801696c  0001796c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016970  08016970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016974  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  08016cdc  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  08016cdc  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a2e8  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b92  00000000  00000000  00042680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020a8  00000000  00000000  00049218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018b2  00000000  00000000  0004b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc93  00000000  00000000  0004cb72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003200e  00000000  00000000  00079805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dded4  00000000  00000000  000ab813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001896e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000964c  00000000  00000000  0018972c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00192d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	080148b8 	.word	0x080148b8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	080148b8 	.word	0x080148b8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb02 	bl	8002564 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fba6 	bl	80026b8 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fc28 	bl	80027c8 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fcda 	bl	8002938 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fd9f 	bl	8002ad8 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fd94 	bl	8002ad8 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 facf 	bl	80025a4 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fbfa 	bl	8002808 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fd9b 	bl	8002b58 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fd94 	bl	8002b58 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f980 	bl	80014c8 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 f9e3 	bl	801271a <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 f9f0 	bl	801274e <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b44      	ldr	r3, [pc, #272]	@ (80014c0 <automation_save_rules+0x11c>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e07e      	b.n	80014b6 <automation_save_rules+0x112>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	493e      	ldr	r1, [pc, #248]	@ (80014c0 <automation_save_rules+0x11c>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd11 	bl	8001dee <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e06c      	b.n	80014b6 <automation_save_rules+0x112>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a32      	ldr	r2, [pc, #200]	@ (80014c4 <automation_save_rules+0x120>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fcf3 	bl	8001dee <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e04e      	b.n	80014b6 <automation_save_rules+0x112>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b24      	ldr	r3, [pc, #144]	@ (80014c0 <automation_save_rules+0x11c>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b21      	ldr	r3, [pc, #132]	@ (80014c0 <automation_save_rules+0x11c>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <automation_save_rules+0x11c>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a16      	ldr	r2, [pc, #88]	@ (80014c0 <automation_save_rules+0x11c>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4914      	ldr	r1, [pc, #80]	@ (80014c4 <automation_save_rules+0x120>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 f9eb 	bl	801284e <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 f95c 	bl	8004740 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fca5 	bl	8001dee <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e000      	b.n	80014b6 <automation_save_rules+0x112>
	}

	return true;
 80014b4:	2301      	movs	r3, #1
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000644 	.word	0x20000644
 80014c4:	20000384 	.word	0x20000384

080014c8 <automation_load_rules>:

bool automation_load_rules(void) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014ce:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 80014dc:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 80014e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014e4:	2202      	movs	r2, #2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fc99 	bl	8001e1e <EEPROM_LoadBlock>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f083 0301 	eor.w	r3, r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <automation_load_rules+0x34>
		return false;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e0bb      	b.n	8001674 <automation_load_rules+0x1ac>
	}
	if (saved_count > MAX_RULES) {
 80014fc:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001500:	2b20      	cmp	r3, #32
 8001502:	d901      	bls.n	8001508 <automation_load_rules+0x40>
		return false;
 8001504:	2300      	movs	r3, #0
 8001506:	e0b5      	b.n	8001674 <automation_load_rules+0x1ac>
	}

	addr += sizeof(saved_count);
 8001508:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800150c:	3302      	adds	r3, #2
 800150e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001512:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001516:	2b00      	cmp	r3, #0
 8001518:	d12d      	bne.n	8001576 <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800151a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800151e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001522:	2200      	movs	r2, #0
 8001524:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001526:	1cb9      	adds	r1, r7, #2
 8001528:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800152c:	2202      	movs	r2, #2
 800152e:	4618      	mov	r0, r3
 8001530:	f000 fc75 	bl	8001e1e <EEPROM_LoadBlock>
 8001534:	4603      	mov	r3, r0
 8001536:	f083 0301 	eor.w	r3, r3, #1
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <automation_load_rules+0x7c>
			return false;
 8001540:	2300      	movs	r3, #0
 8001542:	e097      	b.n	8001674 <automation_load_rules+0x1ac>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001544:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 8001548:	2102      	movs	r1, #2
 800154a:	4618      	mov	r0, r3
 800154c:	f003 f8f8 	bl	8004740 <modbus_crc16>
 8001550:	4603      	mov	r3, r0
 8001552:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 8001556:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800155a:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 800155e:	881b      	ldrh	r3, [r3, #0]
 8001560:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001564:	429a      	cmp	r2, r3
 8001566:	d001      	beq.n	800156c <automation_load_rules+0xa4>
			return false;
 8001568:	2300      	movs	r3, #0
 800156a:	e083      	b.n	8001674 <automation_load_rules+0x1ac>
		}

		rule_count = 0;
 800156c:	4b44      	ldr	r3, [pc, #272]	@ (8001680 <automation_load_rules+0x1b8>)
 800156e:	2200      	movs	r2, #0
 8001570:	801a      	strh	r2, [r3, #0]
		return true;
 8001572:	2301      	movs	r3, #1
 8001574:	e07e      	b.n	8001674 <automation_load_rules+0x1ac>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 8001576:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800157a:	461a      	mov	r2, r3
 800157c:	0092      	lsls	r2, r2, #2
 800157e:	441a      	add	r2, r3
 8001580:	0052      	lsls	r2, r2, #1
 8001582:	4413      	add	r3, r2
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	b29a      	uxth	r2, r3
 8001588:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 800158c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001590:	4618      	mov	r0, r3
 8001592:	f000 fc44 	bl	8001e1e <EEPROM_LoadBlock>
 8001596:	4603      	mov	r3, r0
 8001598:	f083 0301 	eor.w	r3, r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <automation_load_rules+0xde>
		return false;
 80015a2:	2300      	movs	r3, #0
 80015a4:	e066      	b.n	8001674 <automation_load_rules+0x1ac>
	}
	addr += saved_count * sizeof(LogicRule);
 80015a6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015aa:	461a      	mov	r2, r3
 80015ac:	0092      	lsls	r2, r2, #2
 80015ae:	441a      	add	r2, r3
 80015b0:	0052      	lsls	r2, r2, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015bc:	4413      	add	r3, r2
 80015be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015c2:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015c6:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ca:	2200      	movs	r2, #0
 80015cc:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015ce:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015d2:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015d6:	2202      	movs	r2, #2
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 fc20 	bl	8001e1e <EEPROM_LoadBlock>
 80015de:	4603      	mov	r3, r0
 80015e0:	f083 0301 	eor.w	r3, r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <automation_load_rules+0x126>
		return false;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e042      	b.n	8001674 <automation_load_rules+0x1ac>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 80015ee:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80015f2:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015f6:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 80015fa:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	3302      	adds	r3, #2
 8001600:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001604:	4611      	mov	r1, r2
 8001606:	2216      	movs	r2, #22
 8001608:	fb01 f202 	mul.w	r2, r1, r2
 800160c:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001610:	4618      	mov	r0, r3
 8001612:	f011 f91c 	bl	801284e <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29b      	uxth	r3, r3
 8001628:	3302      	adds	r3, #2
 800162a:	b29a      	uxth	r2, r3
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f003 f885 	bl	8004740 <modbus_crc16>
 8001636:	4603      	mov	r3, r0
 8001638:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 800163c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001640:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800164a:	429a      	cmp	r2, r3
 800164c:	d001      	beq.n	8001652 <automation_load_rules+0x18a>
		return false;
 800164e:	2300      	movs	r3, #0
 8001650:	e010      	b.n	8001674 <automation_load_rules+0x1ac>
	}


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001652:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001656:	461a      	mov	r2, r3
 8001658:	2316      	movs	r3, #22
 800165a:	fb03 f202 	mul.w	r2, r3, r2
 800165e:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001662:	4619      	mov	r1, r3
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <automation_load_rules+0x1bc>)
 8001666:	f011 f8f2 	bl	801284e <memcpy>
	rule_count = saved_count;
 800166a:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800166e:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <automation_load_rules+0x1b8>)
 8001670:	801a      	strh	r2, [r3, #0]
	return true;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000644 	.word	0x20000644
 8001684:	20000384 	.word	0x20000384

08001688 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 5;

void display_Setup() {
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800168c:	f000 fd16 	bl	80020bc <ssd1306_Init>
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <display_Boot>:

void display_Boot(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800169a:	2000      	movs	r0, #0
 800169c:	f000 fd78 	bl	8002190 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016a0:	2114      	movs	r1, #20
 80016a2:	200a      	movs	r0, #10
 80016a4:	f000 fec0 	bl	8002428 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <display_Boot+0x44>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	9200      	str	r2, [sp, #0]
 80016ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016b0:	480a      	ldr	r0, [pc, #40]	@ (80016dc <display_Boot+0x48>)
 80016b2:	f000 fe93 	bl	80023dc <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016b6:	212d      	movs	r1, #45	@ 0x2d
 80016b8:	2019      	movs	r0, #25
 80016ba:	f000 feb5 	bl	8002428 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <display_Boot+0x4c>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	9200      	str	r2, [sp, #0]
 80016c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c6:	4807      	ldr	r0, [pc, #28]	@ (80016e4 <display_Boot+0x50>)
 80016c8:	f000 fe88 	bl	80023dc <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80016cc:	f000 fd78 	bl	80021c0 <ssd1306_UpdateScreen>
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	080165a4 	.word	0x080165a4
 80016dc:	080148d0 	.word	0x080148d0
 80016e0:	08016598 	.word	0x08016598
 80016e4:	080148dc 	.word	0x080148dc

080016e8 <display_StatusPage>:

void display_StatusPage(void) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08e      	sub	sp, #56	@ 0x38
 80016ec:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 80016ee:	4bbe      	ldr	r3, [pc, #760]	@ (80019e8 <display_StatusPage+0x300>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	2b05      	cmp	r3, #5
 80016f4:	f200 8285 	bhi.w	8001c02 <display_StatusPage+0x51a>
 80016f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001700 <display_StatusPage+0x18>)
 80016fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016fe:	bf00      	nop
 8001700:	08001719 	.word	0x08001719
 8001704:	080017fd 	.word	0x080017fd
 8001708:	080018f3 	.word	0x080018f3
 800170c:	08001a2d 	.word	0x08001a2d
 8001710:	08001aa7 	.word	0x08001aa7
 8001714:	08001b7d 	.word	0x08001b7d
		case 0:
			ssd1306_Fill(Black);
 8001718:	2000      	movs	r0, #0
 800171a:	f000 fd39 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800171e:	2100      	movs	r1, #0
 8001720:	2019      	movs	r0, #25
 8001722:	f000 fe81 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001726:	4bb1      	ldr	r3, [pc, #708]	@ (80019ec <display_StatusPage+0x304>)
 8001728:	2201      	movs	r2, #1
 800172a:	9200      	str	r2, [sp, #0]
 800172c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800172e:	48b0      	ldr	r0, [pc, #704]	@ (80019f0 <display_StatusPage+0x308>)
 8001730:	f000 fe54 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001734:	2119      	movs	r1, #25
 8001736:	2002      	movs	r0, #2
 8001738:	f000 fe76 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 800173c:	f003 f894 	bl	8004868 <modbusGetSlaveAddress>
 8001740:	4603      	mov	r3, r0
 8001742:	461a      	mov	r2, r3
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	49aa      	ldr	r1, [pc, #680]	@ (80019f4 <display_StatusPage+0x30c>)
 800174a:	4618      	mov	r0, r3
 800174c:	f010 ff80 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001750:	4ba9      	ldr	r3, [pc, #676]	@ (80019f8 <display_StatusPage+0x310>)
 8001752:	f107 000c 	add.w	r0, r7, #12
 8001756:	2201      	movs	r2, #1
 8001758:	9200      	str	r2, [sp, #0]
 800175a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175c:	f000 fe3e 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001760:	2128      	movs	r1, #40	@ 0x28
 8001762:	2002      	movs	r0, #2
 8001764:	f000 fe60 	bl	8002428 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001768:	f000 fc3a 	bl	8001fe0 <INA226_ReadBusVoltage>
 800176c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001770:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001774:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	dd0a      	ble.n	8001798 <display_StatusPage+0xb0>
 8001782:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001784:	f7fe ff08 	bl	8000598 <__aeabi_f2d>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	f107 000c 	add.w	r0, r7, #12
 8001790:	499a      	ldr	r1, [pc, #616]	@ (80019fc <display_StatusPage+0x314>)
 8001792:	f010 ff5d 	bl	8012650 <siprintf>
 8001796:	e009      	b.n	80017ac <display_StatusPage+0xc4>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001798:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800179a:	f7fe fefd 	bl	8000598 <__aeabi_f2d>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	f107 000c 	add.w	r0, r7, #12
 80017a6:	4996      	ldr	r1, [pc, #600]	@ (8001a00 <display_StatusPage+0x318>)
 80017a8:	f010 ff52 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017ac:	4b92      	ldr	r3, [pc, #584]	@ (80019f8 <display_StatusPage+0x310>)
 80017ae:	f107 000c 	add.w	r0, r7, #12
 80017b2:	2201      	movs	r2, #1
 80017b4:	9200      	str	r2, [sp, #0]
 80017b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017b8:	f000 fe10 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 80017bc:	2137      	movs	r1, #55	@ 0x37
 80017be:	2002      	movs	r0, #2
 80017c0:	f000 fe32 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 80017c4:	f000 fc2c 	bl	8002020 <INA226_ReadCurrent>
 80017c8:	eef0 7a40 	vmov.f32	s15, s0
 80017cc:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a04 <display_StatusPage+0x31c>
 80017d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d4:	ee17 0a90 	vmov	r0, s15
 80017d8:	f7fe fede 	bl	8000598 <__aeabi_f2d>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	f107 000c 	add.w	r0, r7, #12
 80017e4:	4988      	ldr	r1, [pc, #544]	@ (8001a08 <display_StatusPage+0x320>)
 80017e6:	f010 ff33 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017ea:	4b83      	ldr	r3, [pc, #524]	@ (80019f8 <display_StatusPage+0x310>)
 80017ec:	f107 000c 	add.w	r0, r7, #12
 80017f0:	2201      	movs	r2, #1
 80017f2:	9200      	str	r2, [sp, #0]
 80017f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f6:	f000 fdf1 	bl	80023dc <ssd1306_WriteString>
			break;
 80017fa:	e202      	b.n	8001c02 <display_StatusPage+0x51a>
		case 1:
			ssd1306_Fill(Black);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f000 fcc7 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001802:	2100      	movs	r1, #0
 8001804:	201e      	movs	r0, #30
 8001806:	f000 fe0f 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800180a:	4b78      	ldr	r3, [pc, #480]	@ (80019ec <display_StatusPage+0x304>)
 800180c:	2201      	movs	r2, #1
 800180e:	9200      	str	r2, [sp, #0]
 8001810:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001812:	487e      	ldr	r0, [pc, #504]	@ (8001a0c <display_StatusPage+0x324>)
 8001814:	f000 fde2 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001818:	2119      	movs	r1, #25
 800181a:	2002      	movs	r0, #2
 800181c:	f000 fe04 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8001820:	2000      	movs	r0, #0
 8001822:	f000 fe9f 	bl	8002564 <io_coil_read>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <display_StatusPage+0x148>
 800182c:	4a78      	ldr	r2, [pc, #480]	@ (8001a10 <display_StatusPage+0x328>)
 800182e:	e000      	b.n	8001832 <display_StatusPage+0x14a>
 8001830:	4a78      	ldr	r2, [pc, #480]	@ (8001a14 <display_StatusPage+0x32c>)
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	4978      	ldr	r1, [pc, #480]	@ (8001a18 <display_StatusPage+0x330>)
 8001838:	4618      	mov	r0, r3
 800183a:	f010 ff09 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800183e:	4b6e      	ldr	r3, [pc, #440]	@ (80019f8 <display_StatusPage+0x310>)
 8001840:	f107 000c 	add.w	r0, r7, #12
 8001844:	2201      	movs	r2, #1
 8001846:	9200      	str	r2, [sp, #0]
 8001848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800184a:	f000 fdc7 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800184e:	2128      	movs	r1, #40	@ 0x28
 8001850:	2002      	movs	r0, #2
 8001852:	f000 fde9 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001856:	2001      	movs	r0, #1
 8001858:	f000 fe84 	bl	8002564 <io_coil_read>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <display_StatusPage+0x17e>
 8001862:	4a6b      	ldr	r2, [pc, #428]	@ (8001a10 <display_StatusPage+0x328>)
 8001864:	e000      	b.n	8001868 <display_StatusPage+0x180>
 8001866:	4a6b      	ldr	r2, [pc, #428]	@ (8001a14 <display_StatusPage+0x32c>)
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	496b      	ldr	r1, [pc, #428]	@ (8001a1c <display_StatusPage+0x334>)
 800186e:	4618      	mov	r0, r3
 8001870:	f010 feee 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001874:	4b60      	ldr	r3, [pc, #384]	@ (80019f8 <display_StatusPage+0x310>)
 8001876:	f107 000c 	add.w	r0, r7, #12
 800187a:	2201      	movs	r2, #1
 800187c:	9200      	str	r2, [sp, #0]
 800187e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001880:	f000 fdac 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001884:	2119      	movs	r1, #25
 8001886:	203c      	movs	r0, #60	@ 0x3c
 8001888:	f000 fdce 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800188c:	2002      	movs	r0, #2
 800188e:	f000 fe69 	bl	8002564 <io_coil_read>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <display_StatusPage+0x1b4>
 8001898:	4a5d      	ldr	r2, [pc, #372]	@ (8001a10 <display_StatusPage+0x328>)
 800189a:	e000      	b.n	800189e <display_StatusPage+0x1b6>
 800189c:	4a5d      	ldr	r2, [pc, #372]	@ (8001a14 <display_StatusPage+0x32c>)
 800189e:	f107 030c 	add.w	r3, r7, #12
 80018a2:	495f      	ldr	r1, [pc, #380]	@ (8001a20 <display_StatusPage+0x338>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f010 fed3 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018aa:	4b53      	ldr	r3, [pc, #332]	@ (80019f8 <display_StatusPage+0x310>)
 80018ac:	f107 000c 	add.w	r0, r7, #12
 80018b0:	2201      	movs	r2, #1
 80018b2:	9200      	str	r2, [sp, #0]
 80018b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b6:	f000 fd91 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80018ba:	2128      	movs	r1, #40	@ 0x28
 80018bc:	203c      	movs	r0, #60	@ 0x3c
 80018be:	f000 fdb3 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 80018c2:	2003      	movs	r0, #3
 80018c4:	f000 fe4e 	bl	8002564 <io_coil_read>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <display_StatusPage+0x1ea>
 80018ce:	4a50      	ldr	r2, [pc, #320]	@ (8001a10 <display_StatusPage+0x328>)
 80018d0:	e000      	b.n	80018d4 <display_StatusPage+0x1ec>
 80018d2:	4a50      	ldr	r2, [pc, #320]	@ (8001a14 <display_StatusPage+0x32c>)
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	4952      	ldr	r1, [pc, #328]	@ (8001a24 <display_StatusPage+0x33c>)
 80018da:	4618      	mov	r0, r3
 80018dc:	f010 feb8 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018e0:	4b45      	ldr	r3, [pc, #276]	@ (80019f8 <display_StatusPage+0x310>)
 80018e2:	f107 000c 	add.w	r0, r7, #12
 80018e6:	2201      	movs	r2, #1
 80018e8:	9200      	str	r2, [sp, #0]
 80018ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ec:	f000 fd76 	bl	80023dc <ssd1306_WriteString>
			break;
 80018f0:	e187      	b.n	8001c02 <display_StatusPage+0x51a>
		case 2:
			ssd1306_Fill(Black);
 80018f2:	2000      	movs	r0, #0
 80018f4:	f000 fc4c 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80018f8:	2100      	movs	r1, #0
 80018fa:	2004      	movs	r0, #4
 80018fc:	f000 fd94 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001900:	4b3a      	ldr	r3, [pc, #232]	@ (80019ec <display_StatusPage+0x304>)
 8001902:	2201      	movs	r2, #1
 8001904:	9200      	str	r2, [sp, #0]
 8001906:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001908:	4847      	ldr	r0, [pc, #284]	@ (8001a28 <display_StatusPage+0x340>)
 800190a:	f000 fd67 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800190e:	2119      	movs	r1, #25
 8001910:	2002      	movs	r0, #2
 8001912:	f000 fd89 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001916:	2000      	movs	r0, #0
 8001918:	f000 fece 	bl	80026b8 <io_discrete_in_read>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <display_StatusPage+0x23e>
 8001922:	4a3b      	ldr	r2, [pc, #236]	@ (8001a10 <display_StatusPage+0x328>)
 8001924:	e000      	b.n	8001928 <display_StatusPage+0x240>
 8001926:	4a3b      	ldr	r2, [pc, #236]	@ (8001a14 <display_StatusPage+0x32c>)
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	493a      	ldr	r1, [pc, #232]	@ (8001a18 <display_StatusPage+0x330>)
 800192e:	4618      	mov	r0, r3
 8001930:	f010 fe8e 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001934:	4b30      	ldr	r3, [pc, #192]	@ (80019f8 <display_StatusPage+0x310>)
 8001936:	f107 000c 	add.w	r0, r7, #12
 800193a:	2201      	movs	r2, #1
 800193c:	9200      	str	r2, [sp, #0]
 800193e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001940:	f000 fd4c 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001944:	2128      	movs	r1, #40	@ 0x28
 8001946:	2002      	movs	r0, #2
 8001948:	f000 fd6e 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 800194c:	2001      	movs	r0, #1
 800194e:	f000 feb3 	bl	80026b8 <io_discrete_in_read>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <display_StatusPage+0x274>
 8001958:	4a2d      	ldr	r2, [pc, #180]	@ (8001a10 <display_StatusPage+0x328>)
 800195a:	e000      	b.n	800195e <display_StatusPage+0x276>
 800195c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a14 <display_StatusPage+0x32c>)
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	492e      	ldr	r1, [pc, #184]	@ (8001a1c <display_StatusPage+0x334>)
 8001964:	4618      	mov	r0, r3
 8001966:	f010 fe73 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800196a:	4b23      	ldr	r3, [pc, #140]	@ (80019f8 <display_StatusPage+0x310>)
 800196c:	f107 000c 	add.w	r0, r7, #12
 8001970:	2201      	movs	r2, #1
 8001972:	9200      	str	r2, [sp, #0]
 8001974:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001976:	f000 fd31 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800197a:	2119      	movs	r1, #25
 800197c:	203c      	movs	r0, #60	@ 0x3c
 800197e:	f000 fd53 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001982:	2002      	movs	r0, #2
 8001984:	f000 fe98 	bl	80026b8 <io_discrete_in_read>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <display_StatusPage+0x2aa>
 800198e:	4a20      	ldr	r2, [pc, #128]	@ (8001a10 <display_StatusPage+0x328>)
 8001990:	e000      	b.n	8001994 <display_StatusPage+0x2ac>
 8001992:	4a20      	ldr	r2, [pc, #128]	@ (8001a14 <display_StatusPage+0x32c>)
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	4921      	ldr	r1, [pc, #132]	@ (8001a20 <display_StatusPage+0x338>)
 800199a:	4618      	mov	r0, r3
 800199c:	f010 fe58 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019a0:	4b15      	ldr	r3, [pc, #84]	@ (80019f8 <display_StatusPage+0x310>)
 80019a2:	f107 000c 	add.w	r0, r7, #12
 80019a6:	2201      	movs	r2, #1
 80019a8:	9200      	str	r2, [sp, #0]
 80019aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ac:	f000 fd16 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019b0:	2128      	movs	r1, #40	@ 0x28
 80019b2:	203c      	movs	r0, #60	@ 0x3c
 80019b4:	f000 fd38 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 fe7d 	bl	80026b8 <io_discrete_in_read>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <display_StatusPage+0x2e0>
 80019c4:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <display_StatusPage+0x328>)
 80019c6:	e000      	b.n	80019ca <display_StatusPage+0x2e2>
 80019c8:	4a12      	ldr	r2, [pc, #72]	@ (8001a14 <display_StatusPage+0x32c>)
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	4915      	ldr	r1, [pc, #84]	@ (8001a24 <display_StatusPage+0x33c>)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f010 fe3d 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <display_StatusPage+0x310>)
 80019d8:	f107 000c 	add.w	r0, r7, #12
 80019dc:	2201      	movs	r2, #1
 80019de:	9200      	str	r2, [sp, #0]
 80019e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019e2:	f000 fcfb 	bl	80023dc <ssd1306_WriteString>
			break;
 80019e6:	e10c      	b.n	8001c02 <display_StatusPage+0x51a>
 80019e8:	20000646 	.word	0x20000646
 80019ec:	080165a4 	.word	0x080165a4
 80019f0:	080148e8 	.word	0x080148e8
 80019f4:	080148f0 	.word	0x080148f0
 80019f8:	0801658c 	.word	0x0801658c
 80019fc:	08014904 	.word	0x08014904
 8001a00:	08014914 	.word	0x08014914
 8001a04:	447a0000 	.word	0x447a0000
 8001a08:	08014924 	.word	0x08014924
 8001a0c:	08014934 	.word	0x08014934
 8001a10:	0801493c 	.word	0x0801493c
 8001a14:	08014940 	.word	0x08014940
 8001a18:	08014944 	.word	0x08014944
 8001a1c:	0801494c 	.word	0x0801494c
 8001a20:	08014954 	.word	0x08014954
 8001a24:	0801495c 	.word	0x0801495c
 8001a28:	08014964 	.word	0x08014964
		case 3:
			ssd1306_Fill(Black);
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f000 fbaf 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a32:	2100      	movs	r1, #0
 8001a34:	2002      	movs	r0, #2
 8001a36:	f000 fcf7 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a3a:	4b80      	ldr	r3, [pc, #512]	@ (8001c3c <display_StatusPage+0x554>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	9200      	str	r2, [sp, #0]
 8001a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a42:	487f      	ldr	r0, [pc, #508]	@ (8001c40 <display_StatusPage+0x558>)
 8001a44:	f000 fcca 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a48:	2119      	movs	r1, #25
 8001a4a:	2002      	movs	r0, #2
 8001a4c:	f000 fcec 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a50:	2000      	movs	r0, #0
 8001a52:	f000 feb9 	bl	80027c8 <io_holding_reg_read>
 8001a56:	4603      	mov	r3, r0
 8001a58:	461a      	mov	r2, r3
 8001a5a:	f107 030c 	add.w	r3, r7, #12
 8001a5e:	4979      	ldr	r1, [pc, #484]	@ (8001c44 <display_StatusPage+0x55c>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f010 fdf5 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a66:	4b78      	ldr	r3, [pc, #480]	@ (8001c48 <display_StatusPage+0x560>)
 8001a68:	f107 000c 	add.w	r0, r7, #12
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	9200      	str	r2, [sp, #0]
 8001a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a72:	f000 fcb3 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001a76:	2128      	movs	r1, #40	@ 0x28
 8001a78:	2002      	movs	r0, #2
 8001a7a:	f000 fcd5 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f000 fea2 	bl	80027c8 <io_holding_reg_read>
 8001a84:	4603      	mov	r3, r0
 8001a86:	461a      	mov	r2, r3
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	496f      	ldr	r1, [pc, #444]	@ (8001c4c <display_StatusPage+0x564>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f010 fdde 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a94:	4b6c      	ldr	r3, [pc, #432]	@ (8001c48 <display_StatusPage+0x560>)
 8001a96:	f107 000c 	add.w	r0, r7, #12
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	9200      	str	r2, [sp, #0]
 8001a9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aa0:	f000 fc9c 	bl	80023dc <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001aa4:	e0ad      	b.n	8001c02 <display_StatusPage+0x51a>
		case 4:
			ssd1306_Fill(Black);
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f000 fb72 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001aac:	2100      	movs	r1, #0
 8001aae:	200c      	movs	r0, #12
 8001ab0:	f000 fcba 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001ab4:	4b61      	ldr	r3, [pc, #388]	@ (8001c3c <display_StatusPage+0x554>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	9200      	str	r2, [sp, #0]
 8001aba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001abc:	4864      	ldr	r0, [pc, #400]	@ (8001c50 <display_StatusPage+0x568>)
 8001abe:	f000 fc8d 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ac2:	2119      	movs	r1, #25
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fcaf 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001aca:	2000      	movs	r0, #0
 8001acc:	f000 ff34 	bl	8002938 <io_input_reg_read>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	495a      	ldr	r1, [pc, #360]	@ (8001c44 <display_StatusPage+0x55c>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f010 fdb8 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ae0:	4b59      	ldr	r3, [pc, #356]	@ (8001c48 <display_StatusPage+0x560>)
 8001ae2:	f107 000c 	add.w	r0, r7, #12
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f000 fc76 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001af0:	2128      	movs	r1, #40	@ 0x28
 8001af2:	2002      	movs	r0, #2
 8001af4:	f000 fc98 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001af8:	2001      	movs	r0, #1
 8001afa:	f000 ff1d 	bl	8002938 <io_input_reg_read>
 8001afe:	4603      	mov	r3, r0
 8001b00:	461a      	mov	r2, r3
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	4951      	ldr	r1, [pc, #324]	@ (8001c4c <display_StatusPage+0x564>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f010 fda1 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b0e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c48 <display_StatusPage+0x560>)
 8001b10:	f107 000c 	add.w	r0, r7, #12
 8001b14:	2201      	movs	r2, #1
 8001b16:	9200      	str	r2, [sp, #0]
 8001b18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1a:	f000 fc5f 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b1e:	2119      	movs	r1, #25
 8001b20:	203c      	movs	r0, #60	@ 0x3c
 8001b22:	f000 fc81 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b26:	2002      	movs	r0, #2
 8001b28:	f000 ff06 	bl	8002938 <io_input_reg_read>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	4947      	ldr	r1, [pc, #284]	@ (8001c54 <display_StatusPage+0x56c>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f010 fd8a 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b3c:	4b42      	ldr	r3, [pc, #264]	@ (8001c48 <display_StatusPage+0x560>)
 8001b3e:	f107 000c 	add.w	r0, r7, #12
 8001b42:	2201      	movs	r2, #1
 8001b44:	9200      	str	r2, [sp, #0]
 8001b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b48:	f000 fc48 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b4c:	2128      	movs	r1, #40	@ 0x28
 8001b4e:	203c      	movs	r0, #60	@ 0x3c
 8001b50:	f000 fc6a 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001b54:	2003      	movs	r0, #3
 8001b56:	f000 feef 	bl	8002938 <io_input_reg_read>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	493d      	ldr	r1, [pc, #244]	@ (8001c58 <display_StatusPage+0x570>)
 8001b64:	4618      	mov	r0, r3
 8001b66:	f010 fd73 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b6a:	4b37      	ldr	r3, [pc, #220]	@ (8001c48 <display_StatusPage+0x560>)
 8001b6c:	f107 000c 	add.w	r0, r7, #12
 8001b70:	2201      	movs	r2, #1
 8001b72:	9200      	str	r2, [sp, #0]
 8001b74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b76:	f000 fc31 	bl	80023dc <ssd1306_WriteString>
			break;
 8001b7a:	e042      	b.n	8001c02 <display_StatusPage+0x51a>
		case 5:
			ssd1306_Fill(Black);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f000 fb07 	bl	8002190 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001b82:	2100      	movs	r1, #0
 8001b84:	2032      	movs	r0, #50	@ 0x32
 8001b86:	f000 fc4f 	bl	8002428 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001b8a:	4b2c      	ldr	r3, [pc, #176]	@ (8001c3c <display_StatusPage+0x554>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	9200      	str	r2, [sp, #0]
 8001b90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b92:	4832      	ldr	r0, [pc, #200]	@ (8001c5c <display_StatusPage+0x574>)
 8001b94:	f000 fc22 	bl	80023dc <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 ff66 	bl	8005a6c <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ba0:	2119      	movs	r1, #25
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	f000 fc40 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	461a      	mov	r2, r3
 8001bac:	797b      	ldrb	r3, [r7, #5]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	793b      	ldrb	r3, [r7, #4]
 8001bb2:	f107 000c 	add.w	r0, r7, #12
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4929      	ldr	r1, [pc, #164]	@ (8001c60 <display_StatusPage+0x578>)
 8001bbc:	f010 fd48 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bc0:	4b21      	ldr	r3, [pc, #132]	@ (8001c48 <display_StatusPage+0x560>)
 8001bc2:	f107 000c 	add.w	r0, r7, #12
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	9200      	str	r2, [sp, #0]
 8001bca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bcc:	f000 fc06 	bl	80023dc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001bd0:	2128      	movs	r1, #40	@ 0x28
 8001bd2:	2002      	movs	r0, #2
 8001bd4:	f000 fc28 	bl	8002428 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001bd8:	7a3b      	ldrb	r3, [r7, #8]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	7a7b      	ldrb	r3, [r7, #9]
 8001bde:	4619      	mov	r1, r3
 8001be0:	7abb      	ldrb	r3, [r7, #10]
 8001be2:	f107 000c 	add.w	r0, r7, #12
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	460b      	mov	r3, r1
 8001bea:	491e      	ldr	r1, [pc, #120]	@ (8001c64 <display_StatusPage+0x57c>)
 8001bec:	f010 fd30 	bl	8012650 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bf0:	4b15      	ldr	r3, [pc, #84]	@ (8001c48 <display_StatusPage+0x560>)
 8001bf2:	f107 000c 	add.w	r0, r7, #12
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	9200      	str	r2, [sp, #0]
 8001bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfc:	f000 fbee 	bl	80023dc <ssd1306_WriteString>
			break;
 8001c00:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001c02:	2138      	movs	r1, #56	@ 0x38
 8001c04:	206e      	movs	r0, #110	@ 0x6e
 8001c06:	f000 fc0f 	bl	8002428 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001c0a:	4b17      	ldr	r3, [pc, #92]	@ (8001c68 <display_StatusPage+0x580>)
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <display_StatusPage+0x584>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	f107 000c 	add.w	r0, r7, #12
 8001c18:	4915      	ldr	r1, [pc, #84]	@ (8001c70 <display_StatusPage+0x588>)
 8001c1a:	f010 fd19 	bl	8012650 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <display_StatusPage+0x560>)
 8001c20:	f107 000c 	add.w	r0, r7, #12
 8001c24:	2201      	movs	r2, #1
 8001c26:	9200      	str	r2, [sp, #0]
 8001c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c2a:	f000 fbd7 	bl	80023dc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001c2e:	f000 fac7 	bl	80021c0 <ssd1306_UpdateScreen>
}
 8001c32:	bf00      	nop
 8001c34:	3730      	adds	r7, #48	@ 0x30
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	080165a4 	.word	0x080165a4
 8001c40:	08014970 	.word	0x08014970
 8001c44:	0801497c 	.word	0x0801497c
 8001c48:	0801658c 	.word	0x0801658c
 8001c4c:	08014984 	.word	0x08014984
 8001c50:	0801498c 	.word	0x0801498c
 8001c54:	08014998 	.word	0x08014998
 8001c58:	080149a0 	.word	0x080149a0
 8001c5c:	080149a8 	.word	0x080149a8
 8001c60:	080149ac 	.word	0x080149ac
 8001c64:	080149bc 	.word	0x080149bc
 8001c68:	20000646 	.word	0x20000646
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	080149d0 	.word	0x080149d0

08001c74 <display_BtnPress>:

void display_BtnPress() {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <display_BtnPress+0x2c>)
 8001c7a:	881a      	ldrh	r2, [r3, #0]
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <display_BtnPress+0x30>)
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d103      	bne.n	8001c8c <display_BtnPress+0x18>
		currentPage = 0;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <display_BtnPress+0x2c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	801a      	strh	r2, [r3, #0]
 8001c8a:	e005      	b.n	8001c98 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <display_BtnPress+0x2c>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b02      	ldr	r3, [pc, #8]	@ (8001ca0 <display_BtnPress+0x2c>)
 8001c96:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001c98:	f7ff fd26 	bl	80016e8 <display_StatusPage>
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000646 	.word	0x20000646
 8001ca4:	20000000 	.word	0x20000000

08001ca8 <display_setPage>:

void display_setPage(uint16_t page) {
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001cb2:	4b07      	ldr	r3, [pc, #28]	@ (8001cd0 <display_setPage+0x28>)
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	88fa      	ldrh	r2, [r7, #6]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d803      	bhi.n	8001cc4 <display_setPage+0x1c>
	currentPage = page;
 8001cbc:	4a05      	ldr	r2, [pc, #20]	@ (8001cd4 <display_setPage+0x2c>)
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	8013      	strh	r3, [r2, #0]
 8001cc2:	e000      	b.n	8001cc6 <display_setPage+0x1e>
	if (page > endPage) return;
 8001cc4:	bf00      	nop
}
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	20000646 	.word	0x20000646

08001cd8 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08c      	sub	sp, #48	@ 0x30
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	80fb      	strh	r3, [r7, #6]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001ce8:	e04d      	b.n	8001d86 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001cf6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cfa:	f1c3 0320 	rsb	r3, r3, #32
 8001cfe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001d02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	88ba      	ldrh	r2, [r7, #4]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d202      	bcs.n	8001d14 <EEPROM_Write+0x3c>
 8001d0e:	88bb      	ldrh	r3, [r7, #4]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	e001      	b.n	8001d18 <EEPROM_Write+0x40>
 8001d14:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d18:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001d1c:	88fb      	ldrh	r3, [r7, #6]
 8001d1e:	0a1b      	lsrs	r3, r3, #8
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001d2c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001d30:	f107 0308 	add.w	r3, r7, #8
 8001d34:	3302      	adds	r3, #2
 8001d36:	6839      	ldr	r1, [r7, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f010 fd88 	bl	801284e <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001d3e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	3302      	adds	r3, #2
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	f107 0308 	add.w	r3, r7, #8
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	20ae      	movs	r0, #174	@ 0xae
 8001d50:	f000 f888 	bl	8001e64 <I2C_Transmit>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <EEPROM_Write+0x86>
			return false;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e017      	b.n	8001d8e <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001d5e:	2005      	movs	r0, #5
 8001d60:	f003 ffdc 	bl	8005d1c <HAL_Delay>

		memAddr += writeLen;
 8001d64:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	88fb      	ldrh	r3, [r7, #6]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001d70:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001d7a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	88ba      	ldrh	r2, [r7, #4]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001d86:	88bb      	ldrh	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1ae      	bne.n	8001cea <EEPROM_Write+0x12>
	}

	return true;
 8001d8c:	2301      	movs	r3, #1
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3730      	adds	r7, #48	@ 0x30
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	6039      	str	r1, [r7, #0]
 8001da0:	80fb      	strh	r3, [r7, #6]
 8001da2:	4613      	mov	r3, r2
 8001da4:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001da6:	88fb      	ldrh	r3, [r7, #6]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	733b      	strb	r3, [r7, #12]
 8001db0:	88fb      	ldrh	r3, [r7, #6]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001db6:	f107 030c 	add.w	r3, r7, #12
 8001dba:	2202      	movs	r2, #2
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	20ae      	movs	r0, #174	@ 0xae
 8001dc0:	f000 f850 	bl	8001e64 <I2C_Transmit>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <EEPROM_Read+0x38>
		return false;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e00b      	b.n	8001de6 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001dce:	88bb      	ldrh	r3, [r7, #4]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	6839      	ldr	r1, [r7, #0]
 8001dd4:	20af      	movs	r0, #175	@ 0xaf
 8001dd6:	f000 f85f 	bl	8001e98 <I2C_Receive>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <EEPROM_Read+0x4e>
		return false;
 8001de0:	2300      	movs	r3, #0
 8001de2:	e000      	b.n	8001de6 <EEPROM_Read+0x50>
	}

	return true;
 8001de4:	2301      	movs	r3, #1
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	6039      	str	r1, [r7, #0]
 8001df8:	80fb      	strh	r3, [r7, #6]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001dfe:	88bb      	ldrh	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <EEPROM_WriteBlock+0x1a>
 8001e04:	2301      	movs	r3, #1
 8001e06:	e006      	b.n	8001e16 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001e08:	88ba      	ldrh	r2, [r7, #4]
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	6839      	ldr	r1, [r7, #0]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ff62 	bl	8001cd8 <EEPROM_Write>
 8001e14:	4603      	mov	r3, r0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	6039      	str	r1, [r7, #0]
 8001e28:	80fb      	strh	r3, [r7, #6]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001e2e:	88ba      	ldrh	r2, [r7, #4]
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	6839      	ldr	r1, [r7, #0]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff ffae 	bl	8001d96 <EEPROM_Read>
 8001e3a:	4603      	mov	r3, r0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001e4c:	4a04      	ldr	r2, [pc, #16]	@ (8001e60 <I2C_Setup+0x1c>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6013      	str	r3, [r2, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	20000648 	.word	0x20000648

08001e64 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	80fb      	strh	r3, [r7, #6]
 8001e70:	4613      	mov	r3, r2
 8001e72:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001e74:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <I2C_Transmit+0x30>)
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	88bb      	ldrh	r3, [r7, #4]
 8001e7a:	88f9      	ldrh	r1, [r7, #6]
 8001e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e80:	9200      	str	r2, [sp, #0]
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	f006 fca2 	bl	80087cc <HAL_I2C_Master_Transmit>
 8001e88:	4603      	mov	r3, r0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000648 	.word	0x20000648

08001e98 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af02      	add	r7, sp, #8
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	80fb      	strh	r3, [r7, #6]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001ea8:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <I2C_Receive+0x30>)
 8001eaa:	6818      	ldr	r0, [r3, #0]
 8001eac:	88bb      	ldrh	r3, [r7, #4]
 8001eae:	88f9      	ldrh	r1, [r7, #6]
 8001eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb4:	9200      	str	r2, [sp, #0]
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	f006 fda0 	bl	80089fc <HAL_I2C_Master_Receive>
 8001ebc:	4603      	mov	r3, r0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000648 	.word	0x20000648

08001ecc <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	4608      	mov	r0, r1
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4603      	mov	r3, r0
 8001edc:	817b      	strh	r3, [r7, #10]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	727b      	strb	r3, [r7, #9]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001ee6:	897b      	ldrh	r3, [r7, #10]
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	f107 0109 	add.w	r1, r7, #9
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff ffb6 	bl	8001e64 <I2C_Transmit>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001efc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	b21b      	sxth	r3, r3
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	b21b      	sxth	r3, r3
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	68f9      	ldr	r1, [r7, #12]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ffc1 	bl	8001e98 <I2C_Receive>
 8001f16:	4603      	mov	r3, r0
 8001f18:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001f1a:	bf00      	nop
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b084      	sub	sp, #16
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	4603      	mov	r3, r0
 8001f2a:	460a      	mov	r2, r1
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001f36:	88bb      	ldrh	r3, [r7, #4]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001f40:	88bb      	ldrh	r3, [r7, #4]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	2203      	movs	r2, #3
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2080      	movs	r0, #128	@ 0x80
 8001f50:	f7ff ff88 	bl	8001e64 <I2C_Transmit>
}
 8001f54:	bf00      	nop
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001f66:	79fa      	ldrb	r2, [r7, #7]
 8001f68:	f107 000c 	add.w	r0, r7, #12
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	2140      	movs	r1, #64	@ 0x40
 8001f70:	f7ff ffac 	bl	8001ecc <I2C_Read>
    return (data[0] << 8) | data[1];
 8001f74:	7b3b      	ldrb	r3, [r7, #12]
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	021b      	lsls	r3, r3, #8
 8001f7a:	b21a      	sxth	r2, r3
 8001f7c:	7b7b      	ldrb	r3, [r7, #13]
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	4313      	orrs	r3, r2
 8001f82:	b21b      	sxth	r3, r3
 8001f84:	b29b      	uxth	r3, r3
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001f98:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc4 <INA226_Init+0x34>)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	2354      	movs	r3, #84	@ 0x54
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	f010 fc53 	bl	801284e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001fa8:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff ffb8 	bl	8001f22 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001fb2:	f240 1155 	movw	r1, #341	@ 0x155
 8001fb6:	2005      	movs	r0, #5
 8001fb8:	f7ff ffb3 	bl	8001f22 <INA226_WriteRegister>
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	2000064c 	.word	0x2000064c

08001fc8 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	f7ff ffc3 	bl	8001f5c <INA226_ReadRegister>
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f7ff ffef 	bl	8001fc8 <INA226_ReadBusVoltageRaw>
 8001fea:	4603      	mov	r3, r0
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff4:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002004 <INA226_ReadBusVoltage+0x24>
 8001ff8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	3aa3d70a 	.word	0x3aa3d70a

08002008 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002010:	2004      	movs	r0, #4
 8002012:	f7ff ffa3 	bl	8001f5c <INA226_ReadRegister>
 8002016:	4603      	mov	r3, r0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002024:	2000      	movs	r0, #0
 8002026:	f7ff ffef 	bl	8002008 <INA226_ReadCurrentRaw>
 800202a:	4603      	mov	r3, r0
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002034:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002044 <INA226_ReadCurrent+0x24>
 8002038:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800203c:	eeb0 0a67 	vmov.f32	s0, s15
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	391d4952 	.word	0x391d4952

08002048 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
	...

08002058 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af04      	add	r7, sp, #16
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	9302      	str	r3, [sp, #8]
 8002068:	2301      	movs	r3, #1
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	1dfb      	adds	r3, r7, #7
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	2301      	movs	r3, #1
 8002072:	2200      	movs	r2, #0
 8002074:	2178      	movs	r1, #120	@ 0x78
 8002076:	4803      	ldr	r0, [pc, #12]	@ (8002084 <ssd1306_WriteCommand+0x2c>)
 8002078:	f006 fdb6 	bl	8008be8 <HAL_I2C_Mem_Write>
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	200010e0 	.word	0x200010e0

08002088 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af04      	add	r7, sp, #16
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b29b      	uxth	r3, r3
 8002096:	f04f 32ff 	mov.w	r2, #4294967295
 800209a:	9202      	str	r2, [sp, #8]
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	2301      	movs	r3, #1
 80020a4:	2240      	movs	r2, #64	@ 0x40
 80020a6:	2178      	movs	r1, #120	@ 0x78
 80020a8:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <ssd1306_WriteData+0x30>)
 80020aa:	f006 fd9d 	bl	8008be8 <HAL_I2C_Mem_Write>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200010e0 	.word	0x200010e0

080020bc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80020c0:	f7ff ffc2 	bl	8002048 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80020c4:	2064      	movs	r0, #100	@ 0x64
 80020c6:	f003 fe29 	bl	8005d1c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80020ca:	2000      	movs	r0, #0
 80020cc:	f000 f9d8 	bl	8002480 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80020d0:	2020      	movs	r0, #32
 80020d2:	f7ff ffc1 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80020d6:	2000      	movs	r0, #0
 80020d8:	f7ff ffbe 	bl	8002058 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80020dc:	20b0      	movs	r0, #176	@ 0xb0
 80020de:	f7ff ffbb 	bl	8002058 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80020e2:	20c8      	movs	r0, #200	@ 0xc8
 80020e4:	f7ff ffb8 	bl	8002058 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80020e8:	2000      	movs	r0, #0
 80020ea:	f7ff ffb5 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80020ee:	2010      	movs	r0, #16
 80020f0:	f7ff ffb2 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80020f4:	2040      	movs	r0, #64	@ 0x40
 80020f6:	f7ff ffaf 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80020fa:	20ff      	movs	r0, #255	@ 0xff
 80020fc:	f000 f9ac 	bl	8002458 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002100:	20a1      	movs	r0, #161	@ 0xa1
 8002102:	f7ff ffa9 	bl	8002058 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002106:	20a6      	movs	r0, #166	@ 0xa6
 8002108:	f7ff ffa6 	bl	8002058 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800210c:	20a8      	movs	r0, #168	@ 0xa8
 800210e:	f7ff ffa3 	bl	8002058 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002112:	203f      	movs	r0, #63	@ 0x3f
 8002114:	f7ff ffa0 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002118:	20a4      	movs	r0, #164	@ 0xa4
 800211a:	f7ff ff9d 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800211e:	20d3      	movs	r0, #211	@ 0xd3
 8002120:	f7ff ff9a 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002124:	2000      	movs	r0, #0
 8002126:	f7ff ff97 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800212a:	20d5      	movs	r0, #213	@ 0xd5
 800212c:	f7ff ff94 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002130:	20f0      	movs	r0, #240	@ 0xf0
 8002132:	f7ff ff91 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002136:	20d9      	movs	r0, #217	@ 0xd9
 8002138:	f7ff ff8e 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800213c:	2022      	movs	r0, #34	@ 0x22
 800213e:	f7ff ff8b 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002142:	20da      	movs	r0, #218	@ 0xda
 8002144:	f7ff ff88 	bl	8002058 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002148:	2012      	movs	r0, #18
 800214a:	f7ff ff85 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800214e:	20db      	movs	r0, #219	@ 0xdb
 8002150:	f7ff ff82 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002154:	2020      	movs	r0, #32
 8002156:	f7ff ff7f 	bl	8002058 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800215a:	208d      	movs	r0, #141	@ 0x8d
 800215c:	f7ff ff7c 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002160:	2014      	movs	r0, #20
 8002162:	f7ff ff79 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002166:	2001      	movs	r0, #1
 8002168:	f000 f98a 	bl	8002480 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800216c:	2000      	movs	r0, #0
 800216e:	f000 f80f 	bl	8002190 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002172:	f000 f825 	bl	80021c0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002176:	4b05      	ldr	r3, [pc, #20]	@ (800218c <ssd1306_Init+0xd0>)
 8002178:	2200      	movs	r2, #0
 800217a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800217c:	4b03      	ldr	r3, [pc, #12]	@ (800218c <ssd1306_Init+0xd0>)
 800217e:	2200      	movs	r2, #0
 8002180:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002182:	4b02      	ldr	r3, [pc, #8]	@ (800218c <ssd1306_Init+0xd0>)
 8002184:	2201      	movs	r2, #1
 8002186:	711a      	strb	r2, [r3, #4]
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000aa0 	.word	0x20000aa0

08002190 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <ssd1306_Fill+0x14>
 80021a0:	2300      	movs	r3, #0
 80021a2:	e000      	b.n	80021a6 <ssd1306_Fill+0x16>
 80021a4:	23ff      	movs	r3, #255	@ 0xff
 80021a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021aa:	4619      	mov	r1, r3
 80021ac:	4803      	ldr	r0, [pc, #12]	@ (80021bc <ssd1306_Fill+0x2c>)
 80021ae:	f010 face 	bl	801274e <memset>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200006a0 	.word	0x200006a0

080021c0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021c6:	2300      	movs	r3, #0
 80021c8:	71fb      	strb	r3, [r7, #7]
 80021ca:	e016      	b.n	80021fa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	3b50      	subs	r3, #80	@ 0x50
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ff40 	bl	8002058 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80021d8:	2000      	movs	r0, #0
 80021da:	f7ff ff3d 	bl	8002058 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80021de:	2010      	movs	r0, #16
 80021e0:	f7ff ff3a 	bl	8002058 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	01db      	lsls	r3, r3, #7
 80021e8:	4a08      	ldr	r2, [pc, #32]	@ (800220c <ssd1306_UpdateScreen+0x4c>)
 80021ea:	4413      	add	r3, r2
 80021ec:	2180      	movs	r1, #128	@ 0x80
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff4a 	bl	8002088 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	3301      	adds	r3, #1
 80021f8:	71fb      	strb	r3, [r7, #7]
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	2b07      	cmp	r3, #7
 80021fe:	d9e5      	bls.n	80021cc <ssd1306_UpdateScreen+0xc>
    }
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	200006a0 	.word	0x200006a0

08002210 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	460b      	mov	r3, r1
 800221c:	71bb      	strb	r3, [r7, #6]
 800221e:	4613      	mov	r3, r2
 8002220:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	2b00      	cmp	r3, #0
 8002228:	db3d      	blt.n	80022a6 <ssd1306_DrawPixel+0x96>
 800222a:	79bb      	ldrb	r3, [r7, #6]
 800222c:	2b3f      	cmp	r3, #63	@ 0x3f
 800222e:	d83a      	bhi.n	80022a6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002230:	797b      	ldrb	r3, [r7, #5]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d11a      	bne.n	800226c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002236:	79fa      	ldrb	r2, [r7, #7]
 8002238:	79bb      	ldrb	r3, [r7, #6]
 800223a:	08db      	lsrs	r3, r3, #3
 800223c:	b2d8      	uxtb	r0, r3
 800223e:	4603      	mov	r3, r0
 8002240:	01db      	lsls	r3, r3, #7
 8002242:	4413      	add	r3, r2
 8002244:	4a1b      	ldr	r2, [pc, #108]	@ (80022b4 <ssd1306_DrawPixel+0xa4>)
 8002246:	5cd3      	ldrb	r3, [r2, r3]
 8002248:	b25a      	sxtb	r2, r3
 800224a:	79bb      	ldrb	r3, [r7, #6]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	2101      	movs	r1, #1
 8002252:	fa01 f303 	lsl.w	r3, r1, r3
 8002256:	b25b      	sxtb	r3, r3
 8002258:	4313      	orrs	r3, r2
 800225a:	b259      	sxtb	r1, r3
 800225c:	79fa      	ldrb	r2, [r7, #7]
 800225e:	4603      	mov	r3, r0
 8002260:	01db      	lsls	r3, r3, #7
 8002262:	4413      	add	r3, r2
 8002264:	b2c9      	uxtb	r1, r1
 8002266:	4a13      	ldr	r2, [pc, #76]	@ (80022b4 <ssd1306_DrawPixel+0xa4>)
 8002268:	54d1      	strb	r1, [r2, r3]
 800226a:	e01d      	b.n	80022a8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800226c:	79fa      	ldrb	r2, [r7, #7]
 800226e:	79bb      	ldrb	r3, [r7, #6]
 8002270:	08db      	lsrs	r3, r3, #3
 8002272:	b2d8      	uxtb	r0, r3
 8002274:	4603      	mov	r3, r0
 8002276:	01db      	lsls	r3, r3, #7
 8002278:	4413      	add	r3, r2
 800227a:	4a0e      	ldr	r2, [pc, #56]	@ (80022b4 <ssd1306_DrawPixel+0xa4>)
 800227c:	5cd3      	ldrb	r3, [r2, r3]
 800227e:	b25a      	sxtb	r2, r3
 8002280:	79bb      	ldrb	r3, [r7, #6]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	b25b      	sxtb	r3, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	b25b      	sxtb	r3, r3
 8002292:	4013      	ands	r3, r2
 8002294:	b259      	sxtb	r1, r3
 8002296:	79fa      	ldrb	r2, [r7, #7]
 8002298:	4603      	mov	r3, r0
 800229a:	01db      	lsls	r3, r3, #7
 800229c:	4413      	add	r3, r2
 800229e:	b2c9      	uxtb	r1, r1
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <ssd1306_DrawPixel+0xa4>)
 80022a2:	54d1      	strb	r1, [r2, r3]
 80022a4:	e000      	b.n	80022a8 <ssd1306_DrawPixel+0x98>
        return;
 80022a6:	bf00      	nop
    }
}
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	200006a0 	.word	0x200006a0

080022b8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4604      	mov	r4, r0
 80022c0:	4638      	mov	r0, r7
 80022c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80022c6:	4623      	mov	r3, r4
 80022c8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	2b1f      	cmp	r3, #31
 80022ce:	d902      	bls.n	80022d6 <ssd1306_WriteChar+0x1e>
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	2b7e      	cmp	r3, #126	@ 0x7e
 80022d4:	d901      	bls.n	80022da <ssd1306_WriteChar+0x22>
        return 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	e079      	b.n	80023ce <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <ssd1306_WriteChar+0x34>
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	3b20      	subs	r3, #32
 80022e6:	4413      	add	r3, r2
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	e000      	b.n	80022ee <ssd1306_WriteChar+0x36>
 80022ec:	783b      	ldrb	r3, [r7, #0]
 80022ee:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80022f0:	4b39      	ldr	r3, [pc, #228]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	7dfb      	ldrb	r3, [r7, #23]
 80022f8:	4413      	add	r3, r2
 80022fa:	2b80      	cmp	r3, #128	@ 0x80
 80022fc:	dc06      	bgt.n	800230c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80022fe:	4b36      	ldr	r3, [pc, #216]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 8002300:	885b      	ldrh	r3, [r3, #2]
 8002302:	461a      	mov	r2, r3
 8002304:	787b      	ldrb	r3, [r7, #1]
 8002306:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002308:	2b40      	cmp	r3, #64	@ 0x40
 800230a:	dd01      	ble.n	8002310 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 800230c:	2300      	movs	r3, #0
 800230e:	e05e      	b.n	80023ce <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002310:	2300      	movs	r3, #0
 8002312:	61fb      	str	r3, [r7, #28]
 8002314:	e04d      	b.n	80023b2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	3b20      	subs	r3, #32
 800231c:	7879      	ldrb	r1, [r7, #1]
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	4619      	mov	r1, r3
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	440b      	add	r3, r1
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	4413      	add	r3, r2
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002330:	2300      	movs	r3, #0
 8002332:	61bb      	str	r3, [r7, #24]
 8002334:	e036      	b.n	80023a4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d013      	beq.n	800236e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002346:	4b24      	ldr	r3, [pc, #144]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	4413      	add	r3, r2
 8002352:	b2d8      	uxtb	r0, r3
 8002354:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 8002356:	885b      	ldrh	r3, [r3, #2]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	b2db      	uxtb	r3, r3
 800235e:	4413      	add	r3, r2
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002366:	4619      	mov	r1, r3
 8002368:	f7ff ff52 	bl	8002210 <ssd1306_DrawPixel>
 800236c:	e017      	b.n	800239e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800236e:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	b2da      	uxtb	r2, r3
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	4413      	add	r3, r2
 800237a:	b2d8      	uxtb	r0, r3
 800237c:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 800237e:	885b      	ldrh	r3, [r3, #2]
 8002380:	b2da      	uxtb	r2, r3
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	b2db      	uxtb	r3, r3
 8002386:	4413      	add	r3, r2
 8002388:	b2d9      	uxtb	r1, r3
 800238a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800238e:	2b00      	cmp	r3, #0
 8002390:	bf0c      	ite	eq
 8002392:	2301      	moveq	r3, #1
 8002394:	2300      	movne	r3, #0
 8002396:	b2db      	uxtb	r3, r3
 8002398:	461a      	mov	r2, r3
 800239a:	f7ff ff39 	bl	8002210 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	3301      	adds	r3, #1
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d3c4      	bcc.n	8002336 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	3301      	adds	r3, #1
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	787b      	ldrb	r3, [r7, #1]
 80023b4:	461a      	mov	r2, r3
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d3ac      	bcc.n	8002316 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80023bc:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 80023be:	881a      	ldrh	r2, [r3, #0]
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	4413      	add	r3, r2
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	4b03      	ldr	r3, [pc, #12]	@ (80023d8 <ssd1306_WriteChar+0x120>)
 80023ca:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3724      	adds	r7, #36	@ 0x24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000aa0 	.word	0x20000aa0

080023dc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	4638      	mov	r0, r7
 80023e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80023ea:	e013      	b.n	8002414 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	7818      	ldrb	r0, [r3, #0]
 80023f0:	7e3b      	ldrb	r3, [r7, #24]
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	463b      	mov	r3, r7
 80023f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023f8:	f7ff ff5e 	bl	80022b8 <ssd1306_WriteChar>
 80023fc:	4603      	mov	r3, r0
 80023fe:	461a      	mov	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d002      	beq.n	800240e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	e008      	b.n	8002420 <ssd1306_WriteString+0x44>
        }
        str++;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	3301      	adds	r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e7      	bne.n	80023ec <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	781b      	ldrb	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	460a      	mov	r2, r1
 8002432:	71fb      	strb	r3, [r7, #7]
 8002434:	4613      	mov	r3, r2
 8002436:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	b29a      	uxth	r2, r3
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <ssd1306_SetCursor+0x2c>)
 800243e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002440:	79bb      	ldrb	r3, [r7, #6]
 8002442:	b29a      	uxth	r2, r3
 8002444:	4b03      	ldr	r3, [pc, #12]	@ (8002454 <ssd1306_SetCursor+0x2c>)
 8002446:	805a      	strh	r2, [r3, #2]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	20000aa0 	.word	0x20000aa0

08002458 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002462:	2381      	movs	r3, #129	@ 0x81
 8002464:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fdf5 	bl	8002058 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fdf1 	bl	8002058 <ssd1306_WriteCommand>
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002490:	23af      	movs	r3, #175	@ 0xaf
 8002492:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002494:	4b08      	ldr	r3, [pc, #32]	@ (80024b8 <ssd1306_SetDisplayOn+0x38>)
 8002496:	2201      	movs	r2, #1
 8002498:	715a      	strb	r2, [r3, #5]
 800249a:	e004      	b.n	80024a6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800249c:	23ae      	movs	r3, #174	@ 0xae
 800249e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <ssd1306_SetDisplayOn+0x38>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fdd5 	bl	8002058 <ssd1306_WriteCommand>
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000aa0 	.word	0x20000aa0

080024bc <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80024c6:	4b23      	ldr	r3, [pc, #140]	@ (8002554 <io_coil_add_channel+0x98>)
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	2b20      	cmp	r3, #32
 80024cc:	d101      	bne.n	80024d2 <io_coil_add_channel+0x16>
		return false;
 80024ce:	2300      	movs	r3, #0
 80024d0:	e039      	b.n	8002546 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a20      	ldr	r2, [pc, #128]	@ (8002558 <io_coil_add_channel+0x9c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d10b      	bne.n	80024f2 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80024da:	4b20      	ldr	r3, [pc, #128]	@ (800255c <io_coil_add_channel+0xa0>)
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d901      	bls.n	80024e6 <io_coil_add_channel+0x2a>
			return false;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e02f      	b.n	8002546 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80024e6:	4b1d      	ldr	r3, [pc, #116]	@ (800255c <io_coil_add_channel+0xa0>)
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	3301      	adds	r3, #1
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	4b1b      	ldr	r3, [pc, #108]	@ (800255c <io_coil_add_channel+0xa0>)
 80024f0:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80024f2:	4b18      	ldr	r3, [pc, #96]	@ (8002554 <io_coil_add_channel+0x98>)
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	4619      	mov	r1, r3
 80024f8:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <io_coil_add_channel+0xa4>)
 80024fa:	460b      	mov	r3, r1
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	440b      	add	r3, r1
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002508:	4b12      	ldr	r3, [pc, #72]	@ (8002554 <io_coil_add_channel+0x98>)
 800250a:	881b      	ldrh	r3, [r3, #0]
 800250c:	4619      	mov	r1, r3
 800250e:	4a14      	ldr	r2, [pc, #80]	@ (8002560 <io_coil_add_channel+0xa4>)
 8002510:	460b      	mov	r3, r1
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	440b      	add	r3, r1
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	3304      	adds	r3, #4
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <io_coil_add_channel+0x98>)
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	4619      	mov	r1, r3
 8002526:	4a0e      	ldr	r2, [pc, #56]	@ (8002560 <io_coil_add_channel+0xa4>)
 8002528:	460b      	mov	r3, r1
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	440b      	add	r3, r1
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	3308      	adds	r3, #8
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002538:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <io_coil_add_channel+0x98>)
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	3301      	adds	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <io_coil_add_channel+0x98>)
 8002542:	801a      	strh	r2, [r3, #0]
	return true;
 8002544:	2301      	movs	r3, #1
}
 8002546:	4618      	mov	r0, r3
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	20000c28 	.word	0x20000c28
 8002558:	08002625 	.word	0x08002625
 800255c:	20000c2a 	.word	0x20000c2a
 8002560:	20000aa8 	.word	0x20000aa8

08002564 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 800256e:	4b0b      	ldr	r3, [pc, #44]	@ (800259c <io_coil_read+0x38>)
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	88fa      	ldrh	r2, [r7, #6]
 8002574:	429a      	cmp	r2, r3
 8002576:	d209      	bcs.n	800258c <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002578:	88fa      	ldrh	r2, [r7, #6]
 800257a:	4909      	ldr	r1, [pc, #36]	@ (80025a0 <io_coil_read+0x3c>)
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	3308      	adds	r3, #8
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	e000      	b.n	800258e <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	20000c28 	.word	0x20000c28
 80025a0:	20000aa8 	.word	0x20000aa8

080025a4 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	460a      	mov	r2, r1
 80025ae:	80fb      	strh	r3, [r7, #6]
 80025b0:	4613      	mov	r3, r2
 80025b2:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80025b4:	4b19      	ldr	r3, [pc, #100]	@ (800261c <io_coil_write+0x78>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	88fa      	ldrh	r2, [r7, #6]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d229      	bcs.n	8002612 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 80025be:	88fa      	ldrh	r2, [r7, #6]
 80025c0:	4917      	ldr	r1, [pc, #92]	@ (8002620 <io_coil_write+0x7c>)
 80025c2:	4613      	mov	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d015      	beq.n	80025fe <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80025d2:	88fa      	ldrh	r2, [r7, #6]
 80025d4:	4912      	ldr	r1, [pc, #72]	@ (8002620 <io_coil_write+0x7c>)
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	681c      	ldr	r4, [r3, #0]
 80025e2:	88fa      	ldrh	r2, [r7, #6]
 80025e4:	490e      	ldr	r1, [pc, #56]	@ (8002620 <io_coil_write+0x7c>)
 80025e6:	4613      	mov	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	3304      	adds	r3, #4
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	797a      	ldrb	r2, [r7, #5]
 80025f6:	b292      	uxth	r2, r2
 80025f8:	4611      	mov	r1, r2
 80025fa:	4618      	mov	r0, r3
 80025fc:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80025fe:	88fa      	ldrh	r2, [r7, #6]
 8002600:	4907      	ldr	r1, [pc, #28]	@ (8002620 <io_coil_write+0x7c>)
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	3308      	adds	r3, #8
 800260e:	797a      	ldrb	r2, [r7, #5]
 8002610:	701a      	strb	r2, [r3, #0]
	}
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}
 800261a:	bf00      	nop
 800261c:	20000c28 	.word	0x20000c28
 8002620:	20000aa8 	.word	0x20000aa8

08002624 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	889b      	ldrh	r3, [r3, #4]
 800263c:	78fa      	ldrb	r2, [r7, #3]
 800263e:	4619      	mov	r1, r3
 8002640:	f006 f810 	bl	8008664 <HAL_GPIO_WritePin>
}
 8002644:	bf00      	nop
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a13      	ldr	r2, [pc, #76]	@ (80026a8 <io_discrete_in_add_channel+0x5c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d109      	bne.n	8002672 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 800265e:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <io_discrete_in_add_channel+0x60>)
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	2b03      	cmp	r3, #3
 8002664:	d81a      	bhi.n	800269c <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002666:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <io_discrete_in_add_channel+0x60>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	3301      	adds	r3, #1
 800266c:	b29a      	uxth	r2, r3
 800266e:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <io_discrete_in_add_channel+0x60>)
 8002670:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002672:	4b0f      	ldr	r3, [pc, #60]	@ (80026b0 <io_discrete_in_add_channel+0x64>)
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	4619      	mov	r1, r3
 8002678:	4a0e      	ldr	r2, [pc, #56]	@ (80026b4 <io_discrete_in_add_channel+0x68>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002680:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <io_discrete_in_add_channel+0x64>)
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	4a0b      	ldr	r2, [pc, #44]	@ (80026b4 <io_discrete_in_add_channel+0x68>)
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 800268e:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <io_discrete_in_add_channel+0x64>)
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	3301      	adds	r3, #1
 8002694:	b29a      	uxth	r2, r3
 8002696:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <io_discrete_in_add_channel+0x64>)
 8002698:	801a      	strh	r2, [r3, #0]
 800269a:	e000      	b.n	800269e <io_discrete_in_add_channel+0x52>
			return;
 800269c:	bf00      	nop
}
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	080026f9 	.word	0x080026f9
 80026ac:	20000c4e 	.word	0x20000c4e
 80026b0:	20000c4c 	.word	0x20000c4c
 80026b4:	20000c2c 	.word	0x20000c2c

080026b8 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80026c2:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <io_discrete_in_read+0x38>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	88fa      	ldrh	r2, [r7, #6]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d20c      	bcs.n	80026e6 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80026cc:	88fb      	ldrh	r3, [r7, #6]
 80026ce:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <io_discrete_in_read+0x3c>)
 80026d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	4907      	ldr	r1, [pc, #28]	@ (80026f4 <io_discrete_in_read+0x3c>)
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	440b      	add	r3, r1
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4618      	mov	r0, r3
 80026e0:	4790      	blx	r2
 80026e2:	4603      	mov	r3, r0
 80026e4:	e000      	b.n	80026e8 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000c4c 	.word	0x20000c4c
 80026f4:	20000c2c 	.word	0x20000c2c

080026f8 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	889b      	ldrh	r3, [r3, #4]
 800270c:	4619      	mov	r1, r3
 800270e:	4610      	mov	r0, r2
 8002710:	f005 ff90 	bl	8008634 <HAL_GPIO_ReadPin>
 8002714:	4603      	mov	r3, r0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800272a:	4b23      	ldr	r3, [pc, #140]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 800272c:	881b      	ldrh	r3, [r3, #0]
 800272e:	2b20      	cmp	r3, #32
 8002730:	d101      	bne.n	8002736 <io_holding_reg_add_channel+0x16>
		return false;
 8002732:	2300      	movs	r3, #0
 8002734:	e039      	b.n	80027aa <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a20      	ldr	r2, [pc, #128]	@ (80027bc <io_holding_reg_add_channel+0x9c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d10b      	bne.n	8002756 <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 800273e:	4b20      	ldr	r3, [pc, #128]	@ (80027c0 <io_holding_reg_add_channel+0xa0>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d901      	bls.n	800274a <io_holding_reg_add_channel+0x2a>
			return false;
 8002746:	2300      	movs	r3, #0
 8002748:	e02f      	b.n	80027aa <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800274a:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <io_holding_reg_add_channel+0xa0>)
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	3301      	adds	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	4b1b      	ldr	r3, [pc, #108]	@ (80027c0 <io_holding_reg_add_channel+0xa0>)
 8002754:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002756:	4b18      	ldr	r3, [pc, #96]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	4a19      	ldr	r2, [pc, #100]	@ (80027c4 <io_holding_reg_add_channel+0xa4>)
 800275e:	460b      	mov	r3, r1
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	440b      	add	r3, r1
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4413      	add	r3, r2
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	4a14      	ldr	r2, [pc, #80]	@ (80027c4 <io_holding_reg_add_channel+0xa4>)
 8002774:	460b      	mov	r3, r1
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	440b      	add	r3, r1
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	3304      	adds	r3, #4
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002784:	4b0c      	ldr	r3, [pc, #48]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	4619      	mov	r1, r3
 800278a:	4a0e      	ldr	r2, [pc, #56]	@ (80027c4 <io_holding_reg_add_channel+0xa4>)
 800278c:	460b      	mov	r3, r1
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	440b      	add	r3, r1
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	3308      	adds	r3, #8
 8002798:	2200      	movs	r2, #0
 800279a:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 800279c:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	3301      	adds	r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	4b04      	ldr	r3, [pc, #16]	@ (80027b8 <io_holding_reg_add_channel+0x98>)
 80027a6:	801a      	strh	r2, [r3, #0]
	return true;
 80027a8:	2301      	movs	r3, #1
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000dd0 	.word	0x20000dd0
 80027bc:	08002885 	.word	0x08002885
 80027c0:	20000dd2 	.word	0x20000dd2
 80027c4:	20000c50 	.word	0x20000c50

080027c8 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80027d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <io_holding_reg_read+0x38>)
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	88fa      	ldrh	r2, [r7, #6]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d209      	bcs.n	80027f0 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80027dc:	88fa      	ldrh	r2, [r7, #6]
 80027de:	4909      	ldr	r1, [pc, #36]	@ (8002804 <io_holding_reg_read+0x3c>)
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	3308      	adds	r3, #8
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	e000      	b.n	80027f2 <io_holding_reg_read+0x2a>
	}
	return 0;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	20000dd0 	.word	0x20000dd0
 8002804:	20000c50 	.word	0x20000c50

08002808 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002808:	b590      	push	{r4, r7, lr}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	460a      	mov	r2, r1
 8002812:	80fb      	strh	r3, [r7, #6]
 8002814:	4613      	mov	r3, r2
 8002816:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002818:	4b18      	ldr	r3, [pc, #96]	@ (800287c <io_holding_reg_write+0x74>)
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	88fa      	ldrh	r2, [r7, #6]
 800281e:	429a      	cmp	r2, r3
 8002820:	d228      	bcs.n	8002874 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002822:	88fa      	ldrh	r2, [r7, #6]
 8002824:	4916      	ldr	r1, [pc, #88]	@ (8002880 <io_holding_reg_write+0x78>)
 8002826:	4613      	mov	r3, r2
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4413      	add	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	440b      	add	r3, r1
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d014      	beq.n	8002860 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 8002836:	88fa      	ldrh	r2, [r7, #6]
 8002838:	4911      	ldr	r1, [pc, #68]	@ (8002880 <io_holding_reg_write+0x78>)
 800283a:	4613      	mov	r3, r2
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4413      	add	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	681c      	ldr	r4, [r3, #0]
 8002846:	88fa      	ldrh	r2, [r7, #6]
 8002848:	490d      	ldr	r1, [pc, #52]	@ (8002880 <io_holding_reg_write+0x78>)
 800284a:	4613      	mov	r3, r2
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	4413      	add	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	440b      	add	r3, r1
 8002854:	3304      	adds	r3, #4
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	88ba      	ldrh	r2, [r7, #4]
 800285a:	4611      	mov	r1, r2
 800285c:	4618      	mov	r0, r3
 800285e:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002860:	88fa      	ldrh	r2, [r7, #6]
 8002862:	4907      	ldr	r1, [pc, #28]	@ (8002880 <io_holding_reg_write+0x78>)
 8002864:	4613      	mov	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3308      	adds	r3, #8
 8002870:	88ba      	ldrh	r2, [r7, #4]
 8002872:	801a      	strh	r2, [r3, #0]
	}
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bd90      	pop	{r4, r7, pc}
 800287c:	20000dd0 	.word	0x20000dd0
 8002880:	20000c50 	.word	0x20000c50

08002884 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <dac_write_func+0x40>)
 8002892:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002894:	887a      	ldrh	r2, [r7, #2]
 8002896:	4613      	mov	r3, r2
 8002898:	031b      	lsls	r3, r3, #12
 800289a:	1a9b      	subs	r3, r3, r2
 800289c:	4a0a      	ldr	r2, [pc, #40]	@ (80028c8 <dac_write_func+0x44>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	0bdb      	lsrs	r3, r3, #15
 80028a4:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2200      	movs	r2, #0
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f005 f825 	bl	80078fc <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80028b2:	6879      	ldr	r1, [r7, #4]
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f004 ffb5 	bl	8007824 <HAL_DAC_Start>
#endif
}
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200010cc 	.word	0x200010cc
 80028c8:	80008001 	.word	0x80008001

080028cc <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a13      	ldr	r2, [pc, #76]	@ (8002928 <io_input_reg_add_channel+0x5c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d109      	bne.n	80028f2 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80028de:	4b13      	ldr	r3, [pc, #76]	@ (800292c <io_input_reg_add_channel+0x60>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	2b03      	cmp	r3, #3
 80028e4:	d81a      	bhi.n	800291c <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80028e6:	4b11      	ldr	r3, [pc, #68]	@ (800292c <io_input_reg_add_channel+0x60>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	3301      	adds	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	4b0f      	ldr	r3, [pc, #60]	@ (800292c <io_input_reg_add_channel+0x60>)
 80028f0:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80028f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002930 <io_input_reg_add_channel+0x64>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	4619      	mov	r1, r3
 80028f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002934 <io_input_reg_add_channel+0x68>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002900:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <io_input_reg_add_channel+0x64>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	@ (8002934 <io_input_reg_add_channel+0x68>)
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	4413      	add	r3, r2
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 800290e:	4b08      	ldr	r3, [pc, #32]	@ (8002930 <io_input_reg_add_channel+0x64>)
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	3301      	adds	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <io_input_reg_add_channel+0x64>)
 8002918:	801a      	strh	r2, [r3, #0]
 800291a:	e000      	b.n	800291e <io_input_reg_add_channel+0x52>
			return;
 800291c:	bf00      	nop
}
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	08002979 	.word	0x08002979
 800292c:	20000ed6 	.word	0x20000ed6
 8002930:	20000ed4 	.word	0x20000ed4
 8002934:	20000dd4 	.word	0x20000dd4

08002938 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002942:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <io_input_reg_read+0x38>)
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	88fa      	ldrh	r2, [r7, #6]
 8002948:	429a      	cmp	r2, r3
 800294a:	d20c      	bcs.n	8002966 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	4a09      	ldr	r2, [pc, #36]	@ (8002974 <io_input_reg_read+0x3c>)
 8002950:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002954:	88fb      	ldrh	r3, [r7, #6]
 8002956:	4907      	ldr	r1, [pc, #28]	@ (8002974 <io_input_reg_read+0x3c>)
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	440b      	add	r3, r1
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4618      	mov	r0, r3
 8002960:	4790      	blx	r2
 8002962:	4603      	mov	r3, r0
 8002964:	e000      	b.n	8002968 <io_input_reg_read+0x30>
	}
	return 0;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000ed4 	.word	0x20000ed4
 8002974:	20000dd4 	.word	0x20000dd4

08002978 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002978:	b580      	push	{r7, lr}
 800297a:	b08c      	sub	sp, #48	@ 0x30
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002980:	4b1d      	ldr	r3, [pc, #116]	@ (80029f8 <adc_read_func+0x80>)
 8002982:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002984:	481c      	ldr	r0, [pc, #112]	@ (80029f8 <adc_read_func+0x80>)
 8002986:	f003 fea5 	bl	80066d4 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 800298a:	f107 030c 	add.w	r3, r7, #12
 800298e:	2220      	movs	r2, #32
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f00f fedb 	bl	801274e <memset>
		sConfig.Channel = channel;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 800299c:	2306      	movs	r3, #6
 800299e:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80029a0:	2304      	movs	r3, #4
 80029a2:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80029a4:	237f      	movs	r3, #127	@ 0x7f
 80029a6:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	4619      	mov	r1, r3
 80029ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029b0:	f003 ffaa 	bl	8006908 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80029b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029b6:	f003 fdd1 	bl	800655c <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80029ba:	2164      	movs	r1, #100	@ 0x64
 80029bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029be:	f003 febd 	bl	800673c <HAL_ADC_PollForConversion>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10f      	bne.n	80029e8 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80029c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029ca:	f003 ff8f 	bl	80068ec <HAL_ADC_GetValue>
 80029ce:	4602      	mov	r2, r0
 80029d0:	4613      	mov	r3, r2
 80029d2:	041b      	lsls	r3, r3, #16
 80029d4:	1a9a      	subs	r2, r3, r2
 80029d6:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <adc_read_func+0x84>)
 80029d8:	fba3 1302 	umull	r1, r3, r3, r2
 80029dc:	1ad2      	subs	r2, r2, r3
 80029de:	0852      	lsrs	r2, r2, #1
 80029e0:	4413      	add	r3, r2
 80029e2:	0adb      	lsrs	r3, r3, #11
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	e003      	b.n	80029f0 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 80029e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029ea:	f003 fe73 	bl	80066d4 <HAL_ADC_Stop>
#endif
	return 0;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3730      	adds	r7, #48	@ 0x30
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	20001060 	.word	0x20001060
 80029fc:	00100101 	.word	0x00100101

08002a00 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d002      	beq.n	8002a16 <io_virtual_add+0x16>
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d014      	beq.n	8002a3e <io_virtual_add+0x3e>
 8002a14:	e028      	b.n	8002a68 <io_virtual_add+0x68>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002a16:	4b18      	ldr	r3, [pc, #96]	@ (8002a78 <io_virtual_add+0x78>)
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	2b80      	cmp	r3, #128	@ 0x80
 8002a1c:	d101      	bne.n	8002a22 <io_virtual_add+0x22>
				return false;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	e023      	b.n	8002a6a <io_virtual_add+0x6a>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002a22:	4b15      	ldr	r3, [pc, #84]	@ (8002a78 <io_virtual_add+0x78>)
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <io_virtual_add+0x7c>)
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002a2e:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <io_virtual_add+0x78>)
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	4b10      	ldr	r3, [pc, #64]	@ (8002a78 <io_virtual_add+0x78>)
 8002a38:	801a      	strh	r2, [r3, #0]
			return true;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e015      	b.n	8002a6a <io_virtual_add+0x6a>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002a3e:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <io_virtual_add+0x80>)
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	2b80      	cmp	r3, #128	@ 0x80
 8002a44:	d101      	bne.n	8002a4a <io_virtual_add+0x4a>
				return false;
 8002a46:	2300      	movs	r3, #0
 8002a48:	e00f      	b.n	8002a6a <io_virtual_add+0x6a>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a80 <io_virtual_add+0x80>)
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <io_virtual_add+0x84>)
 8002a52:	2100      	movs	r1, #0
 8002a54:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002a58:	4b09      	ldr	r3, [pc, #36]	@ (8002a80 <io_virtual_add+0x80>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	4b07      	ldr	r3, [pc, #28]	@ (8002a80 <io_virtual_add+0x80>)
 8002a62:	801a      	strh	r2, [r3, #0]
			return true;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e000      	b.n	8002a6a <io_virtual_add+0x6a>
		}
		default: {
			return false;
 8002a68:	2300      	movs	r3, #0
		}
	}
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20000f58 	.word	0x20000f58
 8002a7c:	20000ed8 	.word	0x20000ed8
 8002a80:	2000105c 	.word	0x2000105c
 8002a84:	20000f5c 	.word	0x20000f5c

08002a88 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <io_virtual_get_count+0x16>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	e012      	b.n	8002ac4 <io_virtual_get_count+0x3c>

	switch (type) {
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <io_virtual_get_count+0x22>
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d006      	beq.n	8002ab6 <io_virtual_get_count+0x2e>
 8002aa8:	e00b      	b.n	8002ac2 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002aaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <io_virtual_get_count+0x48>)
 8002aac:	881a      	ldrh	r2, [r3, #0]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	801a      	strh	r2, [r3, #0]
			return true;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e006      	b.n	8002ac4 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002ab6:	4b07      	ldr	r3, [pc, #28]	@ (8002ad4 <io_virtual_get_count+0x4c>)
 8002ab8:	881a      	ldrh	r2, [r3, #0]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	801a      	strh	r2, [r3, #0]
			return true;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002ac2:	2300      	movs	r3, #0
		}
	}
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	20000f58 	.word	0x20000f58
 8002ad4:	2000105c 	.word	0x2000105c

08002ad8 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	603a      	str	r2, [r7, #0]
 8002ae2:	71fb      	strb	r3, [r7, #7]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <io_virtual_read+0x1a>
 8002aee:	2300      	movs	r3, #0
 8002af0:	e024      	b.n	8002b3c <io_virtual_read+0x64>

	switch (type) {
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d002      	beq.n	8002afe <io_virtual_read+0x26>
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d00f      	beq.n	8002b1c <io_virtual_read+0x44>
 8002afc:	e01d      	b.n	8002b3a <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002afe:	4b12      	ldr	r3, [pc, #72]	@ (8002b48 <io_virtual_read+0x70>)
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	88ba      	ldrh	r2, [r7, #4]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d301      	bcc.n	8002b0c <io_virtual_read+0x34>
				return false;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	e017      	b.n	8002b3c <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002b0c:	88bb      	ldrh	r3, [r7, #4]
 8002b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b4c <io_virtual_read+0x74>)
 8002b10:	5cd3      	ldrb	r3, [r2, r3]
 8002b12:	461a      	mov	r2, r3
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	801a      	strh	r2, [r3, #0]
			return true;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e00f      	b.n	8002b3c <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b50 <io_virtual_read+0x78>)
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	88ba      	ldrh	r2, [r7, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d301      	bcc.n	8002b2a <io_virtual_read+0x52>
				return false;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e008      	b.n	8002b3c <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002b2a:	88bb      	ldrh	r3, [r7, #4]
 8002b2c:	4a09      	ldr	r2, [pc, #36]	@ (8002b54 <io_virtual_read+0x7c>)
 8002b2e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	801a      	strh	r2, [r3, #0]
			return true;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002b3a:	2300      	movs	r3, #0
		}
	}
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	20000f58 	.word	0x20000f58
 8002b4c:	20000ed8 	.word	0x20000ed8
 8002b50:	2000105c 	.word	0x2000105c
 8002b54:	20000f5c 	.word	0x20000f5c

08002b58 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	71fb      	strb	r3, [r7, #7]
 8002b62:	460b      	mov	r3, r1
 8002b64:	80bb      	strh	r3, [r7, #4]
 8002b66:	4613      	mov	r3, r2
 8002b68:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <io_virtual_write+0x1e>
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d013      	beq.n	8002b9c <io_virtual_write+0x44>
 8002b74:	e020      	b.n	8002bb8 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002b76:	4b14      	ldr	r3, [pc, #80]	@ (8002bc8 <io_virtual_write+0x70>)
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	88ba      	ldrh	r2, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d301      	bcc.n	8002b84 <io_virtual_write+0x2c>
				return false;
 8002b80:	2300      	movs	r3, #0
 8002b82:	e01a      	b.n	8002bba <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002b84:	887b      	ldrh	r3, [r7, #2]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	bf14      	ite	ne
 8002b8a:	2301      	movne	r3, #1
 8002b8c:	2300      	moveq	r3, #0
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	88bb      	ldrh	r3, [r7, #4]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4a0d      	ldr	r2, [pc, #52]	@ (8002bcc <io_virtual_write+0x74>)
 8002b96:	54d1      	strb	r1, [r2, r3]
			return true;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e00e      	b.n	8002bba <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd0 <io_virtual_write+0x78>)
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	88ba      	ldrh	r2, [r7, #4]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d301      	bcc.n	8002baa <io_virtual_write+0x52>
				return false;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e007      	b.n	8002bba <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002baa:	88bb      	ldrh	r3, [r7, #4]
 8002bac:	4909      	ldr	r1, [pc, #36]	@ (8002bd4 <io_virtual_write+0x7c>)
 8002bae:	887a      	ldrh	r2, [r7, #2]
 8002bb0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002bb8:	2300      	movs	r3, #0
		}
	}
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20000f58 	.word	0x20000f58
 8002bcc:	20000ed8 	.word	0x20000ed8
 8002bd0:	2000105c 	.word	0x2000105c
 8002bd4:	20000f5c 	.word	0x20000f5c

08002bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b096      	sub	sp, #88	@ 0x58
 8002bdc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bde:	f003 f82c 	bl	8005c3a <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002be2:	f000 f95f 	bl	8002ea4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002be6:	f000 fb63 	bl	80032b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002bea:	f000 fb2f 	bl	800324c <MX_DMA_Init>
  MX_I2C1_Init();
 8002bee:	f000 fa61 	bl	80030b4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002bf2:	f000 fadd 	bl	80031b0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002bf6:	f000 f9a1 	bl	8002f3c <MX_ADC1_Init>
  MX_DAC1_Init();
 8002bfa:	f000 fa17 	bl	800302c <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002bfe:	f00e facf 	bl	80111a0 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8002c02:	f000 fa97 	bl	8003134 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002c06:	f00c fdbb 	bl	800f780 <MX_FATFS_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <main+0x3c>
    Error_Handler();
 8002c10:	f000 fbec 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002c14:	f7fe fd38 	bl	8001688 <display_Setup>
	display_Boot();
 8002c18:	f7fe fd3c 	bl	8001694 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f000 ffb9 	bl	8003b94 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8002c22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c2a:	f002 fcf3 	bl	8005614 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002c2e:	4889      	ldr	r0, [pc, #548]	@ (8002e54 <main+0x27c>)
 8002c30:	f7ff f908 	bl	8001e44 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002c34:	4887      	ldr	r0, [pc, #540]	@ (8002e54 <main+0x27c>)
 8002c36:	f7ff f9ab 	bl	8001f90 <INA226_Init>
  	automation_Init();
 8002c3a:	f7fe fac1 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8002c3e:	4a86      	ldr	r2, [pc, #536]	@ (8002e58 <main+0x280>)
 8002c40:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c48:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8002c4c:	4a83      	ldr	r2, [pc, #524]	@ (8002e5c <main+0x284>)
 8002c4e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c56:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8002c5a:	4a81      	ldr	r2, [pc, #516]	@ (8002e60 <main+0x288>)
 8002c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c64:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8002c68:	4a7e      	ldr	r2, [pc, #504]	@ (8002e64 <main+0x28c>)
 8002c6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c72:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8002c76:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	487a      	ldr	r0, [pc, #488]	@ (8002e68 <main+0x290>)
 8002c7e:	f7ff fc1d 	bl	80024bc <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8002c82:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c86:	4619      	mov	r1, r3
 8002c88:	4877      	ldr	r0, [pc, #476]	@ (8002e68 <main+0x290>)
 8002c8a:	f7ff fc17 	bl	80024bc <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8002c8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c92:	4619      	mov	r1, r3
 8002c94:	4874      	ldr	r0, [pc, #464]	@ (8002e68 <main+0x290>)
 8002c96:	f7ff fc11 	bl	80024bc <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8002c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4871      	ldr	r0, [pc, #452]	@ (8002e68 <main+0x290>)
 8002ca2:	f7ff fc0b 	bl	80024bc <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8002ca6:	4a71      	ldr	r2, [pc, #452]	@ (8002e6c <main+0x294>)
 8002ca8:	f107 031c 	add.w	r3, r7, #28
 8002cac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cb0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8002cb4:	4a6e      	ldr	r2, [pc, #440]	@ (8002e70 <main+0x298>)
 8002cb6:	f107 0314 	add.w	r3, r7, #20
 8002cba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cbe:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8002cc2:	4a6c      	ldr	r2, [pc, #432]	@ (8002e74 <main+0x29c>)
 8002cc4:	f107 030c 	add.w	r3, r7, #12
 8002cc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ccc:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002cd0:	4a69      	ldr	r2, [pc, #420]	@ (8002e78 <main+0x2a0>)
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cd8:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002cdc:	f107 031c 	add.w	r3, r7, #28
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4866      	ldr	r0, [pc, #408]	@ (8002e7c <main+0x2a4>)
 8002ce4:	f7ff fcb2 	bl	800264c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002ce8:	f107 0314 	add.w	r3, r7, #20
 8002cec:	4619      	mov	r1, r3
 8002cee:	4863      	ldr	r0, [pc, #396]	@ (8002e7c <main+0x2a4>)
 8002cf0:	f7ff fcac 	bl	800264c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002cf4:	f107 030c 	add.w	r3, r7, #12
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4860      	ldr	r0, [pc, #384]	@ (8002e7c <main+0x2a4>)
 8002cfc:	f7ff fca6 	bl	800264c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002d00:	1d3b      	adds	r3, r7, #4
 8002d02:	4619      	mov	r1, r3
 8002d04:	485d      	ldr	r0, [pc, #372]	@ (8002e7c <main+0x2a4>)
 8002d06:	f7ff fca1 	bl	800264c <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	485c      	ldr	r0, [pc, #368]	@ (8002e80 <main+0x2a8>)
 8002d0e:	f7ff fd07 	bl	8002720 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 8002d12:	2110      	movs	r1, #16
 8002d14:	485a      	ldr	r0, [pc, #360]	@ (8002e80 <main+0x2a8>)
 8002d16:	f7ff fd03 	bl	8002720 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8002d1a:	495a      	ldr	r1, [pc, #360]	@ (8002e84 <main+0x2ac>)
 8002d1c:	485a      	ldr	r0, [pc, #360]	@ (8002e88 <main+0x2b0>)
 8002d1e:	f7ff fdd5 	bl	80028cc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002d22:	495a      	ldr	r1, [pc, #360]	@ (8002e8c <main+0x2b4>)
 8002d24:	4858      	ldr	r0, [pc, #352]	@ (8002e88 <main+0x2b0>)
 8002d26:	f7ff fdd1 	bl	80028cc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8002d2a:	4959      	ldr	r1, [pc, #356]	@ (8002e90 <main+0x2b8>)
 8002d2c:	4856      	ldr	r0, [pc, #344]	@ (8002e88 <main+0x2b0>)
 8002d2e:	f7ff fdcd 	bl	80028cc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002d32:	4958      	ldr	r1, [pc, #352]	@ (8002e94 <main+0x2bc>)
 8002d34:	4854      	ldr	r0, [pc, #336]	@ (8002e88 <main+0x2b0>)
 8002d36:	f7ff fdc9 	bl	80028cc <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8002d3a:	4946      	ldr	r1, [pc, #280]	@ (8002e54 <main+0x27c>)
 8002d3c:	4856      	ldr	r0, [pc, #344]	@ (8002e98 <main+0x2c0>)
 8002d3e:	f7ff fdc5 	bl	80028cc <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002d42:	4944      	ldr	r1, [pc, #272]	@ (8002e54 <main+0x27c>)
 8002d44:	4855      	ldr	r0, [pc, #340]	@ (8002e9c <main+0x2c4>)
 8002d46:	f7ff fdc1 	bl	80028cc <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	2140      	movs	r1, #64	@ 0x40
 8002d4e:	4854      	ldr	r0, [pc, #336]	@ (8002ea0 <main+0x2c8>)
 8002d50:	f005 fc88 	bl	8008664 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002d54:	203c      	movs	r0, #60	@ 0x3c
 8002d56:	f002 ffe1 	bl	8005d1c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2140      	movs	r1, #64	@ 0x40
 8002d5e:	4850      	ldr	r0, [pc, #320]	@ (8002ea0 <main+0x2c8>)
 8002d60:	f005 fc80 	bl	8008664 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002d64:	203c      	movs	r0, #60	@ 0x3c
 8002d66:	f002 ffd9 	bl	8005d1c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	2140      	movs	r1, #64	@ 0x40
 8002d6e:	484c      	ldr	r0, [pc, #304]	@ (8002ea0 <main+0x2c8>)
 8002d70:	f005 fc78 	bl	8008664 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002d74:	203c      	movs	r0, #60	@ 0x3c
 8002d76:	f002 ffd1 	bl	8005d1c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2140      	movs	r1, #64	@ 0x40
 8002d7e:	4848      	ldr	r0, [pc, #288]	@ (8002ea0 <main+0x2c8>)
 8002d80:	f005 fc70 	bl	8008664 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8002d84:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002d88:	f002 ffc8 	bl	8005d1c <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002d8c:	f7fe fcac 	bl	80016e8 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 8002d96:	2300      	movs	r3, #0
 8002d98:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002d9e:	f002 ffb1 	bl	8005d04 <HAL_GetTick>
 8002da2:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8002da4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002da6:	3301      	adds	r3, #1
 8002da8:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002daa:	f002 fd41 	bl	8005830 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002dae:	f002 fd83 	bl	80058b8 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8002db2:	f7fe fa0b 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8002db6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002dba:	4839      	ldr	r0, [pc, #228]	@ (8002ea0 <main+0x2c8>)
 8002dbc:	f005 fc3a 	bl	8008634 <HAL_GPIO_ReadPin>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 8002dc6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d113      	bne.n	8002df6 <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002dce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d116      	bne.n	8002e04 <main+0x22c>
 8002dd6:	f002 ff95 	bl	8005d04 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b32      	cmp	r3, #50	@ 0x32
 8002de2:	d90f      	bls.n	8002e04 <main+0x22c>
			  display_BtnPress();
 8002de4:	f7fe ff46 	bl	8001c74 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002de8:	f002 ff8c 	bl	8005d04 <HAL_GetTick>
 8002dec:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 8002dee:	2301      	movs	r3, #1
 8002df0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8002df4:	e006      	b.n	8002e04 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8002df6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d102      	bne.n	8002e04 <main+0x22c>
		  btn1status = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002e04:	f002 ff7e 	bl	8005d04 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e12:	d205      	bcs.n	8002e20 <main+0x248>
 8002e14:	f002 ff76 	bl	8005d04 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d906      	bls.n	8002e2e <main+0x256>
		  lastTimeTick = HAL_GetTick();
 8002e20:	f002 ff70 	bl	8005d04 <HAL_GetTick>
 8002e24:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 8002e2a:	f7fe fc5d 	bl	80016e8 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002e2e:	f002 ff69 	bl	8005d04 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d805      	bhi.n	8002e4c <main+0x274>
 8002e40:	f002 ff60 	bl	8005d04 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d9ab      	bls.n	8002da4 <main+0x1cc>
		  display_setPage(0);
 8002e4c:	2000      	movs	r0, #0
 8002e4e:	f7fe ff2b 	bl	8001ca8 <display_setPage>
  {
 8002e52:	e7a7      	b.n	8002da4 <main+0x1cc>
 8002e54:	200010e0 	.word	0x200010e0
 8002e58:	080149d8 	.word	0x080149d8
 8002e5c:	080149e0 	.word	0x080149e0
 8002e60:	080149e8 	.word	0x080149e8
 8002e64:	080149f0 	.word	0x080149f0
 8002e68:	08002625 	.word	0x08002625
 8002e6c:	080149f8 	.word	0x080149f8
 8002e70:	08014a00 	.word	0x08014a00
 8002e74:	08014a08 	.word	0x08014a08
 8002e78:	08014a10 	.word	0x08014a10
 8002e7c:	080026f9 	.word	0x080026f9
 8002e80:	08002885 	.word	0x08002885
 8002e84:	04300002 	.word	0x04300002
 8002e88:	08002979 	.word	0x08002979
 8002e8c:	08600004 	.word	0x08600004
 8002e90:	2e300800 	.word	0x2e300800
 8002e94:	3ac04000 	.word	0x3ac04000
 8002e98:	08001fc9 	.word	0x08001fc9
 8002e9c:	08002009 	.word	0x08002009
 8002ea0:	48000800 	.word	0x48000800

08002ea4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b094      	sub	sp, #80	@ 0x50
 8002ea8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eaa:	f107 0318 	add.w	r3, r7, #24
 8002eae:	2238      	movs	r2, #56	@ 0x38
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f00f fc4b 	bl	801274e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eb8:	1d3b      	adds	r3, r7, #4
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	605a      	str	r2, [r3, #4]
 8002ec0:	609a      	str	r2, [r3, #8]
 8002ec2:	60da      	str	r2, [r3, #12]
 8002ec4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ec6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002eca:	f008 f833 	bl	800af34 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ed2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ed8:	2340      	movs	r3, #64	@ 0x40
 8002eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002edc:	2302      	movs	r3, #2
 8002ede:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002ee8:	230c      	movs	r3, #12
 8002eea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002eec:	2302      	movs	r3, #2
 8002eee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ef8:	f107 0318 	add.w	r3, r7, #24
 8002efc:	4618      	mov	r0, r3
 8002efe:	f008 f8cd 	bl	800b09c <HAL_RCC_OscConfig>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d001      	beq.n	8002f0c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002f08:	f000 fa70 	bl	80033ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f10:	2301      	movs	r3, #1
 8002f12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002f20:	1d3b      	adds	r3, r7, #4
 8002f22:	2100      	movs	r1, #0
 8002f24:	4618      	mov	r0, r3
 8002f26:	f008 fbcb 	bl	800b6c0 <HAL_RCC_ClockConfig>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002f30:	f000 fa5c 	bl	80033ec <Error_Handler>
  }
}
 8002f34:	bf00      	nop
 8002f36:	3750      	adds	r7, #80	@ 0x50
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08c      	sub	sp, #48	@ 0x30
 8002f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f46:	2200      	movs	r2, #0
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f4e:	1d3b      	adds	r3, r7, #4
 8002f50:	2220      	movs	r2, #32
 8002f52:	2100      	movs	r1, #0
 8002f54:	4618      	mov	r0, r3
 8002f56:	f00f fbfa 	bl	801274e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002f5a:	4b32      	ldr	r3, [pc, #200]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f5c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002f60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002f62:	4b30      	ldr	r3, [pc, #192]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f64:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f70:	4b2c      	ldr	r3, [pc, #176]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002f76:	4b2b      	ldr	r3, [pc, #172]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f7c:	4b29      	ldr	r3, [pc, #164]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f82:	4b28      	ldr	r3, [pc, #160]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f84:	2204      	movs	r2, #4
 8002f86:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f88:	4b26      	ldr	r3, [pc, #152]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f8e:	4b25      	ldr	r3, [pc, #148]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002f94:	4b23      	ldr	r3, [pc, #140]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f9a:	4b22      	ldr	r3, [pc, #136]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fa2:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fae:	4b1d      	ldr	r3, [pc, #116]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002fbc:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fc4:	4817      	ldr	r0, [pc, #92]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fc6:	f003 f945 	bl	8006254 <HAL_ADC_Init>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002fd0:	f000 fa0c 	bl	80033ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002fd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4811      	ldr	r0, [pc, #68]	@ (8003024 <MX_ADC1_Init+0xe8>)
 8002fe0:	f004 fa4a 	bl	8007478 <HAL_ADCEx_MultiModeConfigChannel>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002fea:	f000 f9ff 	bl	80033ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002fee:	4b0e      	ldr	r3, [pc, #56]	@ (8003028 <MX_ADC1_Init+0xec>)
 8002ff0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ff2:	2306      	movs	r3, #6
 8002ff4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002ffa:	237f      	movs	r3, #127	@ 0x7f
 8002ffc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ffe:	2304      	movs	r3, #4
 8003000:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003006:	1d3b      	adds	r3, r7, #4
 8003008:	4619      	mov	r1, r3
 800300a:	4806      	ldr	r0, [pc, #24]	@ (8003024 <MX_ADC1_Init+0xe8>)
 800300c:	f003 fc7c 	bl	8006908 <HAL_ADC_ConfigChannel>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003016:	f000 f9e9 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800301a:	bf00      	nop
 800301c:	3730      	adds	r7, #48	@ 0x30
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20001060 	.word	0x20001060
 8003028:	04300002 	.word	0x04300002

0800302c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b08c      	sub	sp, #48	@ 0x30
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003032:	463b      	mov	r3, r7
 8003034:	2230      	movs	r2, #48	@ 0x30
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f00f fb88 	bl	801274e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800303e:	4b1b      	ldr	r3, [pc, #108]	@ (80030ac <MX_DAC1_Init+0x80>)
 8003040:	4a1b      	ldr	r2, [pc, #108]	@ (80030b0 <MX_DAC1_Init+0x84>)
 8003042:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003044:	4819      	ldr	r0, [pc, #100]	@ (80030ac <MX_DAC1_Init+0x80>)
 8003046:	f004 fbca 	bl	80077de <HAL_DAC_Init>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003050:	f000 f9cc 	bl	80033ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003054:	2302      	movs	r3, #2
 8003056:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003058:	2300      	movs	r3, #0
 800305a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800305c:	2300      	movs	r3, #0
 800305e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003060:	2300      	movs	r3, #0
 8003062:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003064:	2300      	movs	r3, #0
 8003066:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003068:	2300      	movs	r3, #0
 800306a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003070:	2301      	movs	r3, #1
 8003072:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003074:	2300      	movs	r3, #0
 8003076:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003078:	463b      	mov	r3, r7
 800307a:	2200      	movs	r2, #0
 800307c:	4619      	mov	r1, r3
 800307e:	480b      	ldr	r0, [pc, #44]	@ (80030ac <MX_DAC1_Init+0x80>)
 8003080:	f004 fc6a 	bl	8007958 <HAL_DAC_ConfigChannel>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800308a:	f000 f9af 	bl	80033ec <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800308e:	463b      	mov	r3, r7
 8003090:	2210      	movs	r2, #16
 8003092:	4619      	mov	r1, r3
 8003094:	4805      	ldr	r0, [pc, #20]	@ (80030ac <MX_DAC1_Init+0x80>)
 8003096:	f004 fc5f 	bl	8007958 <HAL_DAC_ConfigChannel>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80030a0:	f000 f9a4 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80030a4:	bf00      	nop
 80030a6:	3730      	adds	r7, #48	@ 0x30
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	200010cc 	.word	0x200010cc
 80030b0:	50000800 	.word	0x50000800

080030b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030ba:	4a1c      	ldr	r2, [pc, #112]	@ (800312c <MX_I2C1_Init+0x78>)
 80030bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80030be:	4b1a      	ldr	r3, [pc, #104]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003130 <MX_I2C1_Init+0x7c>)
 80030c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80030c4:	4b18      	ldr	r3, [pc, #96]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030ca:	4b17      	ldr	r3, [pc, #92]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80030d0:	4b15      	ldr	r3, [pc, #84]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80030d6:	4b14      	ldr	r3, [pc, #80]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030d8:	2200      	movs	r2, #0
 80030da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80030dc:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030de:	2200      	movs	r2, #0
 80030e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030e2:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80030ee:	480e      	ldr	r0, [pc, #56]	@ (8003128 <MX_I2C1_Init+0x74>)
 80030f0:	f005 fad0 	bl	8008694 <HAL_I2C_Init>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80030fa:	f000 f977 	bl	80033ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80030fe:	2100      	movs	r1, #0
 8003100:	4809      	ldr	r0, [pc, #36]	@ (8003128 <MX_I2C1_Init+0x74>)
 8003102:	f006 f97f 	bl	8009404 <HAL_I2CEx_ConfigAnalogFilter>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800310c:	f000 f96e 	bl	80033ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003110:	2100      	movs	r1, #0
 8003112:	4805      	ldr	r0, [pc, #20]	@ (8003128 <MX_I2C1_Init+0x74>)
 8003114:	f006 f9c1 	bl	800949a <HAL_I2CEx_ConfigDigitalFilter>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800311e:	f000 f965 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	200010e0 	.word	0x200010e0
 800312c:	40005400 	.word	0x40005400
 8003130:	00300617 	.word	0x00300617

08003134 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003138:	4b1b      	ldr	r3, [pc, #108]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800313a:	4a1c      	ldr	r2, [pc, #112]	@ (80031ac <MX_SPI1_Init+0x78>)
 800313c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800313e:	4b1a      	ldr	r3, [pc, #104]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003140:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003144:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003146:	4b18      	ldr	r3, [pc, #96]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800314c:	4b16      	ldr	r3, [pc, #88]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800314e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003152:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003154:	4b14      	ldr	r3, [pc, #80]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003156:	2200      	movs	r2, #0
 8003158:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800315a:	4b13      	ldr	r3, [pc, #76]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800315c:	2200      	movs	r2, #0
 800315e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003160:	4b11      	ldr	r3, [pc, #68]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003166:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003168:	4b0f      	ldr	r3, [pc, #60]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800316a:	2200      	movs	r2, #0
 800316c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800316e:	4b0e      	ldr	r3, [pc, #56]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003170:	2200      	movs	r2, #0
 8003172:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003174:	4b0c      	ldr	r3, [pc, #48]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003176:	2200      	movs	r2, #0
 8003178:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800317a:	4b0b      	ldr	r3, [pc, #44]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800317c:	2200      	movs	r2, #0
 800317e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003180:	4b09      	ldr	r3, [pc, #36]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003182:	2207      	movs	r2, #7
 8003184:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003186:	4b08      	ldr	r3, [pc, #32]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003188:	2200      	movs	r2, #0
 800318a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800318c:	4b06      	ldr	r3, [pc, #24]	@ (80031a8 <MX_SPI1_Init+0x74>)
 800318e:	2208      	movs	r2, #8
 8003190:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003192:	4805      	ldr	r0, [pc, #20]	@ (80031a8 <MX_SPI1_Init+0x74>)
 8003194:	f008 fea0 	bl	800bed8 <HAL_SPI_Init>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800319e:	f000 f925 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20001134 	.word	0x20001134
 80031ac:	40013000 	.word	0x40013000

080031b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031b4:	4b23      	ldr	r3, [pc, #140]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031b6:	4a24      	ldr	r2, [pc, #144]	@ (8003248 <MX_USART1_UART_Init+0x98>)
 80031b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80031ba:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80031c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031c2:	4b20      	ldr	r3, [pc, #128]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80031c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031ce:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031d8:	220c      	movs	r2, #12
 80031da:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031dc:	4b19      	ldr	r3, [pc, #100]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031de:	2200      	movs	r2, #0
 80031e0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031e2:	4b18      	ldr	r3, [pc, #96]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031e8:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031ee:	4b15      	ldr	r3, [pc, #84]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031f4:	4b13      	ldr	r3, [pc, #76]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031fa:	4812      	ldr	r0, [pc, #72]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 80031fc:	f008 ff17 	bl	800c02e <HAL_UART_Init>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003206:	f000 f8f1 	bl	80033ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800320a:	2100      	movs	r1, #0
 800320c:	480d      	ldr	r0, [pc, #52]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 800320e:	f00a fb00 	bl	800d812 <HAL_UARTEx_SetTxFifoThreshold>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8003218:	f000 f8e8 	bl	80033ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800321c:	2100      	movs	r1, #0
 800321e:	4809      	ldr	r0, [pc, #36]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 8003220:	f00a fb35 	bl	800d88e <HAL_UARTEx_SetRxFifoThreshold>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800322a:	f000 f8df 	bl	80033ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800322e:	4805      	ldr	r0, [pc, #20]	@ (8003244 <MX_USART1_UART_Init+0x94>)
 8003230:	f00a fab6 	bl	800d7a0 <HAL_UARTEx_DisableFifoMode>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800323a:	f000 f8d7 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20001198 	.word	0x20001198
 8003248:	40013800 	.word	0x40013800

0800324c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003252:	4b16      	ldr	r3, [pc, #88]	@ (80032ac <MX_DMA_Init+0x60>)
 8003254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003256:	4a15      	ldr	r2, [pc, #84]	@ (80032ac <MX_DMA_Init+0x60>)
 8003258:	f043 0304 	orr.w	r3, r3, #4
 800325c:	6493      	str	r3, [r2, #72]	@ 0x48
 800325e:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <MX_DMA_Init+0x60>)
 8003260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	607b      	str	r3, [r7, #4]
 8003268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800326a:	4b10      	ldr	r3, [pc, #64]	@ (80032ac <MX_DMA_Init+0x60>)
 800326c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800326e:	4a0f      	ldr	r2, [pc, #60]	@ (80032ac <MX_DMA_Init+0x60>)
 8003270:	f043 0301 	orr.w	r3, r3, #1
 8003274:	6493      	str	r3, [r2, #72]	@ 0x48
 8003276:	4b0d      	ldr	r3, [pc, #52]	@ (80032ac <MX_DMA_Init+0x60>)
 8003278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003282:	2200      	movs	r2, #0
 8003284:	2100      	movs	r1, #0
 8003286:	200b      	movs	r0, #11
 8003288:	f004 fa75 	bl	8007776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800328c:	200b      	movs	r0, #11
 800328e:	f004 fa8c 	bl	80077aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003292:	2200      	movs	r2, #0
 8003294:	2100      	movs	r1, #0
 8003296:	200c      	movs	r0, #12
 8003298:	f004 fa6d 	bl	8007776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800329c:	200c      	movs	r0, #12
 800329e:	f004 fa84 	bl	80077aa <HAL_NVIC_EnableIRQ>

}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000

080032b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b6:	f107 030c 	add.w	r3, r7, #12
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	605a      	str	r2, [r3, #4]
 80032c0:	609a      	str	r2, [r3, #8]
 80032c2:	60da      	str	r2, [r3, #12]
 80032c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032c6:	4b46      	ldr	r3, [pc, #280]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ca:	4a45      	ldr	r2, [pc, #276]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032cc:	f043 0304 	orr.w	r3, r3, #4
 80032d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032d2:	4b43      	ldr	r3, [pc, #268]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d6:	f003 0304 	and.w	r3, r3, #4
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032de:	4b40      	ldr	r3, [pc, #256]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e2:	4a3f      	ldr	r2, [pc, #252]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032ea:	4b3d      	ldr	r3, [pc, #244]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	607b      	str	r3, [r7, #4]
 80032f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032f6:	4b3a      	ldr	r3, [pc, #232]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fa:	4a39      	ldr	r2, [pc, #228]	@ (80033e0 <MX_GPIO_Init+0x130>)
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003302:	4b37      	ldr	r3, [pc, #220]	@ (80033e0 <MX_GPIO_Init+0x130>)
 8003304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 800330e:	2200      	movs	r2, #0
 8003310:	2150      	movs	r1, #80	@ 0x50
 8003312:	4834      	ldr	r0, [pc, #208]	@ (80033e4 <MX_GPIO_Init+0x134>)
 8003314:	f005 f9a6 	bl	8008664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8003318:	2200      	movs	r2, #0
 800331a:	2107      	movs	r1, #7
 800331c:	4832      	ldr	r0, [pc, #200]	@ (80033e8 <MX_GPIO_Init+0x138>)
 800331e:	f005 f9a1 	bl	8008664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003322:	2200      	movs	r2, #0
 8003324:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8003328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800332c:	f005 f99a 	bl	8008664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003330:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003336:	2300      	movs	r3, #0
 8003338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800333a:	2302      	movs	r3, #2
 800333c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800333e:	f107 030c 	add.w	r3, r7, #12
 8003342:	4619      	mov	r1, r3
 8003344:	4827      	ldr	r0, [pc, #156]	@ (80033e4 <MX_GPIO_Init+0x134>)
 8003346:	f004 fff3 	bl	8008330 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800334a:	f242 030c 	movw	r3, #8204	@ 0x200c
 800334e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003350:	2300      	movs	r3, #0
 8003352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003358:	f107 030c 	add.w	r3, r7, #12
 800335c:	4619      	mov	r1, r3
 800335e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003362:	f004 ffe5 	bl	8008330 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8003366:	2350      	movs	r3, #80	@ 0x50
 8003368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800336a:	2301      	movs	r3, #1
 800336c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003372:	2300      	movs	r3, #0
 8003374:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003376:	f107 030c 	add.w	r3, r7, #12
 800337a:	4619      	mov	r1, r3
 800337c:	4819      	ldr	r0, [pc, #100]	@ (80033e4 <MX_GPIO_Init+0x134>)
 800337e:	f004 ffd7 	bl	8008330 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003382:	2307      	movs	r3, #7
 8003384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003386:	2301      	movs	r3, #1
 8003388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003392:	f107 030c 	add.w	r3, r7, #12
 8003396:	4619      	mov	r1, r3
 8003398:	4813      	ldr	r0, [pc, #76]	@ (80033e8 <MX_GPIO_Init+0x138>)
 800339a:	f004 ffc9 	bl	8008330 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 800339e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80033a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033a4:	2300      	movs	r3, #0
 80033a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ac:	f107 030c 	add.w	r3, r7, #12
 80033b0:	4619      	mov	r1, r3
 80033b2:	480d      	ldr	r0, [pc, #52]	@ (80033e8 <MX_GPIO_Init+0x138>)
 80033b4:	f004 ffbc 	bl	8008330 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80033b8:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80033bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033be:	2301      	movs	r3, #1
 80033c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ca:	f107 030c 	add.w	r3, r7, #12
 80033ce:	4619      	mov	r1, r3
 80033d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033d4:	f004 ffac 	bl	8008330 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80033d8:	bf00      	nop
 80033da:	3720      	adds	r7, #32
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40021000 	.word	0x40021000
 80033e4:	48000800 	.word	0x48000800
 80033e8:	48000400 	.word	0x48000400

080033ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033f0:	b672      	cpsid	i
}
 80033f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033f4:	bf00      	nop
 80033f6:	e7fd      	b.n	80033f4 <Error_Handler+0x8>

080033f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fe:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <HAL_MspInit+0x44>)
 8003400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003402:	4a0e      	ldr	r2, [pc, #56]	@ (800343c <HAL_MspInit+0x44>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	6613      	str	r3, [r2, #96]	@ 0x60
 800340a:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <HAL_MspInit+0x44>)
 800340c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	607b      	str	r3, [r7, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003416:	4b09      	ldr	r3, [pc, #36]	@ (800343c <HAL_MspInit+0x44>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	4a08      	ldr	r2, [pc, #32]	@ (800343c <HAL_MspInit+0x44>)
 800341c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003420:	6593      	str	r3, [r2, #88]	@ 0x58
 8003422:	4b06      	ldr	r3, [pc, #24]	@ (800343c <HAL_MspInit+0x44>)
 8003424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800342a:	603b      	str	r3, [r7, #0]
 800342c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800342e:	f007 fe25 	bl	800b07c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000

08003440 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b09c      	sub	sp, #112	@ 0x70
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003448:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	609a      	str	r2, [r3, #8]
 8003454:	60da      	str	r2, [r3, #12]
 8003456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003458:	f107 0318 	add.w	r3, r7, #24
 800345c:	2244      	movs	r2, #68	@ 0x44
 800345e:	2100      	movs	r1, #0
 8003460:	4618      	mov	r0, r3
 8003462:	f00f f974 	bl	801274e <memset>
  if(hadc->Instance==ADC1)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800346e:	d14d      	bne.n	800350c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003474:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003476:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800347a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800347c:	f107 0318 	add.w	r3, r7, #24
 8003480:	4618      	mov	r0, r3
 8003482:	f008 fb39 	bl	800baf8 <HAL_RCCEx_PeriphCLKConfig>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800348c:	f7ff ffae 	bl	80033ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003490:	4b20      	ldr	r3, [pc, #128]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 8003492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003494:	4a1f      	ldr	r2, [pc, #124]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 8003496:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800349a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800349c:	4b1d      	ldr	r3, [pc, #116]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 800349e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ac:	4a19      	ldr	r2, [pc, #100]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034ae:	f043 0301 	orr.w	r3, r3, #1
 80034b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034b4:	4b17      	ldr	r3, [pc, #92]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	613b      	str	r3, [r7, #16]
 80034be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034c0:	4b14      	ldr	r3, [pc, #80]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034c4:	4a13      	ldr	r2, [pc, #76]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034c6:	f043 0302 	orr.w	r3, r3, #2
 80034ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034cc:	4b11      	ldr	r3, [pc, #68]	@ (8003514 <HAL_ADC_MspInit+0xd4>)
 80034ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80034d8:	2303      	movs	r3, #3
 80034da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034dc:	2303      	movs	r3, #3
 80034de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e0:	2300      	movs	r3, #0
 80034e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80034e8:	4619      	mov	r1, r3
 80034ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034ee:	f004 ff1f 	bl	8008330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80034f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80034f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034f8:	2303      	movs	r3, #3
 80034fa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003500:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003504:	4619      	mov	r1, r3
 8003506:	4804      	ldr	r0, [pc, #16]	@ (8003518 <HAL_ADC_MspInit+0xd8>)
 8003508:	f004 ff12 	bl	8008330 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800350c:	bf00      	nop
 800350e:	3770      	adds	r7, #112	@ 0x70
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000
 8003518:	48000400 	.word	0x48000400

0800351c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b08a      	sub	sp, #40	@ 0x28
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003524:	f107 0314 	add.w	r3, r7, #20
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	60da      	str	r2, [r3, #12]
 8003532:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a15      	ldr	r2, [pc, #84]	@ (8003590 <HAL_DAC_MspInit+0x74>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d124      	bne.n	8003588 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800353e:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 8003540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003542:	4a14      	ldr	r2, [pc, #80]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 8003544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800354a:	4b12      	ldr	r3, [pc, #72]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 800354c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003556:	4b0f      	ldr	r3, [pc, #60]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 8003558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355a:	4a0e      	ldr	r2, [pc, #56]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003562:	4b0c      	ldr	r3, [pc, #48]	@ (8003594 <HAL_DAC_MspInit+0x78>)
 8003564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800356e:	2330      	movs	r3, #48	@ 0x30
 8003570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003572:	2303      	movs	r3, #3
 8003574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003576:	2300      	movs	r3, #0
 8003578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f107 0314 	add.w	r3, r7, #20
 800357e:	4619      	mov	r1, r3
 8003580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003584:	f004 fed4 	bl	8008330 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8003588:	bf00      	nop
 800358a:	3728      	adds	r7, #40	@ 0x28
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	50000800 	.word	0x50000800
 8003594:	40021000 	.word	0x40021000

08003598 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b09c      	sub	sp, #112	@ 0x70
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035b0:	f107 0318 	add.w	r3, r7, #24
 80035b4:	2244      	movs	r2, #68	@ 0x44
 80035b6:	2100      	movs	r1, #0
 80035b8:	4618      	mov	r0, r3
 80035ba:	f00f f8c8 	bl	801274e <memset>
  if(hi2c->Instance==I2C1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003678 <HAL_I2C_MspInit+0xe0>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d153      	bne.n	8003670 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80035c8:	2340      	movs	r3, #64	@ 0x40
 80035ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80035cc:	2300      	movs	r3, #0
 80035ce:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d0:	f107 0318 	add.w	r3, r7, #24
 80035d4:	4618      	mov	r0, r3
 80035d6:	f008 fa8f 	bl	800baf8 <HAL_RCCEx_PeriphCLKConfig>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80035e0:	f7ff ff04 	bl	80033ec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e4:	4b25      	ldr	r3, [pc, #148]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 80035e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035e8:	4a24      	ldr	r2, [pc, #144]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035f0:	4b22      	ldr	r3, [pc, #136]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 80035f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	617b      	str	r3, [r7, #20]
 80035fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fc:	4b1f      	ldr	r3, [pc, #124]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 80035fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003600:	4a1e      	ldr	r2, [pc, #120]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 8003602:	f043 0302 	orr.w	r3, r3, #2
 8003606:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003608:	4b1c      	ldr	r3, [pc, #112]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 800360a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	613b      	str	r3, [r7, #16]
 8003612:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003618:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800361a:	2312      	movs	r3, #18
 800361c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361e:	2300      	movs	r3, #0
 8003620:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003622:	2300      	movs	r3, #0
 8003624:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003626:	2304      	movs	r3, #4
 8003628:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800362a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800362e:	4619      	mov	r1, r3
 8003630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003634:	f004 fe7c 	bl	8008330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003638:	2380      	movs	r3, #128	@ 0x80
 800363a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800363c:	2312      	movs	r3, #18
 800363e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003640:	2300      	movs	r3, #0
 8003642:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003644:	2300      	movs	r3, #0
 8003646:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003648:	2304      	movs	r3, #4
 800364a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800364c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003650:	4619      	mov	r1, r3
 8003652:	480b      	ldr	r0, [pc, #44]	@ (8003680 <HAL_I2C_MspInit+0xe8>)
 8003654:	f004 fe6c 	bl	8008330 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003658:	4b08      	ldr	r3, [pc, #32]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 800365a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365c:	4a07      	ldr	r2, [pc, #28]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 800365e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003662:	6593      	str	r3, [r2, #88]	@ 0x58
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <HAL_I2C_MspInit+0xe4>)
 8003666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003670:	bf00      	nop
 8003672:	3770      	adds	r7, #112	@ 0x70
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40005400 	.word	0x40005400
 800367c:	40021000 	.word	0x40021000
 8003680:	48000400 	.word	0x48000400

08003684 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08a      	sub	sp, #40	@ 0x28
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368c:	f107 0314 	add.w	r3, r7, #20
 8003690:	2200      	movs	r2, #0
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	605a      	str	r2, [r3, #4]
 8003696:	609a      	str	r2, [r3, #8]
 8003698:	60da      	str	r2, [r3, #12]
 800369a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a25      	ldr	r2, [pc, #148]	@ (8003738 <HAL_SPI_MspInit+0xb4>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d144      	bne.n	8003730 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036a6:	4b25      	ldr	r3, [pc, #148]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036aa:	4a24      	ldr	r2, [pc, #144]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80036b2:	4b22      	ldr	r3, [pc, #136]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036be:	4b1f      	ldr	r3, [pc, #124]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c2:	4a1e      	ldr	r2, [pc, #120]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036ca:	4b1c      	ldr	r3, [pc, #112]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036d6:	4b19      	ldr	r3, [pc, #100]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036da:	4a18      	ldr	r2, [pc, #96]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036dc:	f043 0302 	orr.w	r3, r3, #2
 80036e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036e2:	4b16      	ldr	r3, [pc, #88]	@ (800373c <HAL_SPI_MspInit+0xb8>)
 80036e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	60bb      	str	r3, [r7, #8]
 80036ec:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036ee:	23c0      	movs	r3, #192	@ 0xc0
 80036f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f2:	2302      	movs	r3, #2
 80036f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036fa:	2300      	movs	r3, #0
 80036fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036fe:	2305      	movs	r3, #5
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003702:	f107 0314 	add.w	r3, r7, #20
 8003706:	4619      	mov	r1, r3
 8003708:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800370c:	f004 fe10 	bl	8008330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003710:	2308      	movs	r3, #8
 8003712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003714:	2302      	movs	r3, #2
 8003716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371c:	2300      	movs	r3, #0
 800371e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003720:	2305      	movs	r3, #5
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003724:	f107 0314 	add.w	r3, r7, #20
 8003728:	4619      	mov	r1, r3
 800372a:	4805      	ldr	r0, [pc, #20]	@ (8003740 <HAL_SPI_MspInit+0xbc>)
 800372c:	f004 fe00 	bl	8008330 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003730:	bf00      	nop
 8003732:	3728      	adds	r7, #40	@ 0x28
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40013000 	.word	0x40013000
 800373c:	40021000 	.word	0x40021000
 8003740:	48000400 	.word	0x48000400

08003744 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b09a      	sub	sp, #104	@ 0x68
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	609a      	str	r2, [r3, #8]
 8003758:	60da      	str	r2, [r3, #12]
 800375a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800375c:	f107 0310 	add.w	r3, r7, #16
 8003760:	2244      	movs	r2, #68	@ 0x44
 8003762:	2100      	movs	r1, #0
 8003764:	4618      	mov	r0, r3
 8003766:	f00e fff2 	bl	801274e <memset>
  if(huart->Instance==USART1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a4d      	ldr	r2, [pc, #308]	@ (80038a4 <HAL_UART_MspInit+0x160>)
 8003770:	4293      	cmp	r3, r2
 8003772:	f040 8093 	bne.w	800389c <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003776:	2301      	movs	r3, #1
 8003778:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800377a:	2300      	movs	r3, #0
 800377c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800377e:	f107 0310 	add.w	r3, r7, #16
 8003782:	4618      	mov	r0, r3
 8003784:	f008 f9b8 	bl	800baf8 <HAL_RCCEx_PeriphCLKConfig>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800378e:	f7ff fe2d 	bl	80033ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003792:	4b45      	ldr	r3, [pc, #276]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 8003794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003796:	4a44      	ldr	r2, [pc, #272]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 8003798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800379c:	6613      	str	r3, [r2, #96]	@ 0x60
 800379e:	4b42      	ldr	r3, [pc, #264]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 80037a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037a6:	60fb      	str	r3, [r7, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037aa:	4b3f      	ldr	r3, [pc, #252]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	4a3e      	ldr	r2, [pc, #248]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037b6:	4b3c      	ldr	r3, [pc, #240]	@ (80038a8 <HAL_UART_MspInit+0x164>)
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80037c2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80037c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c8:	2302      	movs	r3, #2
 80037ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d0:	2300      	movs	r3, #0
 80037d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037d4:	2307      	movs	r3, #7
 80037d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80037dc:	4619      	mov	r1, r3
 80037de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037e2:	f004 fda5 	bl	8008330 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80037e6:	4b31      	ldr	r3, [pc, #196]	@ (80038ac <HAL_UART_MspInit+0x168>)
 80037e8:	4a31      	ldr	r2, [pc, #196]	@ (80038b0 <HAL_UART_MspInit+0x16c>)
 80037ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80037ec:	4b2f      	ldr	r3, [pc, #188]	@ (80038ac <HAL_UART_MspInit+0x168>)
 80037ee:	2218      	movs	r2, #24
 80037f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037f2:	4b2e      	ldr	r3, [pc, #184]	@ (80038ac <HAL_UART_MspInit+0x168>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037f8:	4b2c      	ldr	r3, [pc, #176]	@ (80038ac <HAL_UART_MspInit+0x168>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037fe:	4b2b      	ldr	r3, [pc, #172]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003800:	2280      	movs	r2, #128	@ 0x80
 8003802:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003804:	4b29      	ldr	r3, [pc, #164]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003806:	2200      	movs	r2, #0
 8003808:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800380a:	4b28      	ldr	r3, [pc, #160]	@ (80038ac <HAL_UART_MspInit+0x168>)
 800380c:	2200      	movs	r2, #0
 800380e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003810:	4b26      	ldr	r3, [pc, #152]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003812:	2200      	movs	r2, #0
 8003814:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003816:	4b25      	ldr	r3, [pc, #148]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003818:	2200      	movs	r2, #0
 800381a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800381c:	4823      	ldr	r0, [pc, #140]	@ (80038ac <HAL_UART_MspInit+0x168>)
 800381e:	f004 fa55 	bl	8007ccc <HAL_DMA_Init>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003828:	f7ff fde0 	bl	80033ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a1f      	ldr	r2, [pc, #124]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003830:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003834:	4a1d      	ldr	r2, [pc, #116]	@ (80038ac <HAL_UART_MspInit+0x168>)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800383a:	4b1e      	ldr	r3, [pc, #120]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 800383c:	4a1e      	ldr	r2, [pc, #120]	@ (80038b8 <HAL_UART_MspInit+0x174>)
 800383e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003840:	4b1c      	ldr	r3, [pc, #112]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003842:	2219      	movs	r2, #25
 8003844:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003846:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003848:	2210      	movs	r2, #16
 800384a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800384c:	4b19      	ldr	r3, [pc, #100]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 800384e:	2200      	movs	r2, #0
 8003850:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003852:	4b18      	ldr	r3, [pc, #96]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003854:	2280      	movs	r2, #128	@ 0x80
 8003856:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003858:	4b16      	ldr	r3, [pc, #88]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 800385a:	2200      	movs	r2, #0
 800385c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800385e:	4b15      	ldr	r3, [pc, #84]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003860:	2200      	movs	r2, #0
 8003862:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003864:	4b13      	ldr	r3, [pc, #76]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003866:	2200      	movs	r2, #0
 8003868:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800386a:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 800386c:	2200      	movs	r2, #0
 800386e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003870:	4810      	ldr	r0, [pc, #64]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003872:	f004 fa2b 	bl	8007ccc <HAL_DMA_Init>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 800387c:	f7ff fdb6 	bl	80033ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a0c      	ldr	r2, [pc, #48]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003884:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003886:	4a0b      	ldr	r2, [pc, #44]	@ (80038b4 <HAL_UART_MspInit+0x170>)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800388c:	2200      	movs	r2, #0
 800388e:	2100      	movs	r1, #0
 8003890:	2025      	movs	r0, #37	@ 0x25
 8003892:	f003 ff70 	bl	8007776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003896:	2025      	movs	r0, #37	@ 0x25
 8003898:	f003 ff87 	bl	80077aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800389c:	bf00      	nop
 800389e:	3768      	adds	r7, #104	@ 0x68
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40013800 	.word	0x40013800
 80038a8:	40021000 	.word	0x40021000
 80038ac:	2000122c 	.word	0x2000122c
 80038b0:	40020008 	.word	0x40020008
 80038b4:	2000128c 	.word	0x2000128c
 80038b8:	4002001c 	.word	0x4002001c

080038bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <NMI_Handler+0x4>

080038c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c8:	bf00      	nop
 80038ca:	e7fd      	b.n	80038c8 <HardFault_Handler+0x4>

080038cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038d0:	bf00      	nop
 80038d2:	e7fd      	b.n	80038d0 <MemManage_Handler+0x4>

080038d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038d8:	bf00      	nop
 80038da:	e7fd      	b.n	80038d8 <BusFault_Handler+0x4>

080038dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038e0:	bf00      	nop
 80038e2:	e7fd      	b.n	80038e0 <UsageFault_Handler+0x4>

080038e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038e8:	bf00      	nop
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038f2:	b480      	push	{r7}
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003904:	bf00      	nop
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003912:	f002 f9e5 	bl	8005ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003920:	4802      	ldr	r0, [pc, #8]	@ (800392c <DMA1_Channel1_IRQHandler+0x10>)
 8003922:	f004 fbb6 	bl	8008092 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	2000122c 	.word	0x2000122c

08003930 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003934:	4802      	ldr	r0, [pc, #8]	@ (8003940 <DMA1_Channel2_IRQHandler+0x10>)
 8003936:	f004 fbac 	bl	8008092 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	2000128c 	.word	0x2000128c

08003944 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003948:	4802      	ldr	r0, [pc, #8]	@ (8003954 <USB_LP_IRQHandler+0x10>)
 800394a:	f005 fee2 	bl	8009712 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	2000310c 	.word	0x2000310c

08003958 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800395c:	480c      	ldr	r0, [pc, #48]	@ (8003990 <USART1_IRQHandler+0x38>)
 800395e:	f008 fc37 	bl	800c1d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003962:	4b0b      	ldr	r3, [pc, #44]	@ (8003990 <USART1_IRQHandler+0x38>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69db      	ldr	r3, [r3, #28]
 8003968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800396c:	2b40      	cmp	r3, #64	@ 0x40
 800396e:	d10d      	bne.n	800398c <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003970:	4b07      	ldr	r3, [pc, #28]	@ (8003990 <USART1_IRQHandler+0x38>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2240      	movs	r2, #64	@ 0x40
 8003976:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003978:	4b05      	ldr	r3, [pc, #20]	@ (8003990 <USART1_IRQHandler+0x38>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	4b04      	ldr	r3, [pc, #16]	@ (8003990 <USART1_IRQHandler+0x38>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003986:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003988:	f001 ff34 	bl	80057f4 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 800398c:	bf00      	nop
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20001198 	.word	0x20001198

08003994 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return 1;
 8003998:	2301      	movs	r3, #1
}
 800399a:	4618      	mov	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <_kill>:

int _kill(int pid, int sig)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039ae:	f00e ff21 	bl	80127f4 <__errno>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2216      	movs	r2, #22
 80039b6:	601a      	str	r2, [r3, #0]
  return -1;
 80039b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <_exit>:

void _exit (int status)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80039cc:	f04f 31ff 	mov.w	r1, #4294967295
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f7ff ffe7 	bl	80039a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80039d6:	bf00      	nop
 80039d8:	e7fd      	b.n	80039d6 <_exit+0x12>

080039da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b086      	sub	sp, #24
 80039de:	af00      	add	r7, sp, #0
 80039e0:	60f8      	str	r0, [r7, #12]
 80039e2:	60b9      	str	r1, [r7, #8]
 80039e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	e00a      	b.n	8003a02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80039ec:	f3af 8000 	nop.w
 80039f0:	4601      	mov	r1, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	60ba      	str	r2, [r7, #8]
 80039f8:	b2ca      	uxtb	r2, r1
 80039fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	3301      	adds	r3, #1
 8003a00:	617b      	str	r3, [r7, #20]
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	dbf0      	blt.n	80039ec <_read+0x12>
  }

  return len;
 8003a0a:	687b      	ldr	r3, [r7, #4]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	e009      	b.n	8003a3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	60ba      	str	r2, [r7, #8]
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	3301      	adds	r3, #1
 8003a38:	617b      	str	r3, [r7, #20]
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	dbf1      	blt.n	8003a26 <_write+0x12>
  }
  return len;
 8003a42:	687b      	ldr	r3, [r7, #4]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <_close>:

int _close(int file)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a74:	605a      	str	r2, [r3, #4]
  return 0;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <_isatty>:

int _isatty(int file)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a8c:	2301      	movs	r3, #1
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b085      	sub	sp, #20
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003abc:	4a14      	ldr	r2, [pc, #80]	@ (8003b10 <_sbrk+0x5c>)
 8003abe:	4b15      	ldr	r3, [pc, #84]	@ (8003b14 <_sbrk+0x60>)
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ac8:	4b13      	ldr	r3, [pc, #76]	@ (8003b18 <_sbrk+0x64>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d102      	bne.n	8003ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ad0:	4b11      	ldr	r3, [pc, #68]	@ (8003b18 <_sbrk+0x64>)
 8003ad2:	4a12      	ldr	r2, [pc, #72]	@ (8003b1c <_sbrk+0x68>)
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ad6:	4b10      	ldr	r3, [pc, #64]	@ (8003b18 <_sbrk+0x64>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4413      	add	r3, r2
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d207      	bcs.n	8003af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ae4:	f00e fe86 	bl	80127f4 <__errno>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	220c      	movs	r2, #12
 8003aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003aee:	f04f 33ff 	mov.w	r3, #4294967295
 8003af2:	e009      	b.n	8003b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003af4:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <_sbrk+0x64>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003afa:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <_sbrk+0x64>)
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4413      	add	r3, r2
 8003b02:	4a05      	ldr	r2, [pc, #20]	@ (8003b18 <_sbrk+0x64>)
 8003b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b06:	68fb      	ldr	r3, [r7, #12]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	20008000 	.word	0x20008000
 8003b14:	00000400 	.word	0x00000400
 8003b18:	200012ec 	.word	0x200012ec
 8003b1c:	20003758 	.word	0x20003758

08003b20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003b24:	4b06      	ldr	r3, [pc, #24]	@ (8003b40 <SystemInit+0x20>)
 8003b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2a:	4a05      	ldr	r2, [pc, #20]	@ (8003b40 <SystemInit+0x20>)
 8003b2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b34:	bf00      	nop
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	e000ed00 	.word	0xe000ed00

08003b44 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7fc fbb7 	bl	80002c0 <strlen>
 8003b52:	4603      	mov	r3, r0
 8003b54:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003b56:	89fb      	ldrh	r3, [r7, #14]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f00d fbde 	bl	801131c <CDC_Transmit_FS>
}
 8003b60:	bf00      	nop
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b0a2      	sub	sp, #136	@ 0x88
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003b70:	f107 0008 	add.w	r0, r7, #8
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a06      	ldr	r2, [pc, #24]	@ (8003b90 <usb_serial_println+0x28>)
 8003b78:	2180      	movs	r1, #128	@ 0x80
 8003b7a:	f00e fd33 	bl	80125e4 <sniprintf>
	usb_serial_print(buffer);
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff ffde 	bl	8003b44 <usb_serial_print>
}
 8003b88:	bf00      	nop
 8003b8a:	3788      	adds	r7, #136	@ 0x88
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	08014a18 	.word	0x08014a18

08003b94 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003b9e:	4a04      	ldr	r2, [pc, #16]	@ (8003bb0 <modbus_Setup+0x1c>)
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	7013      	strb	r3, [r2, #0]
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	200012f0 	.word	0x200012f0

08003bb4 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b0e0      	sub	sp, #384	@ 0x180
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bbe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bc2:	6018      	str	r0, [r3, #0]
 8003bc4:	460a      	mov	r2, r1
 8003bc6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bca:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003bce:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003bd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bd4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	f240 85a5 	bls.w	800472a <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003be0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003be4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003bf0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bf4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	785b      	ldrb	r3, [r3, #1]
 8003bfc:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003c00:	4bcb      	ldr	r3, [pc, #812]	@ (8003f30 <modbus_handle_frame+0x37c>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	f040 8590 	bne.w	800472e <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003c0e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c12:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003c1e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c22:	6812      	ldr	r2, [r2, #0]
 8003c24:	4413      	add	r3, r2
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	b21b      	sxth	r3, r3
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	b21a      	sxth	r2, r3
 8003c2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c32:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003c36:	881b      	ldrh	r3, [r3, #0]
 8003c38:	3b02      	subs	r3, #2
 8003c3a:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003c3e:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003c42:	6809      	ldr	r1, [r1, #0]
 8003c44:	440b      	add	r3, r1
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b21b      	sxth	r3, r3
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	b21b      	sxth	r3, r3
 8003c4e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003c52:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c56:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	3b02      	subs	r3, #2
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c68:	4611      	mov	r1, r2
 8003c6a:	6818      	ldr	r0, [r3, #0]
 8003c6c:	f000 fd68 	bl	8004740 <modbus_crc16>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8003c76:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003c7a:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	f040 8557 	bne.w	8004732 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003c84:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	2b0f      	cmp	r3, #15
 8003c8c:	f200 853f 	bhi.w	800470e <modbus_handle_frame+0xb5a>
 8003c90:	a201      	add	r2, pc, #4	@ (adr r2, 8003c98 <modbus_handle_frame+0xe4>)
 8003c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c96:	bf00      	nop
 8003c98:	08003cd9 	.word	0x08003cd9
 8003c9c:	08003e81 	.word	0x08003e81
 8003ca0:	08004035 	.word	0x08004035
 8003ca4:	0800419f 	.word	0x0800419f
 8003ca8:	08004315 	.word	0x08004315
 8003cac:	080043c1 	.word	0x080043c1
 8003cb0:	0800470f 	.word	0x0800470f
 8003cb4:	0800470f 	.word	0x0800470f
 8003cb8:	0800470f 	.word	0x0800470f
 8003cbc:	0800470f 	.word	0x0800470f
 8003cc0:	0800470f 	.word	0x0800470f
 8003cc4:	0800470f 	.word	0x0800470f
 8003cc8:	0800470f 	.word	0x0800470f
 8003ccc:	0800470f 	.word	0x0800470f
 8003cd0:	08004459 	.word	0x08004459
 8003cd4:	080045cd 	.word	0x080045cd
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003cd8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cdc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	b21b      	sxth	r3, r3
 8003ce8:	021b      	lsls	r3, r3, #8
 8003cea:	b21a      	sxth	r2, r3
 8003cec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cf0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3303      	adds	r3, #3
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	b21b      	sxth	r3, r3
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	b21b      	sxth	r3, r3
 8003d00:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003d04:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d08:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	b21b      	sxth	r3, r3
 8003d14:	021b      	lsls	r3, r3, #8
 8003d16:	b21a      	sxth	r2, r3
 8003d18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	3305      	adds	r3, #5
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b21b      	sxth	r3, r3
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	b21b      	sxth	r3, r3
 8003d2c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003d30:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <modbus_handle_frame+0x18c>
 8003d38:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d909      	bls.n	8003d54 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003d40:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003d44:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003d48:	2203      	movs	r2, #3
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 fd60 	bl	8004810 <modbus_send_exception>
				return;
 8003d50:	f000 bcf0 	b.w	8004734 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003d54:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8003d58:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003d5c:	4413      	add	r3, r2
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	3b01      	subs	r3, #1
 8003d62:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003d66:	4b73      	ldr	r3, [pc, #460]	@ (8003f34 <modbus_handle_frame+0x380>)
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d309      	bcc.n	8003d86 <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003d72:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003d76:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fd47 	bl	8004810 <modbus_send_exception>
				return;
 8003d82:	f000 bcd7 	b.w	8004734 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003d86:	4b6a      	ldr	r3, [pc, #424]	@ (8003f30 <modbus_handle_frame+0x37c>)
 8003d88:	781a      	ldrb	r2, [r3, #0]
 8003d8a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d8e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d92:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003d94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d98:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d9c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003da0:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003da2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003da6:	3307      	adds	r3, #7
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	da00      	bge.n	8003dae <modbus_handle_frame+0x1fa>
 8003dac:	3307      	adds	r3, #7
 8003dae:	10db      	asrs	r3, r3, #3
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003db6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003dba:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003dce:	2300      	movs	r3, #0
 8003dd0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003dd4:	e044      	b.n	8003e60 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003dd6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe fbc2 	bl	8002564 <io_coil_read>
 8003de0:	4603      	mov	r3, r0
 8003de2:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8003de6:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d10b      	bne.n	8003e06 <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003dee:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003df2:	2201      	movs	r2, #1
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	b25a      	sxtb	r2, r3
 8003dfa:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	b25b      	sxtb	r3, r3
 8003e02:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8003e06:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003e10:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d006      	beq.n	8003e26 <modbus_handle_frame+0x272>
 8003e18:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d112      	bne.n	8003e4c <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003e26:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003e30:	4619      	mov	r1, r3
 8003e32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e36:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e3a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003e3e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8003e4c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003e50:	3301      	adds	r3, #1
 8003e52:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8003e56:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003e60:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003e64:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	dbb4      	blt.n	8003dd6 <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8003e6c:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003e70:	f107 030c 	add.w	r3, r7, #12
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fca0 	bl	80047bc <modbus_send_response>
 8003e7c:	f000 bc5a 	b.w	8004734 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003e80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3302      	adds	r3, #2
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	b21b      	sxth	r3, r3
 8003e90:	021b      	lsls	r3, r3, #8
 8003e92:	b21a      	sxth	r2, r3
 8003e94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	3303      	adds	r3, #3
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	b21b      	sxth	r3, r3
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	b21b      	sxth	r3, r3
 8003ea8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003eac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003eb0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	b21b      	sxth	r3, r3
 8003ebc:	021b      	lsls	r3, r3, #8
 8003ebe:	b21a      	sxth	r2, r3
 8003ec0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ec4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3305      	adds	r3, #5
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b21b      	sxth	r3, r3
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	b21b      	sxth	r3, r3
 8003ed4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003ed8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d003      	beq.n	8003ee8 <modbus_handle_frame+0x334>
 8003ee0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d909      	bls.n	8003efc <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003ee8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003eec:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fc8c 	bl	8004810 <modbus_send_exception>
				return;
 8003ef8:	f000 bc1c 	b.w	8004734 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003efc:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003f00:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003f04:	4413      	add	r3, r2
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f38 <modbus_handle_frame+0x384>)
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d310      	bcc.n	8003f3c <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f1a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003f1e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003f22:	2202      	movs	r2, #2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 fc73 	bl	8004810 <modbus_send_exception>
				return;
 8003f2a:	f000 bc03 	b.w	8004734 <modbus_handle_frame+0xb80>
 8003f2e:	bf00      	nop
 8003f30:	200012f0 	.word	0x200012f0
 8003f34:	20000c28 	.word	0x20000c28
 8003f38:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003f3c:	4bc3      	ldr	r3, [pc, #780]	@ (800424c <modbus_handle_frame+0x698>)
 8003f3e:	781a      	ldrb	r2, [r3, #0]
 8003f40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f44:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f48:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003f4a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f4e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f52:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003f56:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003f58:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003f5c:	3307      	adds	r3, #7
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	da00      	bge.n	8003f64 <modbus_handle_frame+0x3b0>
 8003f62:	3307      	adds	r3, #7
 8003f64:	10db      	asrs	r3, r3, #3
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f6c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f70:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003f72:	2303      	movs	r3, #3
 8003f74:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003f84:	2300      	movs	r3, #0
 8003f86:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003f8a:	e044      	b.n	8004016 <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003f8c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fe fb91 	bl	80026b8 <io_discrete_in_read>
 8003f96:	4603      	mov	r3, r0
 8003f98:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003f9c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d10b      	bne.n	8003fbc <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003fa4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003fa8:	2201      	movs	r2, #1
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	b25a      	sxtb	r2, r3
 8003fb0:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	b25b      	sxtb	r3, r3
 8003fb8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003fbc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8003fc6:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d006      	beq.n	8003fdc <modbus_handle_frame+0x428>
 8003fce:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d112      	bne.n	8004002 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003fdc:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fec:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ff0:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8003ff4:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8004002:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004006:	3301      	adds	r3, #1
 8004008:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 800400c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004010:	3301      	adds	r3, #1
 8004012:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004016:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800401a:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800401e:	429a      	cmp	r2, r3
 8004020:	dbb4      	blt.n	8003f8c <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8004022:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8004026:	f107 030c 	add.w	r3, r7, #12
 800402a:	4611      	mov	r1, r2
 800402c:	4618      	mov	r0, r3
 800402e:	f000 fbc5 	bl	80047bc <modbus_send_response>
 8004032:	e37f      	b.n	8004734 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8004034:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004038:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	3302      	adds	r3, #2
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	b21b      	sxth	r3, r3
 8004044:	021b      	lsls	r3, r3, #8
 8004046:	b21a      	sxth	r2, r3
 8004048:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800404c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3303      	adds	r3, #3
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	b21b      	sxth	r3, r3
 8004058:	4313      	orrs	r3, r2
 800405a:	b21b      	sxth	r3, r3
 800405c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004060:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004064:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3304      	adds	r3, #4
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b21b      	sxth	r3, r3
 8004070:	021b      	lsls	r3, r3, #8
 8004072:	b21a      	sxth	r2, r3
 8004074:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004078:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3305      	adds	r3, #5
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	b21b      	sxth	r3, r3
 8004084:	4313      	orrs	r3, r2
 8004086:	b21b      	sxth	r3, r3
 8004088:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 800408c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <modbus_handle_frame+0x4ec>
 8004094:	4b6e      	ldr	r3, [pc, #440]	@ (8004250 <modbus_handle_frame+0x69c>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800409c:	429a      	cmp	r2, r3
 800409e:	d908      	bls.n	80040b2 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040a0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80040a4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80040a8:	2203      	movs	r2, #3
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 fbb0 	bl	8004810 <modbus_send_exception>
				return;
 80040b0:	e340      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80040b2:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80040b6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80040ba:	4413      	add	r3, r2
 80040bc:	b29b      	uxth	r3, r3
 80040be:	3b01      	subs	r3, #1
 80040c0:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80040c4:	4b62      	ldr	r3, [pc, #392]	@ (8004250 <modbus_handle_frame+0x69c>)
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d308      	bcc.n	80040e2 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80040d0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80040d4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80040d8:	2202      	movs	r2, #2
 80040da:	4618      	mov	r0, r3
 80040dc:	f000 fb98 	bl	8004810 <modbus_send_exception>
				return;
 80040e0:	e328      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80040e2:	4b5a      	ldr	r3, [pc, #360]	@ (800424c <modbus_handle_frame+0x698>)
 80040e4:	781a      	ldrb	r2, [r3, #0]
 80040e6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040ea:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040ee:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80040f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040f8:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80040fc:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80040fe:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004102:	b2db      	uxtb	r3, r3
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	b2da      	uxtb	r2, r3
 8004108:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800410c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004110:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004112:	2303      	movs	r3, #3
 8004114:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004118:	2300      	movs	r3, #0
 800411a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800411e:	e02f      	b.n	8004180 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8004120:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004124:	4618      	mov	r0, r3
 8004126:	f7fe fb4f 	bl	80027c8 <io_holding_reg_read>
 800412a:	4603      	mov	r3, r0
 800412c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004130:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004134:	0a1b      	lsrs	r3, r3, #8
 8004136:	b299      	uxth	r1, r3
 8004138:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004142:	461a      	mov	r2, r3
 8004144:	b2c9      	uxtb	r1, r1
 8004146:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800414a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800414e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004150:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800415a:	461a      	mov	r2, r3
 800415c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004160:	b2d9      	uxtb	r1, r3
 8004162:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004166:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800416a:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800416c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004170:	3301      	adds	r3, #1
 8004172:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8004176:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800417a:	3301      	adds	r3, #1
 800417c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004180:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004184:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004188:	429a      	cmp	r2, r3
 800418a:	dbc9      	blt.n	8004120 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 800418c:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004190:	f107 030c 	add.w	r3, r7, #12
 8004194:	4611      	mov	r1, r2
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fb10 	bl	80047bc <modbus_send_response>
 800419c:	e2ca      	b.n	8004734 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800419e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041a2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3302      	adds	r3, #2
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	b21b      	sxth	r3, r3
 80041ae:	021b      	lsls	r3, r3, #8
 80041b0:	b21a      	sxth	r2, r3
 80041b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041b6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3303      	adds	r3, #3
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	b21b      	sxth	r3, r3
 80041c2:	4313      	orrs	r3, r2
 80041c4:	b21b      	sxth	r3, r3
 80041c6:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80041ca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041ce:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	3304      	adds	r3, #4
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	b21b      	sxth	r3, r3
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	b21a      	sxth	r2, r3
 80041de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041e2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	3305      	adds	r3, #5
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	b21b      	sxth	r3, r3
 80041ee:	4313      	orrs	r3, r2
 80041f0:	b21b      	sxth	r3, r3
 80041f2:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80041f6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <modbus_handle_frame+0x656>
 80041fe:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <modbus_handle_frame+0x6a0>)
 8004200:	881b      	ldrh	r3, [r3, #0]
 8004202:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8004206:	429a      	cmp	r2, r3
 8004208:	d908      	bls.n	800421c <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800420a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800420e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004212:	2203      	movs	r2, #3
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fafb 	bl	8004810 <modbus_send_exception>
				return;
 800421a:	e28b      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800421c:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8004220:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004224:	4413      	add	r3, r2
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800422e:	4b09      	ldr	r3, [pc, #36]	@ (8004254 <modbus_handle_frame+0x6a0>)
 8004230:	881b      	ldrh	r3, [r3, #0]
 8004232:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8004236:	429a      	cmp	r2, r3
 8004238:	d30e      	bcc.n	8004258 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800423a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800423e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004242:	2202      	movs	r2, #2
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fae3 	bl	8004810 <modbus_send_exception>
				return;
 800424a:	e273      	b.n	8004734 <modbus_handle_frame+0xb80>
 800424c:	200012f0 	.word	0x200012f0
 8004250:	20000dd0 	.word	0x20000dd0
 8004254:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8004258:	4bb2      	ldr	r3, [pc, #712]	@ (8004524 <modbus_handle_frame+0x970>)
 800425a:	781a      	ldrb	r2, [r3, #0]
 800425c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004260:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004264:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004266:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800426a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800426e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004272:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004274:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004278:	b2db      	uxtb	r3, r3
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	b2da      	uxtb	r2, r3
 800427e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004282:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004286:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004288:	2303      	movs	r3, #3
 800428a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800428e:	2300      	movs	r3, #0
 8004290:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004294:	e02f      	b.n	80042f6 <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8004296:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800429a:	4618      	mov	r0, r3
 800429c:	f7fe fb4c 	bl	8002938 <io_input_reg_read>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80042a6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80042aa:	0a1b      	lsrs	r3, r3, #8
 80042ac:	b299      	uxth	r1, r3
 80042ae:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80042b8:	461a      	mov	r2, r3
 80042ba:	b2c9      	uxtb	r1, r1
 80042bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042c0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042c4:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80042c6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80042d0:	461a      	mov	r2, r3
 80042d2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80042d6:	b2d9      	uxtb	r1, r3
 80042d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042dc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042e0:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80042e2:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80042e6:	3301      	adds	r3, #1
 80042e8:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80042ec:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80042f0:	3301      	adds	r3, #1
 80042f2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80042f6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80042fa:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80042fe:	429a      	cmp	r2, r3
 8004300:	dbc9      	blt.n	8004296 <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004302:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8004306:	f107 030c 	add.w	r3, r7, #12
 800430a:	4611      	mov	r1, r2
 800430c:	4618      	mov	r0, r3
 800430e:	f000 fa55 	bl	80047bc <modbus_send_response>
 8004312:	e20f      	b.n	8004734 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8004314:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004318:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	3302      	adds	r3, #2
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	b21b      	sxth	r3, r3
 8004324:	021b      	lsls	r3, r3, #8
 8004326:	b21a      	sxth	r2, r3
 8004328:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800432c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3303      	adds	r3, #3
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	b21b      	sxth	r3, r3
 8004338:	4313      	orrs	r3, r2
 800433a:	b21b      	sxth	r3, r3
 800433c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004340:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004344:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	3304      	adds	r3, #4
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	b21b      	sxth	r3, r3
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	b21a      	sxth	r2, r3
 8004354:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004358:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	3305      	adds	r3, #5
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	b21b      	sxth	r3, r3
 8004364:	4313      	orrs	r3, r2
 8004366:	b21b      	sxth	r3, r3
 8004368:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800436c:	4b6e      	ldr	r3, [pc, #440]	@ (8004528 <modbus_handle_frame+0x974>)
 800436e:	881b      	ldrh	r3, [r3, #0]
 8004370:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004374:	429a      	cmp	r2, r3
 8004376:	d308      	bcc.n	800438a <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004378:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800437c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004380:	2202      	movs	r2, #2
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fa44 	bl	8004810 <modbus_send_exception>
				return;
 8004388:	e1d4      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800438a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800438e:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004392:	bf0c      	ite	eq
 8004394:	2301      	moveq	r3, #1
 8004396:	2300      	movne	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800439e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80043a2:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80043a6:	4611      	mov	r1, r2
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fe f8fb 	bl	80025a4 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80043ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043b2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043b6:	2106      	movs	r1, #6
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	f000 f9ff 	bl	80047bc <modbus_send_response>
			break;
 80043be:	e1b9      	b.n	8004734 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80043c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3302      	adds	r3, #2
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	b21b      	sxth	r3, r3
 80043d0:	021b      	lsls	r3, r3, #8
 80043d2:	b21a      	sxth	r2, r3
 80043d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3303      	adds	r3, #3
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	b21b      	sxth	r3, r3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	b21b      	sxth	r3, r3
 80043e8:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80043ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3304      	adds	r3, #4
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	b21a      	sxth	r2, r3
 8004400:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004404:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3305      	adds	r3, #5
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	b21b      	sxth	r3, r3
 8004410:	4313      	orrs	r3, r2
 8004412:	b21b      	sxth	r3, r3
 8004414:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8004418:	4b44      	ldr	r3, [pc, #272]	@ (800452c <modbus_handle_frame+0x978>)
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004420:	429a      	cmp	r2, r3
 8004422:	d308      	bcc.n	8004436 <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004424:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004428:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800442c:	2202      	movs	r2, #2
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f9ee 	bl	8004810 <modbus_send_exception>
				return;
 8004434:	e17e      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004436:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800443a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800443e:	4611      	mov	r1, r2
 8004440:	4618      	mov	r0, r3
 8004442:	f7fe f9e1 	bl	8002808 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004446:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800444a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800444e:	2106      	movs	r1, #6
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	f000 f9b3 	bl	80047bc <modbus_send_response>
			break;
 8004456:	e16d      	b.n	8004734 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004458:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800445c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3302      	adds	r3, #2
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	b21b      	sxth	r3, r3
 8004468:	021b      	lsls	r3, r3, #8
 800446a:	b21a      	sxth	r2, r3
 800446c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004470:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3303      	adds	r3, #3
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	b21b      	sxth	r3, r3
 800447c:	4313      	orrs	r3, r2
 800447e:	b21b      	sxth	r3, r3
 8004480:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004484:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004488:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3304      	adds	r3, #4
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	b21b      	sxth	r3, r3
 8004494:	021b      	lsls	r3, r3, #8
 8004496:	b21a      	sxth	r2, r3
 8004498:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800449c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3305      	adds	r3, #5
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	b21b      	sxth	r3, r3
 80044a8:	4313      	orrs	r3, r2
 80044aa:	b21b      	sxth	r3, r3
 80044ac:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80044b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	799b      	ldrb	r3, [r3, #6]
 80044bc:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80044c0:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80044c4:	3307      	adds	r3, #7
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	da00      	bge.n	80044cc <modbus_handle_frame+0x918>
 80044ca:	3307      	adds	r3, #7
 80044cc:	10db      	asrs	r3, r3, #3
 80044ce:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80044d2:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80044d6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80044da:	4413      	add	r3, r2
 80044dc:	4a12      	ldr	r2, [pc, #72]	@ (8004528 <modbus_handle_frame+0x974>)
 80044de:	8812      	ldrh	r2, [r2, #0]
 80044e0:	4293      	cmp	r3, r2
 80044e2:	dd08      	ble.n	80044f6 <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80044e4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80044e8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80044ec:	2202      	movs	r2, #2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 f98e 	bl	8004810 <modbus_send_exception>
				return;
 80044f4:	e11e      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80044f6:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004500:	429a      	cmp	r2, r3
 8004502:	d008      	beq.n	8004516 <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004504:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004508:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800450c:	2203      	movs	r2, #3
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f97e 	bl	8004810 <modbus_send_exception>
				return;
 8004514:	e10e      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8004516:	2307      	movs	r3, #7
 8004518:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 800451c:	2300      	movs	r3, #0
 800451e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004522:	e044      	b.n	80045ae <modbus_handle_frame+0x9fa>
 8004524:	200012f0 	.word	0x200012f0
 8004528:	20000c28 	.word	0x20000c28
 800452c:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004530:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004534:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004538:	4413      	add	r3, r2
 800453a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 800453e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004542:	08db      	lsrs	r3, r3, #3
 8004544:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8004548:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004554:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8004558:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800455c:	4413      	add	r3, r2
 800455e:	461a      	mov	r2, r3
 8004560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004564:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4413      	add	r3, r2
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004574:	fa42 f303 	asr.w	r3, r2, r3
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004582:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004586:	2b00      	cmp	r3, #0
 8004588:	bf14      	ite	ne
 800458a:	2301      	movne	r3, #1
 800458c:	2300      	moveq	r3, #0
 800458e:	b2db      	uxtb	r3, r3
 8004590:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004594:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8004598:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800459c:	4611      	mov	r1, r2
 800459e:	4618      	mov	r0, r3
 80045a0:	f7fe f800 	bl	80025a4 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80045a4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80045a8:	3301      	adds	r3, #1
 80045aa:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80045ae:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80045b2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d3ba      	bcc.n	8004530 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80045ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045be:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045c2:	2106      	movs	r1, #6
 80045c4:	6818      	ldr	r0, [r3, #0]
 80045c6:	f000 f8f9 	bl	80047bc <modbus_send_response>
			break;
 80045ca:	e0b3      	b.n	8004734 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80045cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3302      	adds	r3, #2
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	b21b      	sxth	r3, r3
 80045dc:	021b      	lsls	r3, r3, #8
 80045de:	b21a      	sxth	r2, r3
 80045e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3303      	adds	r3, #3
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	b21b      	sxth	r3, r3
 80045f0:	4313      	orrs	r3, r2
 80045f2:	b21b      	sxth	r3, r3
 80045f4:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80045f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3304      	adds	r3, #4
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	b21b      	sxth	r3, r3
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	b21a      	sxth	r2, r3
 800460c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004610:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3305      	adds	r3, #5
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	b21b      	sxth	r3, r3
 800461c:	4313      	orrs	r3, r2
 800461e:	b21b      	sxth	r3, r3
 8004620:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004624:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004628:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	799b      	ldrb	r3, [r3, #6]
 8004630:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004634:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8004638:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800463c:	4413      	add	r3, r2
 800463e:	4a3f      	ldr	r2, [pc, #252]	@ (800473c <modbus_handle_frame+0xb88>)
 8004640:	8812      	ldrh	r2, [r2, #0]
 8004642:	4293      	cmp	r3, r2
 8004644:	dd08      	ble.n	8004658 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004646:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800464a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800464e:	2202      	movs	r2, #2
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f8dd 	bl	8004810 <modbus_send_exception>
				return;
 8004656:	e06d      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004658:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 800465c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	429a      	cmp	r2, r3
 8004664:	d008      	beq.n	8004678 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004666:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800466a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800466e:	2203      	movs	r2, #3
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f8cd 	bl	8004810 <modbus_send_exception>
				return;
 8004676:	e05d      	b.n	8004734 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004678:	2307      	movs	r3, #7
 800467a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800467e:	2300      	movs	r3, #0
 8004680:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004684:	e034      	b.n	80046f0 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004686:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800468a:	b29a      	uxth	r2, r3
 800468c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004690:	4413      	add	r3, r2
 8004692:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004696:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800469a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800469e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80046a2:	6812      	ldr	r2, [r2, #0]
 80046a4:	4413      	add	r3, r2
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	b21b      	sxth	r3, r3
 80046aa:	021b      	lsls	r3, r3, #8
 80046ac:	b21a      	sxth	r2, r3
 80046ae:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80046b2:	3301      	adds	r3, #1
 80046b4:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80046b8:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80046bc:	6809      	ldr	r1, [r1, #0]
 80046be:	440b      	add	r3, r1
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	b21b      	sxth	r3, r3
 80046c4:	4313      	orrs	r3, r2
 80046c6:	b21b      	sxth	r3, r3
 80046c8:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80046cc:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80046d0:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80046d4:	4611      	mov	r1, r2
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fe f896 	bl	8002808 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80046dc:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80046e0:	3302      	adds	r3, #2
 80046e2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80046e6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80046ea:	3301      	adds	r3, #1
 80046ec:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80046f0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80046f4:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80046f8:	429a      	cmp	r2, r3
 80046fa:	dbc4      	blt.n	8004686 <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80046fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004700:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004704:	2106      	movs	r1, #6
 8004706:	6818      	ldr	r0, [r3, #0]
 8004708:	f000 f858 	bl	80047bc <modbus_send_response>
			break;
 800470c:	e012      	b.n	8004734 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 800470e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004712:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004716:	881a      	ldrh	r2, [r3, #0]
 8004718:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800471c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004720:	4611      	mov	r1, r2
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	f000 f8ac 	bl	8004880 <modbus_vendor_handle_frame>
			break;
 8004728:	e004      	b.n	8004734 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 800472a:	bf00      	nop
 800472c:	e002      	b.n	8004734 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 800472e:	bf00      	nop
 8004730:	e000      	b.n	8004734 <modbus_handle_frame+0xb80>
		return;
 8004732:	bf00      	nop
		}
	}
}
 8004734:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	20000dd0 	.word	0x20000dd0

08004740 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 800474c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004750:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004752:	2300      	movs	r3, #0
 8004754:	81bb      	strh	r3, [r7, #12]
 8004756:	e026      	b.n	80047a6 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004758:	89bb      	ldrh	r3, [r7, #12]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	4413      	add	r3, r2
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	89fb      	ldrh	r3, [r7, #14]
 8004764:	4053      	eors	r3, r2
 8004766:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004768:	2300      	movs	r3, #0
 800476a:	72fb      	strb	r3, [r7, #11]
 800476c:	e015      	b.n	800479a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800476e:	89fb      	ldrh	r3, [r7, #14]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004778:	89fb      	ldrh	r3, [r7, #14]
 800477a:	085b      	lsrs	r3, r3, #1
 800477c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800477e:	89fb      	ldrh	r3, [r7, #14]
 8004780:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004784:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004788:	43db      	mvns	r3, r3
 800478a:	81fb      	strh	r3, [r7, #14]
 800478c:	e002      	b.n	8004794 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 800478e:	89fb      	ldrh	r3, [r7, #14]
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004794:	7afb      	ldrb	r3, [r7, #11]
 8004796:	3301      	adds	r3, #1
 8004798:	72fb      	strb	r3, [r7, #11]
 800479a:	7afb      	ldrb	r3, [r7, #11]
 800479c:	2b07      	cmp	r3, #7
 800479e:	d9e6      	bls.n	800476e <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80047a0:	89bb      	ldrh	r3, [r7, #12]
 80047a2:	3301      	adds	r3, #1
 80047a4:	81bb      	strh	r3, [r7, #12]
 80047a6:	89ba      	ldrh	r2, [r7, #12]
 80047a8:	887b      	ldrh	r3, [r7, #2]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d3d4      	bcc.n	8004758 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80047ae:	89fb      	ldrh	r3, [r7, #14]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3714      	adds	r7, #20
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	460b      	mov	r3, r1
 80047c6:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80047c8:	887b      	ldrh	r3, [r7, #2]
 80047ca:	4619      	mov	r1, r3
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff ffb7 	bl	8004740 <modbus_crc16>
 80047d2:	4603      	mov	r3, r0
 80047d4:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80047d6:	887b      	ldrh	r3, [r7, #2]
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	807a      	strh	r2, [r7, #2]
 80047dc:	461a      	mov	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4413      	add	r3, r2
 80047e2:	89fa      	ldrh	r2, [r7, #14]
 80047e4:	b2d2      	uxtb	r2, r2
 80047e6:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80047e8:	89fb      	ldrh	r3, [r7, #14]
 80047ea:	0a1b      	lsrs	r3, r3, #8
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	887b      	ldrh	r3, [r7, #2]
 80047f0:	1c59      	adds	r1, r3, #1
 80047f2:	8079      	strh	r1, [r7, #2]
 80047f4:	4619      	mov	r1, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	440b      	add	r3, r1
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80047fe:	887b      	ldrh	r3, [r7, #2]
 8004800:	4619      	mov	r1, r3
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 ff40 	bl	8005688 <RS485_Transmit>
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	4603      	mov	r3, r0
 8004818:	71fb      	strb	r3, [r7, #7]
 800481a:	460b      	mov	r3, r1
 800481c:	71bb      	strb	r3, [r7, #6]
 800481e:	4613      	mov	r3, r2
 8004820:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004822:	79fb      	ldrb	r3, [r7, #7]
 8004824:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004826:	79bb      	ldrb	r3, [r7, #6]
 8004828:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800482c:	b2db      	uxtb	r3, r3
 800482e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004830:	797b      	ldrb	r3, [r7, #5]
 8004832:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004834:	f107 0308 	add.w	r3, r7, #8
 8004838:	2103      	movs	r1, #3
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff ff80 	bl	8004740 <modbus_crc16>
 8004840:	4603      	mov	r3, r0
 8004842:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004844:	89fb      	ldrh	r3, [r7, #14]
 8004846:	b2db      	uxtb	r3, r3
 8004848:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800484a:	89fb      	ldrh	r3, [r7, #14]
 800484c:	0a1b      	lsrs	r3, r3, #8
 800484e:	b29b      	uxth	r3, r3
 8004850:	b2db      	uxtb	r3, r3
 8004852:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004854:	f107 0308 	add.w	r3, r7, #8
 8004858:	2105      	movs	r1, #5
 800485a:	4618      	mov	r0, r3
 800485c:	f000 ff14 	bl	8005688 <RS485_Transmit>
}
 8004860:	bf00      	nop
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
	return slave_address;
 800486c:	4b03      	ldr	r3, [pc, #12]	@ (800487c <modbusGetSlaveAddress+0x14>)
 800486e:	781b      	ldrb	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	200012f0 	.word	0x200012f0

08004880 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b0ee      	sub	sp, #440	@ 0x1b8
 8004884:	af02      	add	r7, sp, #8
 8004886:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800488a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800488e:	6018      	str	r0, [r3, #0]
 8004890:	460a      	mov	r2, r1
 8004892:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004896:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800489a:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 800489c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80048a0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	785b      	ldrb	r3, [r3, #1]
 80048a8:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab
	uint8_t slave_address = modbusGetSlaveAddress();
 80048ac:	f7ff ffdc 	bl	8004868 <modbusGetSlaveAddress>
 80048b0:	4603      	mov	r3, r0
 80048b2:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa

	switch (function) {
 80048b6:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 80048ba:	3b65      	subs	r3, #101	@ 0x65
 80048bc:	2b14      	cmp	r3, #20
 80048be:	f200 866b 	bhi.w	8005598 <modbus_vendor_handle_frame+0xd18>
 80048c2:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <modbus_vendor_handle_frame+0x48>)
 80048c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c8:	0800491d 	.word	0x0800491d
 80048cc:	08004ca7 	.word	0x08004ca7
 80048d0:	08004d15 	.word	0x08004d15
 80048d4:	08004f65 	.word	0x08004f65
 80048d8:	08005599 	.word	0x08005599
 80048dc:	08005599 	.word	0x08005599
 80048e0:	08005599 	.word	0x08005599
 80048e4:	08005599 	.word	0x08005599
 80048e8:	08005599 	.word	0x08005599
 80048ec:	08005599 	.word	0x08005599
 80048f0:	08005599 	.word	0x08005599
 80048f4:	08005599 	.word	0x08005599
 80048f8:	08005599 	.word	0x08005599
 80048fc:	08005599 	.word	0x08005599
 8004900:	08005599 	.word	0x08005599
 8004904:	08005599 	.word	0x08005599
 8004908:	0800501f 	.word	0x0800501f
 800490c:	080050e5 	.word	0x080050e5
 8004910:	08005267 	.word	0x08005267
 8004914:	0800539f 	.word	0x0800539f
 8004918:	080054a1 	.word	0x080054a1
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 800491c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004920:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004924:	881b      	ldrh	r3, [r3, #0]
 8004926:	2b16      	cmp	r3, #22
 8004928:	d009      	beq.n	800493e <modbus_vendor_handle_frame+0xbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800492a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800492e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004932:	2203      	movs	r2, #3
 8004934:	4618      	mov	r0, r3
 8004936:	f7ff ff6b 	bl	8004810 <modbus_send_exception>
				return;
 800493a:	f000 be36 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800493e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004942:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	789b      	ldrb	r3, [r3, #2]
 800494a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800494e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004952:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	3303      	adds	r3, #3
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	b21b      	sxth	r3, r3
 800495e:	021b      	lsls	r3, r3, #8
 8004960:	b21a      	sxth	r2, r3
 8004962:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004966:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	3304      	adds	r3, #4
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	b21b      	sxth	r3, r3
 8004972:	4313      	orrs	r3, r2
 8004974:	b21b      	sxth	r3, r3
 8004976:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op1Raw = frame[5];
 800497a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800497e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	795b      	ldrb	r3, [r3, #5]
 8004986:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 800498a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800498e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3306      	adds	r3, #6
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	b21b      	sxth	r3, r3
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	b21a      	sxth	r2, r3
 800499e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3307      	adds	r3, #7
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	b21b      	sxth	r3, r3
 80049ae:	4313      	orrs	r3, r2
 80049b0:	b21b      	sxth	r3, r3
 80049b2:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t input_type2Raw = frame[8];
 80049b6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049ba:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	7a1b      	ldrb	r3, [r3, #8]
 80049c2:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80049c6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049ca:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3309      	adds	r3, #9
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	b21b      	sxth	r3, r3
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	b21a      	sxth	r2, r3
 80049da:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049de:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330a      	adds	r3, #10
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	b21b      	sxth	r3, r3
 80049ea:	4313      	orrs	r3, r2
 80049ec:	b21b      	sxth	r3, r3
 80049ee:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t op2Raw = frame[11];
 80049f2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80049f6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	7adb      	ldrb	r3, [r3, #11]
 80049fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004a02:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a06:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	330c      	adds	r3, #12
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	b21b      	sxth	r3, r3
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	b21a      	sxth	r2, r3
 8004a16:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a1a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	330d      	adds	r3, #13
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	b21b      	sxth	r3, r3
 8004a26:	4313      	orrs	r3, r2
 8004a28:	b21b      	sxth	r3, r3
 8004a2a:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint8_t joinRaw = frame[14];
 8004a2e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a32:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	7b9b      	ldrb	r3, [r3, #14]
 8004a3a:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			uint8_t output_typeRaw = frame[15];
 8004a3e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a42:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	7bdb      	ldrb	r3, [r3, #15]
 8004a4a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004a4e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a52:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3310      	adds	r3, #16
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	b21b      	sxth	r3, r3
 8004a5e:	021b      	lsls	r3, r3, #8
 8004a60:	b21a      	sxth	r2, r3
 8004a62:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a66:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3311      	adds	r3, #17
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	b21b      	sxth	r3, r3
 8004a72:	4313      	orrs	r3, r2
 8004a74:	b21b      	sxth	r3, r3
 8004a76:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004a7a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a7e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3312      	adds	r3, #18
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	b21b      	sxth	r3, r3
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	b21a      	sxth	r2, r3
 8004a8e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004a92:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3313      	adds	r3, #19
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	b21b      	sxth	r3, r3
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	b21b      	sxth	r3, r3
 8004aa2:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004aa6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00b      	beq.n	8004ac6 <modbus_vendor_handle_frame+0x246>
 8004aae:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ab2:	2b06      	cmp	r3, #6
 8004ab4:	d807      	bhi.n	8004ac6 <modbus_vendor_handle_frame+0x246>
 8004ab6:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <modbus_vendor_handle_frame+0x246>
 8004abe:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004ac2:	2b06      	cmp	r3, #6
 8004ac4:	d909      	bls.n	8004ada <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ac6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004aca:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ace:	2203      	movs	r2, #3
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff fe9d 	bl	8004810 <modbus_send_exception>
				return;
 8004ad6:	f000 bd68 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004ada:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d011      	beq.n	8004b06 <modbus_vendor_handle_frame+0x286>
 8004ae2:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <modbus_vendor_handle_frame+0x272>
 8004aea:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004aee:	2b06      	cmp	r3, #6
 8004af0:	d909      	bls.n	8004b06 <modbus_vendor_handle_frame+0x286>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004af2:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004af6:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004afa:	2203      	movs	r2, #3
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff fe87 	bl	8004810 <modbus_send_exception>
				return;
 8004b02:	f000 bd52 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004b06:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <modbus_vendor_handle_frame+0x296>
 8004b0e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004b12:	2b06      	cmp	r3, #6
 8004b14:	d909      	bls.n	8004b2a <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b16:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004b1a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004b1e:	2203      	movs	r2, #3
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff fe75 	bl	8004810 <modbus_send_exception>
				return;
 8004b26:	f000 bd40 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004b2a:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d011      	beq.n	8004b56 <modbus_vendor_handle_frame+0x2d6>
 8004b32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <modbus_vendor_handle_frame+0x2c2>
 8004b3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b3e:	2b06      	cmp	r3, #6
 8004b40:	d909      	bls.n	8004b56 <modbus_vendor_handle_frame+0x2d6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b42:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004b46:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fe5f 	bl	8004810 <modbus_send_exception>
				return;
 8004b52:	f000 bd2a 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004b56:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d003      	beq.n	8004b66 <modbus_vendor_handle_frame+0x2e6>
 8004b5e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b62:	2b03      	cmp	r3, #3
 8004b64:	d909      	bls.n	8004b7a <modbus_vendor_handle_frame+0x2fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b66:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004b6a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004b6e:	2203      	movs	r2, #3
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7ff fe4d 	bl	8004810 <modbus_send_exception>
				return;
 8004b76:	f000 bd18 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004b7a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			RegisterType output_type = output_typeRaw - 1;
 8004b84:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
			ComparisonOp op1 = op1Raw - 1;
 8004b8e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004b92:	3b01      	subs	r3, #1
 8004b94:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			LogicJoin join = joinRaw - 1;
 8004b98:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

			RegisterType input_type2 = 0;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			ComparisonOp op2 = 0;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			if (joinRaw != 1) {
 8004bae:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d009      	beq.n	8004bca <modbus_vendor_handle_frame+0x34a>
				input_type2 = input_type2Raw - 1;
 8004bb6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
				op2 = op2Raw - 1;
 8004bc0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			}


			LogicRule newRule = {
 8004bca:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004bce:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 8004bd2:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004bd6:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 8004bda:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004bde:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8004be2:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8004be6:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004bea:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8004bee:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8004bf2:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004bf6:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8004bfa:	f897 31ae 	ldrb.w	r3, [r7, #430]	@ 0x1ae
 8004bfe:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8004c02:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8004c06:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8004c0a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004c0e:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8004c12:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8004c16:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
 8004c1a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004c1e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004c22:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8004c26:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			bool status = automation_add_rule(newRule);
 8004c30:	466b      	mov	r3, sp
 8004c32:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8004c36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c3a:	6018      	str	r0, [r3, #0]
 8004c3c:	3304      	adds	r3, #4
 8004c3e:	8019      	strh	r1, [r3, #0]
 8004c40:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8004c44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c46:	f7fc fae1 	bl	800120c <automation_add_rule>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
			if (status == false) {
 8004c50:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8004c54:	f083 0301 	eor.w	r3, r3, #1
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <modbus_vendor_handle_frame+0x3e4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004c5e:	2300      	movs	r3, #0
 8004c60:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004c64:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c68:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c6c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004c70:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004c72:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c76:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c7a:	2265      	movs	r2, #101	@ 0x65
 8004c7c:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8004c7e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c82:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004c86:	f897 21ad 	ldrb.w	r2, [r7, #429]	@ 0x1ad
 8004c8a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

			modbus_send_response(responseData, responseLen);
 8004c92:	f8b7 214a 	ldrh.w	r2, [r7, #330]	@ 0x14a
 8004c96:	f107 030c 	add.w	r3, r7, #12
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff fd8d 	bl	80047bc <modbus_send_response>
 8004ca2:	f000 bc82 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8004ca6:	f7fc faf1 	bl	800128c <automation_get_rule_count>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a

			responseData[0] = slave_address; // the address of us
 8004cb0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cb4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cb8:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004cbc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004cbe:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cc2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cc6:	2265      	movs	r2, #101	@ 0x65
 8004cc8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004cca:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cce:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8004cd6:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ce4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ce8:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8004cea:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cf4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cf8:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8004cfa:	2305      	movs	r3, #5
 8004cfc:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			modbus_send_response(responseData, responseLen);
 8004d00:	f8b7 2168 	ldrh.w	r2, [r7, #360]	@ 0x168
 8004d04:	f107 030c 	add.w	r3, r7, #12
 8004d08:	4611      	mov	r1, r2
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7ff fd56 	bl	80047bc <modbus_send_response>
			break;
 8004d10:	f000 bc4b 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004d14:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d18:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004d1c:	881b      	ldrh	r3, [r3, #0]
 8004d1e:	2b06      	cmp	r3, #6
 8004d20:	d009      	beq.n	8004d36 <modbus_vendor_handle_frame+0x4b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d22:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004d26:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004d2a:	2203      	movs	r2, #3
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff fd6f 	bl	8004810 <modbus_send_exception>
				return;
 8004d32:	f000 bc3a 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004d36:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d3a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3302      	adds	r3, #2
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	b21a      	sxth	r2, r3
 8004d4a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d4e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3303      	adds	r3, #3
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	b21b      	sxth	r3, r3
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	b21b      	sxth	r3, r3
 8004d5e:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8004d62:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8004d66:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7fc fa99 	bl	80012a4 <automation_get_rule>
 8004d72:	4603      	mov	r3, r0
 8004d74:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			if (status == false) {
 8004d78:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8004d7c:	f083 0301 	eor.w	r3, r3, #1
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d009      	beq.n	8004d9a <modbus_vendor_handle_frame+0x51a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004d86:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004d8a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004d8e:	2204      	movs	r2, #4
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff fd3d 	bl	8004810 <modbus_send_exception>
				return;
 8004d96:	f000 bc08 	b.w	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004d9a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8004d9e:	3301      	adds	r3, #1
 8004da0:	f887 3182 	strb.w	r3, [r7, #386]	@ 0x182
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8004da4:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004da8:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8004dac:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8004db0:	3301      	adds	r3, #1
 8004db2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8004db6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004dba:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8004dbe:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8004dc8:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004dcc:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004dd0:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8004dda:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004dde:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004de2:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8004de6:	3301      	adds	r3, #1
 8004de8:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004dec:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 8004df0:	3301      	adds	r3, #1
 8004df2:	f887 3172 	strb.w	r3, [r7, #370]	@ 0x172
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8004df6:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8004dfa:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			uint16_t output_value = (uint16_t)rule.output_value;
 8004dfe:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004e02:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8004e06:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e0a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e0e:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004e12:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8004e14:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e18:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e1c:	2267      	movs	r2, #103	@ 0x67
 8004e1e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8004e20:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e24:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e28:	f897 2182 	ldrb.w	r2, [r7, #386]	@ 0x182
 8004e2c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8004e2e:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004e32:	0a1b      	lsrs	r3, r3, #8
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	b2da      	uxtb	r2, r3
 8004e38:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e3c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e40:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8004e42:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004e46:	b2da      	uxtb	r2, r3
 8004e48:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e4c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e50:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8004e52:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e56:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e5a:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8004e5e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004e60:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004e64:	0a1b      	lsrs	r3, r3, #8
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	b2da      	uxtb	r2, r3
 8004e6a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e6e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e72:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8004e74:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e7e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e82:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8004e84:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e88:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004e8c:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004e90:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8004e92:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8004e96:	0a1b      	lsrs	r3, r3, #8
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ea0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ea4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8004ea6:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eb0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004eb4:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8004eb6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eba:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ebe:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 8004ec2:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8004ec4:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8004ec8:	0a1b      	lsrs	r3, r3, #8
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ed2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ed6:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8004ed8:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ee2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ee6:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004ee8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004eec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ef0:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004ef4:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8004ef6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004efa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004efe:	f897 2172 	ldrb.w	r2, [r7, #370]	@ 0x172
 8004f02:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8004f04:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004f08:	0a1b      	lsrs	r3, r3, #8
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f12:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f16:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8004f18:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f22:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f26:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8004f28:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8004f2c:	0a1b      	lsrs	r3, r3, #8
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f36:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f3a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8004f3c:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f46:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004f4a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8004f4c:	2314      	movs	r3, #20
 8004f4e:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 8004f52:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 8004f56:	f107 030c 	add.w	r3, r7, #12
 8004f5a:	4611      	mov	r1, r2
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff fc2d 	bl	80047bc <modbus_send_response>
 8004f62:	e322      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004f64:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f68:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004f6c:	881b      	ldrh	r3, [r3, #0]
 8004f6e:	2b06      	cmp	r3, #6
 8004f70:	d008      	beq.n	8004f84 <modbus_vendor_handle_frame+0x704>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f72:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004f76:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff fc47 	bl	8004810 <modbus_send_exception>
				return;
 8004f82:	e312      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004f84:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f88:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3302      	adds	r3, #2
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	b21b      	sxth	r3, r3
 8004f94:	021b      	lsls	r3, r3, #8
 8004f96:	b21a      	sxth	r2, r3
 8004f98:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004f9c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3303      	adds	r3, #3
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	b21b      	sxth	r3, r3
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	b21b      	sxth	r3, r3
 8004fac:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			bool status = automation_delete_rule(ruleIndex);
 8004fb0:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7fc f9a1 	bl	80012fc <automation_delete_rule>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8004fc0:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8004fc4:	f083 0301 	eor.w	r3, r3, #1
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d008      	beq.n	8004fe0 <modbus_vendor_handle_frame+0x760>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8004fce:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004fd2:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004fd6:	2204      	movs	r2, #4
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7ff fc19 	bl	8004810 <modbus_send_exception>
				return;
 8004fde:	e2e4      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004fe0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fe4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004fe8:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004fec:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8004fee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ff2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ff6:	2268      	movs	r2, #104	@ 0x68
 8004ff8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8004ffa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ffe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005002:	2201      	movs	r2, #1
 8005004:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005006:	2303      	movs	r3, #3
 8005008:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186

			modbus_send_response(responseData, responseLen);
 800500c:	f8b7 2186 	ldrh.w	r2, [r7, #390]	@ 0x186
 8005010:	f107 030c 	add.w	r3, r7, #12
 8005014:	4611      	mov	r1, r2
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff fbd0 	bl	80047bc <modbus_send_response>
 800501c:	e2c5      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800501e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005022:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8005026:	881b      	ldrh	r3, [r3, #0]
 8005028:	2b06      	cmp	r3, #6
 800502a:	d008      	beq.n	800503e <modbus_vendor_handle_frame+0x7be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800502c:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005030:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005034:	2203      	movs	r2, #3
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff fbea 	bl	8004810 <modbus_send_exception>
				return;
 800503c:	e2b5      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 800503e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005042:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3302      	adds	r3, #2
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <modbus_vendor_handle_frame+0x7e2>
 8005050:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005054:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3302      	adds	r3, #2
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d908      	bls.n	8005074 <modbus_vendor_handle_frame+0x7f4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005062:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005066:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800506a:	2203      	movs	r2, #3
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff fbcf 	bl	8004810 <modbus_send_exception>
				return;
 8005072:	e29a      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005074:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005078:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3302      	adds	r3, #2
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	3b01      	subs	r3, #1
 8005084:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

			bool status = io_virtual_add(registerType);
 8005088:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800508c:	4618      	mov	r0, r3
 800508e:	f7fd fcb7 	bl	8002a00 <io_virtual_add>
 8005092:	4603      	mov	r3, r0
 8005094:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
			if (status == false) {
 8005098:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 800509c:	f083 0301 	eor.w	r3, r3, #1
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d008      	beq.n	80050b8 <modbus_vendor_handle_frame+0x838>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80050a6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80050aa:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80050ae:	2204      	movs	r2, #4
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7ff fbad 	bl	8004810 <modbus_send_exception>
				return;
 80050b6:	e278      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80050b8:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80050bc:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80050c0:	2375      	movs	r3, #117	@ 0x75
 80050c2:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 80050c6:	2301      	movs	r3, #1
 80050c8:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 80050cc:	2303      	movs	r3, #3
 80050ce:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 80050d2:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 80050d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050da:	4611      	mov	r1, r2
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fb6d 	bl	80047bc <modbus_send_response>
 80050e2:	e262      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 80050e4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050e8:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	2b07      	cmp	r3, #7
 80050f0:	d008      	beq.n	8005104 <modbus_vendor_handle_frame+0x884>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80050f2:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80050f6:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80050fa:	2203      	movs	r2, #3
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff fb87 	bl	8004810 <modbus_send_exception>
				return;
 8005102:	e252      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005104:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005108:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3302      	adds	r3, #2
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d008      	beq.n	8005128 <modbus_vendor_handle_frame+0x8a8>
 8005116:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800511a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3302      	adds	r3, #2
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d908      	bls.n	800513a <modbus_vendor_handle_frame+0x8ba>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005128:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800512c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005130:	2203      	movs	r2, #3
 8005132:	4618      	mov	r0, r3
 8005134:	f7ff fb6c 	bl	8004810 <modbus_send_exception>
				return;
 8005138:	e237      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800513a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800513e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3302      	adds	r3, #2
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	3b01      	subs	r3, #1
 800514a:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 800514e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005152:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3303      	adds	r3, #3
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	b21b      	sxth	r3, r3
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	b21a      	sxth	r2, r3
 8005162:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005166:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3304      	adds	r3, #4
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	b21b      	sxth	r3, r3
 8005172:	4313      	orrs	r3, r2
 8005174:	b21b      	sxth	r3, r3
 8005176:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 800517a:	f507 728b 	add.w	r2, r7, #278	@ 0x116
 800517e:	f8b7 1194 	ldrh.w	r1, [r7, #404]	@ 0x194
 8005182:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8005186:	4618      	mov	r0, r3
 8005188:	f7fd fca6 	bl	8002ad8 <io_virtual_read>
 800518c:	4603      	mov	r3, r0
 800518e:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
			if (status == false) {
 8005192:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 8005196:	f083 0301 	eor.w	r3, r3, #1
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d008      	beq.n	80051b2 <modbus_vendor_handle_frame+0x932>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80051a0:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80051a4:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80051a8:	2204      	movs	r2, #4
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7ff fb30 	bl	8004810 <modbus_send_exception>
				return;
 80051b0:	e1fb      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 80051b2:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <modbus_vendor_handle_frame+0x940>
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d004      	beq.n	80051c8 <modbus_vendor_handle_frame+0x948>
 80051be:	e007      	b.n	80051d0 <modbus_vendor_handle_frame+0x950>
				case VIR_COIL:
					byteCount = 1;
 80051c0:	2301      	movs	r3, #1
 80051c2:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 80051c6:	e003      	b.n	80051d0 <modbus_vendor_handle_frame+0x950>
				case VIR_HOLDING:
					byteCount = 2;
 80051c8:	2302      	movs	r3, #2
 80051ca:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 80051ce:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80051d0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051d4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051d8:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80051dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 80051de:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051e2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051e6:	2276      	movs	r2, #118	@ 0x76
 80051e8:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 80051ea:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051ee:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051f2:	f897 21ac 	ldrb.w	r2, [r7, #428]	@ 0x1ac
 80051f6:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80051f8:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <modbus_vendor_handle_frame+0x986>
 8005200:	2b01      	cmp	r3, #1
 8005202:	d00e      	beq.n	8005222 <modbus_vendor_handle_frame+0x9a2>
 8005204:	e020      	b.n	8005248 <modbus_vendor_handle_frame+0x9c8>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8005206:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800520a:	2b00      	cmp	r3, #0
 800520c:	bf14      	ite	ne
 800520e:	2301      	movne	r3, #1
 8005210:	2300      	moveq	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800521a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800521e:	70da      	strb	r2, [r3, #3]
					break;
 8005220:	e012      	b.n	8005248 <modbus_vendor_handle_frame+0x9c8>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8005222:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	b29b      	uxth	r3, r3
 800522a:	b2da      	uxtb	r2, r3
 800522c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005230:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005234:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8005236:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800523a:	b2da      	uxtb	r2, r3
 800523c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005240:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005244:	711a      	strb	r2, [r3, #4]
					break;
 8005246:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8005248:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800524c:	b29b      	uxth	r3, r3
 800524e:	3303      	adds	r3, #3
 8005250:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 8005254:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4611      	mov	r1, r2
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff faac 	bl	80047bc <modbus_send_response>
 8005264:	e1a1      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8005266:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800526a:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800526e:	881b      	ldrh	r3, [r3, #0]
 8005270:	2b09      	cmp	r3, #9
 8005272:	d008      	beq.n	8005286 <modbus_vendor_handle_frame+0xa06>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005274:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005278:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800527c:	2203      	movs	r2, #3
 800527e:	4618      	mov	r0, r3
 8005280:	f7ff fac6 	bl	8004810 <modbus_send_exception>
				return;
 8005284:	e191      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005286:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800528a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3302      	adds	r3, #2
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d008      	beq.n	80052aa <modbus_vendor_handle_frame+0xa2a>
 8005298:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800529c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3302      	adds	r3, #2
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d908      	bls.n	80052bc <modbus_vendor_handle_frame+0xa3c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052aa:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80052ae:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80052b2:	2203      	movs	r2, #3
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff faab 	bl	8004810 <modbus_send_exception>
				return;
 80052ba:	e176      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80052bc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052c0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	3302      	adds	r3, #2
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 80052d0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3303      	adds	r3, #3
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	b21b      	sxth	r3, r3
 80052e0:	021b      	lsls	r3, r3, #8
 80052e2:	b21a      	sxth	r2, r3
 80052e4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052e8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3304      	adds	r3, #4
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	b21b      	sxth	r3, r3
 80052f4:	4313      	orrs	r3, r2
 80052f6:	b21b      	sxth	r3, r3
 80052f8:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint16_t value = (frame[5] << 8) | frame[6];
 80052fc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005300:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3305      	adds	r3, #5
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b21b      	sxth	r3, r3
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	b21a      	sxth	r2, r3
 8005310:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005314:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3306      	adds	r3, #6
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b21b      	sxth	r3, r3
 8005320:	4313      	orrs	r3, r2
 8005322:	b21b      	sxth	r3, r3
 8005324:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c


			bool status = io_virtual_write(registerType, address, value);
 8005328:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 800532c:	f8b7 119e 	ldrh.w	r1, [r7, #414]	@ 0x19e
 8005330:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 8005334:	4618      	mov	r0, r3
 8005336:	f7fd fc0f 	bl	8002b58 <io_virtual_write>
 800533a:	4603      	mov	r3, r0
 800533c:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8005340:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8005344:	f083 0301 	eor.w	r3, r3, #1
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d008      	beq.n	8005360 <modbus_vendor_handle_frame+0xae0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800534e:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005352:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005356:	2204      	movs	r2, #4
 8005358:	4618      	mov	r0, r3
 800535a:	f7ff fa59 	bl	8004810 <modbus_send_exception>
				return;
 800535e:	e124      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8005360:	2303      	movs	r3, #3
 8005362:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005366:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800536a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800536e:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005372:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8005374:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005378:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800537c:	2277      	movs	r2, #119	@ 0x77
 800537e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005380:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005384:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005388:	2201      	movs	r2, #1
 800538a:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 800538c:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8005390:	f107 030c 	add.w	r3, r7, #12
 8005394:	4611      	mov	r1, r2
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff fa10 	bl	80047bc <modbus_send_response>
 800539c:	e105      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800539e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053a2:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	2b06      	cmp	r3, #6
 80053aa:	d008      	beq.n	80053be <modbus_vendor_handle_frame+0xb3e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053ac:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80053b0:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80053b4:	2203      	movs	r2, #3
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff fa2a 	bl	8004810 <modbus_send_exception>
				return;
 80053bc:	e0f5      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80053be:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3302      	adds	r3, #2
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d008      	beq.n	80053e2 <modbus_vendor_handle_frame+0xb62>
 80053d0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3302      	adds	r3, #2
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d908      	bls.n	80053f4 <modbus_vendor_handle_frame+0xb74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053e2:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80053e6:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80053ea:	2203      	movs	r2, #3
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff fa0f 	bl	8004810 <modbus_send_exception>
				return;
 80053f2:	e0da      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80053f4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053f8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	3302      	adds	r3, #2
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	3b01      	subs	r3, #1
 8005404:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8005408:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800540c:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 8005410:	4611      	mov	r1, r2
 8005412:	4618      	mov	r0, r3
 8005414:	f7fd fb38 	bl	8002a88 <io_virtual_get_count>
 8005418:	4603      	mov	r3, r0
 800541a:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
			if (status == false) {
 800541e:	f897 31a4 	ldrb.w	r3, [r7, #420]	@ 0x1a4
 8005422:	f083 0301 	eor.w	r3, r3, #1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b00      	cmp	r3, #0
 800542a:	d008      	beq.n	800543e <modbus_vendor_handle_frame+0xbbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800542c:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005430:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005434:	2204      	movs	r2, #4
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff f9ea 	bl	8004810 <modbus_send_exception>
				return;
 800543c:	e0b5      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800543e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005442:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005446:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 800544a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 800544c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005450:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005454:	2278      	movs	r2, #120	@ 0x78
 8005456:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8005458:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800545c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005460:	2202      	movs	r2, #2
 8005462:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8005464:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8005468:	0a1b      	lsrs	r3, r3, #8
 800546a:	b29b      	uxth	r3, r3
 800546c:	b2da      	uxtb	r2, r3
 800546e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005472:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005476:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8005478:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 800547c:	b2da      	uxtb	r2, r3
 800547e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005482:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005486:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005488:	2305      	movs	r3, #5
 800548a:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2

			modbus_send_response(responseData, responseLen);
 800548e:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 8005492:	f107 030c 	add.w	r3, r7, #12
 8005496:	4611      	mov	r1, r2
 8005498:	4618      	mov	r0, r3
 800549a:	f7ff f98f 	bl	80047bc <modbus_send_response>
 800549e:	e084      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80054a0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054a4:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80054a8:	881b      	ldrh	r3, [r3, #0]
 80054aa:	2b0b      	cmp	r3, #11
 80054ac:	d008      	beq.n	80054c0 <modbus_vendor_handle_frame+0xc40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054ae:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80054b2:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80054b6:	2203      	movs	r2, #3
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7ff f9a9 	bl	8004810 <modbus_send_exception>
				return;
 80054be:	e074      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80054c0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054c4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	789b      	ldrb	r3, [r3, #2]
 80054cc:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 80054d0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054d4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	78db      	ldrb	r3, [r3, #3]
 80054dc:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 80054e0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054e4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	791b      	ldrb	r3, [r3, #4]
 80054ec:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 80054f0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054f4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	795b      	ldrb	r3, [r3, #5]
 80054fc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005500:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005504:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	799b      	ldrb	r3, [r3, #6]
 800550c:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005510:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005514:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	79db      	ldrb	r3, [r3, #7]
 800551c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005520:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005524:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	7a1b      	ldrb	r3, [r3, #8]
 800552c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005530:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005534:	4618      	mov	r0, r3
 8005536:	f000 fb05 	bl	8005b44 <DS3231_SetTime>
 800553a:	4603      	mov	r3, r0
 800553c:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9
			if (status != HAL_OK) {
 8005540:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8005544:	2b00      	cmp	r3, #0
 8005546:	d008      	beq.n	800555a <modbus_vendor_handle_frame+0xcda>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005548:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800554c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005550:	2204      	movs	r2, #4
 8005552:	4618      	mov	r0, r3
 8005554:	f7ff f95c 	bl	8004810 <modbus_send_exception>
				return;
 8005558:	e027      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800555a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800555e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005562:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005566:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8005568:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800556c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005570:	2279      	movs	r2, #121	@ 0x79
 8005572:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005574:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005578:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800557c:	2201      	movs	r2, #1
 800557e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005580:	2303      	movs	r3, #3
 8005582:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 8005586:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 800558a:	f107 030c 	add.w	r3, r7, #12
 800558e:	4611      	mov	r1, r2
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff f913 	bl	80047bc <modbus_send_response>
 8005596:	e008      	b.n	80055aa <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8005598:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800559c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80055a0:	2201      	movs	r2, #1
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff f934 	bl	8004810 <modbus_send_exception>
			break;
 80055a8:	bf00      	nop
		}
	}
}
 80055aa:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop

080055b4 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80055b8:	4b07      	ldr	r3, [pc, #28]	@ (80055d8 <RS485_SetTransmitMode+0x24>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a07      	ldr	r2, [pc, #28]	@ (80055dc <RS485_SetTransmitMode+0x28>)
 80055be:	8811      	ldrh	r1, [r2, #0]
 80055c0:	2201      	movs	r2, #1
 80055c2:	4618      	mov	r0, r3
 80055c4:	f003 f84e 	bl	8008664 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80055c8:	2201      	movs	r2, #1
 80055ca:	2140      	movs	r1, #64	@ 0x40
 80055cc:	4804      	ldr	r0, [pc, #16]	@ (80055e0 <RS485_SetTransmitMode+0x2c>)
 80055ce:	f003 f849 	bl	8008664 <HAL_GPIO_WritePin>
#endif
}
 80055d2:	bf00      	nop
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	200012f4 	.word	0x200012f4
 80055dc:	200012f8 	.word	0x200012f8
 80055e0:	48000800 	.word	0x48000800

080055e4 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80055e8:	4b07      	ldr	r3, [pc, #28]	@ (8005608 <RS485_SetReceiveMode+0x24>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a07      	ldr	r2, [pc, #28]	@ (800560c <RS485_SetReceiveMode+0x28>)
 80055ee:	8811      	ldrh	r1, [r2, #0]
 80055f0:	2200      	movs	r2, #0
 80055f2:	4618      	mov	r0, r3
 80055f4:	f003 f836 	bl	8008664 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80055f8:	2200      	movs	r2, #0
 80055fa:	2140      	movs	r1, #64	@ 0x40
 80055fc:	4804      	ldr	r0, [pc, #16]	@ (8005610 <RS485_SetReceiveMode+0x2c>)
 80055fe:	f003 f831 	bl	8008664 <HAL_GPIO_WritePin>
#endif
}
 8005602:	bf00      	nop
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	200012f4 	.word	0x200012f4
 800560c:	200012f8 	.word	0x200012f8
 8005610:	48000800 	.word	0x48000800

08005614 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	460b      	mov	r3, r1
 800561e:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005620:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005624:	2100      	movs	r1, #0
 8005626:	4810      	ldr	r0, [pc, #64]	@ (8005668 <RS485_Setup+0x54>)
 8005628:	f00d f891 	bl	801274e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 800562c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005630:	2100      	movs	r1, #0
 8005632:	480e      	ldr	r0, [pc, #56]	@ (800566c <RS485_Setup+0x58>)
 8005634:	f00d f88b 	bl	801274e <memset>
	rs485_tx_frame_head = 0;
 8005638:	4b0d      	ldr	r3, [pc, #52]	@ (8005670 <RS485_Setup+0x5c>)
 800563a:	2200      	movs	r2, #0
 800563c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800563e:	4b0d      	ldr	r3, [pc, #52]	@ (8005674 <RS485_Setup+0x60>)
 8005640:	2200      	movs	r2, #0
 8005642:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005644:	4a0c      	ldr	r2, [pc, #48]	@ (8005678 <RS485_Setup+0x64>)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800564a:	4a0c      	ldr	r2, [pc, #48]	@ (800567c <RS485_Setup+0x68>)
 800564c:	887b      	ldrh	r3, [r7, #2]
 800564e:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005650:	f7ff ffc8 	bl	80055e4 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005654:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005658:	4909      	ldr	r1, [pc, #36]	@ (8005680 <RS485_Setup+0x6c>)
 800565a:	480a      	ldr	r0, [pc, #40]	@ (8005684 <RS485_Setup+0x70>)
 800565c:	f008 f955 	bl	800d90a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005660:	bf00      	nop
 8005662:	3708      	adds	r7, #8
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	200013fc 	.word	0x200013fc
 800566c:	20001c0c 	.word	0x20001c0c
 8005670:	2000241e 	.word	0x2000241e
 8005674:	2000241f 	.word	0x2000241f
 8005678:	200012f4 	.word	0x200012f4
 800567c:	200012f8 	.word	0x200012f8
 8005680:	200012fc 	.word	0x200012fc
 8005684:	20001198 	.word	0x20001198

08005688 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	460b      	mov	r3, r1
 8005692:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005694:	887b      	ldrh	r3, [r7, #2]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d03a      	beq.n	8005710 <RS485_Transmit+0x88>
 800569a:	887b      	ldrh	r3, [r7, #2]
 800569c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a0:	d836      	bhi.n	8005710 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80056a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005718 <RS485_Transmit+0x90>)
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	3301      	adds	r3, #1
 80056aa:	425a      	negs	r2, r3
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	f002 0207 	and.w	r2, r2, #7
 80056b4:	bf58      	it	pl
 80056b6:	4253      	negpl	r3, r2
 80056b8:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80056ba:	4b18      	ldr	r3, [pc, #96]	@ (800571c <RS485_Transmit+0x94>)
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	7bfa      	ldrb	r2, [r7, #15]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d020      	beq.n	8005708 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80056c6:	4b14      	ldr	r3, [pc, #80]	@ (8005718 <RS485_Transmit+0x90>)
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	4613      	mov	r3, r2
 80056d0:	01db      	lsls	r3, r3, #7
 80056d2:	4413      	add	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	4a12      	ldr	r2, [pc, #72]	@ (8005720 <RS485_Transmit+0x98>)
 80056d8:	4413      	add	r3, r2
 80056da:	887a      	ldrh	r2, [r7, #2]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4618      	mov	r0, r3
 80056e0:	f00d f8b5 	bl	801284e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80056e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005718 <RS485_Transmit+0x90>)
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	4619      	mov	r1, r3
 80056ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005720 <RS485_Transmit+0x98>)
 80056ee:	460b      	mov	r3, r1
 80056f0:	01db      	lsls	r3, r3, #7
 80056f2:	440b      	add	r3, r1
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80056fc:	887a      	ldrh	r2, [r7, #2]
 80056fe:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005700:	4a05      	ldr	r2, [pc, #20]	@ (8005718 <RS485_Transmit+0x90>)
 8005702:	7bfb      	ldrb	r3, [r7, #15]
 8005704:	7013      	strb	r3, [r2, #0]
 8005706:	e004      	b.n	8005712 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005708:	4806      	ldr	r0, [pc, #24]	@ (8005724 <RS485_Transmit+0x9c>)
 800570a:	f7fe fa2d 	bl	8003b68 <usb_serial_println>
 800570e:	e000      	b.n	8005712 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005710:	bf00      	nop
    }
}
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	2000241e 	.word	0x2000241e
 800571c:	2000241f 	.word	0x2000241f
 8005720:	20001c0c 	.word	0x20001c0c
 8005724:	08014a20 	.word	0x08014a20

08005728 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a26      	ldr	r2, [pc, #152]	@ (80057d4 <HAL_UARTEx_RxEventCallback+0xac>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d145      	bne.n	80057ca <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800573e:	4b26      	ldr	r3, [pc, #152]	@ (80057d8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	3301      	adds	r3, #1
 8005746:	425a      	negs	r2, r3
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	f002 0207 	and.w	r2, r2, #7
 8005750:	bf58      	it	pl
 8005752:	4253      	negpl	r3, r2
 8005754:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005756:	4b21      	ldr	r3, [pc, #132]	@ (80057dc <HAL_UARTEx_RxEventCallback+0xb4>)
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	b2db      	uxtb	r3, r3
 800575c:	7bfa      	ldrb	r2, [r7, #15]
 800575e:	429a      	cmp	r2, r3
 8005760:	d024      	beq.n	80057ac <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005762:	887b      	ldrh	r3, [r7, #2]
 8005764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005768:	d823      	bhi.n	80057b2 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800576a:	4b1b      	ldr	r3, [pc, #108]	@ (80057d8 <HAL_UARTEx_RxEventCallback+0xb0>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	b2db      	uxtb	r3, r3
 8005770:	461a      	mov	r2, r3
 8005772:	4613      	mov	r3, r2
 8005774:	01db      	lsls	r3, r3, #7
 8005776:	4413      	add	r3, r2
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	4a19      	ldr	r2, [pc, #100]	@ (80057e0 <HAL_UARTEx_RxEventCallback+0xb8>)
 800577c:	4413      	add	r3, r2
 800577e:	887a      	ldrh	r2, [r7, #2]
 8005780:	4918      	ldr	r1, [pc, #96]	@ (80057e4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005782:	4618      	mov	r0, r3
 8005784:	f00d f863 	bl	801284e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005788:	4b13      	ldr	r3, [pc, #76]	@ (80057d8 <HAL_UARTEx_RxEventCallback+0xb0>)
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	b2db      	uxtb	r3, r3
 800578e:	4619      	mov	r1, r3
 8005790:	4a13      	ldr	r2, [pc, #76]	@ (80057e0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005792:	460b      	mov	r3, r1
 8005794:	01db      	lsls	r3, r3, #7
 8005796:	440b      	add	r3, r1
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	4413      	add	r3, r2
 800579c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80057a0:	887a      	ldrh	r2, [r7, #2]
 80057a2:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 80057a4:	4a0c      	ldr	r2, [pc, #48]	@ (80057d8 <HAL_UARTEx_RxEventCallback+0xb0>)
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	7013      	strb	r3, [r2, #0]
 80057aa:	e002      	b.n	80057b2 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 80057ac:	480e      	ldr	r0, [pc, #56]	@ (80057e8 <HAL_UARTEx_RxEventCallback+0xc0>)
 80057ae:	f7fe f9db 	bl	8003b68 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 80057b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057b6:	490b      	ldr	r1, [pc, #44]	@ (80057e4 <HAL_UARTEx_RxEventCallback+0xbc>)
 80057b8:	480c      	ldr	r0, [pc, #48]	@ (80057ec <HAL_UARTEx_RxEventCallback+0xc4>)
 80057ba:	f008 f8a6 	bl	800d90a <HAL_UARTEx_ReceiveToIdle_DMA>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80057c4:	480a      	ldr	r0, [pc, #40]	@ (80057f0 <HAL_UARTEx_RxEventCallback+0xc8>)
 80057c6:	f7fe f9cf 	bl	8003b68 <usb_serial_println>
		}
	}
}
 80057ca:	bf00      	nop
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40013800 	.word	0x40013800
 80057d8:	2000241c 	.word	0x2000241c
 80057dc:	2000241d 	.word	0x2000241d
 80057e0:	200013fc 	.word	0x200013fc
 80057e4:	200012fc 	.word	0x200012fc
 80057e8:	08014a34 	.word	0x08014a34
 80057ec:	20001198 	.word	0x20001198
 80057f0:	08014a48 	.word	0x08014a48

080057f4 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80057f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005824 <RS485_TCCallback+0x30>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80057fe:	f7ff fef1 	bl	80055e4 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005802:	4b09      	ldr	r3, [pc, #36]	@ (8005828 <RS485_TCCallback+0x34>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <RS485_TCCallback+0x34>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005810:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005812:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005816:	4905      	ldr	r1, [pc, #20]	@ (800582c <RS485_TCCallback+0x38>)
 8005818:	4803      	ldr	r0, [pc, #12]	@ (8005828 <RS485_TCCallback+0x34>)
 800581a:	f008 f876 	bl	800d90a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800581e:	bf00      	nop
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	20002420 	.word	0x20002420
 8005828:	20001198 	.word	0x20001198
 800582c:	200012fc 	.word	0x200012fc

08005830 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005836:	e02b      	b.n	8005890 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005838:	4b1c      	ldr	r3, [pc, #112]	@ (80058ac <RS485_ProcessPendingFrames+0x7c>)
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	461a      	mov	r2, r3
 8005840:	4613      	mov	r3, r2
 8005842:	01db      	lsls	r3, r3, #7
 8005844:	4413      	add	r3, r2
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	4a19      	ldr	r2, [pc, #100]	@ (80058b0 <RS485_ProcessPendingFrames+0x80>)
 800584a:	4413      	add	r3, r2
 800584c:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800584e:	4b17      	ldr	r3, [pc, #92]	@ (80058ac <RS485_ProcessPendingFrames+0x7c>)
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	b2db      	uxtb	r3, r3
 8005854:	4619      	mov	r1, r3
 8005856:	4a16      	ldr	r2, [pc, #88]	@ (80058b0 <RS485_ProcessPendingFrames+0x80>)
 8005858:	460b      	mov	r3, r1
 800585a:	01db      	lsls	r3, r3, #7
 800585c:	440b      	add	r3, r1
 800585e:	005b      	lsls	r3, r3, #1
 8005860:	4413      	add	r3, r2
 8005862:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005866:	881b      	ldrh	r3, [r3, #0]
 8005868:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800586a:	887b      	ldrh	r3, [r7, #2]
 800586c:	4619      	mov	r1, r3
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7fe f9a0 	bl	8003bb4 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005874:	4b0d      	ldr	r3, [pc, #52]	@ (80058ac <RS485_ProcessPendingFrames+0x7c>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	3301      	adds	r3, #1
 800587c:	425a      	negs	r2, r3
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	f002 0207 	and.w	r2, r2, #7
 8005886:	bf58      	it	pl
 8005888:	4253      	negpl	r3, r2
 800588a:	b2da      	uxtb	r2, r3
 800588c:	4b07      	ldr	r3, [pc, #28]	@ (80058ac <RS485_ProcessPendingFrames+0x7c>)
 800588e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005890:	4b06      	ldr	r3, [pc, #24]	@ (80058ac <RS485_ProcessPendingFrames+0x7c>)
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	b2da      	uxtb	r2, r3
 8005896:	4b07      	ldr	r3, [pc, #28]	@ (80058b4 <RS485_ProcessPendingFrames+0x84>)
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	b2db      	uxtb	r3, r3
 800589c:	429a      	cmp	r2, r3
 800589e:	d1cb      	bne.n	8005838 <RS485_ProcessPendingFrames+0x8>
	}
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	2000241d 	.word	0x2000241d
 80058b0:	200013fc 	.word	0x200013fc
 80058b4:	2000241c 	.word	0x2000241c

080058b8 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80058be:	4b36      	ldr	r3, [pc, #216]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d163      	bne.n	8005990 <RS485_TransmitPendingFrames+0xd8>
 80058c8:	4b34      	ldr	r3, [pc, #208]	@ (800599c <RS485_TransmitPendingFrames+0xe4>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d05f      	beq.n	8005990 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80058d0:	4b33      	ldr	r3, [pc, #204]	@ (80059a0 <RS485_TransmitPendingFrames+0xe8>)
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	4b33      	ldr	r3, [pc, #204]	@ (80059a4 <RS485_TransmitPendingFrames+0xec>)
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	429a      	cmp	r2, r3
 80058de:	d057      	beq.n	8005990 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80058e0:	4b2e      	ldr	r3, [pc, #184]	@ (800599c <RS485_TransmitPendingFrames+0xe4>)
 80058e2:	2201      	movs	r2, #1
 80058e4:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80058e6:	4b2e      	ldr	r3, [pc, #184]	@ (80059a0 <RS485_TransmitPendingFrames+0xe8>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	461a      	mov	r2, r3
 80058ee:	4613      	mov	r3, r2
 80058f0:	01db      	lsls	r3, r3, #7
 80058f2:	4413      	add	r3, r2
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4a2c      	ldr	r2, [pc, #176]	@ (80059a8 <RS485_TransmitPendingFrames+0xf0>)
 80058f8:	4413      	add	r3, r2
 80058fa:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80058fc:	4b28      	ldr	r3, [pc, #160]	@ (80059a0 <RS485_TransmitPendingFrames+0xe8>)
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	b2db      	uxtb	r3, r3
 8005902:	4619      	mov	r1, r3
 8005904:	4a28      	ldr	r2, [pc, #160]	@ (80059a8 <RS485_TransmitPendingFrames+0xf0>)
 8005906:	460b      	mov	r3, r1
 8005908:	01db      	lsls	r3, r3, #7
 800590a:	440b      	add	r3, r1
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	4413      	add	r3, r2
 8005910:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005918:	f7ff fe4c 	bl	80055b4 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800591c:	4b1e      	ldr	r3, [pc, #120]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4b1d      	ldr	r3, [pc, #116]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800592a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 800592c:	887b      	ldrh	r3, [r7, #2]
 800592e:	461a      	mov	r2, r3
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	4819      	ldr	r0, [pc, #100]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 8005934:	f006 fbcc 	bl	800c0d0 <HAL_UART_Transmit_DMA>
 8005938:	4603      	mov	r3, r0
 800593a:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 800593c:	4b16      	ldr	r3, [pc, #88]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b15      	ldr	r3, [pc, #84]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800594a:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 800594c:	787b      	ldrb	r3, [r7, #1]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d010      	beq.n	8005974 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005952:	f7ff fe47 	bl	80055e4 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005956:	4b10      	ldr	r3, [pc, #64]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	4b0e      	ldr	r3, [pc, #56]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005964:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005966:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800596a:	4910      	ldr	r1, [pc, #64]	@ (80059ac <RS485_TransmitPendingFrames+0xf4>)
 800596c:	480a      	ldr	r0, [pc, #40]	@ (8005998 <RS485_TransmitPendingFrames+0xe0>)
 800596e:	f007 ffcc 	bl	800d90a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005972:	e00d      	b.n	8005990 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005974:	4b0a      	ldr	r3, [pc, #40]	@ (80059a0 <RS485_TransmitPendingFrames+0xe8>)
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	3301      	adds	r3, #1
 800597c:	425a      	negs	r2, r3
 800597e:	f003 0307 	and.w	r3, r3, #7
 8005982:	f002 0207 	and.w	r2, r2, #7
 8005986:	bf58      	it	pl
 8005988:	4253      	negpl	r3, r2
 800598a:	b2da      	uxtb	r2, r3
 800598c:	4b04      	ldr	r3, [pc, #16]	@ (80059a0 <RS485_TransmitPendingFrames+0xe8>)
 800598e:	701a      	strb	r2, [r3, #0]
}
 8005990:	bf00      	nop
 8005992:	3708      	adds	r7, #8
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	20001198 	.word	0x20001198
 800599c:	20002420 	.word	0x20002420
 80059a0:	2000241f 	.word	0x2000241f
 80059a4:	2000241e 	.word	0x2000241e
 80059a8:	20001c0c 	.word	0x20001c0c
 80059ac:	200012fc 	.word	0x200012fc

080059b0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a07      	ldr	r2, [pc, #28]	@ (80059dc <HAL_UART_ErrorCallback+0x2c>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d108      	bne.n	80059d4 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 80059c2:	4807      	ldr	r0, [pc, #28]	@ (80059e0 <HAL_UART_ErrorCallback+0x30>)
 80059c4:	f7fe f8d0 	bl	8003b68 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80059c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059cc:	4905      	ldr	r1, [pc, #20]	@ (80059e4 <HAL_UART_ErrorCallback+0x34>)
 80059ce:	4806      	ldr	r0, [pc, #24]	@ (80059e8 <HAL_UART_ErrorCallback+0x38>)
 80059d0:	f007 ff9b 	bl	800d90a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40013800 	.word	0x40013800
 80059e0:	08014a68 	.word	0x08014a68
 80059e4:	200012fc 	.word	0x200012fc
 80059e8:	20001198 	.word	0x20001198

080059ec <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	4603      	mov	r3, r0
 80059f4:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80059f6:	79fb      	ldrb	r3, [r7, #7]
 80059f8:	091b      	lsrs	r3, r3, #4
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	461a      	mov	r2, r3
 80059fe:	0092      	lsls	r2, r2, #2
 8005a00:	4413      	add	r3, r2
 8005a02:	005b      	lsls	r3, r3, #1
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	4413      	add	r3, r2
 8005a10:	b2db      	uxtb	r3, r3
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	4603      	mov	r3, r0
 8005a28:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8005a68 <DecimalToBCD+0x48>)
 8005a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a32:	08db      	lsrs	r3, r3, #3
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	b25b      	sxtb	r3, r3
 8005a38:	011b      	lsls	r3, r3, #4
 8005a3a:	b258      	sxtb	r0, r3
 8005a3c:	79fa      	ldrb	r2, [r7, #7]
 8005a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a68 <DecimalToBCD+0x48>)
 8005a40:	fba3 1302 	umull	r1, r3, r3, r2
 8005a44:	08d9      	lsrs	r1, r3, #3
 8005a46:	460b      	mov	r3, r1
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	440b      	add	r3, r1
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	b25b      	sxtb	r3, r3
 8005a54:	4303      	orrs	r3, r0
 8005a56:	b25b      	sxtb	r3, r3
 8005a58:	b2db      	uxtb	r3, r3
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	cccccccd 	.word	0xcccccccd

08005a6c <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af02      	add	r7, sp, #8
 8005a72:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005a74:	2300      	movs	r3, #0
 8005a76:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005a78:	f107 020f 	add.w	r2, r7, #15
 8005a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	2301      	movs	r3, #1
 8005a84:	21d0      	movs	r1, #208	@ 0xd0
 8005a86:	482e      	ldr	r0, [pc, #184]	@ (8005b40 <DS3231_ReadTime+0xd4>)
 8005a88:	f002 fea0 	bl	80087cc <HAL_I2C_Master_Transmit>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e050      	b.n	8005b38 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005a96:	f107 0210 	add.w	r2, r7, #16
 8005a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	2307      	movs	r3, #7
 8005aa2:	21d0      	movs	r1, #208	@ 0xd0
 8005aa4:	4826      	ldr	r0, [pc, #152]	@ (8005b40 <DS3231_ReadTime+0xd4>)
 8005aa6:	f002 ffa9 	bl	80089fc <HAL_I2C_Master_Receive>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e041      	b.n	8005b38 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8005ab4:	7c3b      	ldrb	r3, [r7, #16]
 8005ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff ff95 	bl	80059ec <BCDToDecimal>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8005aca:	7c7b      	ldrb	r3, [r7, #17]
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7ff ff8d 	bl	80059ec <BCDToDecimal>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8005ada:	7cbb      	ldrb	r3, [r7, #18]
 8005adc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7ff ff82 	bl	80059ec <BCDToDecimal>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	461a      	mov	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8005af0:	7cfb      	ldrb	r3, [r7, #19]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff ff7a 	bl	80059ec <BCDToDecimal>
 8005af8:	4603      	mov	r3, r0
 8005afa:	461a      	mov	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8005b00:	7d3b      	ldrb	r3, [r7, #20]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff ff72 	bl	80059ec <BCDToDecimal>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8005b10:	7d7b      	ldrb	r3, [r7, #21]
 8005b12:	f003 031f 	and.w	r3, r3, #31
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff ff67 	bl	80059ec <BCDToDecimal>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	461a      	mov	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8005b26:	7dbb      	ldrb	r3, [r7, #22]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff ff5f 	bl	80059ec <BCDToDecimal>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	461a      	mov	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	200010e0 	.word	0x200010e0

08005b44 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af04      	add	r7, sp, #16
 8005b4a:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff63 	bl	8005a20 <DecimalToBCD>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	785b      	ldrb	r3, [r3, #1]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff ff5c 	bl	8005a20 <DecimalToBCD>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	789b      	ldrb	r3, [r3, #2]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7ff ff55 	bl	8005a20 <DecimalToBCD>
 8005b76:	4603      	mov	r3, r0
 8005b78:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	78db      	ldrb	r3, [r3, #3]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7ff ff4e 	bl	8005a20 <DecimalToBCD>
 8005b84:	4603      	mov	r3, r0
 8005b86:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	791b      	ldrb	r3, [r3, #4]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff ff47 	bl	8005a20 <DecimalToBCD>
 8005b92:	4603      	mov	r3, r0
 8005b94:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	795b      	ldrb	r3, [r3, #5]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7ff ff40 	bl	8005a20 <DecimalToBCD>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	799b      	ldrb	r3, [r3, #6]
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7ff ff39 	bl	8005a20 <DecimalToBCD>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005bb2:	7bfb      	ldrb	r3, [r7, #15]
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bba:	9302      	str	r3, [sp, #8]
 8005bbc:	2307      	movs	r3, #7
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	f107 0308 	add.w	r3, r7, #8
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	21d0      	movs	r1, #208	@ 0xd0
 8005bca:	4806      	ldr	r0, [pc, #24]	@ (8005be4 <DS3231_SetTime+0xa0>)
 8005bcc:	f003 f80c 	bl	8008be8 <HAL_I2C_Mem_Write>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e000      	b.n	8005bdc <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	200010e0 	.word	0x200010e0

08005be8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005be8:	480d      	ldr	r0, [pc, #52]	@ (8005c20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005bea:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005bec:	f7fd ff98 	bl	8003b20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005bf0:	480c      	ldr	r0, [pc, #48]	@ (8005c24 <LoopForever+0x6>)
  ldr r1, =_edata
 8005bf2:	490d      	ldr	r1, [pc, #52]	@ (8005c28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8005c2c <LoopForever+0xe>)
  movs r3, #0
 8005bf6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005bf8:	e002      	b.n	8005c00 <LoopCopyDataInit>

08005bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bfe:	3304      	adds	r3, #4

08005c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c04:	d3f9      	bcc.n	8005bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c06:	4a0a      	ldr	r2, [pc, #40]	@ (8005c30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c08:	4c0a      	ldr	r4, [pc, #40]	@ (8005c34 <LoopForever+0x16>)
  movs r3, #0
 8005c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c0c:	e001      	b.n	8005c12 <LoopFillZerobss>

08005c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c10:	3204      	adds	r2, #4

08005c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c14:	d3fb      	bcc.n	8005c0e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8005c16:	f00c fdf3 	bl	8012800 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005c1a:	f7fc ffdd 	bl	8002bd8 <main>

08005c1e <LoopForever>:

LoopForever:
    b LoopForever
 8005c1e:	e7fe      	b.n	8005c1e <LoopForever>
  ldr   r0, =_estack
 8005c20:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c28:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8005c2c:	08016974 	.word	0x08016974
  ldr r2, =_sbss
 8005c30:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8005c34:	20003754 	.word	0x20003754

08005c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c38:	e7fe      	b.n	8005c38 <ADC1_2_IRQHandler>

08005c3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b082      	sub	sp, #8
 8005c3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c40:	2300      	movs	r3, #0
 8005c42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c44:	2003      	movs	r0, #3
 8005c46:	f001 fd8b 	bl	8007760 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c4a:	200f      	movs	r0, #15
 8005c4c:	f000 f80e 	bl	8005c6c <HAL_InitTick>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	71fb      	strb	r3, [r7, #7]
 8005c5a:	e001      	b.n	8005c60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005c5c:	f7fd fbcc 	bl	80033f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c60:	79fb      	ldrb	r3, [r7, #7]

}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3708      	adds	r7, #8
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c74:	2300      	movs	r3, #0
 8005c76:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005c78:	4b16      	ldr	r3, [pc, #88]	@ (8005cd4 <HAL_InitTick+0x68>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d022      	beq.n	8005cc6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005c80:	4b15      	ldr	r3, [pc, #84]	@ (8005cd8 <HAL_InitTick+0x6c>)
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	4b13      	ldr	r3, [pc, #76]	@ (8005cd4 <HAL_InitTick+0x68>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005c8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c94:	4618      	mov	r0, r3
 8005c96:	f001 fd96 	bl	80077c6 <HAL_SYSTICK_Config>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d10f      	bne.n	8005cc0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b0f      	cmp	r3, #15
 8005ca4:	d809      	bhi.n	8005cba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	f04f 30ff 	mov.w	r0, #4294967295
 8005cae:	f001 fd62 	bl	8007776 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8005cdc <HAL_InitTick+0x70>)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6013      	str	r3, [r2, #0]
 8005cb8:	e007      	b.n	8005cca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	73fb      	strb	r3, [r7, #15]
 8005cbe:	e004      	b.n	8005cca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	73fb      	strb	r3, [r7, #15]
 8005cc4:	e001      	b.n	8005cca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	2000000c 	.word	0x2000000c
 8005cd8:	20000004 	.word	0x20000004
 8005cdc:	20000008 	.word	0x20000008

08005ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ce4:	4b05      	ldr	r3, [pc, #20]	@ (8005cfc <HAL_IncTick+0x1c>)
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	4b05      	ldr	r3, [pc, #20]	@ (8005d00 <HAL_IncTick+0x20>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4413      	add	r3, r2
 8005cee:	4a03      	ldr	r2, [pc, #12]	@ (8005cfc <HAL_IncTick+0x1c>)
 8005cf0:	6013      	str	r3, [r2, #0]
}
 8005cf2:	bf00      	nop
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	20002424 	.word	0x20002424
 8005d00:	2000000c 	.word	0x2000000c

08005d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  return uwTick;
 8005d08:	4b03      	ldr	r3, [pc, #12]	@ (8005d18 <HAL_GetTick+0x14>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	20002424 	.word	0x20002424

08005d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d24:	f7ff ffee 	bl	8005d04 <HAL_GetTick>
 8005d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d34:	d004      	beq.n	8005d40 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d36:	4b09      	ldr	r3, [pc, #36]	@ (8005d5c <HAL_Delay+0x40>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d40:	bf00      	nop
 8005d42:	f7ff ffdf 	bl	8005d04 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d8f7      	bhi.n	8005d42 <HAL_Delay+0x26>
  {
  }
}
 8005d52:	bf00      	nop
 8005d54:	bf00      	nop
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	2000000c 	.word	0x2000000c

08005d60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	609a      	str	r2, [r3, #8]
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	609a      	str	r2, [r3, #8]
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b087      	sub	sp, #28
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
 8005dd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3360      	adds	r3, #96	@ 0x60
 8005dda:	461a      	mov	r2, r3
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4413      	add	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	4b08      	ldr	r3, [pc, #32]	@ (8005e0c <LL_ADC_SetOffset+0x44>)
 8005dea:	4013      	ands	r3, r2
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	4313      	orrs	r3, r2
 8005df8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005e00:	bf00      	nop
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	03fff000 	.word	0x03fff000

08005e10 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	3360      	adds	r3, #96	@ 0x60
 8005e1e:	461a      	mov	r2, r3
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4413      	add	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3360      	adds	r3, #96	@ 0x60
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	431a      	orrs	r2, r3
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b087      	sub	sp, #28
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	3360      	adds	r3, #96	@ 0x60
 8005e82:	461a      	mov	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	431a      	orrs	r2, r3
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005e9c:	bf00      	nop
 8005e9e:	371c      	adds	r7, #28
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3360      	adds	r3, #96	@ 0x60
 8005eb8:	461a      	mov	r2, r3
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005ed2:	bf00      	nop
 8005ed4:	371c      	adds	r7, #28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	615a      	str	r2, [r3, #20]
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e000      	b.n	8005f1e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b087      	sub	sp, #28
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	60f8      	str	r0, [r7, #12]
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3330      	adds	r3, #48	@ 0x30
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	0a1b      	lsrs	r3, r3, #8
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	f003 030c 	and.w	r3, r3, #12
 8005f46:	4413      	add	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f003 031f 	and.w	r3, r3, #31
 8005f54:	211f      	movs	r1, #31
 8005f56:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5a:	43db      	mvns	r3, r3
 8005f5c:	401a      	ands	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	0e9b      	lsrs	r3, r3, #26
 8005f62:	f003 011f 	and.w	r1, r3, #31
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f003 031f 	and.w	r3, r3, #31
 8005f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f70:	431a      	orrs	r2, r3
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b087      	sub	sp, #28
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	60f8      	str	r0, [r7, #12]
 8005f8a:	60b9      	str	r1, [r7, #8]
 8005f8c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	3314      	adds	r3, #20
 8005f92:	461a      	mov	r2, r3
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	0e5b      	lsrs	r3, r3, #25
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	4413      	add	r3, r2
 8005fa0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	0d1b      	lsrs	r3, r3, #20
 8005faa:	f003 031f 	and.w	r3, r3, #31
 8005fae:	2107      	movs	r1, #7
 8005fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	401a      	ands	r2, r3
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	0d1b      	lsrs	r3, r3, #20
 8005fbc:	f003 031f 	and.w	r3, r3, #31
 8005fc0:	6879      	ldr	r1, [r7, #4]
 8005fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc6:	431a      	orrs	r2, r3
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005fcc:	bf00      	nop
 8005fce:	371c      	adds	r7, #28
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	401a      	ands	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f003 0318 	and.w	r3, r3, #24
 8005ffa:	4908      	ldr	r1, [pc, #32]	@ (800601c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005ffc:	40d9      	lsrs	r1, r3
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	400b      	ands	r3, r1
 8006002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006006:	431a      	orrs	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800600e:	bf00      	nop
 8006010:	3714      	adds	r7, #20
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	0007ffff 	.word	0x0007ffff

08006020 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f003 031f 	and.w	r3, r3, #31
}
 8006030:	4618      	mov	r0, r3
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800604c:	4618      	mov	r0, r3
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006068:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	6093      	str	r3, [r2, #8]
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800608c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006090:	d101      	bne.n	8006096 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006092:	2301      	movs	r3, #1
 8006094:	e000      	b.n	8006098 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80060b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80060b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060e0:	d101      	bne.n	80060e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e000      	b.n	80060e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006104:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006108:	f043 0201 	orr.w	r2, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800612c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006130:	f043 0202 	orr.w	r2, r3, #2
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <LL_ADC_IsEnabled+0x18>
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <LL_ADC_IsEnabled+0x1a>
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 0302 	and.w	r3, r3, #2
 800617a:	2b02      	cmp	r3, #2
 800617c:	d101      	bne.n	8006182 <LL_ADC_IsDisableOngoing+0x18>
 800617e:	2301      	movs	r3, #1
 8006180:	e000      	b.n	8006184 <LL_ADC_IsDisableOngoing+0x1a>
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80061a4:	f043 0204 	orr.w	r2, r3, #4
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80061cc:	f043 0210 	orr.w	r2, r3, #16
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	2b04      	cmp	r3, #4
 80061f2:	d101      	bne.n	80061f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80061f4:	2301      	movs	r3, #1
 80061f6:	e000      	b.n	80061fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006216:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800621a:	f043 0220 	orr.w	r2, r3, #32
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 0308 	and.w	r3, r3, #8
 800623e:	2b08      	cmp	r3, #8
 8006240:	d101      	bne.n	8006246 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006254:	b590      	push	{r4, r7, lr}
 8006256:	b089      	sub	sp, #36	@ 0x24
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006260:	2300      	movs	r3, #0
 8006262:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e167      	b.n	800653e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006278:	2b00      	cmp	r3, #0
 800627a:	d109      	bne.n	8006290 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f7fd f8df 	bl	8003440 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff fef1 	bl	800607c <LL_ADC_IsDeepPowerDownEnabled>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d004      	beq.n	80062aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff fed7 	bl	8006058 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff ff0c 	bl	80060cc <LL_ADC_IsInternalRegulatorEnabled>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d115      	bne.n	80062e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fef0 	bl	80060a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80062c4:	4ba0      	ldr	r3, [pc, #640]	@ (8006548 <HAL_ADC_Init+0x2f4>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	099b      	lsrs	r3, r3, #6
 80062ca:	4aa0      	ldr	r2, [pc, #640]	@ (800654c <HAL_ADC_Init+0x2f8>)
 80062cc:	fba2 2303 	umull	r2, r3, r2, r3
 80062d0:	099b      	lsrs	r3, r3, #6
 80062d2:	3301      	adds	r3, #1
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80062d8:	e002      	b.n	80062e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	3b01      	subs	r3, #1
 80062de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1f9      	bne.n	80062da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7ff feee 	bl	80060cc <LL_ADC_IsInternalRegulatorEnabled>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10d      	bne.n	8006312 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062fa:	f043 0210 	orr.w	r2, r3, #16
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006306:	f043 0201 	orr.w	r2, r3, #1
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4618      	mov	r0, r3
 8006318:	f7ff ff62 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 800631c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006322:	f003 0310 	and.w	r3, r3, #16
 8006326:	2b00      	cmp	r3, #0
 8006328:	f040 8100 	bne.w	800652c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	2b00      	cmp	r3, #0
 8006330:	f040 80fc 	bne.w	800652c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006338:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800633c:	f043 0202 	orr.w	r2, r3, #2
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff fefb 	bl	8006144 <LL_ADC_IsEnabled>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d111      	bne.n	8006378 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006354:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006358:	f7ff fef4 	bl	8006144 <LL_ADC_IsEnabled>
 800635c:	4604      	mov	r4, r0
 800635e:	487c      	ldr	r0, [pc, #496]	@ (8006550 <HAL_ADC_Init+0x2fc>)
 8006360:	f7ff fef0 	bl	8006144 <LL_ADC_IsEnabled>
 8006364:	4603      	mov	r3, r0
 8006366:	4323      	orrs	r3, r4
 8006368:	2b00      	cmp	r3, #0
 800636a:	d105      	bne.n	8006378 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	4619      	mov	r1, r3
 8006372:	4878      	ldr	r0, [pc, #480]	@ (8006554 <HAL_ADC_Init+0x300>)
 8006374:	f7ff fcf4 	bl	8005d60 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	7f5b      	ldrb	r3, [r3, #29]
 800637c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006382:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006388:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800638e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006396:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006398:	4313      	orrs	r3, r2
 800639a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d106      	bne.n	80063b4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063aa:	3b01      	subs	r3, #1
 80063ac:	045b      	lsls	r3, r3, #17
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d009      	beq.n	80063d0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68da      	ldr	r2, [r3, #12]
 80063d6:	4b60      	ldr	r3, [pc, #384]	@ (8006558 <HAL_ADC_Init+0x304>)
 80063d8:	4013      	ands	r3, r2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6812      	ldr	r2, [r2, #0]
 80063de:	69b9      	ldr	r1, [r7, #24]
 80063e0:	430b      	orrs	r3, r1
 80063e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	430a      	orrs	r2, r1
 80063f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7ff ff15 	bl	800622e <LL_ADC_INJ_IsConversionOngoing>
 8006404:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d16d      	bne.n	80064e8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d16a      	bne.n	80064e8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006416:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800641e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006420:	4313      	orrs	r3, r2
 8006422:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800642e:	f023 0302 	bic.w	r3, r3, #2
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	69b9      	ldr	r1, [r7, #24]
 8006438:	430b      	orrs	r3, r1
 800643a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d017      	beq.n	8006474 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691a      	ldr	r2, [r3, #16]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006452:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800645c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006460:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	6911      	ldr	r1, [r2, #16]
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6812      	ldr	r2, [r2, #0]
 800646c:	430b      	orrs	r3, r1
 800646e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006472:	e013      	b.n	800649c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691a      	ldr	r2, [r3, #16]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006482:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6812      	ldr	r2, [r2, #0]
 8006490:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006494:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006498:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d118      	bne.n	80064d8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80064b0:	f023 0304 	bic.w	r3, r3, #4
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80064bc:	4311      	orrs	r1, r2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80064c2:	4311      	orrs	r1, r2
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064c8:	430a      	orrs	r2, r1
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0201 	orr.w	r2, r2, #1
 80064d4:	611a      	str	r2, [r3, #16]
 80064d6:	e007      	b.n	80064e8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0201 	bic.w	r2, r2, #1
 80064e6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d10c      	bne.n	800650a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f6:	f023 010f 	bic.w	r1, r3, #15
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	1e5a      	subs	r2, r3, #1
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	430a      	orrs	r2, r1
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30
 8006508:	e007      	b.n	800651a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 020f 	bic.w	r2, r2, #15
 8006518:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800651e:	f023 0303 	bic.w	r3, r3, #3
 8006522:	f043 0201 	orr.w	r2, r3, #1
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	65da      	str	r2, [r3, #92]	@ 0x5c
 800652a:	e007      	b.n	800653c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006530:	f043 0210 	orr.w	r2, r3, #16
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800653c:	7ffb      	ldrb	r3, [r7, #31]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3724      	adds	r7, #36	@ 0x24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd90      	pop	{r4, r7, pc}
 8006546:	bf00      	nop
 8006548:	20000004 	.word	0x20000004
 800654c:	053e2d63 	.word	0x053e2d63
 8006550:	50000100 	.word	0x50000100
 8006554:	50000300 	.word	0x50000300
 8006558:	fff04007 	.word	0xfff04007

0800655c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006564:	4859      	ldr	r0, [pc, #356]	@ (80066cc <HAL_ADC_Start+0x170>)
 8006566:	f7ff fd5b 	bl	8006020 <LL_ADC_GetMultimode>
 800656a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff fe35 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	f040 809f 	bne.w	80066bc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006584:	2b01      	cmp	r3, #1
 8006586:	d101      	bne.n	800658c <HAL_ADC_Start+0x30>
 8006588:	2302      	movs	r3, #2
 800658a:	e09a      	b.n	80066c2 <HAL_ADC_Start+0x166>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fe63 	bl	8007260 <ADC_Enable>
 800659a:	4603      	mov	r3, r0
 800659c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800659e:	7dfb      	ldrb	r3, [r7, #23]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f040 8086 	bne.w	80066b2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80065ae:	f023 0301 	bic.w	r3, r3, #1
 80065b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a44      	ldr	r2, [pc, #272]	@ (80066d0 <HAL_ADC_Start+0x174>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d002      	beq.n	80065ca <HAL_ADC_Start+0x6e>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	e001      	b.n	80065ce <HAL_ADC_Start+0x72>
 80065ca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	6812      	ldr	r2, [r2, #0]
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d002      	beq.n	80065dc <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d105      	bne.n	80065e8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f4:	d106      	bne.n	8006604 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065fa:	f023 0206 	bic.w	r2, r3, #6
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	661a      	str	r2, [r3, #96]	@ 0x60
 8006602:	e002      	b.n	800660a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	221c      	movs	r2, #28
 8006610:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a2c      	ldr	r2, [pc, #176]	@ (80066d0 <HAL_ADC_Start+0x174>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d002      	beq.n	800662a <HAL_ADC_Start+0xce>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	e001      	b.n	800662e <HAL_ADC_Start+0xd2>
 800662a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	6812      	ldr	r2, [r2, #0]
 8006632:	4293      	cmp	r3, r2
 8006634:	d008      	beq.n	8006648 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	2b05      	cmp	r3, #5
 8006640:	d002      	beq.n	8006648 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	2b09      	cmp	r3, #9
 8006646:	d114      	bne.n	8006672 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800665a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800665e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f7ff fd90 	bl	8006190 <LL_ADC_REG_StartConversion>
 8006670:	e026      	b.n	80066c0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006676:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a13      	ldr	r2, [pc, #76]	@ (80066d0 <HAL_ADC_Start+0x174>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d002      	beq.n	800668e <HAL_ADC_Start+0x132>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	e001      	b.n	8006692 <HAL_ADC_Start+0x136>
 800668e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006692:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00f      	beq.n	80066c0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80066a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066b0:	e006      	b.n	80066c0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80066ba:	e001      	b.n	80066c0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80066bc:	2302      	movs	r3, #2
 80066be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	50000300 	.word	0x50000300
 80066d0:	50000100 	.word	0x50000100

080066d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d101      	bne.n	80066ea <HAL_ADC_Stop+0x16>
 80066e6:	2302      	movs	r3, #2
 80066e8:	e023      	b.n	8006732 <HAL_ADC_Stop+0x5e>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80066f2:	2103      	movs	r1, #3
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 fcf7 	bl	80070e8 <ADC_ConversionStop>
 80066fa:	4603      	mov	r3, r0
 80066fc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d111      	bne.n	8006728 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 fe31 	bl	800736c <ADC_Disable>
 800670a:	4603      	mov	r3, r0
 800670c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d109      	bne.n	8006728 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006718:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800671c:	f023 0301 	bic.w	r3, r3, #1
 8006720:	f043 0201 	orr.w	r2, r3, #1
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006730:	7bfb      	ldrb	r3, [r7, #15]
}
 8006732:	4618      	mov	r0, r3
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
	...

0800673c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b088      	sub	sp, #32
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006746:	4867      	ldr	r0, [pc, #412]	@ (80068e4 <HAL_ADC_PollForConversion+0x1a8>)
 8006748:	f7ff fc6a 	bl	8006020 <LL_ADC_GetMultimode>
 800674c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	2b08      	cmp	r3, #8
 8006754:	d102      	bne.n	800675c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006756:	2308      	movs	r3, #8
 8006758:	61fb      	str	r3, [r7, #28]
 800675a:	e02a      	b.n	80067b2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d005      	beq.n	800676e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2b05      	cmp	r3, #5
 8006766:	d002      	beq.n	800676e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b09      	cmp	r3, #9
 800676c:	d111      	bne.n	8006792 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d007      	beq.n	800678c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006780:	f043 0220 	orr.w	r2, r3, #32
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0a6      	b.n	80068da <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800678c:	2304      	movs	r3, #4
 800678e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006790:	e00f      	b.n	80067b2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006792:	4854      	ldr	r0, [pc, #336]	@ (80068e4 <HAL_ADC_PollForConversion+0x1a8>)
 8006794:	f7ff fc52 	bl	800603c <LL_ADC_GetMultiDMATransfer>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d007      	beq.n	80067ae <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067a2:	f043 0220 	orr.w	r2, r3, #32
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e095      	b.n	80068da <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80067ae:	2304      	movs	r3, #4
 80067b0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80067b2:	f7ff faa7 	bl	8005d04 <HAL_GetTick>
 80067b6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067b8:	e021      	b.n	80067fe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c0:	d01d      	beq.n	80067fe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80067c2:	f7ff fa9f 	bl	8005d04 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d302      	bcc.n	80067d8 <HAL_ADC_PollForConversion+0x9c>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d112      	bne.n	80067fe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	4013      	ands	r3, r2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10b      	bne.n	80067fe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ea:	f043 0204 	orr.w	r2, r3, #4
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e06d      	b.n	80068da <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	4013      	ands	r3, r2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0d6      	beq.n	80067ba <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006810:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff fb71 	bl	8005f04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d01c      	beq.n	8006862 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	7f5b      	ldrb	r3, [r3, #29]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d118      	bne.n	8006862 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	2b08      	cmp	r3, #8
 800683c:	d111      	bne.n	8006862 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006842:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800684e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800685a:	f043 0201 	orr.w	r2, r3, #1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a20      	ldr	r2, [pc, #128]	@ (80068e8 <HAL_ADC_PollForConversion+0x1ac>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d002      	beq.n	8006872 <HAL_ADC_PollForConversion+0x136>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	e001      	b.n	8006876 <HAL_ADC_PollForConversion+0x13a>
 8006872:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	4293      	cmp	r3, r2
 800687c:	d008      	beq.n	8006890 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d005      	beq.n	8006890 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2b05      	cmp	r3, #5
 8006888:	d002      	beq.n	8006890 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2b09      	cmp	r3, #9
 800688e:	d104      	bne.n	800689a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	61bb      	str	r3, [r7, #24]
 8006898:	e00d      	b.n	80068b6 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a12      	ldr	r2, [pc, #72]	@ (80068e8 <HAL_ADC_PollForConversion+0x1ac>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d002      	beq.n	80068aa <HAL_ADC_PollForConversion+0x16e>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	e001      	b.n	80068ae <HAL_ADC_PollForConversion+0x172>
 80068aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80068ae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	2b08      	cmp	r3, #8
 80068ba:	d104      	bne.n	80068c6 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2208      	movs	r2, #8
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	e008      	b.n	80068d8 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d103      	bne.n	80068d8 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	220c      	movs	r2, #12
 80068d6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3720      	adds	r7, #32
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	50000300 	.word	0x50000300
 80068e8:	50000100 	.word	0x50000100

080068ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
	...

08006908 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b0b6      	sub	sp, #216	@ 0xd8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006918:	2300      	movs	r3, #0
 800691a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006922:	2b01      	cmp	r3, #1
 8006924:	d101      	bne.n	800692a <HAL_ADC_ConfigChannel+0x22>
 8006926:	2302      	movs	r3, #2
 8006928:	e3c8      	b.n	80070bc <HAL_ADC_ConfigChannel+0x7b4>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff fc52 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	f040 83ad 	bne.w	800709e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6859      	ldr	r1, [r3, #4]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	461a      	mov	r2, r3
 8006952:	f7ff faea 	bl	8005f2a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff fc40 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 8006960:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4618      	mov	r0, r3
 800696a:	f7ff fc60 	bl	800622e <LL_ADC_INJ_IsConversionOngoing>
 800696e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006972:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006976:	2b00      	cmp	r3, #0
 8006978:	f040 81d9 	bne.w	8006d2e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800697c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006980:	2b00      	cmp	r3, #0
 8006982:	f040 81d4 	bne.w	8006d2e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800698e:	d10f      	bne.n	80069b0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6818      	ldr	r0, [r3, #0]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2200      	movs	r2, #0
 800699a:	4619      	mov	r1, r3
 800699c:	f7ff faf1 	bl	8005f82 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7ff fa98 	bl	8005ede <LL_ADC_SetSamplingTimeCommonConfig>
 80069ae:	e00e      	b.n	80069ce <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	6819      	ldr	r1, [r3, #0]
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	461a      	mov	r2, r3
 80069be:	f7ff fae0 	bl	8005f82 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2100      	movs	r1, #0
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7ff fa88 	bl	8005ede <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	695a      	ldr	r2, [r3, #20]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	08db      	lsrs	r3, r3, #3
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	005b      	lsls	r3, r3, #1
 80069e0:	fa02 f303 	lsl.w	r3, r2, r3
 80069e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	2b04      	cmp	r3, #4
 80069ee:	d022      	beq.n	8006a36 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6818      	ldr	r0, [r3, #0]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	6919      	ldr	r1, [r3, #16]
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a00:	f7ff f9e2 	bl	8005dc8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	6919      	ldr	r1, [r3, #16]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	461a      	mov	r2, r3
 8006a12:	f7ff fa2e 	bl	8005e72 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6818      	ldr	r0, [r3, #0]
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d102      	bne.n	8006a2c <HAL_ADC_ConfigChannel+0x124>
 8006a26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a2a:	e000      	b.n	8006a2e <HAL_ADC_ConfigChannel+0x126>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f7ff fa3a 	bl	8005ea8 <LL_ADC_SetOffsetSaturation>
 8006a34:	e17b      	b.n	8006d2e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2100      	movs	r1, #0
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7ff f9e7 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10a      	bne.n	8006a62 <HAL_ADC_ConfigChannel+0x15a>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2100      	movs	r1, #0
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7ff f9dc 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	0e9b      	lsrs	r3, r3, #26
 8006a5c:	f003 021f 	and.w	r2, r3, #31
 8006a60:	e01e      	b.n	8006aa0 <HAL_ADC_ConfigChannel+0x198>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2100      	movs	r1, #0
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff f9d1 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a74:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a78:	fa93 f3a3 	rbit	r3, r3
 8006a7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006a80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006a88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006a90:	2320      	movs	r3, #32
 8006a92:	e004      	b.n	8006a9e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006a94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a98:	fab3 f383 	clz	r3, r3
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d105      	bne.n	8006ab8 <HAL_ADC_ConfigChannel+0x1b0>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	0e9b      	lsrs	r3, r3, #26
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	e018      	b.n	8006aea <HAL_ADC_ConfigChannel+0x1e2>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006ac4:	fa93 f3a3 	rbit	r3, r3
 8006ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006ad4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006adc:	2320      	movs	r3, #32
 8006ade:	e004      	b.n	8006aea <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006ae0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ae4:	fab3 f383 	clz	r3, r3
 8006ae8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d106      	bne.n	8006afc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2200      	movs	r2, #0
 8006af4:	2100      	movs	r1, #0
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff f9a0 	bl	8005e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2101      	movs	r1, #1
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7ff f984 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10a      	bne.n	8006b28 <HAL_ADC_ConfigChannel+0x220>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2101      	movs	r1, #1
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7ff f979 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	0e9b      	lsrs	r3, r3, #26
 8006b22:	f003 021f 	and.w	r2, r3, #31
 8006b26:	e01e      	b.n	8006b66 <HAL_ADC_ConfigChannel+0x25e>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2101      	movs	r1, #1
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff f96e 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006b3e:	fa93 f3a3 	rbit	r3, r3
 8006b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006b4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006b56:	2320      	movs	r3, #32
 8006b58:	e004      	b.n	8006b64 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006b5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006b5e:	fab3 f383 	clz	r3, r3
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d105      	bne.n	8006b7e <HAL_ADC_ConfigChannel+0x276>
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	0e9b      	lsrs	r3, r3, #26
 8006b78:	f003 031f 	and.w	r3, r3, #31
 8006b7c:	e018      	b.n	8006bb0 <HAL_ADC_ConfigChannel+0x2a8>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b8a:	fa93 f3a3 	rbit	r3, r3
 8006b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006b92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006b9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006ba2:	2320      	movs	r3, #32
 8006ba4:	e004      	b.n	8006bb0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006baa:	fab3 f383 	clz	r3, r3
 8006bae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d106      	bne.n	8006bc2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2101      	movs	r1, #1
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7ff f93d 	bl	8005e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2102      	movs	r1, #2
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7ff f921 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10a      	bne.n	8006bee <HAL_ADC_ConfigChannel+0x2e6>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2102      	movs	r1, #2
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f916 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006be4:	4603      	mov	r3, r0
 8006be6:	0e9b      	lsrs	r3, r3, #26
 8006be8:	f003 021f 	and.w	r2, r3, #31
 8006bec:	e01e      	b.n	8006c2c <HAL_ADC_ConfigChannel+0x324>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2102      	movs	r1, #2
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff f90b 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c04:	fa93 f3a3 	rbit	r3, r3
 8006c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006c14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	e004      	b.n	8006c2a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006c20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c24:	fab3 f383 	clz	r3, r3
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d105      	bne.n	8006c44 <HAL_ADC_ConfigChannel+0x33c>
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	0e9b      	lsrs	r3, r3, #26
 8006c3e:	f003 031f 	and.w	r3, r3, #31
 8006c42:	e016      	b.n	8006c72 <HAL_ADC_ConfigChannel+0x36a>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c50:	fa93 f3a3 	rbit	r3, r3
 8006c54:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006c56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006c5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006c64:	2320      	movs	r3, #32
 8006c66:	e004      	b.n	8006c72 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c6c:	fab3 f383 	clz	r3, r3
 8006c70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d106      	bne.n	8006c84 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	2102      	movs	r1, #2
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7ff f8dc 	bl	8005e3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2103      	movs	r1, #3
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff f8c0 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006c90:	4603      	mov	r3, r0
 8006c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10a      	bne.n	8006cb0 <HAL_ADC_ConfigChannel+0x3a8>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2103      	movs	r1, #3
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f7ff f8b5 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	0e9b      	lsrs	r3, r3, #26
 8006caa:	f003 021f 	and.w	r2, r3, #31
 8006cae:	e017      	b.n	8006ce0 <HAL_ADC_ConfigChannel+0x3d8>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2103      	movs	r1, #3
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff f8aa 	bl	8005e10 <LL_ADC_GetOffsetChannel>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc2:	fa93 f3a3 	rbit	r3, r3
 8006cc6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006cc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cca:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006ccc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8006cd2:	2320      	movs	r3, #32
 8006cd4:	e003      	b.n	8006cde <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006cd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cd8:	fab3 f383 	clz	r3, r3
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d105      	bne.n	8006cf8 <HAL_ADC_ConfigChannel+0x3f0>
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	0e9b      	lsrs	r3, r3, #26
 8006cf2:	f003 031f 	and.w	r3, r3, #31
 8006cf6:	e011      	b.n	8006d1c <HAL_ADC_ConfigChannel+0x414>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cfe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d00:	fa93 f3a3 	rbit	r3, r3
 8006d04:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d08:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006d0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006d10:	2320      	movs	r3, #32
 8006d12:	e003      	b.n	8006d1c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d16:	fab3 f383 	clz	r3, r3
 8006d1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d106      	bne.n	8006d2e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2200      	movs	r2, #0
 8006d26:	2103      	movs	r1, #3
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff f887 	bl	8005e3c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff fa06 	bl	8006144 <LL_ADC_IsEnabled>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	f040 8140 	bne.w	8006fc0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6818      	ldr	r0, [r3, #0]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	6819      	ldr	r1, [r3, #0]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	f7ff f943 	bl	8005fd8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	4a8f      	ldr	r2, [pc, #572]	@ (8006f94 <HAL_ADC_ConfigChannel+0x68c>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	f040 8131 	bne.w	8006fc0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10b      	bne.n	8006d86 <HAL_ADC_ConfigChannel+0x47e>
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	0e9b      	lsrs	r3, r3, #26
 8006d74:	3301      	adds	r3, #1
 8006d76:	f003 031f 	and.w	r3, r3, #31
 8006d7a:	2b09      	cmp	r3, #9
 8006d7c:	bf94      	ite	ls
 8006d7e:	2301      	movls	r3, #1
 8006d80:	2300      	movhi	r3, #0
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	e019      	b.n	8006dba <HAL_ADC_ConfigChannel+0x4b2>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d8e:	fa93 f3a3 	rbit	r3, r3
 8006d92:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006d94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d96:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006d98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006d9e:	2320      	movs	r3, #32
 8006da0:	e003      	b.n	8006daa <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006da4:	fab3 f383 	clz	r3, r3
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	3301      	adds	r3, #1
 8006dac:	f003 031f 	and.w	r3, r3, #31
 8006db0:	2b09      	cmp	r3, #9
 8006db2:	bf94      	ite	ls
 8006db4:	2301      	movls	r3, #1
 8006db6:	2300      	movhi	r3, #0
 8006db8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d079      	beq.n	8006eb2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d107      	bne.n	8006dda <HAL_ADC_ConfigChannel+0x4d2>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	0e9b      	lsrs	r3, r3, #26
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	069b      	lsls	r3, r3, #26
 8006dd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006dd8:	e015      	b.n	8006e06 <HAL_ADC_ConfigChannel+0x4fe>
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006de0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006de2:	fa93 f3a3 	rbit	r3, r3
 8006de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dea:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006dec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006df2:	2320      	movs	r3, #32
 8006df4:	e003      	b.n	8006dfe <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006df8:	fab3 f383 	clz	r3, r3
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	3301      	adds	r3, #1
 8006e00:	069b      	lsls	r3, r3, #26
 8006e02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d109      	bne.n	8006e26 <HAL_ADC_ConfigChannel+0x51e>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	0e9b      	lsrs	r3, r3, #26
 8006e18:	3301      	adds	r3, #1
 8006e1a:	f003 031f 	and.w	r3, r3, #31
 8006e1e:	2101      	movs	r1, #1
 8006e20:	fa01 f303 	lsl.w	r3, r1, r3
 8006e24:	e017      	b.n	8006e56 <HAL_ADC_ConfigChannel+0x54e>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e2e:	fa93 f3a3 	rbit	r3, r3
 8006e32:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e36:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006e3e:	2320      	movs	r3, #32
 8006e40:	e003      	b.n	8006e4a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e44:	fab3 f383 	clz	r3, r3
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	f003 031f 	and.w	r3, r3, #31
 8006e50:	2101      	movs	r1, #1
 8006e52:	fa01 f303 	lsl.w	r3, r1, r3
 8006e56:	ea42 0103 	orr.w	r1, r2, r3
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10a      	bne.n	8006e7c <HAL_ADC_ConfigChannel+0x574>
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	0e9b      	lsrs	r3, r3, #26
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	f003 021f 	and.w	r2, r3, #31
 8006e72:	4613      	mov	r3, r2
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	4413      	add	r3, r2
 8006e78:	051b      	lsls	r3, r3, #20
 8006e7a:	e018      	b.n	8006eae <HAL_ADC_ConfigChannel+0x5a6>
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e84:	fa93 f3a3 	rbit	r3, r3
 8006e88:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006e94:	2320      	movs	r3, #32
 8006e96:	e003      	b.n	8006ea0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e9a:	fab3 f383 	clz	r3, r3
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f003 021f 	and.w	r2, r3, #31
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	4413      	add	r3, r2
 8006eac:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006eae:	430b      	orrs	r3, r1
 8006eb0:	e081      	b.n	8006fb6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d107      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x5c6>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	0e9b      	lsrs	r3, r3, #26
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	069b      	lsls	r3, r3, #26
 8006ec8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ecc:	e015      	b.n	8006efa <HAL_ADC_ConfigChannel+0x5f2>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed6:	fa93 f3a3 	rbit	r3, r3
 8006eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ede:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006ee6:	2320      	movs	r3, #32
 8006ee8:	e003      	b.n	8006ef2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eec:	fab3 f383 	clz	r3, r3
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	069b      	lsls	r3, r3, #26
 8006ef6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d109      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x612>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	0e9b      	lsrs	r3, r3, #26
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	f003 031f 	and.w	r3, r3, #31
 8006f12:	2101      	movs	r1, #1
 8006f14:	fa01 f303 	lsl.w	r3, r1, r3
 8006f18:	e017      	b.n	8006f4a <HAL_ADC_ConfigChannel+0x642>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	fa93 f3a3 	rbit	r3, r3
 8006f26:	61fb      	str	r3, [r7, #28]
  return result;
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006f32:	2320      	movs	r3, #32
 8006f34:	e003      	b.n	8006f3e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f38:	fab3 f383 	clz	r3, r3
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	3301      	adds	r3, #1
 8006f40:	f003 031f 	and.w	r3, r3, #31
 8006f44:	2101      	movs	r1, #1
 8006f46:	fa01 f303 	lsl.w	r3, r1, r3
 8006f4a:	ea42 0103 	orr.w	r1, r2, r3
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10d      	bne.n	8006f76 <HAL_ADC_ConfigChannel+0x66e>
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	0e9b      	lsrs	r3, r3, #26
 8006f60:	3301      	adds	r3, #1
 8006f62:	f003 021f 	and.w	r2, r3, #31
 8006f66:	4613      	mov	r3, r2
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	4413      	add	r3, r2
 8006f6c:	3b1e      	subs	r3, #30
 8006f6e:	051b      	lsls	r3, r3, #20
 8006f70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f74:	e01e      	b.n	8006fb4 <HAL_ADC_ConfigChannel+0x6ac>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	fa93 f3a3 	rbit	r3, r3
 8006f82:	613b      	str	r3, [r7, #16]
  return result;
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d104      	bne.n	8006f98 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006f8e:	2320      	movs	r3, #32
 8006f90:	e006      	b.n	8006fa0 <HAL_ADC_ConfigChannel+0x698>
 8006f92:	bf00      	nop
 8006f94:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	fab3 f383 	clz	r3, r3
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	f003 021f 	and.w	r2, r3, #31
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	4413      	add	r3, r2
 8006fac:	3b1e      	subs	r3, #30
 8006fae:	051b      	lsls	r3, r3, #20
 8006fb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fb4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006fb6:	683a      	ldr	r2, [r7, #0]
 8006fb8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fba:	4619      	mov	r1, r3
 8006fbc:	f7fe ffe1 	bl	8005f82 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	4b3f      	ldr	r3, [pc, #252]	@ (80070c4 <HAL_ADC_ConfigChannel+0x7bc>)
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d071      	beq.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006fcc:	483e      	ldr	r0, [pc, #248]	@ (80070c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8006fce:	f7fe feed 	bl	8005dac <LL_ADC_GetCommonPathInternalCh>
 8006fd2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a3c      	ldr	r2, [pc, #240]	@ (80070cc <HAL_ADC_ConfigChannel+0x7c4>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d004      	beq.n	8006fea <HAL_ADC_ConfigChannel+0x6e2>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a3a      	ldr	r2, [pc, #232]	@ (80070d0 <HAL_ADC_ConfigChannel+0x7c8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d127      	bne.n	800703a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006fea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d121      	bne.n	800703a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ffe:	d157      	bne.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007000:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007004:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007008:	4619      	mov	r1, r3
 800700a:	482f      	ldr	r0, [pc, #188]	@ (80070c8 <HAL_ADC_ConfigChannel+0x7c0>)
 800700c:	f7fe febb 	bl	8005d86 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007010:	4b30      	ldr	r3, [pc, #192]	@ (80070d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	099b      	lsrs	r3, r3, #6
 8007016:	4a30      	ldr	r2, [pc, #192]	@ (80070d8 <HAL_ADC_ConfigChannel+0x7d0>)
 8007018:	fba2 2303 	umull	r2, r3, r2, r3
 800701c:	099b      	lsrs	r3, r3, #6
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	4613      	mov	r3, r2
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	4413      	add	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800702a:	e002      	b.n	8007032 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	3b01      	subs	r3, #1
 8007030:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d1f9      	bne.n	800702c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007038:	e03a      	b.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a27      	ldr	r2, [pc, #156]	@ (80070dc <HAL_ADC_ConfigChannel+0x7d4>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d113      	bne.n	800706c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007044:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007048:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10d      	bne.n	800706c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a22      	ldr	r2, [pc, #136]	@ (80070e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d02a      	beq.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800705a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800705e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007062:	4619      	mov	r1, r3
 8007064:	4818      	ldr	r0, [pc, #96]	@ (80070c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8007066:	f7fe fe8e 	bl	8005d86 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800706a:	e021      	b.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1c      	ldr	r2, [pc, #112]	@ (80070e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d11c      	bne.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007076:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800707a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800707e:	2b00      	cmp	r3, #0
 8007080:	d116      	bne.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a16      	ldr	r2, [pc, #88]	@ (80070e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d011      	beq.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800708c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007090:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007094:	4619      	mov	r1, r3
 8007096:	480c      	ldr	r0, [pc, #48]	@ (80070c8 <HAL_ADC_ConfigChannel+0x7c0>)
 8007098:	f7fe fe75 	bl	8005d86 <LL_ADC_SetCommonPathInternalCh>
 800709c:	e008      	b.n	80070b0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070a2:	f043 0220 	orr.w	r2, r3, #32
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80070b8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80070bc:	4618      	mov	r0, r3
 80070be:	37d8      	adds	r7, #216	@ 0xd8
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	80080000 	.word	0x80080000
 80070c8:	50000300 	.word	0x50000300
 80070cc:	c3210000 	.word	0xc3210000
 80070d0:	90c00010 	.word	0x90c00010
 80070d4:	20000004 	.word	0x20000004
 80070d8:	053e2d63 	.word	0x053e2d63
 80070dc:	c7520000 	.word	0xc7520000
 80070e0:	50000100 	.word	0x50000100
 80070e4:	cb840000 	.word	0xcb840000

080070e8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b088      	sub	sp, #32
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80070f2:	2300      	movs	r3, #0
 80070f4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff f86e 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 8007104:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff f88f 	bl	800622e <LL_ADC_INJ_IsConversionOngoing>
 8007110:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d103      	bne.n	8007120 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 8098 	beq.w	8007250 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d02a      	beq.n	8007184 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	7f5b      	ldrb	r3, [r3, #29]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d126      	bne.n	8007184 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	7f1b      	ldrb	r3, [r3, #28]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d122      	bne.n	8007184 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800713e:	2301      	movs	r3, #1
 8007140:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007142:	e014      	b.n	800716e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	4a45      	ldr	r2, [pc, #276]	@ (800725c <ADC_ConversionStop+0x174>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d90d      	bls.n	8007168 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007150:	f043 0210 	orr.w	r2, r3, #16
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800715c:	f043 0201 	orr.w	r2, r3, #1
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e074      	b.n	8007252 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	3301      	adds	r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007178:	2b40      	cmp	r3, #64	@ 0x40
 800717a:	d1e3      	bne.n	8007144 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2240      	movs	r2, #64	@ 0x40
 8007182:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	2b02      	cmp	r3, #2
 8007188:	d014      	beq.n	80071b4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f7ff f826 	bl	80061e0 <LL_ADC_REG_IsConversionOngoing>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00c      	beq.n	80071b4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe ffe3 	bl	800616a <LL_ADC_IsDisableOngoing>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d104      	bne.n	80071b4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff f802 	bl	80061b8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d014      	beq.n	80071e4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f7ff f835 	bl	800622e <LL_ADC_INJ_IsConversionOngoing>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00c      	beq.n	80071e4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe ffcb 	bl	800616a <LL_ADC_IsDisableOngoing>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d104      	bne.n	80071e4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff f811 	bl	8006206 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d005      	beq.n	80071f6 <ADC_ConversionStop+0x10e>
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	d105      	bne.n	80071fc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80071f0:	230c      	movs	r3, #12
 80071f2:	617b      	str	r3, [r7, #20]
        break;
 80071f4:	e005      	b.n	8007202 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80071f6:	2308      	movs	r3, #8
 80071f8:	617b      	str	r3, [r7, #20]
        break;
 80071fa:	e002      	b.n	8007202 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80071fc:	2304      	movs	r3, #4
 80071fe:	617b      	str	r3, [r7, #20]
        break;
 8007200:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007202:	f7fe fd7f 	bl	8005d04 <HAL_GetTick>
 8007206:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007208:	e01b      	b.n	8007242 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800720a:	f7fe fd7b 	bl	8005d04 <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	2b05      	cmp	r3, #5
 8007216:	d914      	bls.n	8007242 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689a      	ldr	r2, [r3, #8]
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	4013      	ands	r3, r2
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00d      	beq.n	8007242 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800722a:	f043 0210 	orr.w	r2, r3, #16
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007236:	f043 0201 	orr.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e007      	b.n	8007252 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	4013      	ands	r3, r2
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1dc      	bne.n	800720a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3720      	adds	r7, #32
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	a33fffff 	.word	0xa33fffff

08007260 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007268:	2300      	movs	r3, #0
 800726a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4618      	mov	r0, r3
 8007272:	f7fe ff67 	bl	8006144 <LL_ADC_IsEnabled>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d169      	bne.n	8007350 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689a      	ldr	r2, [r3, #8]
 8007282:	4b36      	ldr	r3, [pc, #216]	@ (800735c <ADC_Enable+0xfc>)
 8007284:	4013      	ands	r3, r2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00d      	beq.n	80072a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800728e:	f043 0210 	orr.w	r2, r3, #16
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729a:	f043 0201 	orr.w	r2, r3, #1
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e055      	b.n	8007352 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7fe ff22 	bl	80060f4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80072b0:	482b      	ldr	r0, [pc, #172]	@ (8007360 <ADC_Enable+0x100>)
 80072b2:	f7fe fd7b 	bl	8005dac <LL_ADC_GetCommonPathInternalCh>
 80072b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80072b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d013      	beq.n	80072e8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80072c0:	4b28      	ldr	r3, [pc, #160]	@ (8007364 <ADC_Enable+0x104>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	099b      	lsrs	r3, r3, #6
 80072c6:	4a28      	ldr	r2, [pc, #160]	@ (8007368 <ADC_Enable+0x108>)
 80072c8:	fba2 2303 	umull	r2, r3, r2, r3
 80072cc:	099b      	lsrs	r3, r3, #6
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	4613      	mov	r3, r2
 80072d2:	005b      	lsls	r3, r3, #1
 80072d4:	4413      	add	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80072da:	e002      	b.n	80072e2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	3b01      	subs	r3, #1
 80072e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1f9      	bne.n	80072dc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80072e8:	f7fe fd0c 	bl	8005d04 <HAL_GetTick>
 80072ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072ee:	e028      	b.n	8007342 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7fe ff25 	bl	8006144 <LL_ADC_IsEnabled>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d104      	bne.n	800730a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4618      	mov	r0, r3
 8007306:	f7fe fef5 	bl	80060f4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800730a:	f7fe fcfb 	bl	8005d04 <HAL_GetTick>
 800730e:	4602      	mov	r2, r0
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d914      	bls.n	8007342 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b01      	cmp	r3, #1
 8007324:	d00d      	beq.n	8007342 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800732a:	f043 0210 	orr.w	r2, r3, #16
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007336:	f043 0201 	orr.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e007      	b.n	8007352 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	2b01      	cmp	r3, #1
 800734e:	d1cf      	bne.n	80072f0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3710      	adds	r7, #16
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	8000003f 	.word	0x8000003f
 8007360:	50000300 	.word	0x50000300
 8007364:	20000004 	.word	0x20000004
 8007368:	053e2d63 	.word	0x053e2d63

0800736c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe fef6 	bl	800616a <LL_ADC_IsDisableOngoing>
 800737e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4618      	mov	r0, r3
 8007386:	f7fe fedd 	bl	8006144 <LL_ADC_IsEnabled>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d047      	beq.n	8007420 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d144      	bne.n	8007420 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f003 030d 	and.w	r3, r3, #13
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d10c      	bne.n	80073be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7fe feb7 	bl	800611c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2203      	movs	r2, #3
 80073b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80073b6:	f7fe fca5 	bl	8005d04 <HAL_GetTick>
 80073ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80073bc:	e029      	b.n	8007412 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c2:	f043 0210 	orr.w	r2, r3, #16
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ce:	f043 0201 	orr.w	r2, r3, #1
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e023      	b.n	8007422 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80073da:	f7fe fc93 	bl	8005d04 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d914      	bls.n	8007412 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00d      	beq.n	8007412 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073fa:	f043 0210 	orr.w	r2, r3, #16
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007406:	f043 0201 	orr.w	r2, r3, #1
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e007      	b.n	8007422 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1dc      	bne.n	80073da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <LL_ADC_IsEnabled>:
{
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b01      	cmp	r3, #1
 800743c:	d101      	bne.n	8007442 <LL_ADC_IsEnabled+0x18>
 800743e:	2301      	movs	r3, #1
 8007440:	e000      	b.n	8007444 <LL_ADC_IsEnabled+0x1a>
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <LL_ADC_REG_IsConversionOngoing>:
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b04      	cmp	r3, #4
 8007462:	d101      	bne.n	8007468 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007464:	2301      	movs	r3, #1
 8007466:	e000      	b.n	800746a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	370c      	adds	r7, #12
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
	...

08007478 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007478:	b590      	push	{r4, r7, lr}
 800747a:	b0a1      	sub	sp, #132	@ 0x84
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800748e:	2b01      	cmp	r3, #1
 8007490:	d101      	bne.n	8007496 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007492:	2302      	movs	r3, #2
 8007494:	e08b      	b.n	80075ae <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800749e:	2300      	movs	r3, #0
 80074a0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80074a2:	2300      	movs	r3, #0
 80074a4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074ae:	d102      	bne.n	80074b6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80074b0:	4b41      	ldr	r3, [pc, #260]	@ (80075b8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80074b2:	60bb      	str	r3, [r7, #8]
 80074b4:	e001      	b.n	80074ba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80074b6:	2300      	movs	r3, #0
 80074b8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d10b      	bne.n	80074d8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074c4:	f043 0220 	orr.w	r2, r3, #32
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e06a      	b.n	80075ae <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	4618      	mov	r0, r3
 80074dc:	f7ff ffb8 	bl	8007450 <LL_ADC_REG_IsConversionOngoing>
 80074e0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff ffb2 	bl	8007450 <LL_ADC_REG_IsConversionOngoing>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d14c      	bne.n	800758c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80074f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d149      	bne.n	800758c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80074f8:	4b30      	ldr	r3, [pc, #192]	@ (80075bc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80074fa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d028      	beq.n	8007556 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007504:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	6859      	ldr	r1, [r3, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007516:	035b      	lsls	r3, r3, #13
 8007518:	430b      	orrs	r3, r1
 800751a:	431a      	orrs	r2, r3
 800751c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800751e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007520:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007524:	f7ff ff81 	bl	800742a <LL_ADC_IsEnabled>
 8007528:	4604      	mov	r4, r0
 800752a:	4823      	ldr	r0, [pc, #140]	@ (80075b8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800752c:	f7ff ff7d 	bl	800742a <LL_ADC_IsEnabled>
 8007530:	4603      	mov	r3, r0
 8007532:	4323      	orrs	r3, r4
 8007534:	2b00      	cmp	r3, #0
 8007536:	d133      	bne.n	80075a0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007538:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007540:	f023 030f 	bic.w	r3, r3, #15
 8007544:	683a      	ldr	r2, [r7, #0]
 8007546:	6811      	ldr	r1, [r2, #0]
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	6892      	ldr	r2, [r2, #8]
 800754c:	430a      	orrs	r2, r1
 800754e:	431a      	orrs	r2, r3
 8007550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007552:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007554:	e024      	b.n	80075a0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800755e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007560:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007562:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007566:	f7ff ff60 	bl	800742a <LL_ADC_IsEnabled>
 800756a:	4604      	mov	r4, r0
 800756c:	4812      	ldr	r0, [pc, #72]	@ (80075b8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800756e:	f7ff ff5c 	bl	800742a <LL_ADC_IsEnabled>
 8007572:	4603      	mov	r3, r0
 8007574:	4323      	orrs	r3, r4
 8007576:	2b00      	cmp	r3, #0
 8007578:	d112      	bne.n	80075a0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800757a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007582:	f023 030f 	bic.w	r3, r3, #15
 8007586:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007588:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800758a:	e009      	b.n	80075a0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007590:	f043 0220 	orr.w	r2, r3, #32
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800759e:	e000      	b.n	80075a2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80075a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80075aa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3784      	adds	r7, #132	@ 0x84
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd90      	pop	{r4, r7, pc}
 80075b6:	bf00      	nop
 80075b8:	50000100 	.word	0x50000100
 80075bc:	50000300 	.word	0x50000300

080075c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b085      	sub	sp, #20
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f003 0307 	and.w	r3, r3, #7
 80075ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007604 <__NVIC_SetPriorityGrouping+0x44>)
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80075dc:	4013      	ands	r3, r2
 80075de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80075e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80075ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80075f2:	4a04      	ldr	r2, [pc, #16]	@ (8007604 <__NVIC_SetPriorityGrouping+0x44>)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	60d3      	str	r3, [r2, #12]
}
 80075f8:	bf00      	nop
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	e000ed00 	.word	0xe000ed00

08007608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800760c:	4b04      	ldr	r3, [pc, #16]	@ (8007620 <__NVIC_GetPriorityGrouping+0x18>)
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	0a1b      	lsrs	r3, r3, #8
 8007612:	f003 0307 	and.w	r3, r3, #7
}
 8007616:	4618      	mov	r0, r3
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr
 8007620:	e000ed00 	.word	0xe000ed00

08007624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	4603      	mov	r3, r0
 800762c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800762e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007632:	2b00      	cmp	r3, #0
 8007634:	db0b      	blt.n	800764e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007636:	79fb      	ldrb	r3, [r7, #7]
 8007638:	f003 021f 	and.w	r2, r3, #31
 800763c:	4907      	ldr	r1, [pc, #28]	@ (800765c <__NVIC_EnableIRQ+0x38>)
 800763e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007642:	095b      	lsrs	r3, r3, #5
 8007644:	2001      	movs	r0, #1
 8007646:	fa00 f202 	lsl.w	r2, r0, r2
 800764a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	e000e100 	.word	0xe000e100

08007660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	4603      	mov	r3, r0
 8007668:	6039      	str	r1, [r7, #0]
 800766a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800766c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007670:	2b00      	cmp	r3, #0
 8007672:	db0a      	blt.n	800768a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	b2da      	uxtb	r2, r3
 8007678:	490c      	ldr	r1, [pc, #48]	@ (80076ac <__NVIC_SetPriority+0x4c>)
 800767a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800767e:	0112      	lsls	r2, r2, #4
 8007680:	b2d2      	uxtb	r2, r2
 8007682:	440b      	add	r3, r1
 8007684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007688:	e00a      	b.n	80076a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	b2da      	uxtb	r2, r3
 800768e:	4908      	ldr	r1, [pc, #32]	@ (80076b0 <__NVIC_SetPriority+0x50>)
 8007690:	79fb      	ldrb	r3, [r7, #7]
 8007692:	f003 030f 	and.w	r3, r3, #15
 8007696:	3b04      	subs	r3, #4
 8007698:	0112      	lsls	r2, r2, #4
 800769a:	b2d2      	uxtb	r2, r2
 800769c:	440b      	add	r3, r1
 800769e:	761a      	strb	r2, [r3, #24]
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	e000e100 	.word	0xe000e100
 80076b0:	e000ed00 	.word	0xe000ed00

080076b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b089      	sub	sp, #36	@ 0x24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f003 0307 	and.w	r3, r3, #7
 80076c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	f1c3 0307 	rsb	r3, r3, #7
 80076ce:	2b04      	cmp	r3, #4
 80076d0:	bf28      	it	cs
 80076d2:	2304      	movcs	r3, #4
 80076d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	3304      	adds	r3, #4
 80076da:	2b06      	cmp	r3, #6
 80076dc:	d902      	bls.n	80076e4 <NVIC_EncodePriority+0x30>
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	3b03      	subs	r3, #3
 80076e2:	e000      	b.n	80076e6 <NVIC_EncodePriority+0x32>
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076e8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	fa02 f303 	lsl.w	r3, r2, r3
 80076f2:	43da      	mvns	r2, r3
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	401a      	ands	r2, r3
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076fc:	f04f 31ff 	mov.w	r1, #4294967295
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	fa01 f303 	lsl.w	r3, r1, r3
 8007706:	43d9      	mvns	r1, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800770c:	4313      	orrs	r3, r2
         );
}
 800770e:	4618      	mov	r0, r3
 8007710:	3724      	adds	r7, #36	@ 0x24
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
	...

0800771c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3b01      	subs	r3, #1
 8007728:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800772c:	d301      	bcc.n	8007732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800772e:	2301      	movs	r3, #1
 8007730:	e00f      	b.n	8007752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007732:	4a0a      	ldr	r2, [pc, #40]	@ (800775c <SysTick_Config+0x40>)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	3b01      	subs	r3, #1
 8007738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800773a:	210f      	movs	r1, #15
 800773c:	f04f 30ff 	mov.w	r0, #4294967295
 8007740:	f7ff ff8e 	bl	8007660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007744:	4b05      	ldr	r3, [pc, #20]	@ (800775c <SysTick_Config+0x40>)
 8007746:	2200      	movs	r2, #0
 8007748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800774a:	4b04      	ldr	r3, [pc, #16]	@ (800775c <SysTick_Config+0x40>)
 800774c:	2207      	movs	r2, #7
 800774e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	e000e010 	.word	0xe000e010

08007760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff ff29 	bl	80075c0 <__NVIC_SetPriorityGrouping>
}
 800776e:	bf00      	nop
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}

08007776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007776:	b580      	push	{r7, lr}
 8007778:	b086      	sub	sp, #24
 800777a:	af00      	add	r7, sp, #0
 800777c:	4603      	mov	r3, r0
 800777e:	60b9      	str	r1, [r7, #8]
 8007780:	607a      	str	r2, [r7, #4]
 8007782:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007784:	f7ff ff40 	bl	8007608 <__NVIC_GetPriorityGrouping>
 8007788:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	6978      	ldr	r0, [r7, #20]
 8007790:	f7ff ff90 	bl	80076b4 <NVIC_EncodePriority>
 8007794:	4602      	mov	r2, r0
 8007796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800779a:	4611      	mov	r1, r2
 800779c:	4618      	mov	r0, r3
 800779e:	f7ff ff5f 	bl	8007660 <__NVIC_SetPriority>
}
 80077a2:	bf00      	nop
 80077a4:	3718      	adds	r7, #24
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b082      	sub	sp, #8
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	4603      	mov	r3, r0
 80077b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80077b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7ff ff33 	bl	8007624 <__NVIC_EnableIRQ>
}
 80077be:	bf00      	nop
 80077c0:	3708      	adds	r7, #8
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b082      	sub	sp, #8
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7ff ffa4 	bl	800771c <SysTick_Config>
 80077d4:	4603      	mov	r3, r0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e014      	b.n	800781a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	791b      	ldrb	r3, [r3, #4]
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d105      	bne.n	8007806 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f7fb fe8b 	bl	800351c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2202      	movs	r2, #2
 800780a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2201      	movs	r2, #1
 8007816:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3708      	adds	r7, #8
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
	...

08007824 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d101      	bne.n	8007838 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e056      	b.n	80078e6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	795b      	ldrb	r3, [r3, #5]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d101      	bne.n	8007844 <HAL_DAC_Start+0x20>
 8007840:	2302      	movs	r3, #2
 8007842:	e050      	b.n	80078e6 <HAL_DAC_Start+0xc2>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2202      	movs	r2, #2
 800784e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6819      	ldr	r1, [r3, #0]
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	f003 0310 	and.w	r3, r3, #16
 800785c:	2201      	movs	r2, #1
 800785e:	409a      	lsls	r2, r3
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007868:	4b22      	ldr	r3, [pc, #136]	@ (80078f4 <HAL_DAC_Start+0xd0>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	099b      	lsrs	r3, r3, #6
 800786e:	4a22      	ldr	r2, [pc, #136]	@ (80078f8 <HAL_DAC_Start+0xd4>)
 8007870:	fba2 2303 	umull	r2, r3, r2, r3
 8007874:	099b      	lsrs	r3, r3, #6
 8007876:	3301      	adds	r3, #1
 8007878:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800787a:	e002      	b.n	8007882 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	3b01      	subs	r3, #1
 8007880:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1f9      	bne.n	800787c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10f      	bne.n	80078ae <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007898:	2b02      	cmp	r3, #2
 800789a:	d11d      	bne.n	80078d8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f042 0201 	orr.w	r2, r2, #1
 80078aa:	605a      	str	r2, [r3, #4]
 80078ac:	e014      	b.n	80078d8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	f003 0310 	and.w	r3, r3, #16
 80078be:	2102      	movs	r1, #2
 80078c0:	fa01 f303 	lsl.w	r3, r1, r3
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d107      	bne.n	80078d8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	685a      	ldr	r2, [r3, #4]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f042 0202 	orr.w	r2, r2, #2
 80078d6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3714      	adds	r7, #20
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	20000004 	.word	0x20000004
 80078f8:	053e2d63 	.word	0x053e2d63

080078fc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
 8007908:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800790a:	2300      	movs	r3, #0
 800790c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e018      	b.n	800794a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d105      	bne.n	8007936 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800792a:	697a      	ldr	r2, [r7, #20]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4413      	add	r3, r2
 8007930:	3308      	adds	r3, #8
 8007932:	617b      	str	r3, [r7, #20]
 8007934:	e004      	b.n	8007940 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	4413      	add	r3, r2
 800793c:	3314      	adds	r3, #20
 800793e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	461a      	mov	r2, r3
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	371c      	adds	r7, #28
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
	...

08007958 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b08a      	sub	sp, #40	@ 0x28
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007964:	2300      	movs	r3, #0
 8007966:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d002      	beq.n	8007974 <HAL_DAC_ConfigChannel+0x1c>
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d101      	bne.n	8007978 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e1a1      	b.n	8007cbc <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	795b      	ldrb	r3, [r3, #5]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d101      	bne.n	800798a <HAL_DAC_ConfigChannel+0x32>
 8007986:	2302      	movs	r3, #2
 8007988:	e198      	b.n	8007cbc <HAL_DAC_ConfigChannel+0x364>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2201      	movs	r2, #1
 800798e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2202      	movs	r2, #2
 8007994:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b04      	cmp	r3, #4
 800799c:	d17a      	bne.n	8007a94 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800799e:	f7fe f9b1 	bl	8005d04 <HAL_GetTick>
 80079a2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d13d      	bne.n	8007a26 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80079aa:	e018      	b.n	80079de <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80079ac:	f7fe f9aa 	bl	8005d04 <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d911      	bls.n	80079de <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00a      	beq.n	80079de <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	f043 0208 	orr.w	r2, r3, #8
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2203      	movs	r2, #3
 80079d8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e16e      	b.n	8007cbc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1df      	bne.n	80079ac <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68ba      	ldr	r2, [r7, #8]
 80079f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80079f6:	e020      	b.n	8007a3a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80079f8:	f7fe f984 	bl	8005d04 <HAL_GetTick>
 80079fc:	4602      	mov	r2, r0
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d90f      	bls.n	8007a26 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	da0a      	bge.n	8007a26 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	f043 0208 	orr.w	r2, r3, #8
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2203      	movs	r2, #3
 8007a20:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e14a      	b.n	8007cbc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	dbe3      	blt.n	80079f8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68ba      	ldr	r2, [r7, #8]
 8007a36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007a38:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f003 0310 	and.w	r3, r3, #16
 8007a46:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a4e:	43db      	mvns	r3, r3
 8007a50:	ea02 0103 	and.w	r1, r2, r3
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f003 0310 	and.w	r3, r3, #16
 8007a5e:	409a      	lsls	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	430a      	orrs	r2, r1
 8007a66:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f003 0310 	and.w	r3, r3, #16
 8007a74:	21ff      	movs	r1, #255	@ 0xff
 8007a76:	fa01 f303 	lsl.w	r3, r1, r3
 8007a7a:	43db      	mvns	r3, r3
 8007a7c:	ea02 0103 	and.w	r1, r2, r3
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f003 0310 	and.w	r3, r3, #16
 8007a8a:	409a      	lsls	r2, r3
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	430a      	orrs	r2, r1
 8007a92:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d11d      	bne.n	8007ad8 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f003 0310 	and.w	r3, r3, #16
 8007aaa:	221f      	movs	r2, #31
 8007aac:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab0:	43db      	mvns	r3, r3
 8007ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	6a1b      	ldr	r3, [r3, #32]
 8007abc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f003 0310 	and.w	r3, r3, #16
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007acc:	4313      	orrs	r3, r2
 8007ace:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ad6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ade:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f003 0310 	and.w	r3, r3, #16
 8007ae6:	2207      	movs	r2, #7
 8007ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aec:	43db      	mvns	r3, r3
 8007aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007af0:	4013      	ands	r3, r2
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d102      	bne.n	8007b02 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8007afc:	2300      	movs	r3, #0
 8007afe:	623b      	str	r3, [r7, #32]
 8007b00:	e00f      	b.n	8007b22 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d102      	bne.n	8007b10 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	623b      	str	r3, [r7, #32]
 8007b0e:	e008      	b.n	8007b22 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d102      	bne.n	8007b1e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	623b      	str	r3, [r7, #32]
 8007b1c:	e001      	b.n	8007b22 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	689a      	ldr	r2, [r3, #8]
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	6a3a      	ldr	r2, [r7, #32]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f003 0310 	and.w	r3, r3, #16
 8007b38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b40:	43db      	mvns	r3, r3
 8007b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b44:	4013      	ands	r3, r2
 8007b46:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	791b      	ldrb	r3, [r3, #4]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d102      	bne.n	8007b56 <HAL_DAC_ConfigChannel+0x1fe>
 8007b50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b54:	e000      	b.n	8007b58 <HAL_DAC_ConfigChannel+0x200>
 8007b56:	2300      	movs	r3, #0
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f003 0310 	and.w	r3, r3, #16
 8007b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b68:	fa02 f303 	lsl.w	r3, r2, r3
 8007b6c:	43db      	mvns	r3, r3
 8007b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b70:	4013      	ands	r3, r2
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	795b      	ldrb	r3, [r3, #5]
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d102      	bne.n	8007b82 <HAL_DAC_ConfigChannel+0x22a>
 8007b7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b80:	e000      	b.n	8007b84 <HAL_DAC_ConfigChannel+0x22c>
 8007b82:	2300      	movs	r3, #0
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007b90:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d114      	bne.n	8007bc4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007b9a:	f003 ff2f 	bl	800b9fc <HAL_RCC_GetHCLKFreq>
 8007b9e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	4a48      	ldr	r2, [pc, #288]	@ (8007cc4 <HAL_DAC_ConfigChannel+0x36c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d904      	bls.n	8007bb2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bb0:	e00f      	b.n	8007bd2 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	4a44      	ldr	r2, [pc, #272]	@ (8007cc8 <HAL_DAC_ConfigChannel+0x370>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d90a      	bls.n	8007bd0 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bc2:	e006      	b.n	8007bd2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bce:	e000      	b.n	8007bd2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007bd0:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f003 0310 	and.w	r3, r3, #16
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	fa02 f303 	lsl.w	r3, r2, r3
 8007bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007be0:	4313      	orrs	r3, r2
 8007be2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6819      	ldr	r1, [r3, #0]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007c00:	43da      	mvns	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	400a      	ands	r2, r1
 8007c08:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f003 0310 	and.w	r3, r3, #16
 8007c18:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8007c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c20:	43db      	mvns	r3, r3
 8007c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c24:	4013      	ands	r3, r2
 8007c26:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f003 0310 	and.w	r3, r3, #16
 8007c34:	697a      	ldr	r2, [r7, #20]
 8007c36:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c46:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6819      	ldr	r1, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f003 0310 	and.w	r3, r3, #16
 8007c54:	22c0      	movs	r2, #192	@ 0xc0
 8007c56:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5a:	43da      	mvns	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	400a      	ands	r2, r1
 8007c62:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	089b      	lsrs	r3, r3, #2
 8007c6a:	f003 030f 	and.w	r3, r3, #15
 8007c6e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	089b      	lsrs	r3, r3, #2
 8007c76:	021b      	lsls	r3, r3, #8
 8007c78:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f003 0310 	and.w	r3, r3, #16
 8007c8e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8007c92:	fa01 f303 	lsl.w	r3, r1, r3
 8007c96:	43db      	mvns	r3, r3
 8007c98:	ea02 0103 	and.w	r1, r2, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f003 0310 	and.w	r3, r3, #16
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	409a      	lsls	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8007cba:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3728      	adds	r7, #40	@ 0x28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	09896800 	.word	0x09896800
 8007cc8:	04c4b400 	.word	0x04c4b400

08007ccc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d101      	bne.n	8007cde <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e08d      	b.n	8007dfa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	4b47      	ldr	r3, [pc, #284]	@ (8007e04 <HAL_DMA_Init+0x138>)
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d80f      	bhi.n	8007d0a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	461a      	mov	r2, r3
 8007cf0:	4b45      	ldr	r3, [pc, #276]	@ (8007e08 <HAL_DMA_Init+0x13c>)
 8007cf2:	4413      	add	r3, r2
 8007cf4:	4a45      	ldr	r2, [pc, #276]	@ (8007e0c <HAL_DMA_Init+0x140>)
 8007cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cfa:	091b      	lsrs	r3, r3, #4
 8007cfc:	009a      	lsls	r2, r3, #2
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a42      	ldr	r2, [pc, #264]	@ (8007e10 <HAL_DMA_Init+0x144>)
 8007d06:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d08:	e00e      	b.n	8007d28 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	4b40      	ldr	r3, [pc, #256]	@ (8007e14 <HAL_DMA_Init+0x148>)
 8007d12:	4413      	add	r3, r2
 8007d14:	4a3d      	ldr	r2, [pc, #244]	@ (8007e0c <HAL_DMA_Init+0x140>)
 8007d16:	fba2 2303 	umull	r2, r3, r2, r3
 8007d1a:	091b      	lsrs	r3, r3, #4
 8007d1c:	009a      	lsls	r2, r3, #2
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a3c      	ldr	r2, [pc, #240]	@ (8007e18 <HAL_DMA_Init+0x14c>)
 8007d26:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d42:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a1b      	ldr	r3, [r3, #32]
 8007d6a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 fa76 	bl	800826c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d88:	d102      	bne.n	8007d90 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685a      	ldr	r2, [r3, #4]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d98:	b2d2      	uxtb	r2, r2
 8007d9a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007da4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d010      	beq.n	8007dd0 <HAL_DMA_Init+0x104>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d80c      	bhi.n	8007dd0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fa96 	bl	80082e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007dcc:	605a      	str	r2, [r3, #4]
 8007dce:	e008      	b.n	8007de2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40020407 	.word	0x40020407
 8007e08:	bffdfff8 	.word	0xbffdfff8
 8007e0c:	cccccccd 	.word	0xcccccccd
 8007e10:	40020000 	.word	0x40020000
 8007e14:	bffdfbf8 	.word	0xbffdfbf8
 8007e18:	40020400 	.word	0x40020400

08007e1c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d101      	bne.n	8007e3c <HAL_DMA_Start_IT+0x20>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e066      	b.n	8007f0a <HAL_DMA_Start_IT+0xee>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d155      	bne.n	8007efc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2202      	movs	r2, #2
 8007e54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 0201 	bic.w	r2, r2, #1
 8007e6c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	68b9      	ldr	r1, [r7, #8]
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f000 f9bb 	bl	80081f0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d008      	beq.n	8007e94 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f042 020e 	orr.w	r2, r2, #14
 8007e90:	601a      	str	r2, [r3, #0]
 8007e92:	e00f      	b.n	8007eb4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f022 0204 	bic.w	r2, r2, #4
 8007ea2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f042 020a 	orr.w	r2, r2, #10
 8007eb2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d007      	beq.n	8007ed2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ecc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ed0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d007      	beq.n	8007eea <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ee4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ee8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f042 0201 	orr.w	r2, r2, #1
 8007ef8:	601a      	str	r2, [r3, #0]
 8007efa:	e005      	b.n	8007f08 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007f04:	2302      	movs	r3, #2
 8007f06:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b085      	sub	sp, #20
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d005      	beq.n	8007f36 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2204      	movs	r2, #4
 8007f2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	73fb      	strb	r3, [r7, #15]
 8007f34:	e037      	b.n	8007fa6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f022 020e 	bic.w	r2, r2, #14
 8007f44:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f54:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f022 0201 	bic.w	r2, r2, #1
 8007f64:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f6a:	f003 021f 	and.w	r2, r3, #31
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f72:	2101      	movs	r1, #1
 8007f74:	fa01 f202 	lsl.w	r2, r1, r2
 8007f78:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007f82:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00c      	beq.n	8007fa6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f9a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007fa4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3714      	adds	r7, #20
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d00d      	beq.n	8007ff8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2204      	movs	r2, #4
 8007fe0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	73fb      	strb	r3, [r7, #15]
 8007ff6:	e047      	b.n	8008088 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f022 020e 	bic.w	r2, r2, #14
 8008006:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f022 0201 	bic.w	r2, r2, #1
 8008016:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008022:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008026:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800802c:	f003 021f 	and.w	r2, r3, #31
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008034:	2101      	movs	r1, #1
 8008036:	fa01 f202 	lsl.w	r2, r1, r2
 800803a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008044:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00c      	beq.n	8008068 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800805c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008066:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807c:	2b00      	cmp	r3, #0
 800807e:	d003      	beq.n	8008088 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	4798      	blx	r3
    }
  }
  return status;
 8008088:	7bfb      	ldrb	r3, [r7, #15]
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b084      	sub	sp, #16
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f003 031f 	and.w	r3, r3, #31
 80080b2:	2204      	movs	r2, #4
 80080b4:	409a      	lsls	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4013      	ands	r3, r2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d026      	beq.n	800810c <HAL_DMA_IRQHandler+0x7a>
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d021      	beq.n	800810c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f003 0320 	and.w	r3, r3, #32
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d107      	bne.n	80080e6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0204 	bic.w	r2, r2, #4
 80080e4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ea:	f003 021f 	and.w	r2, r3, #31
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f2:	2104      	movs	r1, #4
 80080f4:	fa01 f202 	lsl.w	r2, r1, r2
 80080f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d071      	beq.n	80081e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800810a:	e06c      	b.n	80081e6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008110:	f003 031f 	and.w	r3, r3, #31
 8008114:	2202      	movs	r2, #2
 8008116:	409a      	lsls	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	4013      	ands	r3, r2
 800811c:	2b00      	cmp	r3, #0
 800811e:	d02e      	beq.n	800817e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f003 0302 	and.w	r3, r3, #2
 8008126:	2b00      	cmp	r3, #0
 8008128:	d029      	beq.n	800817e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0320 	and.w	r3, r3, #32
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10b      	bne.n	8008150 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f022 020a 	bic.w	r2, r2, #10
 8008146:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008154:	f003 021f 	and.w	r2, r3, #31
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815c:	2102      	movs	r1, #2
 800815e:	fa01 f202 	lsl.w	r2, r1, r2
 8008162:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008170:	2b00      	cmp	r3, #0
 8008172:	d038      	beq.n	80081e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800817c:	e033      	b.n	80081e6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008182:	f003 031f 	and.w	r3, r3, #31
 8008186:	2208      	movs	r2, #8
 8008188:	409a      	lsls	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	4013      	ands	r3, r2
 800818e:	2b00      	cmp	r3, #0
 8008190:	d02a      	beq.n	80081e8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	f003 0308 	and.w	r3, r3, #8
 8008198:	2b00      	cmp	r3, #0
 800819a:	d025      	beq.n	80081e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f022 020e 	bic.w	r2, r2, #14
 80081aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081b0:	f003 021f 	and.w	r2, r3, #31
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b8:	2101      	movs	r1, #1
 80081ba:	fa01 f202 	lsl.w	r2, r1, r2
 80081be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d004      	beq.n	80081e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80081e6:	bf00      	nop
 80081e8:	bf00      	nop
}
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b085      	sub	sp, #20
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
 80081fc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008206:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800820c:	2b00      	cmp	r3, #0
 800820e:	d004      	beq.n	800821a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008218:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800821e:	f003 021f 	and.w	r2, r3, #31
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008226:	2101      	movs	r1, #1
 8008228:	fa01 f202 	lsl.w	r2, r1, r2
 800822c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	2b10      	cmp	r3, #16
 800823c:	d108      	bne.n	8008250 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800824e:	e007      	b.n	8008260 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68ba      	ldr	r2, [r7, #8]
 8008256:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	60da      	str	r2, [r3, #12]
}
 8008260:	bf00      	nop
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800826c:	b480      	push	{r7}
 800826e:	b087      	sub	sp, #28
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	4b16      	ldr	r3, [pc, #88]	@ (80082d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800827c:	429a      	cmp	r2, r3
 800827e:	d802      	bhi.n	8008286 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008280:	4b15      	ldr	r3, [pc, #84]	@ (80082d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008282:	617b      	str	r3, [r7, #20]
 8008284:	e001      	b.n	800828a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8008286:	4b15      	ldr	r3, [pc, #84]	@ (80082dc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008288:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	b2db      	uxtb	r3, r3
 8008294:	3b08      	subs	r3, #8
 8008296:	4a12      	ldr	r2, [pc, #72]	@ (80082e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008298:	fba2 2303 	umull	r2, r3, r2, r3
 800829c:	091b      	lsrs	r3, r3, #4
 800829e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082a4:	089b      	lsrs	r3, r3, #2
 80082a6:	009a      	lsls	r2, r3, #2
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	4413      	add	r3, r2
 80082ac:	461a      	mov	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a0b      	ldr	r2, [pc, #44]	@ (80082e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80082b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f003 031f 	and.w	r3, r3, #31
 80082be:	2201      	movs	r2, #1
 80082c0:	409a      	lsls	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40020407 	.word	0x40020407
 80082d8:	40020800 	.word	0x40020800
 80082dc:	40020820 	.word	0x40020820
 80082e0:	cccccccd 	.word	0xcccccccd
 80082e4:	40020880 	.word	0x40020880

080082e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008328 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80082fc:	4413      	add	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	461a      	mov	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a08      	ldr	r2, [pc, #32]	@ (800832c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800830a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3b01      	subs	r3, #1
 8008310:	f003 031f 	and.w	r3, r3, #31
 8008314:	2201      	movs	r2, #1
 8008316:	409a      	lsls	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800831c:	bf00      	nop
 800831e:	3714      	adds	r7, #20
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr
 8008328:	1000823f 	.word	0x1000823f
 800832c:	40020940 	.word	0x40020940

08008330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800833e:	e15a      	b.n	80085f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	2101      	movs	r1, #1
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	fa01 f303 	lsl.w	r3, r1, r3
 800834c:	4013      	ands	r3, r2
 800834e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b00      	cmp	r3, #0
 8008354:	f000 814c 	beq.w	80085f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f003 0303 	and.w	r3, r3, #3
 8008360:	2b01      	cmp	r3, #1
 8008362:	d005      	beq.n	8008370 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800836c:	2b02      	cmp	r3, #2
 800836e:	d130      	bne.n	80083d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	005b      	lsls	r3, r3, #1
 800837a:	2203      	movs	r2, #3
 800837c:	fa02 f303 	lsl.w	r3, r2, r3
 8008380:	43db      	mvns	r3, r3
 8008382:	693a      	ldr	r2, [r7, #16]
 8008384:	4013      	ands	r3, r2
 8008386:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	68da      	ldr	r2, [r3, #12]
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	fa02 f303 	lsl.w	r3, r2, r3
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	4313      	orrs	r3, r2
 8008398:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	693a      	ldr	r2, [r7, #16]
 800839e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80083a6:	2201      	movs	r2, #1
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	fa02 f303 	lsl.w	r3, r2, r3
 80083ae:	43db      	mvns	r3, r3
 80083b0:	693a      	ldr	r2, [r7, #16]
 80083b2:	4013      	ands	r3, r2
 80083b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	091b      	lsrs	r3, r3, #4
 80083bc:	f003 0201 	and.w	r2, r3, #1
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	fa02 f303 	lsl.w	r3, r2, r3
 80083c6:	693a      	ldr	r2, [r7, #16]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	693a      	ldr	r2, [r7, #16]
 80083d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	f003 0303 	and.w	r3, r3, #3
 80083da:	2b03      	cmp	r3, #3
 80083dc:	d017      	beq.n	800840e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	005b      	lsls	r3, r3, #1
 80083e8:	2203      	movs	r2, #3
 80083ea:	fa02 f303 	lsl.w	r3, r2, r3
 80083ee:	43db      	mvns	r3, r3
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	4013      	ands	r3, r2
 80083f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	689a      	ldr	r2, [r3, #8]
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	005b      	lsls	r3, r3, #1
 80083fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008402:	693a      	ldr	r2, [r7, #16]
 8008404:	4313      	orrs	r3, r2
 8008406:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f003 0303 	and.w	r3, r3, #3
 8008416:	2b02      	cmp	r3, #2
 8008418:	d123      	bne.n	8008462 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	08da      	lsrs	r2, r3, #3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	3208      	adds	r2, #8
 8008422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008426:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	f003 0307 	and.w	r3, r3, #7
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	220f      	movs	r2, #15
 8008432:	fa02 f303 	lsl.w	r3, r2, r3
 8008436:	43db      	mvns	r3, r3
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	4013      	ands	r3, r2
 800843c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	691a      	ldr	r2, [r3, #16]
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	f003 0307 	and.w	r3, r3, #7
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	fa02 f303 	lsl.w	r3, r2, r3
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	4313      	orrs	r3, r2
 8008452:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	08da      	lsrs	r2, r3, #3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	3208      	adds	r2, #8
 800845c:	6939      	ldr	r1, [r7, #16]
 800845e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	005b      	lsls	r3, r3, #1
 800846c:	2203      	movs	r2, #3
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	43db      	mvns	r3, r3
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	4013      	ands	r3, r2
 8008478:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	f003 0203 	and.w	r2, r3, #3
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	005b      	lsls	r3, r3, #1
 8008486:	fa02 f303 	lsl.w	r3, r2, r3
 800848a:	693a      	ldr	r2, [r7, #16]
 800848c:	4313      	orrs	r3, r2
 800848e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 80a6 	beq.w	80085f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084a4:	4b5b      	ldr	r3, [pc, #364]	@ (8008614 <HAL_GPIO_Init+0x2e4>)
 80084a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084a8:	4a5a      	ldr	r2, [pc, #360]	@ (8008614 <HAL_GPIO_Init+0x2e4>)
 80084aa:	f043 0301 	orr.w	r3, r3, #1
 80084ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80084b0:	4b58      	ldr	r3, [pc, #352]	@ (8008614 <HAL_GPIO_Init+0x2e4>)
 80084b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	60bb      	str	r3, [r7, #8]
 80084ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80084bc:	4a56      	ldr	r2, [pc, #344]	@ (8008618 <HAL_GPIO_Init+0x2e8>)
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	089b      	lsrs	r3, r3, #2
 80084c2:	3302      	adds	r3, #2
 80084c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f003 0303 	and.w	r3, r3, #3
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	220f      	movs	r2, #15
 80084d4:	fa02 f303 	lsl.w	r3, r2, r3
 80084d8:	43db      	mvns	r3, r3
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	4013      	ands	r3, r2
 80084de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80084e6:	d01f      	beq.n	8008528 <HAL_GPIO_Init+0x1f8>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a4c      	ldr	r2, [pc, #304]	@ (800861c <HAL_GPIO_Init+0x2ec>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d019      	beq.n	8008524 <HAL_GPIO_Init+0x1f4>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a4b      	ldr	r2, [pc, #300]	@ (8008620 <HAL_GPIO_Init+0x2f0>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d013      	beq.n	8008520 <HAL_GPIO_Init+0x1f0>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a4a      	ldr	r2, [pc, #296]	@ (8008624 <HAL_GPIO_Init+0x2f4>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d00d      	beq.n	800851c <HAL_GPIO_Init+0x1ec>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a49      	ldr	r2, [pc, #292]	@ (8008628 <HAL_GPIO_Init+0x2f8>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d007      	beq.n	8008518 <HAL_GPIO_Init+0x1e8>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a48      	ldr	r2, [pc, #288]	@ (800862c <HAL_GPIO_Init+0x2fc>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d101      	bne.n	8008514 <HAL_GPIO_Init+0x1e4>
 8008510:	2305      	movs	r3, #5
 8008512:	e00a      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 8008514:	2306      	movs	r3, #6
 8008516:	e008      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 8008518:	2304      	movs	r3, #4
 800851a:	e006      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 800851c:	2303      	movs	r3, #3
 800851e:	e004      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 8008520:	2302      	movs	r3, #2
 8008522:	e002      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 8008524:	2301      	movs	r3, #1
 8008526:	e000      	b.n	800852a <HAL_GPIO_Init+0x1fa>
 8008528:	2300      	movs	r3, #0
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	f002 0203 	and.w	r2, r2, #3
 8008530:	0092      	lsls	r2, r2, #2
 8008532:	4093      	lsls	r3, r2
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	4313      	orrs	r3, r2
 8008538:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800853a:	4937      	ldr	r1, [pc, #220]	@ (8008618 <HAL_GPIO_Init+0x2e8>)
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	089b      	lsrs	r3, r3, #2
 8008540:	3302      	adds	r3, #2
 8008542:	693a      	ldr	r2, [r7, #16]
 8008544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008548:	4b39      	ldr	r3, [pc, #228]	@ (8008630 <HAL_GPIO_Init+0x300>)
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	43db      	mvns	r3, r3
 8008552:	693a      	ldr	r2, [r7, #16]
 8008554:	4013      	ands	r3, r2
 8008556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d003      	beq.n	800856c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	4313      	orrs	r3, r2
 800856a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800856c:	4a30      	ldr	r2, [pc, #192]	@ (8008630 <HAL_GPIO_Init+0x300>)
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008572:	4b2f      	ldr	r3, [pc, #188]	@ (8008630 <HAL_GPIO_Init+0x300>)
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	43db      	mvns	r3, r3
 800857c:	693a      	ldr	r2, [r7, #16]
 800857e:	4013      	ands	r3, r2
 8008580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800858a:	2b00      	cmp	r3, #0
 800858c:	d003      	beq.n	8008596 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800858e:	693a      	ldr	r2, [r7, #16]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	4313      	orrs	r3, r2
 8008594:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008596:	4a26      	ldr	r2, [pc, #152]	@ (8008630 <HAL_GPIO_Init+0x300>)
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800859c:	4b24      	ldr	r3, [pc, #144]	@ (8008630 <HAL_GPIO_Init+0x300>)
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	43db      	mvns	r3, r3
 80085a6:	693a      	ldr	r2, [r7, #16]
 80085a8:	4013      	ands	r3, r2
 80085aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d003      	beq.n	80085c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	4313      	orrs	r3, r2
 80085be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80085c0:	4a1b      	ldr	r2, [pc, #108]	@ (8008630 <HAL_GPIO_Init+0x300>)
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80085c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008630 <HAL_GPIO_Init+0x300>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	43db      	mvns	r3, r3
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	4013      	ands	r3, r2
 80085d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d003      	beq.n	80085ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80085e2:	693a      	ldr	r2, [r7, #16]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80085ea:	4a11      	ldr	r2, [pc, #68]	@ (8008630 <HAL_GPIO_Init+0x300>)
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	3301      	adds	r3, #1
 80085f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	fa22 f303 	lsr.w	r3, r2, r3
 8008600:	2b00      	cmp	r3, #0
 8008602:	f47f ae9d 	bne.w	8008340 <HAL_GPIO_Init+0x10>
  }
}
 8008606:	bf00      	nop
 8008608:	bf00      	nop
 800860a:	371c      	adds	r7, #28
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr
 8008614:	40021000 	.word	0x40021000
 8008618:	40010000 	.word	0x40010000
 800861c:	48000400 	.word	0x48000400
 8008620:	48000800 	.word	0x48000800
 8008624:	48000c00 	.word	0x48000c00
 8008628:	48001000 	.word	0x48001000
 800862c:	48001400 	.word	0x48001400
 8008630:	40010400 	.word	0x40010400

08008634 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	460b      	mov	r3, r1
 800863e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	691a      	ldr	r2, [r3, #16]
 8008644:	887b      	ldrh	r3, [r7, #2]
 8008646:	4013      	ands	r3, r2
 8008648:	2b00      	cmp	r3, #0
 800864a:	d002      	beq.n	8008652 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800864c:	2301      	movs	r3, #1
 800864e:	73fb      	strb	r3, [r7, #15]
 8008650:	e001      	b.n	8008656 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008652:	2300      	movs	r3, #0
 8008654:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008656:	7bfb      	ldrb	r3, [r7, #15]
}
 8008658:	4618      	mov	r0, r3
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	807b      	strh	r3, [r7, #2]
 8008670:	4613      	mov	r3, r2
 8008672:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008674:	787b      	ldrb	r3, [r7, #1]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d003      	beq.n	8008682 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800867a:	887a      	ldrh	r2, [r7, #2]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008680:	e002      	b.n	8008688 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008682:	887a      	ldrh	r2, [r7, #2]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008688:	bf00      	nop
 800868a:	370c      	adds	r7, #12
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d101      	bne.n	80086a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	e08d      	b.n	80087c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d106      	bne.n	80086c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7fa ff6c 	bl	8003598 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2224      	movs	r2, #36	@ 0x24
 80086c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f022 0201 	bic.w	r2, r2, #1
 80086d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80086e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	689a      	ldr	r2, [r3, #8]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80086f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d107      	bne.n	800870e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	689a      	ldr	r2, [r3, #8]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800870a:	609a      	str	r2, [r3, #8]
 800870c:	e006      	b.n	800871c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	689a      	ldr	r2, [r3, #8]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800871a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	2b02      	cmp	r3, #2
 8008722:	d108      	bne.n	8008736 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	685a      	ldr	r2, [r3, #4]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008732:	605a      	str	r2, [r3, #4]
 8008734:	e007      	b.n	8008746 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008744:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	6812      	ldr	r2, [r2, #0]
 8008750:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008758:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68da      	ldr	r2, [r3, #12]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008768:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	691a      	ldr	r2, [r3, #16]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	699b      	ldr	r3, [r3, #24]
 800877a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	69d9      	ldr	r1, [r3, #28]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a1a      	ldr	r2, [r3, #32]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	430a      	orrs	r2, r1
 8008792:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f042 0201 	orr.w	r2, r2, #1
 80087a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2220      	movs	r2, #32
 80087ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3708      	adds	r7, #8
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b088      	sub	sp, #32
 80087d0:	af02      	add	r7, sp, #8
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	607a      	str	r2, [r7, #4]
 80087d6:	461a      	mov	r2, r3
 80087d8:	460b      	mov	r3, r1
 80087da:	817b      	strh	r3, [r7, #10]
 80087dc:	4613      	mov	r3, r2
 80087de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	2b20      	cmp	r3, #32
 80087ea:	f040 80fd 	bne.w	80089e8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d101      	bne.n	80087fc <HAL_I2C_Master_Transmit+0x30>
 80087f8:	2302      	movs	r3, #2
 80087fa:	e0f6      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008804:	f7fd fa7e 	bl	8005d04 <HAL_GetTick>
 8008808:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	2319      	movs	r3, #25
 8008810:	2201      	movs	r2, #1
 8008812:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008816:	68f8      	ldr	r0, [r7, #12]
 8008818:	f000 fb72 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d001      	beq.n	8008826 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008822:	2301      	movs	r3, #1
 8008824:	e0e1      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2221      	movs	r2, #33	@ 0x21
 800882a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2210      	movs	r2, #16
 8008832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	893a      	ldrh	r2, [r7, #8]
 8008846:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008852:	b29b      	uxth	r3, r3
 8008854:	2bff      	cmp	r3, #255	@ 0xff
 8008856:	d906      	bls.n	8008866 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	22ff      	movs	r2, #255	@ 0xff
 800885c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800885e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	e007      	b.n	8008876 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800886a:	b29a      	uxth	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008870:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008874:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800887a:	2b00      	cmp	r3, #0
 800887c:	d024      	beq.n	80088c8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008882:	781a      	ldrb	r2, [r3, #0]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008898:	b29b      	uxth	r3, r3
 800889a:	3b01      	subs	r3, #1
 800889c:	b29a      	uxth	r2, r3
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088a6:	3b01      	subs	r3, #1
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	3301      	adds	r3, #1
 80088b6:	b2da      	uxtb	r2, r3
 80088b8:	8979      	ldrh	r1, [r7, #10]
 80088ba:	4b4e      	ldr	r3, [pc, #312]	@ (80089f4 <HAL_I2C_Master_Transmit+0x228>)
 80088bc:	9300      	str	r3, [sp, #0]
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f000 fd6d 	bl	80093a0 <I2C_TransferConfig>
 80088c6:	e066      	b.n	8008996 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	8979      	ldrh	r1, [r7, #10]
 80088d0:	4b48      	ldr	r3, [pc, #288]	@ (80089f4 <HAL_I2C_Master_Transmit+0x228>)
 80088d2:	9300      	str	r3, [sp, #0]
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	f000 fd62 	bl	80093a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80088dc:	e05b      	b.n	8008996 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	6a39      	ldr	r1, [r7, #32]
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f000 fb65 	bl	8008fb2 <I2C_WaitOnTXISFlagUntilTimeout>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d001      	beq.n	80088f2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	e07b      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f6:	781a      	ldrb	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008902:	1c5a      	adds	r2, r3, #1
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800890c:	b29b      	uxth	r3, r3
 800890e:	3b01      	subs	r3, #1
 8008910:	b29a      	uxth	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800891a:	3b01      	subs	r3, #1
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008926:	b29b      	uxth	r3, r3
 8008928:	2b00      	cmp	r3, #0
 800892a:	d034      	beq.n	8008996 <HAL_I2C_Master_Transmit+0x1ca>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008930:	2b00      	cmp	r3, #0
 8008932:	d130      	bne.n	8008996 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	6a3b      	ldr	r3, [r7, #32]
 800893a:	2200      	movs	r2, #0
 800893c:	2180      	movs	r1, #128	@ 0x80
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f000 fade 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d001      	beq.n	800894e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e04d      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008952:	b29b      	uxth	r3, r3
 8008954:	2bff      	cmp	r3, #255	@ 0xff
 8008956:	d90e      	bls.n	8008976 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	22ff      	movs	r2, #255	@ 0xff
 800895c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008962:	b2da      	uxtb	r2, r3
 8008964:	8979      	ldrh	r1, [r7, #10]
 8008966:	2300      	movs	r3, #0
 8008968:	9300      	str	r3, [sp, #0]
 800896a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f000 fd16 	bl	80093a0 <I2C_TransferConfig>
 8008974:	e00f      	b.n	8008996 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800897a:	b29a      	uxth	r2, r3
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008984:	b2da      	uxtb	r2, r3
 8008986:	8979      	ldrh	r1, [r7, #10]
 8008988:	2300      	movs	r3, #0
 800898a:	9300      	str	r3, [sp, #0]
 800898c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f000 fd05 	bl	80093a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800899a:	b29b      	uxth	r3, r3
 800899c:	2b00      	cmp	r3, #0
 800899e:	d19e      	bne.n	80088de <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80089a0:	693a      	ldr	r2, [r7, #16]
 80089a2:	6a39      	ldr	r1, [r7, #32]
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 fb4b 	bl	8009040 <I2C_WaitOnSTOPFlagUntilTimeout>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d001      	beq.n	80089b4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e01a      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2220      	movs	r2, #32
 80089ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6859      	ldr	r1, [r3, #4]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	4b0c      	ldr	r3, [pc, #48]	@ (80089f8 <HAL_I2C_Master_Transmit+0x22c>)
 80089c8:	400b      	ands	r3, r1
 80089ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2220      	movs	r2, #32
 80089d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80089e4:	2300      	movs	r3, #0
 80089e6:	e000      	b.n	80089ea <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80089e8:	2302      	movs	r3, #2
  }
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3718      	adds	r7, #24
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	80002000 	.word	0x80002000
 80089f8:	fe00e800 	.word	0xfe00e800

080089fc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b088      	sub	sp, #32
 8008a00:	af02      	add	r7, sp, #8
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	607a      	str	r2, [r7, #4]
 8008a06:	461a      	mov	r2, r3
 8008a08:	460b      	mov	r3, r1
 8008a0a:	817b      	strh	r3, [r7, #10]
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b20      	cmp	r3, #32
 8008a1a:	f040 80db 	bne.w	8008bd4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d101      	bne.n	8008a2c <HAL_I2C_Master_Receive+0x30>
 8008a28:	2302      	movs	r3, #2
 8008a2a:	e0d4      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008a34:	f7fd f966 	bl	8005d04 <HAL_GetTick>
 8008a38:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	9300      	str	r3, [sp, #0]
 8008a3e:	2319      	movs	r3, #25
 8008a40:	2201      	movs	r2, #1
 8008a42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f000 fa5a 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e0bf      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2222      	movs	r2, #34	@ 0x22
 8008a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2210      	movs	r2, #16
 8008a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	893a      	ldrh	r2, [r7, #8]
 8008a76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	2bff      	cmp	r3, #255	@ 0xff
 8008a86:	d90e      	bls.n	8008aa6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	22ff      	movs	r2, #255	@ 0xff
 8008a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	8979      	ldrh	r1, [r7, #10]
 8008a96:	4b52      	ldr	r3, [pc, #328]	@ (8008be0 <HAL_I2C_Master_Receive+0x1e4>)
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f000 fc7e 	bl	80093a0 <I2C_TransferConfig>
 8008aa4:	e06d      	b.n	8008b82 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aaa:	b29a      	uxth	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	8979      	ldrh	r1, [r7, #10]
 8008ab8:	4b49      	ldr	r3, [pc, #292]	@ (8008be0 <HAL_I2C_Master_Receive+0x1e4>)
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f000 fc6d 	bl	80093a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008ac6:	e05c      	b.n	8008b82 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	6a39      	ldr	r1, [r7, #32]
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f000 fafb 	bl	80090c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d001      	beq.n	8008adc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e07c      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae6:	b2d2      	uxtb	r2, r2
 8008ae8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aee:	1c5a      	adds	r2, r3, #1
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008af8:	3b01      	subs	r3, #1
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	3b01      	subs	r3, #1
 8008b08:	b29a      	uxth	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d034      	beq.n	8008b82 <HAL_I2C_Master_Receive+0x186>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d130      	bne.n	8008b82 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	6a3b      	ldr	r3, [r7, #32]
 8008b26:	2200      	movs	r2, #0
 8008b28:	2180      	movs	r1, #128	@ 0x80
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f000 f9e8 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e04d      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	2bff      	cmp	r3, #255	@ 0xff
 8008b42:	d90e      	bls.n	8008b62 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	22ff      	movs	r2, #255	@ 0xff
 8008b48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	8979      	ldrh	r1, [r7, #10]
 8008b52:	2300      	movs	r3, #0
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f000 fc20 	bl	80093a0 <I2C_TransferConfig>
 8008b60:	e00f      	b.n	8008b82 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b70:	b2da      	uxtb	r2, r3
 8008b72:	8979      	ldrh	r1, [r7, #10]
 8008b74:	2300      	movs	r3, #0
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 fc0f 	bl	80093a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d19d      	bne.n	8008ac8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	6a39      	ldr	r1, [r7, #32]
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f000 fa55 	bl	8009040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d001      	beq.n	8008ba0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e01a      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2220      	movs	r2, #32
 8008ba6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6859      	ldr	r1, [r3, #4]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008be4 <HAL_I2C_Master_Receive+0x1e8>)
 8008bb4:	400b      	ands	r3, r1
 8008bb6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	e000      	b.n	8008bd6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008bd4:	2302      	movs	r3, #2
  }
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3718      	adds	r7, #24
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	80002400 	.word	0x80002400
 8008be4:	fe00e800 	.word	0xfe00e800

08008be8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af02      	add	r7, sp, #8
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	4611      	mov	r1, r2
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	817b      	strh	r3, [r7, #10]
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	813b      	strh	r3, [r7, #8]
 8008bfe:	4613      	mov	r3, r2
 8008c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b20      	cmp	r3, #32
 8008c0c:	f040 80f9 	bne.w	8008e02 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c10:	6a3b      	ldr	r3, [r7, #32]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d002      	beq.n	8008c1c <HAL_I2C_Mem_Write+0x34>
 8008c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d105      	bne.n	8008c28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	e0ed      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d101      	bne.n	8008c36 <HAL_I2C_Mem_Write+0x4e>
 8008c32:	2302      	movs	r3, #2
 8008c34:	e0e6      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008c3e:	f7fd f861 	bl	8005d04 <HAL_GetTick>
 8008c42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	2319      	movs	r3, #25
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f000 f955 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e0d1      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2221      	movs	r2, #33	@ 0x21
 8008c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2240      	movs	r2, #64	@ 0x40
 8008c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2200      	movs	r2, #0
 8008c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6a3a      	ldr	r2, [r7, #32]
 8008c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008c88:	88f8      	ldrh	r0, [r7, #6]
 8008c8a:	893a      	ldrh	r2, [r7, #8]
 8008c8c:	8979      	ldrh	r1, [r7, #10]
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	4603      	mov	r3, r0
 8008c98:	68f8      	ldr	r0, [r7, #12]
 8008c9a:	f000 f8b9 	bl	8008e10 <I2C_RequestMemoryWrite>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d005      	beq.n	8008cb0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e0a9      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	2bff      	cmp	r3, #255	@ 0xff
 8008cb8:	d90e      	bls.n	8008cd8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	22ff      	movs	r2, #255	@ 0xff
 8008cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cc4:	b2da      	uxtb	r2, r3
 8008cc6:	8979      	ldrh	r1, [r7, #10]
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f000 fb65 	bl	80093a0 <I2C_TransferConfig>
 8008cd6:	e00f      	b.n	8008cf8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ce6:	b2da      	uxtb	r2, r3
 8008ce8:	8979      	ldrh	r1, [r7, #10]
 8008cea:	2300      	movs	r3, #0
 8008cec:	9300      	str	r3, [sp, #0]
 8008cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f000 fb54 	bl	80093a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008cf8:	697a      	ldr	r2, [r7, #20]
 8008cfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f000 f958 	bl	8008fb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d001      	beq.n	8008d0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e07b      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d10:	781a      	ldrb	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d1c:	1c5a      	adds	r2, r3, #1
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	b29a      	uxth	r2, r3
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d34:	3b01      	subs	r3, #1
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d034      	beq.n	8008db0 <HAL_I2C_Mem_Write+0x1c8>
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d130      	bne.n	8008db0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	9300      	str	r3, [sp, #0]
 8008d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d54:	2200      	movs	r2, #0
 8008d56:	2180      	movs	r1, #128	@ 0x80
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f000 f8d1 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e04d      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	2bff      	cmp	r3, #255	@ 0xff
 8008d70:	d90e      	bls.n	8008d90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	22ff      	movs	r2, #255	@ 0xff
 8008d76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	8979      	ldrh	r1, [r7, #10]
 8008d80:	2300      	movs	r3, #0
 8008d82:	9300      	str	r3, [sp, #0]
 8008d84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f000 fb09 	bl	80093a0 <I2C_TransferConfig>
 8008d8e:	e00f      	b.n	8008db0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d94:	b29a      	uxth	r2, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d9e:	b2da      	uxtb	r2, r3
 8008da0:	8979      	ldrh	r1, [r7, #10]
 8008da2:	2300      	movs	r3, #0
 8008da4:	9300      	str	r3, [sp, #0]
 8008da6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	f000 faf8 	bl	80093a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d19e      	bne.n	8008cf8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008dba:	697a      	ldr	r2, [r7, #20]
 8008dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 f93e 	bl	8009040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e01a      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	6859      	ldr	r1, [r3, #4]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	4b0a      	ldr	r3, [pc, #40]	@ (8008e0c <HAL_I2C_Mem_Write+0x224>)
 8008de2:	400b      	ands	r3, r1
 8008de4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	e000      	b.n	8008e04 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008e02:	2302      	movs	r3, #2
  }
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3718      	adds	r7, #24
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}
 8008e0c:	fe00e800 	.word	0xfe00e800

08008e10 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af02      	add	r7, sp, #8
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	4608      	mov	r0, r1
 8008e1a:	4611      	mov	r1, r2
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	4603      	mov	r3, r0
 8008e20:	817b      	strh	r3, [r7, #10]
 8008e22:	460b      	mov	r3, r1
 8008e24:	813b      	strh	r3, [r7, #8]
 8008e26:	4613      	mov	r3, r2
 8008e28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008e2a:	88fb      	ldrh	r3, [r7, #6]
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	8979      	ldrh	r1, [r7, #10]
 8008e30:	4b20      	ldr	r3, [pc, #128]	@ (8008eb4 <I2C_RequestMemoryWrite+0xa4>)
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e38:	68f8      	ldr	r0, [r7, #12]
 8008e3a:	f000 fab1 	bl	80093a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e3e:	69fa      	ldr	r2, [r7, #28]
 8008e40:	69b9      	ldr	r1, [r7, #24]
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f000 f8b5 	bl	8008fb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d001      	beq.n	8008e52 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e02c      	b.n	8008eac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008e52:	88fb      	ldrh	r3, [r7, #6]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d105      	bne.n	8008e64 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008e58:	893b      	ldrh	r3, [r7, #8]
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e62:	e015      	b.n	8008e90 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008e64:	893b      	ldrh	r3, [r7, #8]
 8008e66:	0a1b      	lsrs	r3, r3, #8
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	b2da      	uxtb	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e72:	69fa      	ldr	r2, [r7, #28]
 8008e74:	69b9      	ldr	r1, [r7, #24]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 f89b 	bl	8008fb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e012      	b.n	8008eac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008e86:	893b      	ldrh	r3, [r7, #8]
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	2200      	movs	r2, #0
 8008e98:	2180      	movs	r1, #128	@ 0x80
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 f830 	bl	8008f00 <I2C_WaitOnFlagUntilTimeout>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d001      	beq.n	8008eaa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e000      	b.n	8008eac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	80002000 	.word	0x80002000

08008eb8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	699b      	ldr	r3, [r3, #24]
 8008ec6:	f003 0302 	and.w	r3, r3, #2
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	d103      	bne.n	8008ed6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	f003 0301 	and.w	r3, r3, #1
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d007      	beq.n	8008ef4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	699a      	ldr	r2, [r3, #24]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f042 0201 	orr.w	r2, r2, #1
 8008ef2:	619a      	str	r2, [r3, #24]
  }
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	603b      	str	r3, [r7, #0]
 8008f0c:	4613      	mov	r3, r2
 8008f0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f10:	e03b      	b.n	8008f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f12:	69ba      	ldr	r2, [r7, #24]
 8008f14:	6839      	ldr	r1, [r7, #0]
 8008f16:	68f8      	ldr	r0, [r7, #12]
 8008f18:	f000 f962 	bl	80091e0 <I2C_IsErrorOccurred>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d001      	beq.n	8008f26 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e041      	b.n	8008faa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2c:	d02d      	beq.n	8008f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f2e:	f7fc fee9 	bl	8005d04 <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	683a      	ldr	r2, [r7, #0]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d302      	bcc.n	8008f44 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d122      	bne.n	8008f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	699a      	ldr	r2, [r3, #24]
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	bf0c      	ite	eq
 8008f54:	2301      	moveq	r3, #1
 8008f56:	2300      	movne	r3, #0
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	79fb      	ldrb	r3, [r7, #7]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d113      	bne.n	8008f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f66:	f043 0220 	orr.w	r2, r3, #32
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2220      	movs	r2, #32
 8008f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008f86:	2301      	movs	r3, #1
 8008f88:	e00f      	b.n	8008faa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	699a      	ldr	r2, [r3, #24]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	4013      	ands	r3, r2
 8008f94:	68ba      	ldr	r2, [r7, #8]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	bf0c      	ite	eq
 8008f9a:	2301      	moveq	r3, #1
 8008f9c:	2300      	movne	r3, #0
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	79fb      	ldrb	r3, [r7, #7]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d0b4      	beq.n	8008f12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3710      	adds	r7, #16
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b084      	sub	sp, #16
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	60f8      	str	r0, [r7, #12]
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008fbe:	e033      	b.n	8009028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	68b9      	ldr	r1, [r7, #8]
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 f90b 	bl	80091e0 <I2C_IsErrorOccurred>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d001      	beq.n	8008fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e031      	b.n	8009038 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fda:	d025      	beq.n	8009028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fdc:	f7fc fe92 	bl	8005d04 <HAL_GetTick>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d302      	bcc.n	8008ff2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d11a      	bne.n	8009028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	f003 0302 	and.w	r3, r3, #2
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d013      	beq.n	8009028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009004:	f043 0220 	orr.w	r2, r3, #32
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2220      	movs	r2, #32
 8009010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e007      	b.n	8009038 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	2b02      	cmp	r3, #2
 8009034:	d1c4      	bne.n	8008fc0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800904c:	e02f      	b.n	80090ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	68b9      	ldr	r1, [r7, #8]
 8009052:	68f8      	ldr	r0, [r7, #12]
 8009054:	f000 f8c4 	bl	80091e0 <I2C_IsErrorOccurred>
 8009058:	4603      	mov	r3, r0
 800905a:	2b00      	cmp	r3, #0
 800905c:	d001      	beq.n	8009062 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800905e:	2301      	movs	r3, #1
 8009060:	e02d      	b.n	80090be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009062:	f7fc fe4f 	bl	8005d04 <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	429a      	cmp	r2, r3
 8009070:	d302      	bcc.n	8009078 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d11a      	bne.n	80090ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	f003 0320 	and.w	r3, r3, #32
 8009082:	2b20      	cmp	r3, #32
 8009084:	d013      	beq.n	80090ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800908a:	f043 0220 	orr.w	r2, r3, #32
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2220      	movs	r2, #32
 8009096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2200      	movs	r2, #0
 800909e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2200      	movs	r2, #0
 80090a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e007      	b.n	80090be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	699b      	ldr	r3, [r3, #24]
 80090b4:	f003 0320 	and.w	r3, r3, #32
 80090b8:	2b20      	cmp	r3, #32
 80090ba:	d1c8      	bne.n	800904e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80090d8:	e071      	b.n	80091be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	68b9      	ldr	r1, [r7, #8]
 80090de:	68f8      	ldr	r0, [r7, #12]
 80090e0:	f000 f87e 	bl	80091e0 <I2C_IsErrorOccurred>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d001      	beq.n	80090ee <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b20      	cmp	r3, #32
 80090fa:	d13b      	bne.n	8009174 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80090fc:	7dfb      	ldrb	r3, [r7, #23]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d138      	bne.n	8009174 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	f003 0304 	and.w	r3, r3, #4
 800910c:	2b04      	cmp	r3, #4
 800910e:	d105      	bne.n	800911c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009118:	2300      	movs	r3, #0
 800911a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	699b      	ldr	r3, [r3, #24]
 8009122:	f003 0310 	and.w	r3, r3, #16
 8009126:	2b10      	cmp	r3, #16
 8009128:	d121      	bne.n	800916e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2210      	movs	r2, #16
 8009130:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2204      	movs	r2, #4
 8009136:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2220      	movs	r2, #32
 800913e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6859      	ldr	r1, [r3, #4]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	4b24      	ldr	r3, [pc, #144]	@ (80091dc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800914c:	400b      	ands	r3, r1
 800914e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2220      	movs	r2, #32
 8009154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2200      	movs	r2, #0
 800915c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2200      	movs	r2, #0
 8009164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	75fb      	strb	r3, [r7, #23]
 800916c:	e002      	b.n	8009174 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009174:	f7fc fdc6 	bl	8005d04 <HAL_GetTick>
 8009178:	4602      	mov	r2, r0
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	1ad3      	subs	r3, r2, r3
 800917e:	68ba      	ldr	r2, [r7, #8]
 8009180:	429a      	cmp	r2, r3
 8009182:	d302      	bcc.n	800918a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d119      	bne.n	80091be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800918a:	7dfb      	ldrb	r3, [r7, #23]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d116      	bne.n	80091be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	f003 0304 	and.w	r3, r3, #4
 800919a:	2b04      	cmp	r3, #4
 800919c:	d00f      	beq.n	80091be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091a2:	f043 0220 	orr.w	r2, r3, #32
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2220      	movs	r2, #32
 80091ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	f003 0304 	and.w	r3, r3, #4
 80091c8:	2b04      	cmp	r3, #4
 80091ca:	d002      	beq.n	80091d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80091cc:	7dfb      	ldrb	r3, [r7, #23]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d083      	beq.n	80090da <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80091d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3718      	adds	r7, #24
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	fe00e800 	.word	0xfe00e800

080091e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b08a      	sub	sp, #40	@ 0x28
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091ec:	2300      	movs	r3, #0
 80091ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80091fa:	2300      	movs	r3, #0
 80091fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009202:	69bb      	ldr	r3, [r7, #24]
 8009204:	f003 0310 	and.w	r3, r3, #16
 8009208:	2b00      	cmp	r3, #0
 800920a:	d068      	beq.n	80092de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2210      	movs	r2, #16
 8009212:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009214:	e049      	b.n	80092aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921c:	d045      	beq.n	80092aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800921e:	f7fc fd71 	bl	8005d04 <HAL_GetTick>
 8009222:	4602      	mov	r2, r0
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	429a      	cmp	r2, r3
 800922c:	d302      	bcc.n	8009234 <I2C_IsErrorOccurred+0x54>
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d13a      	bne.n	80092aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800923e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009246:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009252:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009256:	d121      	bne.n	800929c <I2C_IsErrorOccurred+0xbc>
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800925e:	d01d      	beq.n	800929c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009260:	7cfb      	ldrb	r3, [r7, #19]
 8009262:	2b20      	cmp	r3, #32
 8009264:	d01a      	beq.n	800929c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009274:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009276:	f7fc fd45 	bl	8005d04 <HAL_GetTick>
 800927a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800927c:	e00e      	b.n	800929c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800927e:	f7fc fd41 	bl	8005d04 <HAL_GetTick>
 8009282:	4602      	mov	r2, r0
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	1ad3      	subs	r3, r2, r3
 8009288:	2b19      	cmp	r3, #25
 800928a:	d907      	bls.n	800929c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800928c:	6a3b      	ldr	r3, [r7, #32]
 800928e:	f043 0320 	orr.w	r3, r3, #32
 8009292:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800929a:	e006      	b.n	80092aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	699b      	ldr	r3, [r3, #24]
 80092a2:	f003 0320 	and.w	r3, r3, #32
 80092a6:	2b20      	cmp	r3, #32
 80092a8:	d1e9      	bne.n	800927e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	699b      	ldr	r3, [r3, #24]
 80092b0:	f003 0320 	and.w	r3, r3, #32
 80092b4:	2b20      	cmp	r3, #32
 80092b6:	d003      	beq.n	80092c0 <I2C_IsErrorOccurred+0xe0>
 80092b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d0aa      	beq.n	8009216 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80092c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d103      	bne.n	80092d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	2220      	movs	r2, #32
 80092ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80092d0:	6a3b      	ldr	r3, [r7, #32]
 80092d2:	f043 0304 	orr.w	r3, r3, #4
 80092d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	699b      	ldr	r3, [r3, #24]
 80092e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00b      	beq.n	8009308 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80092f0:	6a3b      	ldr	r3, [r7, #32]
 80092f2:	f043 0301 	orr.w	r3, r3, #1
 80092f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009300:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00b      	beq.n	800932a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009312:	6a3b      	ldr	r3, [r7, #32]
 8009314:	f043 0308 	orr.w	r3, r3, #8
 8009318:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009322:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00b      	beq.n	800934c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009334:	6a3b      	ldr	r3, [r7, #32]
 8009336:	f043 0302 	orr.w	r3, r3, #2
 800933a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009344:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800934c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009350:	2b00      	cmp	r3, #0
 8009352:	d01c      	beq.n	800938e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f7ff fdaf 	bl	8008eb8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	6859      	ldr	r1, [r3, #4]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	4b0d      	ldr	r3, [pc, #52]	@ (800939c <I2C_IsErrorOccurred+0x1bc>)
 8009366:	400b      	ands	r3, r1
 8009368:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800936e:	6a3b      	ldr	r3, [r7, #32]
 8009370:	431a      	orrs	r2, r3
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2220      	movs	r2, #32
 800937a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800938e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009392:	4618      	mov	r0, r3
 8009394:	3728      	adds	r7, #40	@ 0x28
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	fe00e800 	.word	0xfe00e800

080093a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b087      	sub	sp, #28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	607b      	str	r3, [r7, #4]
 80093aa:	460b      	mov	r3, r1
 80093ac:	817b      	strh	r3, [r7, #10]
 80093ae:	4613      	mov	r3, r2
 80093b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093b2:	897b      	ldrh	r3, [r7, #10]
 80093b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80093b8:	7a7b      	ldrb	r3, [r7, #9]
 80093ba:	041b      	lsls	r3, r3, #16
 80093bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	4313      	orrs	r3, r2
 80093ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685a      	ldr	r2, [r3, #4]
 80093d6:	6a3b      	ldr	r3, [r7, #32]
 80093d8:	0d5b      	lsrs	r3, r3, #21
 80093da:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80093de:	4b08      	ldr	r3, [pc, #32]	@ (8009400 <I2C_TransferConfig+0x60>)
 80093e0:	430b      	orrs	r3, r1
 80093e2:	43db      	mvns	r3, r3
 80093e4:	ea02 0103 	and.w	r1, r2, r3
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80093f2:	bf00      	nop
 80093f4:	371c      	adds	r7, #28
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	03ff63ff 	.word	0x03ff63ff

08009404 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009404:	b480      	push	{r7}
 8009406:	b083      	sub	sp, #12
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009414:	b2db      	uxtb	r3, r3
 8009416:	2b20      	cmp	r3, #32
 8009418:	d138      	bne.n	800948c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009420:	2b01      	cmp	r3, #1
 8009422:	d101      	bne.n	8009428 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009424:	2302      	movs	r3, #2
 8009426:	e032      	b.n	800948e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2201      	movs	r2, #1
 800942c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2224      	movs	r2, #36	@ 0x24
 8009434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	681a      	ldr	r2, [r3, #0]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f022 0201 	bic.w	r2, r2, #1
 8009446:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009456:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	6819      	ldr	r1, [r3, #0]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	430a      	orrs	r2, r1
 8009466:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f042 0201 	orr.w	r2, r2, #1
 8009476:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2220      	movs	r2, #32
 800947c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2200      	movs	r2, #0
 8009484:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009488:	2300      	movs	r3, #0
 800948a:	e000      	b.n	800948e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800948c:	2302      	movs	r3, #2
  }
}
 800948e:	4618      	mov	r0, r3
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr

0800949a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800949a:	b480      	push	{r7}
 800949c:	b085      	sub	sp, #20
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
 80094a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b20      	cmp	r3, #32
 80094ae:	d139      	bne.n	8009524 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d101      	bne.n	80094be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80094ba:	2302      	movs	r3, #2
 80094bc:	e033      	b.n	8009526 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2201      	movs	r2, #1
 80094c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2224      	movs	r2, #36	@ 0x24
 80094ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 0201 	bic.w	r2, r2, #1
 80094dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80094ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	021b      	lsls	r3, r3, #8
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f042 0201 	orr.w	r2, r2, #1
 800950e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2220      	movs	r2, #32
 8009514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2200      	movs	r2, #0
 800951c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009520:	2300      	movs	r3, #0
 8009522:	e000      	b.n	8009526 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009524:	2302      	movs	r3, #2
  }
}
 8009526:	4618      	mov	r0, r3
 8009528:	3714      	adds	r7, #20
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr

08009532 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b084      	sub	sp, #16
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d101      	bne.n	8009544 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	e0c0      	b.n	80096c6 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800954a:	b2db      	uxtb	r3, r3
 800954c:	2b00      	cmp	r3, #0
 800954e:	d106      	bne.n	800955e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f008 f827 	bl	80115ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2203      	movs	r2, #3
 8009562:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4618      	mov	r0, r3
 800956c:	f004 fa87 	bl	800da7e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009570:	2300      	movs	r3, #0
 8009572:	73fb      	strb	r3, [r7, #15]
 8009574:	e03e      	b.n	80095f4 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009576:	7bfa      	ldrb	r2, [r7, #15]
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	4613      	mov	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	4413      	add	r3, r2
 8009580:	00db      	lsls	r3, r3, #3
 8009582:	440b      	add	r3, r1
 8009584:	3311      	adds	r3, #17
 8009586:	2201      	movs	r2, #1
 8009588:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800958a:	7bfa      	ldrb	r2, [r7, #15]
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	4613      	mov	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4413      	add	r3, r2
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	440b      	add	r3, r1
 8009598:	3310      	adds	r3, #16
 800959a:	7bfa      	ldrb	r2, [r7, #15]
 800959c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800959e:	7bfa      	ldrb	r2, [r7, #15]
 80095a0:	6879      	ldr	r1, [r7, #4]
 80095a2:	4613      	mov	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4413      	add	r3, r2
 80095a8:	00db      	lsls	r3, r3, #3
 80095aa:	440b      	add	r3, r1
 80095ac:	3313      	adds	r3, #19
 80095ae:	2200      	movs	r2, #0
 80095b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80095b2:	7bfa      	ldrb	r2, [r7, #15]
 80095b4:	6879      	ldr	r1, [r7, #4]
 80095b6:	4613      	mov	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	4413      	add	r3, r2
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	440b      	add	r3, r1
 80095c0:	3320      	adds	r3, #32
 80095c2:	2200      	movs	r2, #0
 80095c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80095c6:	7bfa      	ldrb	r2, [r7, #15]
 80095c8:	6879      	ldr	r1, [r7, #4]
 80095ca:	4613      	mov	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4413      	add	r3, r2
 80095d0:	00db      	lsls	r3, r3, #3
 80095d2:	440b      	add	r3, r1
 80095d4:	3324      	adds	r3, #36	@ 0x24
 80095d6:	2200      	movs	r2, #0
 80095d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80095da:	7bfb      	ldrb	r3, [r7, #15]
 80095dc:	6879      	ldr	r1, [r7, #4]
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	4613      	mov	r3, r2
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	4413      	add	r3, r2
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	440b      	add	r3, r1
 80095ea:	2200      	movs	r2, #0
 80095ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095ee:	7bfb      	ldrb	r3, [r7, #15]
 80095f0:	3301      	adds	r3, #1
 80095f2:	73fb      	strb	r3, [r7, #15]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	791b      	ldrb	r3, [r3, #4]
 80095f8:	7bfa      	ldrb	r2, [r7, #15]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d3bb      	bcc.n	8009576 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095fe:	2300      	movs	r3, #0
 8009600:	73fb      	strb	r3, [r7, #15]
 8009602:	e044      	b.n	800968e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009604:	7bfa      	ldrb	r2, [r7, #15]
 8009606:	6879      	ldr	r1, [r7, #4]
 8009608:	4613      	mov	r3, r2
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4413      	add	r3, r2
 800960e:	00db      	lsls	r3, r3, #3
 8009610:	440b      	add	r3, r1
 8009612:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009616:	2200      	movs	r2, #0
 8009618:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800961a:	7bfa      	ldrb	r2, [r7, #15]
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	4413      	add	r3, r2
 8009624:	00db      	lsls	r3, r3, #3
 8009626:	440b      	add	r3, r1
 8009628:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800962c:	7bfa      	ldrb	r2, [r7, #15]
 800962e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009630:	7bfa      	ldrb	r2, [r7, #15]
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4613      	mov	r3, r2
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	4413      	add	r3, r2
 800963a:	00db      	lsls	r3, r3, #3
 800963c:	440b      	add	r3, r1
 800963e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009642:	2200      	movs	r2, #0
 8009644:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009646:	7bfa      	ldrb	r2, [r7, #15]
 8009648:	6879      	ldr	r1, [r7, #4]
 800964a:	4613      	mov	r3, r2
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	4413      	add	r3, r2
 8009650:	00db      	lsls	r3, r3, #3
 8009652:	440b      	add	r3, r1
 8009654:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800965c:	7bfa      	ldrb	r2, [r7, #15]
 800965e:	6879      	ldr	r1, [r7, #4]
 8009660:	4613      	mov	r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	00db      	lsls	r3, r3, #3
 8009668:	440b      	add	r3, r1
 800966a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800966e:	2200      	movs	r2, #0
 8009670:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009672:	7bfa      	ldrb	r2, [r7, #15]
 8009674:	6879      	ldr	r1, [r7, #4]
 8009676:	4613      	mov	r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	4413      	add	r3, r2
 800967c:	00db      	lsls	r3, r3, #3
 800967e:	440b      	add	r3, r1
 8009680:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009684:	2200      	movs	r2, #0
 8009686:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009688:	7bfb      	ldrb	r3, [r7, #15]
 800968a:	3301      	adds	r3, #1
 800968c:	73fb      	strb	r3, [r7, #15]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	791b      	ldrb	r3, [r3, #4]
 8009692:	7bfa      	ldrb	r2, [r7, #15]
 8009694:	429a      	cmp	r2, r3
 8009696:	d3b5      	bcc.n	8009604 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6818      	ldr	r0, [r3, #0]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	3304      	adds	r3, #4
 80096a0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80096a4:	f004 fa06 	bl	800dab4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	7a9b      	ldrb	r3, [r3, #10]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d102      	bne.n	80096c4 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f001 fc0e 	bl	800aee0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d101      	bne.n	80096e4 <HAL_PCD_Start+0x16>
 80096e0:	2302      	movs	r3, #2
 80096e2:	e012      	b.n	800970a <HAL_PCD_Start+0x3c>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2201      	movs	r2, #1
 80096e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4618      	mov	r0, r3
 80096f2:	f004 f9ad 	bl	800da50 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4618      	mov	r0, r3
 80096fc:	f005 ff8a 	bl	800f614 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2200      	movs	r2, #0
 8009704:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b084      	sub	sp, #16
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4618      	mov	r0, r3
 8009720:	f005 ff8f 	bl	800f642 <USB_ReadInterrupts>
 8009724:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800972c:	2b00      	cmp	r3, #0
 800972e:	d003      	beq.n	8009738 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 fb06 	bl	8009d42 <PCD_EP_ISR_Handler>

    return;
 8009736:	e110      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800973e:	2b00      	cmp	r3, #0
 8009740:	d013      	beq.n	800976a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800974a:	b29a      	uxth	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009754:	b292      	uxth	r2, r2
 8009756:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f007 ffb7 	bl	80116ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009760:	2100      	movs	r1, #0
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f8fc 	bl	8009960 <HAL_PCD_SetAddress>

    return;
 8009768:	e0f7      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00c      	beq.n	800978e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800977c:	b29a      	uxth	r2, r3
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009786:	b292      	uxth	r2, r2
 8009788:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800978c:	e0e5      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00c      	beq.n	80097b2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097aa:	b292      	uxth	r2, r2
 80097ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80097b0:	e0d3      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d034      	beq.n	8009826 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80097c4:	b29a      	uxth	r2, r3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f022 0204 	bic.w	r2, r2, #4
 80097ce:	b292      	uxth	r2, r2
 80097d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80097dc:	b29a      	uxth	r2, r3
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f022 0208 	bic.w	r2, r2, #8
 80097e6:	b292      	uxth	r2, r2
 80097e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d107      	bne.n	8009806 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80097fe:	2100      	movs	r1, #0
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f008 f957 	bl	8011ab4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f007 ff9a 	bl	8011740 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009814:	b29a      	uxth	r2, r3
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800981e:	b292      	uxth	r2, r2
 8009820:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009824:	e099      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800982c:	2b00      	cmp	r3, #0
 800982e:	d027      	beq.n	8009880 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009838:	b29a      	uxth	r2, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f042 0208 	orr.w	r2, r2, #8
 8009842:	b292      	uxth	r2, r2
 8009844:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009850:	b29a      	uxth	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800985a:	b292      	uxth	r2, r2
 800985c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009868:	b29a      	uxth	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f042 0204 	orr.w	r2, r2, #4
 8009872:	b292      	uxth	r2, r2
 8009874:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f007 ff47 	bl	801170c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800987e:	e06c      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009886:	2b00      	cmp	r3, #0
 8009888:	d040      	beq.n	800990c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009892:	b29a      	uxth	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800989c:	b292      	uxth	r2, r2
 800989e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d12b      	bne.n	8009904 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f042 0204 	orr.w	r2, r2, #4
 80098be:	b292      	uxth	r2, r2
 80098c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80098cc:	b29a      	uxth	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f042 0208 	orr.w	r2, r2, #8
 80098d6:	b292      	uxth	r2, r2
 80098d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	089b      	lsrs	r3, r3, #2
 80098f0:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80098fa:	2101      	movs	r1, #1
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f008 f8d9 	bl	8011ab4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009902:	e02a      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f007 ff01 	bl	801170c <HAL_PCD_SuspendCallback>
    return;
 800990a:	e026      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009912:	2b00      	cmp	r3, #0
 8009914:	d00f      	beq.n	8009936 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800991e:	b29a      	uxth	r2, r3
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009928:	b292      	uxth	r2, r2
 800992a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f007 febf 	bl	80116b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009934:	e011      	b.n	800995a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00c      	beq.n	800995a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009948:	b29a      	uxth	r2, r3
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009952:	b292      	uxth	r2, r2
 8009954:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009958:	bf00      	nop
  }
}
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b082      	sub	sp, #8
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	460b      	mov	r3, r1
 800996a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_PCD_SetAddress+0x1a>
 8009976:	2302      	movs	r3, #2
 8009978:	e012      	b.n	80099a0 <HAL_PCD_SetAddress+0x40>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	78fa      	ldrb	r2, [r7, #3]
 8009986:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	78fa      	ldrb	r2, [r7, #3]
 800998e:	4611      	mov	r1, r2
 8009990:	4618      	mov	r0, r3
 8009992:	f005 fe2b 	bl	800f5ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800999e:	2300      	movs	r3, #0
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3708      	adds	r7, #8
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	4608      	mov	r0, r1
 80099b2:	4611      	mov	r1, r2
 80099b4:	461a      	mov	r2, r3
 80099b6:	4603      	mov	r3, r0
 80099b8:	70fb      	strb	r3, [r7, #3]
 80099ba:	460b      	mov	r3, r1
 80099bc:	803b      	strh	r3, [r7, #0]
 80099be:	4613      	mov	r3, r2
 80099c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80099c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	da0e      	bge.n	80099ec <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80099ce:	78fb      	ldrb	r3, [r7, #3]
 80099d0:	f003 0207 	and.w	r2, r3, #7
 80099d4:	4613      	mov	r3, r2
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	4413      	add	r3, r2
 80099da:	00db      	lsls	r3, r3, #3
 80099dc:	3310      	adds	r3, #16
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	4413      	add	r3, r2
 80099e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2201      	movs	r2, #1
 80099e8:	705a      	strb	r2, [r3, #1]
 80099ea:	e00e      	b.n	8009a0a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80099ec:	78fb      	ldrb	r3, [r7, #3]
 80099ee:	f003 0207 	and.w	r2, r3, #7
 80099f2:	4613      	mov	r3, r2
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	4413      	add	r3, r2
 80099f8:	00db      	lsls	r3, r3, #3
 80099fa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	4413      	add	r3, r2
 8009a02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2200      	movs	r2, #0
 8009a08:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009a0a:	78fb      	ldrb	r3, [r7, #3]
 8009a0c:	f003 0307 	and.w	r3, r3, #7
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009a16:	883b      	ldrh	r3, [r7, #0]
 8009a18:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	78ba      	ldrb	r2, [r7, #2]
 8009a24:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009a26:	78bb      	ldrb	r3, [r7, #2]
 8009a28:	2b02      	cmp	r3, #2
 8009a2a:	d102      	bne.n	8009a32 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d101      	bne.n	8009a40 <HAL_PCD_EP_Open+0x98>
 8009a3c:	2302      	movs	r3, #2
 8009a3e:	e00e      	b.n	8009a5e <HAL_PCD_EP_Open+0xb6>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2201      	movs	r2, #1
 8009a44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	68f9      	ldr	r1, [r7, #12]
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f004 f84e 	bl	800daf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009a5c:	7afb      	ldrb	r3, [r7, #11]
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3710      	adds	r7, #16
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b084      	sub	sp, #16
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	da0e      	bge.n	8009a98 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a7a:	78fb      	ldrb	r3, [r7, #3]
 8009a7c:	f003 0207 	and.w	r2, r3, #7
 8009a80:	4613      	mov	r3, r2
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	4413      	add	r3, r2
 8009a86:	00db      	lsls	r3, r3, #3
 8009a88:	3310      	adds	r3, #16
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2201      	movs	r2, #1
 8009a94:	705a      	strb	r2, [r3, #1]
 8009a96:	e00e      	b.n	8009ab6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a98:	78fb      	ldrb	r3, [r7, #3]
 8009a9a:	f003 0207 	and.w	r2, r3, #7
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	4413      	add	r3, r2
 8009aa4:	00db      	lsls	r3, r3, #3
 8009aa6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	4413      	add	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009ab6:	78fb      	ldrb	r3, [r7, #3]
 8009ab8:	f003 0307 	and.w	r3, r3, #7
 8009abc:	b2da      	uxtb	r2, r3
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d101      	bne.n	8009ad0 <HAL_PCD_EP_Close+0x6a>
 8009acc:	2302      	movs	r3, #2
 8009ace:	e00e      	b.n	8009aee <HAL_PCD_EP_Close+0x88>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	68f9      	ldr	r1, [r7, #12]
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f004 fcee 	bl	800e4c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	b086      	sub	sp, #24
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	60f8      	str	r0, [r7, #12]
 8009afe:	607a      	str	r2, [r7, #4]
 8009b00:	603b      	str	r3, [r7, #0]
 8009b02:	460b      	mov	r3, r1
 8009b04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b06:	7afb      	ldrb	r3, [r7, #11]
 8009b08:	f003 0207 	and.w	r2, r3, #7
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4413      	add	r3, r2
 8009b12:	00db      	lsls	r3, r3, #3
 8009b14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	4413      	add	r3, r2
 8009b1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	683a      	ldr	r2, [r7, #0]
 8009b28:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	2200      	movs	r2, #0
 8009b34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b36:	7afb      	ldrb	r3, [r7, #11]
 8009b38:	f003 0307 	and.w	r3, r3, #7
 8009b3c:	b2da      	uxtb	r2, r3
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	6979      	ldr	r1, [r7, #20]
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f004 fea6 	bl	800e89a <USB_EPStartXfer>

  return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	460b      	mov	r3, r1
 8009b62:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009b64:	78fb      	ldrb	r3, [r7, #3]
 8009b66:	f003 0207 	and.w	r2, r3, #7
 8009b6a:	6879      	ldr	r1, [r7, #4]
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4413      	add	r3, r2
 8009b72:	00db      	lsls	r3, r3, #3
 8009b74:	440b      	add	r3, r1
 8009b76:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009b7a:	681b      	ldr	r3, [r3, #0]
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b086      	sub	sp, #24
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	607a      	str	r2, [r7, #4]
 8009b92:	603b      	str	r3, [r7, #0]
 8009b94:	460b      	mov	r3, r1
 8009b96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b98:	7afb      	ldrb	r3, [r7, #11]
 8009b9a:	f003 0207 	and.w	r2, r3, #7
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	4413      	add	r3, r2
 8009ba4:	00db      	lsls	r3, r3, #3
 8009ba6:	3310      	adds	r3, #16
 8009ba8:	68fa      	ldr	r2, [r7, #12]
 8009baa:	4413      	add	r3, r2
 8009bac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	683a      	ldr	r2, [r7, #0]
 8009bb8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bd4:	7afb      	ldrb	r3, [r7, #11]
 8009bd6:	f003 0307 	and.w	r3, r3, #7
 8009bda:	b2da      	uxtb	r2, r3
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	6979      	ldr	r1, [r7, #20]
 8009be6:	4618      	mov	r0, r3
 8009be8:	f004 fe57 	bl	800e89a <USB_EPStartXfer>

  return HAL_OK;
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3718      	adds	r7, #24
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b084      	sub	sp, #16
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	460b      	mov	r3, r1
 8009c00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009c02:	78fb      	ldrb	r3, [r7, #3]
 8009c04:	f003 0307 	and.w	r3, r3, #7
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	7912      	ldrb	r2, [r2, #4]
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d901      	bls.n	8009c14 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009c10:	2301      	movs	r3, #1
 8009c12:	e03e      	b.n	8009c92 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	da0e      	bge.n	8009c3a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c1c:	78fb      	ldrb	r3, [r7, #3]
 8009c1e:	f003 0207 	and.w	r2, r3, #7
 8009c22:	4613      	mov	r3, r2
 8009c24:	009b      	lsls	r3, r3, #2
 8009c26:	4413      	add	r3, r2
 8009c28:	00db      	lsls	r3, r3, #3
 8009c2a:	3310      	adds	r3, #16
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	4413      	add	r3, r2
 8009c30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2201      	movs	r2, #1
 8009c36:	705a      	strb	r2, [r3, #1]
 8009c38:	e00c      	b.n	8009c54 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009c3a:	78fa      	ldrb	r2, [r7, #3]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	4413      	add	r3, r2
 8009c42:	00db      	lsls	r3, r3, #3
 8009c44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	4413      	add	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2200      	movs	r2, #0
 8009c52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2201      	movs	r2, #1
 8009c58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c5a:	78fb      	ldrb	r3, [r7, #3]
 8009c5c:	f003 0307 	and.w	r3, r3, #7
 8009c60:	b2da      	uxtb	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d101      	bne.n	8009c74 <HAL_PCD_EP_SetStall+0x7e>
 8009c70:	2302      	movs	r3, #2
 8009c72:	e00e      	b.n	8009c92 <HAL_PCD_EP_SetStall+0x9c>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	68f9      	ldr	r1, [r7, #12]
 8009c82:	4618      	mov	r0, r3
 8009c84:	f005 fbb8 	bl	800f3f8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009c90:	2300      	movs	r3, #0
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}

08009c9a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009c9a:	b580      	push	{r7, lr}
 8009c9c:	b084      	sub	sp, #16
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009ca6:	78fb      	ldrb	r3, [r7, #3]
 8009ca8:	f003 030f 	and.w	r3, r3, #15
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	7912      	ldrb	r2, [r2, #4]
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d901      	bls.n	8009cb8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e040      	b.n	8009d3a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009cb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	da0e      	bge.n	8009cde <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cc0:	78fb      	ldrb	r3, [r7, #3]
 8009cc2:	f003 0207 	and.w	r2, r3, #7
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	00db      	lsls	r3, r3, #3
 8009cce:	3310      	adds	r3, #16
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	4413      	add	r3, r2
 8009cd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	705a      	strb	r2, [r3, #1]
 8009cdc:	e00e      	b.n	8009cfc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009cde:	78fb      	ldrb	r3, [r7, #3]
 8009ce0:	f003 0207 	and.w	r2, r3, #7
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	00db      	lsls	r3, r3, #3
 8009cec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	4413      	add	r3, r2
 8009cf4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d02:	78fb      	ldrb	r3, [r7, #3]
 8009d04:	f003 0307 	and.w	r3, r3, #7
 8009d08:	b2da      	uxtb	r2, r3
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d101      	bne.n	8009d1c <HAL_PCD_EP_ClrStall+0x82>
 8009d18:	2302      	movs	r3, #2
 8009d1a:	e00e      	b.n	8009d3a <HAL_PCD_EP_ClrStall+0xa0>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	68f9      	ldr	r1, [r7, #12]
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f005 fbb5 	bl	800f49a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b092      	sub	sp, #72	@ 0x48
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009d4a:	e333      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d54:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8009d56:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009d58:	b2db      	uxtb	r3, r3
 8009d5a:	f003 030f 	and.w	r3, r3, #15
 8009d5e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8009d62:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	f040 8108 	bne.w	8009f7c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8009d6c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009d6e:	f003 0310 	and.w	r3, r3, #16
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d14c      	bne.n	8009e10 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	881b      	ldrh	r3, [r3, #0]
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8009d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d86:	813b      	strh	r3, [r7, #8]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	893b      	ldrh	r3, [r7, #8]
 8009d8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	3310      	adds	r3, #16
 8009d9e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009da8:	b29b      	uxth	r3, r3
 8009daa:	461a      	mov	r2, r3
 8009dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	00db      	lsls	r3, r3, #3
 8009db2:	4413      	add	r3, r2
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	6812      	ldr	r2, [r2, #0]
 8009db8:	4413      	add	r3, r2
 8009dba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009dbe:	881b      	ldrh	r3, [r3, #0]
 8009dc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009dc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dc6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8009dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dca:	695a      	ldr	r2, [r3, #20]
 8009dcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dce:	69db      	ldr	r3, [r3, #28]
 8009dd0:	441a      	add	r2, r3
 8009dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dd4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8009dd6:	2100      	movs	r1, #0
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f007 fc50 	bl	801167e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	7b1b      	ldrb	r3, [r3, #12]
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f000 82e5 	beq.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
 8009dea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dec:	699b      	ldr	r3, [r3, #24]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f040 82e0 	bne.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	7b1b      	ldrb	r3, [r3, #12]
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	731a      	strb	r2, [r3, #12]
 8009e0e:	e2d1      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e16:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	881b      	ldrh	r3, [r3, #0]
 8009e1e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8009e20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009e22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d032      	beq.n	8009e90 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	461a      	mov	r2, r3
 8009e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	00db      	lsls	r3, r3, #3
 8009e3c:	4413      	add	r3, r2
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	6812      	ldr	r2, [r2, #0]
 8009e42:	4413      	add	r3, r2
 8009e44:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e48:	881b      	ldrh	r3, [r3, #0]
 8009e4a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009e4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e50:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6818      	ldr	r0, [r3, #0]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8009e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e5e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8009e60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e62:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	f005 fc3f 	bl	800f6e8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	881b      	ldrh	r3, [r3, #0]
 8009e70:	b29a      	uxth	r2, r3
 8009e72:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009e76:	4013      	ands	r3, r2
 8009e78:	817b      	strh	r3, [r7, #10]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	897a      	ldrh	r2, [r7, #10]
 8009e80:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009e84:	b292      	uxth	r2, r2
 8009e86:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f007 fbcb 	bl	8011624 <HAL_PCD_SetupStageCallback>
 8009e8e:	e291      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009e90:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	f280 828d 	bge.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	881b      	ldrh	r3, [r3, #0]
 8009ea0:	b29a      	uxth	r2, r3
 8009ea2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009ea6:	4013      	ands	r3, r2
 8009ea8:	81fb      	strh	r3, [r7, #14]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	89fa      	ldrh	r2, [r7, #14]
 8009eb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009eb4:	b292      	uxth	r2, r2
 8009eb6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	00db      	lsls	r3, r3, #3
 8009eca:	4413      	add	r3, r2
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	6812      	ldr	r2, [r2, #0]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ed6:	881b      	ldrh	r3, [r3, #0]
 8009ed8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009edc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ede:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8009ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ee2:	69db      	ldr	r3, [r3, #28]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d019      	beq.n	8009f1c <PCD_EP_ISR_Handler+0x1da>
 8009ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009eea:	695b      	ldr	r3, [r3, #20]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d015      	beq.n	8009f1c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6818      	ldr	r0, [r3, #0]
 8009ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ef6:	6959      	ldr	r1, [r3, #20]
 8009ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009efa:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8009efc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009efe:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	f005 fbf1 	bl	800f6e8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8009f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f08:	695a      	ldr	r2, [r3, #20]
 8009f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f0c:	69db      	ldr	r3, [r3, #28]
 8009f0e:	441a      	add	r2, r3
 8009f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f12:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8009f14:	2100      	movs	r1, #0
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f007 fb96 	bl	8011648 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	881b      	ldrh	r3, [r3, #0]
 8009f22:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009f24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009f26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f040 8242 	bne.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
 8009f30:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009f32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009f36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f3a:	f000 823b 	beq.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	881b      	ldrh	r3, [r3, #0]
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f4e:	81bb      	strh	r3, [r7, #12]
 8009f50:	89bb      	ldrh	r3, [r7, #12]
 8009f52:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009f56:	81bb      	strh	r3, [r7, #12]
 8009f58:	89bb      	ldrh	r3, [r7, #12]
 8009f5a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009f5e:	81bb      	strh	r3, [r7, #12]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	89bb      	ldrh	r3, [r7, #12]
 8009f66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	8013      	strh	r3, [r2, #0]
 8009f7a:	e21b      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	461a      	mov	r2, r3
 8009f82:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	4413      	add	r3, r2
 8009f8a:	881b      	ldrh	r3, [r3, #0]
 8009f8c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009f8e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f280 80f1 	bge.w	800a17a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	4413      	add	r3, r2
 8009fa6:	881b      	ldrh	r3, [r3, #0]
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009fae:	4013      	ands	r3, r2
 8009fb0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009fbc:	009b      	lsls	r3, r3, #2
 8009fbe:	4413      	add	r3, r2
 8009fc0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8009fc2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009fc6:	b292      	uxth	r2, r2
 8009fc8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8009fca:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8009fce:	4613      	mov	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	4413      	add	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	4413      	add	r3, r2
 8009fde:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8009fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fe2:	7b1b      	ldrb	r3, [r3, #12]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d123      	bne.n	800a030 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	00db      	lsls	r3, r3, #3
 8009ffa:	4413      	add	r3, r2
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	6812      	ldr	r2, [r2, #0]
 800a000:	4413      	add	r3, r2
 800a002:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a006:	881b      	ldrh	r3, [r3, #0]
 800a008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a00c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a010:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a014:	2b00      	cmp	r3, #0
 800a016:	f000 808b 	beq.w	800a130 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6818      	ldr	r0, [r3, #0]
 800a01e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a020:	6959      	ldr	r1, [r3, #20]
 800a022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a024:	88da      	ldrh	r2, [r3, #6]
 800a026:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a02a:	f005 fb5d 	bl	800f6e8 <USB_ReadPMA>
 800a02e:	e07f      	b.n	800a130 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a032:	78db      	ldrb	r3, [r3, #3]
 800a034:	2b02      	cmp	r3, #2
 800a036:	d109      	bne.n	800a04c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a038:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a03a:	461a      	mov	r2, r3
 800a03c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 f9c6 	bl	800a3d0 <HAL_PCD_EP_DB_Receive>
 800a044:	4603      	mov	r3, r0
 800a046:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a04a:	e071      	b.n	800a130 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	461a      	mov	r2, r3
 800a052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	4413      	add	r3, r2
 800a05a:	881b      	ldrh	r3, [r3, #0]
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a066:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	461a      	mov	r2, r3
 800a06e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	441a      	add	r2, r3
 800a076:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a078:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a07c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a080:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a084:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a088:	b29b      	uxth	r3, r3
 800a08a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	461a      	mov	r2, r3
 800a092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	4413      	add	r3, r2
 800a09a:	881b      	ldrh	r3, [r3, #0]
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d022      	beq.n	800a0ec <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	00db      	lsls	r3, r3, #3
 800a0b8:	4413      	add	r3, r2
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	6812      	ldr	r2, [r2, #0]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a0c4:	881b      	ldrh	r3, [r3, #0]
 800a0c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a0ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d02c      	beq.n	800a130 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6818      	ldr	r0, [r3, #0]
 800a0da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0dc:	6959      	ldr	r1, [r3, #20]
 800a0de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e0:	891a      	ldrh	r2, [r3, #8]
 800a0e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0e6:	f005 faff 	bl	800f6e8 <USB_ReadPMA>
 800a0ea:	e021      	b.n	800a130 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	00db      	lsls	r3, r3, #3
 800a0fe:	4413      	add	r3, r2
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	6812      	ldr	r2, [r2, #0]
 800a104:	4413      	add	r3, r2
 800a106:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a10a:	881b      	ldrh	r3, [r3, #0]
 800a10c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a110:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a114:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d009      	beq.n	800a130 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6818      	ldr	r0, [r3, #0]
 800a120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a122:	6959      	ldr	r1, [r3, #20]
 800a124:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a126:	895a      	ldrh	r2, [r3, #10]
 800a128:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a12c:	f005 fadc 	bl	800f6e8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a132:	69da      	ldr	r2, [r3, #28]
 800a134:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a138:	441a      	add	r2, r3
 800a13a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a13c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a13e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a140:	695a      	ldr	r2, [r3, #20]
 800a142:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a146:	441a      	add	r2, r3
 800a148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a14a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a14c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d005      	beq.n	800a160 <PCD_EP_ISR_Handler+0x41e>
 800a154:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d206      	bcs.n	800a16e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	4619      	mov	r1, r3
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f007 fa6e 	bl	8011648 <HAL_PCD_DataOutStageCallback>
 800a16c:	e005      	b.n	800a17a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a174:	4618      	mov	r0, r3
 800a176:	f004 fb90 	bl	800e89a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a17a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a17c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a180:	2b00      	cmp	r3, #0
 800a182:	f000 8117 	beq.w	800a3b4 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a186:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a18a:	4613      	mov	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	4413      	add	r3, r2
 800a190:	00db      	lsls	r3, r3, #3
 800a192:	3310      	adds	r3, #16
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	4413      	add	r3, r2
 800a198:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	4413      	add	r3, r2
 800a1a8:	881b      	ldrh	r3, [r3, #0]
 800a1aa:	b29b      	uxth	r3, r3
 800a1ac:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a1b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1b4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	441a      	add	r2, r3
 800a1c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a1c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a1d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1d4:	78db      	ldrb	r3, [r3, #3]
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	f040 80a1 	bne.w	800a31e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a1dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1de:	2200      	movs	r2, #0
 800a1e0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a1e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1e4:	7b1b      	ldrb	r3, [r3, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	f000 8092 	beq.w	800a310 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a1ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a1ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d046      	beq.n	800a284 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a1f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1f8:	785b      	ldrb	r3, [r3, #1]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d126      	bne.n	800a24c <PCD_EP_ISR_Handler+0x50a>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	617b      	str	r3, [r7, #20]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	461a      	mov	r2, r3
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	4413      	add	r3, r2
 800a214:	617b      	str	r3, [r7, #20]
 800a216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a218:	781b      	ldrb	r3, [r3, #0]
 800a21a:	00da      	lsls	r2, r3, #3
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	4413      	add	r3, r2
 800a220:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a224:	613b      	str	r3, [r7, #16]
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	881b      	ldrh	r3, [r3, #0]
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a230:	b29a      	uxth	r2, r3
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	801a      	strh	r2, [r3, #0]
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	881b      	ldrh	r3, [r3, #0]
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a240:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a244:	b29a      	uxth	r2, r3
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	801a      	strh	r2, [r3, #0]
 800a24a:	e061      	b.n	800a310 <PCD_EP_ISR_Handler+0x5ce>
 800a24c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a24e:	785b      	ldrb	r3, [r3, #1]
 800a250:	2b01      	cmp	r3, #1
 800a252:	d15d      	bne.n	800a310 <PCD_EP_ISR_Handler+0x5ce>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	61fb      	str	r3, [r7, #28]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a262:	b29b      	uxth	r3, r3
 800a264:	461a      	mov	r2, r3
 800a266:	69fb      	ldr	r3, [r7, #28]
 800a268:	4413      	add	r3, r2
 800a26a:	61fb      	str	r3, [r7, #28]
 800a26c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	00da      	lsls	r2, r3, #3
 800a272:	69fb      	ldr	r3, [r7, #28]
 800a274:	4413      	add	r3, r2
 800a276:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a27a:	61bb      	str	r3, [r7, #24]
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	2200      	movs	r2, #0
 800a280:	801a      	strh	r2, [r3, #0]
 800a282:	e045      	b.n	800a310 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a28a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a28c:	785b      	ldrb	r3, [r3, #1]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d126      	bne.n	800a2e0 <PCD_EP_ISR_Handler+0x59e>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	627b      	str	r3, [r7, #36]	@ 0x24
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a6:	4413      	add	r3, r2
 800a2a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	00da      	lsls	r2, r3, #3
 800a2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a2b8:	623b      	str	r3, [r7, #32]
 800a2ba:	6a3b      	ldr	r3, [r7, #32]
 800a2bc:	881b      	ldrh	r3, [r3, #0]
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2c4:	b29a      	uxth	r2, r3
 800a2c6:	6a3b      	ldr	r3, [r7, #32]
 800a2c8:	801a      	strh	r2, [r3, #0]
 800a2ca:	6a3b      	ldr	r3, [r7, #32]
 800a2cc:	881b      	ldrh	r3, [r3, #0]
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2d8:	b29a      	uxth	r2, r3
 800a2da:	6a3b      	ldr	r3, [r7, #32]
 800a2dc:	801a      	strh	r2, [r3, #0]
 800a2de:	e017      	b.n	800a310 <PCD_EP_ISR_Handler+0x5ce>
 800a2e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e2:	785b      	ldrb	r3, [r3, #1]
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d113      	bne.n	800a310 <PCD_EP_ISR_Handler+0x5ce>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f6:	4413      	add	r3, r2
 800a2f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a2fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	00da      	lsls	r2, r3, #3
 800a300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a302:	4413      	add	r3, r2
 800a304:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a308:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30c:	2200      	movs	r2, #0
 800a30e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a312:	781b      	ldrb	r3, [r3, #0]
 800a314:	4619      	mov	r1, r3
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f007 f9b1 	bl	801167e <HAL_PCD_DataInStageCallback>
 800a31c:	e04a      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a31e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a324:	2b00      	cmp	r3, #0
 800a326:	d13f      	bne.n	800a3a8 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a330:	b29b      	uxth	r3, r3
 800a332:	461a      	mov	r2, r3
 800a334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	00db      	lsls	r3, r3, #3
 800a33a:	4413      	add	r3, r2
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	6812      	ldr	r2, [r2, #0]
 800a340:	4413      	add	r3, r2
 800a342:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a346:	881b      	ldrh	r3, [r3, #0]
 800a348:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a34c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a34e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a350:	699a      	ldr	r2, [r3, #24]
 800a352:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a354:	429a      	cmp	r2, r3
 800a356:	d906      	bls.n	800a366 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a35a:	699a      	ldr	r2, [r3, #24]
 800a35c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a35e:	1ad2      	subs	r2, r2, r3
 800a360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a362:	619a      	str	r2, [r3, #24]
 800a364:	e002      	b.n	800a36c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a368:	2200      	movs	r2, #0
 800a36a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a36c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a36e:	699b      	ldr	r3, [r3, #24]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	4619      	mov	r1, r3
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f007 f97f 	bl	801167e <HAL_PCD_DataInStageCallback>
 800a380:	e018      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a384:	695a      	ldr	r2, [r3, #20]
 800a386:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a388:	441a      	add	r2, r3
 800a38a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a38c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a38e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a390:	69da      	ldr	r2, [r3, #28]
 800a392:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a394:	441a      	add	r2, r3
 800a396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a398:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f004 fa7a 	bl	800e89a <USB_EPStartXfer>
 800a3a6:	e005      	b.n	800a3b4 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a3a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 f917 	bl	800a5e2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	b21b      	sxth	r3, r3
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f6ff acc3 	blt.w	8009d4c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3748      	adds	r7, #72	@ 0x48
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b088      	sub	sp, #32
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	60f8      	str	r0, [r7, #12]
 800a3d8:	60b9      	str	r1, [r7, #8]
 800a3da:	4613      	mov	r3, r2
 800a3dc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a3de:	88fb      	ldrh	r3, [r7, #6]
 800a3e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d07c      	beq.n	800a4e2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	00db      	lsls	r3, r3, #3
 800a3fa:	4413      	add	r3, r2
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	6812      	ldr	r2, [r2, #0]
 800a400:	4413      	add	r3, r2
 800a402:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a406:	881b      	ldrh	r3, [r3, #0]
 800a408:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a40c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	699a      	ldr	r2, [r3, #24]
 800a412:	8b7b      	ldrh	r3, [r7, #26]
 800a414:	429a      	cmp	r2, r3
 800a416:	d306      	bcc.n	800a426 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	699a      	ldr	r2, [r3, #24]
 800a41c:	8b7b      	ldrh	r3, [r7, #26]
 800a41e:	1ad2      	subs	r2, r2, r3
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	619a      	str	r2, [r3, #24]
 800a424:	e002      	b.n	800a42c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	2200      	movs	r2, #0
 800a42a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	699b      	ldr	r3, [r3, #24]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d123      	bne.n	800a47c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	461a      	mov	r2, r3
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	881b      	ldrh	r3, [r3, #0]
 800a444:	b29b      	uxth	r3, r3
 800a446:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a44a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a44e:	833b      	strh	r3, [r7, #24]
 800a450:	8b3b      	ldrh	r3, [r7, #24]
 800a452:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a456:	833b      	strh	r3, [r7, #24]
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	461a      	mov	r2, r3
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	441a      	add	r2, r3
 800a466:	8b3b      	ldrh	r3, [r7, #24]
 800a468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a46c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a478:	b29b      	uxth	r3, r3
 800a47a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a47c:	88fb      	ldrh	r3, [r7, #6]
 800a47e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a482:	2b00      	cmp	r3, #0
 800a484:	d01f      	beq.n	800a4c6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	461a      	mov	r2, r3
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4413      	add	r3, r2
 800a494:	881b      	ldrh	r3, [r3, #0]
 800a496:	b29b      	uxth	r3, r3
 800a498:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a49c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4a0:	82fb      	strh	r3, [r7, #22]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	441a      	add	r2, r3
 800a4b0:	8afb      	ldrh	r3, [r7, #22]
 800a4b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a4c6:	8b7b      	ldrh	r3, [r7, #26]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 8085 	beq.w	800a5d8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	6818      	ldr	r0, [r3, #0]
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	6959      	ldr	r1, [r3, #20]
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	891a      	ldrh	r2, [r3, #8]
 800a4da:	8b7b      	ldrh	r3, [r7, #26]
 800a4dc:	f005 f904 	bl	800f6e8 <USB_ReadPMA>
 800a4e0:	e07a      	b.n	800a5d8 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	00db      	lsls	r3, r3, #3
 800a4f4:	4413      	add	r3, r2
 800a4f6:	68fa      	ldr	r2, [r7, #12]
 800a4f8:	6812      	ldr	r2, [r2, #0]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a500:	881b      	ldrh	r3, [r3, #0]
 800a502:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a506:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	699a      	ldr	r2, [r3, #24]
 800a50c:	8b7b      	ldrh	r3, [r7, #26]
 800a50e:	429a      	cmp	r2, r3
 800a510:	d306      	bcc.n	800a520 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	699a      	ldr	r2, [r3, #24]
 800a516:	8b7b      	ldrh	r3, [r7, #26]
 800a518:	1ad2      	subs	r2, r2, r3
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	619a      	str	r2, [r3, #24]
 800a51e:	e002      	b.n	800a526 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	2200      	movs	r2, #0
 800a524:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	699b      	ldr	r3, [r3, #24]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d123      	bne.n	800a576 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	461a      	mov	r2, r3
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	4413      	add	r3, r2
 800a53c:	881b      	ldrh	r3, [r3, #0]
 800a53e:	b29b      	uxth	r3, r3
 800a540:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a548:	83fb      	strh	r3, [r7, #30]
 800a54a:	8bfb      	ldrh	r3, [r7, #30]
 800a54c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a550:	83fb      	strh	r3, [r7, #30]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	461a      	mov	r2, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	441a      	add	r2, r3
 800a560:	8bfb      	ldrh	r3, [r7, #30]
 800a562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a56a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a56e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a572:	b29b      	uxth	r3, r3
 800a574:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800a576:	88fb      	ldrh	r3, [r7, #6]
 800a578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d11f      	bne.n	800a5c0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	461a      	mov	r2, r3
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4413      	add	r3, r2
 800a58e:	881b      	ldrh	r3, [r3, #0]
 800a590:	b29b      	uxth	r3, r3
 800a592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a59a:	83bb      	strh	r3, [r7, #28]
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	441a      	add	r2, r3
 800a5aa:	8bbb      	ldrh	r3, [r7, #28]
 800a5ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a5bc:	b29b      	uxth	r3, r3
 800a5be:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a5c0:	8b7b      	ldrh	r3, [r7, #26]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d008      	beq.n	800a5d8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6818      	ldr	r0, [r3, #0]
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	6959      	ldr	r1, [r3, #20]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	895a      	ldrh	r2, [r3, #10]
 800a5d2:	8b7b      	ldrh	r3, [r7, #26]
 800a5d4:	f005 f888 	bl	800f6e8 <USB_ReadPMA>
    }
  }

  return count;
 800a5d8:	8b7b      	ldrh	r3, [r7, #26]
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3720      	adds	r7, #32
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b0a6      	sub	sp, #152	@ 0x98
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	60f8      	str	r0, [r7, #12]
 800a5ea:	60b9      	str	r1, [r7, #8]
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a5f0:	88fb      	ldrh	r3, [r7, #6]
 800a5f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	f000 81f7 	beq.w	800a9ea <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a604:	b29b      	uxth	r3, r3
 800a606:	461a      	mov	r2, r3
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	00db      	lsls	r3, r3, #3
 800a60e:	4413      	add	r3, r2
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	6812      	ldr	r2, [r2, #0]
 800a614:	4413      	add	r3, r2
 800a616:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a61a:	881b      	ldrh	r3, [r3, #0]
 800a61c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a620:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	699a      	ldr	r2, [r3, #24]
 800a628:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d907      	bls.n	800a640 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	699a      	ldr	r2, [r3, #24]
 800a634:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a638:	1ad2      	subs	r2, r2, r3
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	619a      	str	r2, [r3, #24]
 800a63e:	e002      	b.n	800a646 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2200      	movs	r2, #0
 800a644:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	699b      	ldr	r3, [r3, #24]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	f040 80e1 	bne.w	800a812 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	785b      	ldrb	r3, [r3, #1]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d126      	bne.n	800a6a6 <HAL_PCD_EP_DB_Transmit+0xc4>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a666:	b29b      	uxth	r3, r3
 800a668:	461a      	mov	r2, r3
 800a66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66c:	4413      	add	r3, r2
 800a66e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	00da      	lsls	r2, r3, #3
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	4413      	add	r3, r2
 800a67a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a67e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a682:	881b      	ldrh	r3, [r3, #0]
 800a684:	b29b      	uxth	r3, r3
 800a686:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a68a:	b29a      	uxth	r2, r3
 800a68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a68e:	801a      	strh	r2, [r3, #0]
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	881b      	ldrh	r3, [r3, #0]
 800a694:	b29b      	uxth	r3, r3
 800a696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a69a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a69e:	b29a      	uxth	r2, r3
 800a6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6a2:	801a      	strh	r2, [r3, #0]
 800a6a4:	e01a      	b.n	800a6dc <HAL_PCD_EP_DB_Transmit+0xfa>
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	785b      	ldrb	r3, [r3, #1]
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	d116      	bne.n	800a6dc <HAL_PCD_EP_DB_Transmit+0xfa>
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	461a      	mov	r2, r3
 800a6c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c2:	4413      	add	r3, r2
 800a6c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	00da      	lsls	r2, r3, #3
 800a6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ce:	4413      	add	r3, r2
 800a6d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a6d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d8:	2200      	movs	r2, #0
 800a6da:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	785b      	ldrb	r3, [r3, #1]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d126      	bne.n	800a738 <HAL_PCD_EP_DB_Transmit+0x156>
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	623b      	str	r3, [r7, #32]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	6a3b      	ldr	r3, [r7, #32]
 800a6fe:	4413      	add	r3, r2
 800a700:	623b      	str	r3, [r7, #32]
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	00da      	lsls	r2, r3, #3
 800a708:	6a3b      	ldr	r3, [r7, #32]
 800a70a:	4413      	add	r3, r2
 800a70c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a710:	61fb      	str	r3, [r7, #28]
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	881b      	ldrh	r3, [r3, #0]
 800a716:	b29b      	uxth	r3, r3
 800a718:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a71c:	b29a      	uxth	r2, r3
 800a71e:	69fb      	ldr	r3, [r7, #28]
 800a720:	801a      	strh	r2, [r3, #0]
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	881b      	ldrh	r3, [r3, #0]
 800a726:	b29b      	uxth	r3, r3
 800a728:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a72c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a730:	b29a      	uxth	r2, r3
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	801a      	strh	r2, [r3, #0]
 800a736:	e017      	b.n	800a768 <HAL_PCD_EP_DB_Transmit+0x186>
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	785b      	ldrb	r3, [r3, #1]
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	d113      	bne.n	800a768 <HAL_PCD_EP_DB_Transmit+0x186>
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a748:	b29b      	uxth	r3, r3
 800a74a:	461a      	mov	r2, r3
 800a74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a74e:	4413      	add	r3, r2
 800a750:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	781b      	ldrb	r3, [r3, #0]
 800a756:	00da      	lsls	r2, r3, #3
 800a758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a75a:	4413      	add	r3, r2
 800a75c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a760:	627b      	str	r3, [r7, #36]	@ 0x24
 800a762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a764:	2200      	movs	r2, #0
 800a766:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	78db      	ldrb	r3, [r3, #3]
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	d123      	bne.n	800a7b8 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	461a      	mov	r2, r3
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	4413      	add	r3, r2
 800a77e:	881b      	ldrh	r3, [r3, #0]
 800a780:	b29b      	uxth	r3, r3
 800a782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a786:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a78a:	837b      	strh	r3, [r7, #26]
 800a78c:	8b7b      	ldrh	r3, [r7, #26]
 800a78e:	f083 0320 	eor.w	r3, r3, #32
 800a792:	837b      	strh	r3, [r7, #26]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	461a      	mov	r2, r3
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	441a      	add	r2, r3
 800a7a2:	8b7b      	ldrh	r3, [r7, #26]
 800a7a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	4619      	mov	r1, r3
 800a7be:	68f8      	ldr	r0, [r7, #12]
 800a7c0:	f006 ff5d 	bl	801167e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a7c4:	88fb      	ldrh	r3, [r7, #6]
 800a7c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d01f      	beq.n	800a80e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	4413      	add	r3, r2
 800a7dc:	881b      	ldrh	r3, [r3, #0]
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7e8:	833b      	strh	r3, [r7, #24]
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	441a      	add	r2, r3
 800a7f8:	8b3b      	ldrh	r3, [r7, #24]
 800a7fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a802:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800a80e:	2300      	movs	r3, #0
 800a810:	e31f      	b.n	800ae52 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a812:	88fb      	ldrh	r3, [r7, #6]
 800a814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d021      	beq.n	800a860 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	461a      	mov	r2, r3
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	4413      	add	r3, r2
 800a82a:	881b      	ldrh	r3, [r3, #0]
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a836:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	441a      	add	r2, r3
 800a848:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a84c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a850:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a854:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a866:	2b01      	cmp	r3, #1
 800a868:	f040 82ca 	bne.w	800ae00 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	695a      	ldr	r2, [r3, #20]
 800a870:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a874:	441a      	add	r2, r3
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	69da      	ldr	r2, [r3, #28]
 800a87e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a882:	441a      	add	r2, r3
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	6a1a      	ldr	r2, [r3, #32]
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	429a      	cmp	r2, r3
 800a892:	d309      	bcc.n	800a8a8 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	6a1a      	ldr	r2, [r3, #32]
 800a89e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a8a0:	1ad2      	subs	r2, r2, r3
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	621a      	str	r2, [r3, #32]
 800a8a6:	e015      	b.n	800a8d4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d107      	bne.n	800a8c0 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800a8b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a8b4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800a8be:	e009      	b.n	800a8d4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	6a1b      	ldr	r3, [r3, #32]
 800a8cc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	785b      	ldrb	r3, [r3, #1]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d15f      	bne.n	800a99c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8f0:	4413      	add	r3, r2
 800a8f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	00da      	lsls	r2, r3, #3
 800a8fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8fc:	4413      	add	r3, r2
 800a8fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a906:	881b      	ldrh	r3, [r3, #0]
 800a908:	b29b      	uxth	r3, r3
 800a90a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a90e:	b29a      	uxth	r2, r3
 800a910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a912:	801a      	strh	r2, [r3, #0]
 800a914:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a916:	2b00      	cmp	r3, #0
 800a918:	d10a      	bne.n	800a930 <HAL_PCD_EP_DB_Transmit+0x34e>
 800a91a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a91c:	881b      	ldrh	r3, [r3, #0]
 800a91e:	b29b      	uxth	r3, r3
 800a920:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a924:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a928:	b29a      	uxth	r2, r3
 800a92a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a92c:	801a      	strh	r2, [r3, #0]
 800a92e:	e051      	b.n	800a9d4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a932:	2b3e      	cmp	r3, #62	@ 0x3e
 800a934:	d816      	bhi.n	800a964 <HAL_PCD_EP_DB_Transmit+0x382>
 800a936:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a938:	085b      	lsrs	r3, r3, #1
 800a93a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a93c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a93e:	f003 0301 	and.w	r3, r3, #1
 800a942:	2b00      	cmp	r3, #0
 800a944:	d002      	beq.n	800a94c <HAL_PCD_EP_DB_Transmit+0x36a>
 800a946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a948:	3301      	adds	r3, #1
 800a94a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a94e:	881b      	ldrh	r3, [r3, #0]
 800a950:	b29a      	uxth	r2, r3
 800a952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a954:	b29b      	uxth	r3, r3
 800a956:	029b      	lsls	r3, r3, #10
 800a958:	b29b      	uxth	r3, r3
 800a95a:	4313      	orrs	r3, r2
 800a95c:	b29a      	uxth	r2, r3
 800a95e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a960:	801a      	strh	r2, [r3, #0]
 800a962:	e037      	b.n	800a9d4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a966:	095b      	lsrs	r3, r3, #5
 800a968:	653b      	str	r3, [r7, #80]	@ 0x50
 800a96a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a96c:	f003 031f 	and.w	r3, r3, #31
 800a970:	2b00      	cmp	r3, #0
 800a972:	d102      	bne.n	800a97a <HAL_PCD_EP_DB_Transmit+0x398>
 800a974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a976:	3b01      	subs	r3, #1
 800a978:	653b      	str	r3, [r7, #80]	@ 0x50
 800a97a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a97c:	881b      	ldrh	r3, [r3, #0]
 800a97e:	b29a      	uxth	r2, r3
 800a980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a982:	b29b      	uxth	r3, r3
 800a984:	029b      	lsls	r3, r3, #10
 800a986:	b29b      	uxth	r3, r3
 800a988:	4313      	orrs	r3, r2
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a994:	b29a      	uxth	r2, r3
 800a996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a998:	801a      	strh	r2, [r3, #0]
 800a99a:	e01b      	b.n	800a9d4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	785b      	ldrb	r3, [r3, #1]
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d117      	bne.n	800a9d4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9b8:	4413      	add	r3, r2
 800a9ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	00da      	lsls	r2, r3, #3
 800a9c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a9ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a9ce:	b29a      	uxth	r2, r3
 800a9d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9d2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6818      	ldr	r0, [r3, #0]
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	6959      	ldr	r1, [r3, #20]
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	891a      	ldrh	r2, [r3, #8]
 800a9e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	f004 fe3d 	bl	800f662 <USB_WritePMA>
 800a9e8:	e20a      	b.n	800ae00 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9f2:	b29b      	uxth	r3, r3
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	00db      	lsls	r3, r3, #3
 800a9fc:	4413      	add	r3, r2
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	6812      	ldr	r2, [r2, #0]
 800aa02:	4413      	add	r3, r2
 800aa04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa08:	881b      	ldrh	r3, [r3, #0]
 800aa0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa0e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	699a      	ldr	r2, [r3, #24]
 800aa16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d307      	bcc.n	800aa2e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	699a      	ldr	r2, [r3, #24]
 800aa22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800aa26:	1ad2      	subs	r2, r2, r3
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	619a      	str	r2, [r3, #24]
 800aa2c:	e002      	b.n	800aa34 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2200      	movs	r2, #0
 800aa32:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	699b      	ldr	r3, [r3, #24]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f040 80f6 	bne.w	800ac2a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	785b      	ldrb	r3, [r3, #1]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d126      	bne.n	800aa94 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	461a      	mov	r2, r3
 800aa58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa5a:	4413      	add	r3, r2
 800aa5c:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	00da      	lsls	r2, r3, #3
 800aa64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa66:	4413      	add	r3, r2
 800aa68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa6c:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa70:	881b      	ldrh	r3, [r3, #0]
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa7c:	801a      	strh	r2, [r3, #0]
 800aa7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa80:	881b      	ldrh	r3, [r3, #0]
 800aa82:	b29b      	uxth	r3, r3
 800aa84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa8c:	b29a      	uxth	r2, r3
 800aa8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa90:	801a      	strh	r2, [r3, #0]
 800aa92:	e01a      	b.n	800aaca <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	785b      	ldrb	r3, [r3, #1]
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d116      	bne.n	800aaca <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	461a      	mov	r2, r3
 800aaae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aab0:	4413      	add	r3, r2
 800aab2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	00da      	lsls	r2, r3, #3
 800aaba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aabc:	4413      	add	r3, r2
 800aabe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aac2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aac4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aac6:	2200      	movs	r2, #0
 800aac8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	785b      	ldrb	r3, [r3, #1]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d12f      	bne.n	800ab3a <HAL_PCD_EP_DB_Transmit+0x558>
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	461a      	mov	r2, r3
 800aaee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aaf2:	4413      	add	r3, r2
 800aaf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	00da      	lsls	r2, r3, #3
 800aafe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab02:	4413      	add	r3, r2
 800ab04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ab0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab10:	881b      	ldrh	r3, [r3, #0]
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab18:	b29a      	uxth	r2, r3
 800ab1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab1e:	801a      	strh	r2, [r3, #0]
 800ab20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab24:	881b      	ldrh	r3, [r3, #0]
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab30:	b29a      	uxth	r2, r3
 800ab32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab36:	801a      	strh	r2, [r3, #0]
 800ab38:	e01c      	b.n	800ab74 <HAL_PCD_EP_DB_Transmit+0x592>
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	785b      	ldrb	r3, [r3, #1]
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d118      	bne.n	800ab74 <HAL_PCD_EP_DB_Transmit+0x592>
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab52:	4413      	add	r3, r2
 800ab54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	00da      	lsls	r2, r3, #3
 800ab5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab62:	4413      	add	r3, r2
 800ab64:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab70:	2200      	movs	r2, #0
 800ab72:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	78db      	ldrb	r3, [r3, #3]
 800ab78:	2b02      	cmp	r3, #2
 800ab7a:	d127      	bne.n	800abcc <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	461a      	mov	r2, r3
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	4413      	add	r3, r2
 800ab8a:	881b      	ldrh	r3, [r3, #0]
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab96:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800ab9a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ab9e:	f083 0320 	eor.w	r3, r3, #32
 800aba2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	461a      	mov	r2, r3
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	009b      	lsls	r3, r3, #2
 800abb2:	441a      	add	r2, r3
 800abb4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800abb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abc8:	b29b      	uxth	r3, r3
 800abca:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	4619      	mov	r1, r3
 800abd2:	68f8      	ldr	r0, [r7, #12]
 800abd4:	f006 fd53 	bl	801167e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800abd8:	88fb      	ldrh	r3, [r7, #6]
 800abda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d121      	bne.n	800ac26 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	461a      	mov	r2, r3
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	881b      	ldrh	r3, [r3, #0]
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abfc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	461a      	mov	r2, r3
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	441a      	add	r2, r3
 800ac0e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ac12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ac26:	2300      	movs	r3, #0
 800ac28:	e113      	b.n	800ae52 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ac2a:	88fb      	ldrh	r3, [r7, #6]
 800ac2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d121      	bne.n	800ac78 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	461a      	mov	r2, r3
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	009b      	lsls	r3, r3, #2
 800ac40:	4413      	add	r3, r2
 800ac42:	881b      	ldrh	r3, [r3, #0]
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac4e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	461a      	mov	r2, r3
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	441a      	add	r2, r3
 800ac60:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ac64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	f040 80be 	bne.w	800ae00 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	695a      	ldr	r2, [r3, #20]
 800ac88:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac8c:	441a      	add	r2, r3
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	69da      	ldr	r2, [r3, #28]
 800ac96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac9a:	441a      	add	r2, r3
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	6a1a      	ldr	r2, [r3, #32]
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d309      	bcc.n	800acc0 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	6a1a      	ldr	r2, [r3, #32]
 800acb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acb8:	1ad2      	subs	r2, r2, r3
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	621a      	str	r2, [r3, #32]
 800acbe:	e015      	b.n	800acec <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	6a1b      	ldr	r3, [r3, #32]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d107      	bne.n	800acd8 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800acc8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800accc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800acd6:	e009      	b.n	800acec <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	6a1b      	ldr	r3, [r3, #32]
 800acdc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	2200      	movs	r2, #0
 800ace2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	785b      	ldrb	r3, [r3, #1]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d15f      	bne.n	800adba <HAL_PCD_EP_DB_Transmit+0x7d8>
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ad0e:	4413      	add	r3, r2
 800ad10:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	00da      	lsls	r2, r3, #3
 800ad18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ad20:	667b      	str	r3, [r7, #100]	@ 0x64
 800ad22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad24:	881b      	ldrh	r3, [r3, #0]
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad2c:	b29a      	uxth	r2, r3
 800ad2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad30:	801a      	strh	r2, [r3, #0]
 800ad32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10a      	bne.n	800ad4e <HAL_PCD_EP_DB_Transmit+0x76c>
 800ad38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad3a:	881b      	ldrh	r3, [r3, #0]
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad4a:	801a      	strh	r2, [r3, #0]
 800ad4c:	e04e      	b.n	800adec <HAL_PCD_EP_DB_Transmit+0x80a>
 800ad4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad50:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad52:	d816      	bhi.n	800ad82 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800ad54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad56:	085b      	lsrs	r3, r3, #1
 800ad58:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <HAL_PCD_EP_DB_Transmit+0x788>
 800ad64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad66:	3301      	adds	r3, #1
 800ad68:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad6c:	881b      	ldrh	r3, [r3, #0]
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	029b      	lsls	r3, r3, #10
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	4313      	orrs	r3, r2
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad7e:	801a      	strh	r2, [r3, #0]
 800ad80:	e034      	b.n	800adec <HAL_PCD_EP_DB_Transmit+0x80a>
 800ad82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad84:	095b      	lsrs	r3, r3, #5
 800ad86:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad8a:	f003 031f 	and.w	r3, r3, #31
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d102      	bne.n	800ad98 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800ad92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad94:	3b01      	subs	r3, #1
 800ad96:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad9a:	881b      	ldrh	r3, [r3, #0]
 800ad9c:	b29a      	uxth	r2, r3
 800ad9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	029b      	lsls	r3, r3, #10
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	4313      	orrs	r3, r2
 800ada8:	b29b      	uxth	r3, r3
 800adaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adb2:	b29a      	uxth	r2, r3
 800adb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adb6:	801a      	strh	r2, [r3, #0]
 800adb8:	e018      	b.n	800adec <HAL_PCD_EP_DB_Transmit+0x80a>
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	785b      	ldrb	r3, [r3, #1]
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d114      	bne.n	800adec <HAL_PCD_EP_DB_Transmit+0x80a>
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adca:	b29b      	uxth	r3, r3
 800adcc:	461a      	mov	r2, r3
 800adce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800add0:	4413      	add	r3, r2
 800add2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	00da      	lsls	r2, r3, #3
 800adda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800addc:	4413      	add	r3, r2
 800adde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ade2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ade4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ade6:	b29a      	uxth	r2, r3
 800ade8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adea:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6818      	ldr	r0, [r3, #0]
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	6959      	ldr	r1, [r3, #20]
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	895a      	ldrh	r2, [r3, #10]
 800adf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	f004 fc31 	bl	800f662 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	461a      	mov	r2, r3
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	4413      	add	r3, r2
 800ae0e:	881b      	ldrh	r3, [r3, #0]
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae1a:	82fb      	strh	r3, [r7, #22]
 800ae1c:	8afb      	ldrh	r3, [r7, #22]
 800ae1e:	f083 0310 	eor.w	r3, r3, #16
 800ae22:	82fb      	strh	r3, [r7, #22]
 800ae24:	8afb      	ldrh	r3, [r7, #22]
 800ae26:	f083 0320 	eor.w	r3, r3, #32
 800ae2a:	82fb      	strh	r3, [r7, #22]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	461a      	mov	r2, r3
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	781b      	ldrb	r3, [r3, #0]
 800ae36:	009b      	lsls	r3, r3, #2
 800ae38:	441a      	add	r2, r3
 800ae3a:	8afb      	ldrh	r3, [r7, #22]
 800ae3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3798      	adds	r7, #152	@ 0x98
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800ae5a:	b480      	push	{r7}
 800ae5c:	b087      	sub	sp, #28
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	60f8      	str	r0, [r7, #12]
 800ae62:	607b      	str	r3, [r7, #4]
 800ae64:	460b      	mov	r3, r1
 800ae66:	817b      	strh	r3, [r7, #10]
 800ae68:	4613      	mov	r3, r2
 800ae6a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800ae6c:	897b      	ldrh	r3, [r7, #10]
 800ae6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d00b      	beq.n	800ae90 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae78:	897b      	ldrh	r3, [r7, #10]
 800ae7a:	f003 0207 	and.w	r2, r3, #7
 800ae7e:	4613      	mov	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	00db      	lsls	r3, r3, #3
 800ae86:	3310      	adds	r3, #16
 800ae88:	68fa      	ldr	r2, [r7, #12]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	617b      	str	r3, [r7, #20]
 800ae8e:	e009      	b.n	800aea4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ae90:	897a      	ldrh	r2, [r7, #10]
 800ae92:	4613      	mov	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	00db      	lsls	r3, r3, #3
 800ae9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	4413      	add	r3, r2
 800aea2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800aea4:	893b      	ldrh	r3, [r7, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d107      	bne.n	800aeba <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	2200      	movs	r2, #0
 800aeae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	b29a      	uxth	r2, r3
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	80da      	strh	r2, [r3, #6]
 800aeb8:	e00b      	b.n	800aed2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	2201      	movs	r2, #1
 800aebe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	0c1b      	lsrs	r3, r3, #16
 800aecc:	b29a      	uxth	r2, r3
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	371c      	adds	r7, #28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr

0800aee0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b085      	sub	sp, #20
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2201      	movs	r2, #1
 800aef2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2200      	movs	r2, #0
 800aefa:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800af04:	b29b      	uxth	r3, r3
 800af06:	f043 0301 	orr.w	r3, r3, #1
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800af18:	b29b      	uxth	r3, r3
 800af1a:	f043 0302 	orr.w	r3, r3, #2
 800af1e:	b29a      	uxth	r2, r3
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3714      	adds	r7, #20
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr

0800af34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d141      	bne.n	800afc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800af42:	4b4b      	ldr	r3, [pc, #300]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800af4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af4e:	d131      	bne.n	800afb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800af50:	4b47      	ldr	r3, [pc, #284]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af56:	4a46      	ldr	r2, [pc, #280]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800af60:	4b43      	ldr	r3, [pc, #268]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800af68:	4a41      	ldr	r2, [pc, #260]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800af6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800af70:	4b40      	ldr	r3, [pc, #256]	@ (800b074 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2232      	movs	r2, #50	@ 0x32
 800af76:	fb02 f303 	mul.w	r3, r2, r3
 800af7a:	4a3f      	ldr	r2, [pc, #252]	@ (800b078 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800af7c:	fba2 2303 	umull	r2, r3, r2, r3
 800af80:	0c9b      	lsrs	r3, r3, #18
 800af82:	3301      	adds	r3, #1
 800af84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af86:	e002      	b.n	800af8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	3b01      	subs	r3, #1
 800af8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800af8e:	4b38      	ldr	r3, [pc, #224]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800af90:	695b      	ldr	r3, [r3, #20]
 800af92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af9a:	d102      	bne.n	800afa2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d1f2      	bne.n	800af88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800afa2:	4b33      	ldr	r3, [pc, #204]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afa4:	695b      	ldr	r3, [r3, #20]
 800afa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afae:	d158      	bne.n	800b062 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800afb0:	2303      	movs	r3, #3
 800afb2:	e057      	b.n	800b064 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800afb4:	4b2e      	ldr	r3, [pc, #184]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afba:	4a2d      	ldr	r2, [pc, #180]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800afc4:	e04d      	b.n	800b062 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afcc:	d141      	bne.n	800b052 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800afce:	4b28      	ldr	r3, [pc, #160]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800afd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afda:	d131      	bne.n	800b040 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800afdc:	4b24      	ldr	r3, [pc, #144]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe2:	4a23      	ldr	r2, [pc, #140]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afe8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800afec:	4b20      	ldr	r3, [pc, #128]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aff4:	4a1e      	ldr	r2, [pc, #120]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aff6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800affa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800affc:	4b1d      	ldr	r3, [pc, #116]	@ (800b074 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	2232      	movs	r2, #50	@ 0x32
 800b002:	fb02 f303 	mul.w	r3, r2, r3
 800b006:	4a1c      	ldr	r2, [pc, #112]	@ (800b078 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b008:	fba2 2303 	umull	r2, r3, r2, r3
 800b00c:	0c9b      	lsrs	r3, r3, #18
 800b00e:	3301      	adds	r3, #1
 800b010:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b012:	e002      	b.n	800b01a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	3b01      	subs	r3, #1
 800b018:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b01a:	4b15      	ldr	r3, [pc, #84]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b01c:	695b      	ldr	r3, [r3, #20]
 800b01e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b022:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b026:	d102      	bne.n	800b02e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d1f2      	bne.n	800b014 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b02e:	4b10      	ldr	r3, [pc, #64]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b030:	695b      	ldr	r3, [r3, #20]
 800b032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b036:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b03a:	d112      	bne.n	800b062 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b03c:	2303      	movs	r3, #3
 800b03e:	e011      	b.n	800b064 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b040:	4b0b      	ldr	r3, [pc, #44]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b046:	4a0a      	ldr	r2, [pc, #40]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b04c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b050:	e007      	b.n	800b062 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b052:	4b07      	ldr	r3, [pc, #28]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b05a:	4a05      	ldr	r2, [pc, #20]	@ (800b070 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b05c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b060:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3714      	adds	r7, #20
 800b068:	46bd      	mov	sp, r7
 800b06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06e:	4770      	bx	lr
 800b070:	40007000 	.word	0x40007000
 800b074:	20000004 	.word	0x20000004
 800b078:	431bde83 	.word	0x431bde83

0800b07c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b07c:	b480      	push	{r7}
 800b07e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b080:	4b05      	ldr	r3, [pc, #20]	@ (800b098 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	4a04      	ldr	r2, [pc, #16]	@ (800b098 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b086:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b08a:	6093      	str	r3, [r2, #8]
}
 800b08c:	bf00      	nop
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr
 800b096:	bf00      	nop
 800b098:	40007000 	.word	0x40007000

0800b09c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b088      	sub	sp, #32
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d101      	bne.n	800b0ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e2fe      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f003 0301 	and.w	r3, r3, #1
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d075      	beq.n	800b1a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b0ba:	4b97      	ldr	r3, [pc, #604]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	f003 030c 	and.w	r3, r3, #12
 800b0c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b0c4:	4b94      	ldr	r3, [pc, #592]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b0c6:	68db      	ldr	r3, [r3, #12]
 800b0c8:	f003 0303 	and.w	r3, r3, #3
 800b0cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b0ce:	69bb      	ldr	r3, [r7, #24]
 800b0d0:	2b0c      	cmp	r3, #12
 800b0d2:	d102      	bne.n	800b0da <HAL_RCC_OscConfig+0x3e>
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	2b03      	cmp	r3, #3
 800b0d8:	d002      	beq.n	800b0e0 <HAL_RCC_OscConfig+0x44>
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	2b08      	cmp	r3, #8
 800b0de:	d10b      	bne.n	800b0f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0e0:	4b8d      	ldr	r3, [pc, #564]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d05b      	beq.n	800b1a4 <HAL_RCC_OscConfig+0x108>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d157      	bne.n	800b1a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	e2d9      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b100:	d106      	bne.n	800b110 <HAL_RCC_OscConfig+0x74>
 800b102:	4b85      	ldr	r3, [pc, #532]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a84      	ldr	r2, [pc, #528]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b10c:	6013      	str	r3, [r2, #0]
 800b10e:	e01d      	b.n	800b14c <HAL_RCC_OscConfig+0xb0>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b118:	d10c      	bne.n	800b134 <HAL_RCC_OscConfig+0x98>
 800b11a:	4b7f      	ldr	r3, [pc, #508]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4a7e      	ldr	r2, [pc, #504]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b124:	6013      	str	r3, [r2, #0]
 800b126:	4b7c      	ldr	r3, [pc, #496]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4a7b      	ldr	r2, [pc, #492]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b12c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b130:	6013      	str	r3, [r2, #0]
 800b132:	e00b      	b.n	800b14c <HAL_RCC_OscConfig+0xb0>
 800b134:	4b78      	ldr	r3, [pc, #480]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4a77      	ldr	r2, [pc, #476]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b13a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b13e:	6013      	str	r3, [r2, #0]
 800b140:	4b75      	ldr	r3, [pc, #468]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a74      	ldr	r2, [pc, #464]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b146:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b14a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d013      	beq.n	800b17c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b154:	f7fa fdd6 	bl	8005d04 <HAL_GetTick>
 800b158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b15a:	e008      	b.n	800b16e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b15c:	f7fa fdd2 	bl	8005d04 <HAL_GetTick>
 800b160:	4602      	mov	r2, r0
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	1ad3      	subs	r3, r2, r3
 800b166:	2b64      	cmp	r3, #100	@ 0x64
 800b168:	d901      	bls.n	800b16e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b16a:	2303      	movs	r3, #3
 800b16c:	e29e      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b16e:	4b6a      	ldr	r3, [pc, #424]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b176:	2b00      	cmp	r3, #0
 800b178:	d0f0      	beq.n	800b15c <HAL_RCC_OscConfig+0xc0>
 800b17a:	e014      	b.n	800b1a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b17c:	f7fa fdc2 	bl	8005d04 <HAL_GetTick>
 800b180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b182:	e008      	b.n	800b196 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b184:	f7fa fdbe 	bl	8005d04 <HAL_GetTick>
 800b188:	4602      	mov	r2, r0
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	2b64      	cmp	r3, #100	@ 0x64
 800b190:	d901      	bls.n	800b196 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b192:	2303      	movs	r3, #3
 800b194:	e28a      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b196:	4b60      	ldr	r3, [pc, #384]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1f0      	bne.n	800b184 <HAL_RCC_OscConfig+0xe8>
 800b1a2:	e000      	b.n	800b1a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b1a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d075      	beq.n	800b29e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b1b2:	4b59      	ldr	r3, [pc, #356]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	f003 030c 	and.w	r3, r3, #12
 800b1ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b1bc:	4b56      	ldr	r3, [pc, #344]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b1be:	68db      	ldr	r3, [r3, #12]
 800b1c0:	f003 0303 	and.w	r3, r3, #3
 800b1c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b1c6:	69bb      	ldr	r3, [r7, #24]
 800b1c8:	2b0c      	cmp	r3, #12
 800b1ca:	d102      	bne.n	800b1d2 <HAL_RCC_OscConfig+0x136>
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	2b02      	cmp	r3, #2
 800b1d0:	d002      	beq.n	800b1d8 <HAL_RCC_OscConfig+0x13c>
 800b1d2:	69bb      	ldr	r3, [r7, #24]
 800b1d4:	2b04      	cmp	r3, #4
 800b1d6:	d11f      	bne.n	800b218 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b1d8:	4b4f      	ldr	r3, [pc, #316]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d005      	beq.n	800b1f0 <HAL_RCC_OscConfig+0x154>
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	68db      	ldr	r3, [r3, #12]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d101      	bne.n	800b1f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e25d      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1f0:	4b49      	ldr	r3, [pc, #292]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	691b      	ldr	r3, [r3, #16]
 800b1fc:	061b      	lsls	r3, r3, #24
 800b1fe:	4946      	ldr	r1, [pc, #280]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b200:	4313      	orrs	r3, r2
 800b202:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b204:	4b45      	ldr	r3, [pc, #276]	@ (800b31c <HAL_RCC_OscConfig+0x280>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4618      	mov	r0, r3
 800b20a:	f7fa fd2f 	bl	8005c6c <HAL_InitTick>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	d043      	beq.n	800b29c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b214:	2301      	movs	r3, #1
 800b216:	e249      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d023      	beq.n	800b268 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b220:	4b3d      	ldr	r3, [pc, #244]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	4a3c      	ldr	r2, [pc, #240]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b22a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b22c:	f7fa fd6a 	bl	8005d04 <HAL_GetTick>
 800b230:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b232:	e008      	b.n	800b246 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b234:	f7fa fd66 	bl	8005d04 <HAL_GetTick>
 800b238:	4602      	mov	r2, r0
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	2b02      	cmp	r3, #2
 800b240:	d901      	bls.n	800b246 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e232      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b246:	4b34      	ldr	r3, [pc, #208]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d0f0      	beq.n	800b234 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b252:	4b31      	ldr	r3, [pc, #196]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	691b      	ldr	r3, [r3, #16]
 800b25e:	061b      	lsls	r3, r3, #24
 800b260:	492d      	ldr	r1, [pc, #180]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b262:	4313      	orrs	r3, r2
 800b264:	604b      	str	r3, [r1, #4]
 800b266:	e01a      	b.n	800b29e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b268:	4b2b      	ldr	r3, [pc, #172]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a2a      	ldr	r2, [pc, #168]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b26e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b274:	f7fa fd46 	bl	8005d04 <HAL_GetTick>
 800b278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b27a:	e008      	b.n	800b28e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b27c:	f7fa fd42 	bl	8005d04 <HAL_GetTick>
 800b280:	4602      	mov	r2, r0
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	1ad3      	subs	r3, r2, r3
 800b286:	2b02      	cmp	r3, #2
 800b288:	d901      	bls.n	800b28e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b28a:	2303      	movs	r3, #3
 800b28c:	e20e      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b28e:	4b22      	ldr	r3, [pc, #136]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b296:	2b00      	cmp	r3, #0
 800b298:	d1f0      	bne.n	800b27c <HAL_RCC_OscConfig+0x1e0>
 800b29a:	e000      	b.n	800b29e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b29c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f003 0308 	and.w	r3, r3, #8
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d041      	beq.n	800b32e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	695b      	ldr	r3, [r3, #20]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d01c      	beq.n	800b2ec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b2b2:	4b19      	ldr	r3, [pc, #100]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b2b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b2b8:	4a17      	ldr	r2, [pc, #92]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b2ba:	f043 0301 	orr.w	r3, r3, #1
 800b2be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2c2:	f7fa fd1f 	bl	8005d04 <HAL_GetTick>
 800b2c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b2c8:	e008      	b.n	800b2dc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b2ca:	f7fa fd1b 	bl	8005d04 <HAL_GetTick>
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	1ad3      	subs	r3, r2, r3
 800b2d4:	2b02      	cmp	r3, #2
 800b2d6:	d901      	bls.n	800b2dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b2d8:	2303      	movs	r3, #3
 800b2da:	e1e7      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b2dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b2de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b2e2:	f003 0302 	and.w	r3, r3, #2
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0ef      	beq.n	800b2ca <HAL_RCC_OscConfig+0x22e>
 800b2ea:	e020      	b.n	800b32e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b2ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b2f2:	4a09      	ldr	r2, [pc, #36]	@ (800b318 <HAL_RCC_OscConfig+0x27c>)
 800b2f4:	f023 0301 	bic.w	r3, r3, #1
 800b2f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2fc:	f7fa fd02 	bl	8005d04 <HAL_GetTick>
 800b300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b302:	e00d      	b.n	800b320 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b304:	f7fa fcfe 	bl	8005d04 <HAL_GetTick>
 800b308:	4602      	mov	r2, r0
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	1ad3      	subs	r3, r2, r3
 800b30e:	2b02      	cmp	r3, #2
 800b310:	d906      	bls.n	800b320 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b312:	2303      	movs	r3, #3
 800b314:	e1ca      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
 800b316:	bf00      	nop
 800b318:	40021000 	.word	0x40021000
 800b31c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b320:	4b8c      	ldr	r3, [pc, #560]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b326:	f003 0302 	and.w	r3, r3, #2
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1ea      	bne.n	800b304 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f003 0304 	and.w	r3, r3, #4
 800b336:	2b00      	cmp	r3, #0
 800b338:	f000 80a6 	beq.w	800b488 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b33c:	2300      	movs	r3, #0
 800b33e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b340:	4b84      	ldr	r3, [pc, #528]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <HAL_RCC_OscConfig+0x2b4>
 800b34c:	2301      	movs	r3, #1
 800b34e:	e000      	b.n	800b352 <HAL_RCC_OscConfig+0x2b6>
 800b350:	2300      	movs	r3, #0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d00d      	beq.n	800b372 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b356:	4b7f      	ldr	r3, [pc, #508]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b35a:	4a7e      	ldr	r2, [pc, #504]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b35c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b360:	6593      	str	r3, [r2, #88]	@ 0x58
 800b362:	4b7c      	ldr	r3, [pc, #496]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b36a:	60fb      	str	r3, [r7, #12]
 800b36c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b36e:	2301      	movs	r3, #1
 800b370:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b372:	4b79      	ldr	r3, [pc, #484]	@ (800b558 <HAL_RCC_OscConfig+0x4bc>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d118      	bne.n	800b3b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b37e:	4b76      	ldr	r3, [pc, #472]	@ (800b558 <HAL_RCC_OscConfig+0x4bc>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4a75      	ldr	r2, [pc, #468]	@ (800b558 <HAL_RCC_OscConfig+0x4bc>)
 800b384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b388:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b38a:	f7fa fcbb 	bl	8005d04 <HAL_GetTick>
 800b38e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b390:	e008      	b.n	800b3a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b392:	f7fa fcb7 	bl	8005d04 <HAL_GetTick>
 800b396:	4602      	mov	r2, r0
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	1ad3      	subs	r3, r2, r3
 800b39c:	2b02      	cmp	r3, #2
 800b39e:	d901      	bls.n	800b3a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b3a0:	2303      	movs	r3, #3
 800b3a2:	e183      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b3a4:	4b6c      	ldr	r3, [pc, #432]	@ (800b558 <HAL_RCC_OscConfig+0x4bc>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d0f0      	beq.n	800b392 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	d108      	bne.n	800b3ca <HAL_RCC_OscConfig+0x32e>
 800b3b8:	4b66      	ldr	r3, [pc, #408]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3be:	4a65      	ldr	r2, [pc, #404]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3c0:	f043 0301 	orr.w	r3, r3, #1
 800b3c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b3c8:	e024      	b.n	800b414 <HAL_RCC_OscConfig+0x378>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	689b      	ldr	r3, [r3, #8]
 800b3ce:	2b05      	cmp	r3, #5
 800b3d0:	d110      	bne.n	800b3f4 <HAL_RCC_OscConfig+0x358>
 800b3d2:	4b60      	ldr	r3, [pc, #384]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3d8:	4a5e      	ldr	r2, [pc, #376]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3da:	f043 0304 	orr.w	r3, r3, #4
 800b3de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b3e2:	4b5c      	ldr	r3, [pc, #368]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3e8:	4a5a      	ldr	r2, [pc, #360]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3ea:	f043 0301 	orr.w	r3, r3, #1
 800b3ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b3f2:	e00f      	b.n	800b414 <HAL_RCC_OscConfig+0x378>
 800b3f4:	4b57      	ldr	r3, [pc, #348]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3fa:	4a56      	ldr	r2, [pc, #344]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b3fc:	f023 0301 	bic.w	r3, r3, #1
 800b400:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b404:	4b53      	ldr	r3, [pc, #332]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b40a:	4a52      	ldr	r2, [pc, #328]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b40c:	f023 0304 	bic.w	r3, r3, #4
 800b410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	689b      	ldr	r3, [r3, #8]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d016      	beq.n	800b44a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b41c:	f7fa fc72 	bl	8005d04 <HAL_GetTick>
 800b420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b422:	e00a      	b.n	800b43a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b424:	f7fa fc6e 	bl	8005d04 <HAL_GetTick>
 800b428:	4602      	mov	r2, r0
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	1ad3      	subs	r3, r2, r3
 800b42e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b432:	4293      	cmp	r3, r2
 800b434:	d901      	bls.n	800b43a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b436:	2303      	movs	r3, #3
 800b438:	e138      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b43a:	4b46      	ldr	r3, [pc, #280]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b43c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b440:	f003 0302 	and.w	r3, r3, #2
 800b444:	2b00      	cmp	r3, #0
 800b446:	d0ed      	beq.n	800b424 <HAL_RCC_OscConfig+0x388>
 800b448:	e015      	b.n	800b476 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b44a:	f7fa fc5b 	bl	8005d04 <HAL_GetTick>
 800b44e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b450:	e00a      	b.n	800b468 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b452:	f7fa fc57 	bl	8005d04 <HAL_GetTick>
 800b456:	4602      	mov	r2, r0
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b460:	4293      	cmp	r3, r2
 800b462:	d901      	bls.n	800b468 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b464:	2303      	movs	r3, #3
 800b466:	e121      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b468:	4b3a      	ldr	r3, [pc, #232]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b46a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b46e:	f003 0302 	and.w	r3, r3, #2
 800b472:	2b00      	cmp	r3, #0
 800b474:	d1ed      	bne.n	800b452 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b476:	7ffb      	ldrb	r3, [r7, #31]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d105      	bne.n	800b488 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b47c:	4b35      	ldr	r3, [pc, #212]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b480:	4a34      	ldr	r2, [pc, #208]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b482:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b486:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 0320 	and.w	r3, r3, #32
 800b490:	2b00      	cmp	r3, #0
 800b492:	d03c      	beq.n	800b50e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	699b      	ldr	r3, [r3, #24]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d01c      	beq.n	800b4d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b49c:	4b2d      	ldr	r3, [pc, #180]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b49e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4a2:	4a2c      	ldr	r2, [pc, #176]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b4a4:	f043 0301 	orr.w	r3, r3, #1
 800b4a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4ac:	f7fa fc2a 	bl	8005d04 <HAL_GetTick>
 800b4b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b4b2:	e008      	b.n	800b4c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b4b4:	f7fa fc26 	bl	8005d04 <HAL_GetTick>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d901      	bls.n	800b4c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	e0f2      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b4c6:	4b23      	ldr	r3, [pc, #140]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b4c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4cc:	f003 0302 	and.w	r3, r3, #2
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d0ef      	beq.n	800b4b4 <HAL_RCC_OscConfig+0x418>
 800b4d4:	e01b      	b.n	800b50e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b4d6:	4b1f      	ldr	r3, [pc, #124]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b4d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4dc:	4a1d      	ldr	r2, [pc, #116]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b4de:	f023 0301 	bic.w	r3, r3, #1
 800b4e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4e6:	f7fa fc0d 	bl	8005d04 <HAL_GetTick>
 800b4ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b4ec:	e008      	b.n	800b500 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b4ee:	f7fa fc09 	bl	8005d04 <HAL_GetTick>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	1ad3      	subs	r3, r2, r3
 800b4f8:	2b02      	cmp	r3, #2
 800b4fa:	d901      	bls.n	800b500 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b4fc:	2303      	movs	r3, #3
 800b4fe:	e0d5      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b500:	4b14      	ldr	r3, [pc, #80]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b502:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b506:	f003 0302 	and.w	r3, r3, #2
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d1ef      	bne.n	800b4ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	69db      	ldr	r3, [r3, #28]
 800b512:	2b00      	cmp	r3, #0
 800b514:	f000 80c9 	beq.w	800b6aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b518:	4b0e      	ldr	r3, [pc, #56]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	f003 030c 	and.w	r3, r3, #12
 800b520:	2b0c      	cmp	r3, #12
 800b522:	f000 8083 	beq.w	800b62c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	69db      	ldr	r3, [r3, #28]
 800b52a:	2b02      	cmp	r3, #2
 800b52c:	d15e      	bne.n	800b5ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b52e:	4b09      	ldr	r3, [pc, #36]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	4a08      	ldr	r2, [pc, #32]	@ (800b554 <HAL_RCC_OscConfig+0x4b8>)
 800b534:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b538:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b53a:	f7fa fbe3 	bl	8005d04 <HAL_GetTick>
 800b53e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b540:	e00c      	b.n	800b55c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b542:	f7fa fbdf 	bl	8005d04 <HAL_GetTick>
 800b546:	4602      	mov	r2, r0
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	1ad3      	subs	r3, r2, r3
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d905      	bls.n	800b55c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b550:	2303      	movs	r3, #3
 800b552:	e0ab      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
 800b554:	40021000 	.word	0x40021000
 800b558:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b55c:	4b55      	ldr	r3, [pc, #340]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b564:	2b00      	cmp	r3, #0
 800b566:	d1ec      	bne.n	800b542 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b568:	4b52      	ldr	r3, [pc, #328]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b56a:	68da      	ldr	r2, [r3, #12]
 800b56c:	4b52      	ldr	r3, [pc, #328]	@ (800b6b8 <HAL_RCC_OscConfig+0x61c>)
 800b56e:	4013      	ands	r3, r2
 800b570:	687a      	ldr	r2, [r7, #4]
 800b572:	6a11      	ldr	r1, [r2, #32]
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b578:	3a01      	subs	r2, #1
 800b57a:	0112      	lsls	r2, r2, #4
 800b57c:	4311      	orrs	r1, r2
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b582:	0212      	lsls	r2, r2, #8
 800b584:	4311      	orrs	r1, r2
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b58a:	0852      	lsrs	r2, r2, #1
 800b58c:	3a01      	subs	r2, #1
 800b58e:	0552      	lsls	r2, r2, #21
 800b590:	4311      	orrs	r1, r2
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b596:	0852      	lsrs	r2, r2, #1
 800b598:	3a01      	subs	r2, #1
 800b59a:	0652      	lsls	r2, r2, #25
 800b59c:	4311      	orrs	r1, r2
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b5a2:	06d2      	lsls	r2, r2, #27
 800b5a4:	430a      	orrs	r2, r1
 800b5a6:	4943      	ldr	r1, [pc, #268]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b5ac:	4b41      	ldr	r3, [pc, #260]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a40      	ldr	r2, [pc, #256]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b5b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b5b8:	4b3e      	ldr	r3, [pc, #248]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5ba:	68db      	ldr	r3, [r3, #12]
 800b5bc:	4a3d      	ldr	r2, [pc, #244]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b5c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c4:	f7fa fb9e 	bl	8005d04 <HAL_GetTick>
 800b5c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b5ca:	e008      	b.n	800b5de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b5cc:	f7fa fb9a 	bl	8005d04 <HAL_GetTick>
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	1ad3      	subs	r3, r2, r3
 800b5d6:	2b02      	cmp	r3, #2
 800b5d8:	d901      	bls.n	800b5de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b5da:	2303      	movs	r3, #3
 800b5dc:	e066      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b5de:	4b35      	ldr	r3, [pc, #212]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d0f0      	beq.n	800b5cc <HAL_RCC_OscConfig+0x530>
 800b5ea:	e05e      	b.n	800b6aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b5ec:	4b31      	ldr	r3, [pc, #196]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a30      	ldr	r2, [pc, #192]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b5f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5f8:	f7fa fb84 	bl	8005d04 <HAL_GetTick>
 800b5fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b5fe:	e008      	b.n	800b612 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b600:	f7fa fb80 	bl	8005d04 <HAL_GetTick>
 800b604:	4602      	mov	r2, r0
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	1ad3      	subs	r3, r2, r3
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d901      	bls.n	800b612 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b60e:	2303      	movs	r3, #3
 800b610:	e04c      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b612:	4b28      	ldr	r3, [pc, #160]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1f0      	bne.n	800b600 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b61e:	4b25      	ldr	r3, [pc, #148]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b620:	68da      	ldr	r2, [r3, #12]
 800b622:	4924      	ldr	r1, [pc, #144]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b624:	4b25      	ldr	r3, [pc, #148]	@ (800b6bc <HAL_RCC_OscConfig+0x620>)
 800b626:	4013      	ands	r3, r2
 800b628:	60cb      	str	r3, [r1, #12]
 800b62a:	e03e      	b.n	800b6aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	69db      	ldr	r3, [r3, #28]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d101      	bne.n	800b638 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b634:	2301      	movs	r3, #1
 800b636:	e039      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b638:	4b1e      	ldr	r3, [pc, #120]	@ (800b6b4 <HAL_RCC_OscConfig+0x618>)
 800b63a:	68db      	ldr	r3, [r3, #12]
 800b63c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	f003 0203 	and.w	r2, r3, #3
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6a1b      	ldr	r3, [r3, #32]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d12c      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b656:	3b01      	subs	r3, #1
 800b658:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d123      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b668:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d11b      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b678:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d113      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b688:	085b      	lsrs	r3, r3, #1
 800b68a:	3b01      	subs	r3, #1
 800b68c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b68e:	429a      	cmp	r2, r3
 800b690:	d109      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b69c:	085b      	lsrs	r3, r3, #1
 800b69e:	3b01      	subs	r3, #1
 800b6a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d001      	beq.n	800b6aa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e000      	b.n	800b6ac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b6aa:	2300      	movs	r3, #0
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3720      	adds	r7, #32
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}
 800b6b4:	40021000 	.word	0x40021000
 800b6b8:	019f800c 	.word	0x019f800c
 800b6bc:	feeefffc 	.word	0xfeeefffc

0800b6c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b086      	sub	sp, #24
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e11e      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b6d8:	4b91      	ldr	r3, [pc, #580]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f003 030f 	and.w	r3, r3, #15
 800b6e0:	683a      	ldr	r2, [r7, #0]
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d910      	bls.n	800b708 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6e6:	4b8e      	ldr	r3, [pc, #568]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f023 020f 	bic.w	r2, r3, #15
 800b6ee:	498c      	ldr	r1, [pc, #560]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b6f6:	4b8a      	ldr	r3, [pc, #552]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	683a      	ldr	r2, [r7, #0]
 800b700:	429a      	cmp	r2, r3
 800b702:	d001      	beq.n	800b708 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	e106      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 0301 	and.w	r3, r3, #1
 800b710:	2b00      	cmp	r3, #0
 800b712:	d073      	beq.n	800b7fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d129      	bne.n	800b770 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b71c:	4b81      	ldr	r3, [pc, #516]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b724:	2b00      	cmp	r3, #0
 800b726:	d101      	bne.n	800b72c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b728:	2301      	movs	r3, #1
 800b72a:	e0f4      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b72c:	f000 f99e 	bl	800ba6c <RCC_GetSysClockFreqFromPLLSource>
 800b730:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	4a7c      	ldr	r2, [pc, #496]	@ (800b928 <HAL_RCC_ClockConfig+0x268>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d93f      	bls.n	800b7ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b73a:	4b7a      	ldr	r3, [pc, #488]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b742:	2b00      	cmp	r3, #0
 800b744:	d009      	beq.n	800b75a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d033      	beq.n	800b7ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b756:	2b00      	cmp	r3, #0
 800b758:	d12f      	bne.n	800b7ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b75a:	4b72      	ldr	r3, [pc, #456]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b75c:	689b      	ldr	r3, [r3, #8]
 800b75e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b762:	4a70      	ldr	r2, [pc, #448]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b768:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b76a:	2380      	movs	r3, #128	@ 0x80
 800b76c:	617b      	str	r3, [r7, #20]
 800b76e:	e024      	b.n	800b7ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	2b02      	cmp	r3, #2
 800b776:	d107      	bne.n	800b788 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b778:	4b6a      	ldr	r3, [pc, #424]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b780:	2b00      	cmp	r3, #0
 800b782:	d109      	bne.n	800b798 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b784:	2301      	movs	r3, #1
 800b786:	e0c6      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b788:	4b66      	ldr	r3, [pc, #408]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b790:	2b00      	cmp	r3, #0
 800b792:	d101      	bne.n	800b798 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b794:	2301      	movs	r3, #1
 800b796:	e0be      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b798:	f000 f8ce 	bl	800b938 <HAL_RCC_GetSysClockFreq>
 800b79c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	4a61      	ldr	r2, [pc, #388]	@ (800b928 <HAL_RCC_ClockConfig+0x268>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d909      	bls.n	800b7ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b7a6:	4b5f      	ldr	r3, [pc, #380]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b7ae:	4a5d      	ldr	r2, [pc, #372]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b7b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b7b6:	2380      	movs	r3, #128	@ 0x80
 800b7b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b7ba:	4b5a      	ldr	r3, [pc, #360]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	f023 0203 	bic.w	r2, r3, #3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	4957      	ldr	r1, [pc, #348]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7cc:	f7fa fa9a 	bl	8005d04 <HAL_GetTick>
 800b7d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b7d2:	e00a      	b.n	800b7ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b7d4:	f7fa fa96 	bl	8005d04 <HAL_GetTick>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	1ad3      	subs	r3, r2, r3
 800b7de:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d901      	bls.n	800b7ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b7e6:	2303      	movs	r3, #3
 800b7e8:	e095      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b7ea:	4b4e      	ldr	r3, [pc, #312]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b7ec:	689b      	ldr	r3, [r3, #8]
 800b7ee:	f003 020c 	and.w	r2, r3, #12
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	685b      	ldr	r3, [r3, #4]
 800b7f6:	009b      	lsls	r3, r3, #2
 800b7f8:	429a      	cmp	r2, r3
 800b7fa:	d1eb      	bne.n	800b7d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f003 0302 	and.w	r3, r3, #2
 800b804:	2b00      	cmp	r3, #0
 800b806:	d023      	beq.n	800b850 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f003 0304 	and.w	r3, r3, #4
 800b810:	2b00      	cmp	r3, #0
 800b812:	d005      	beq.n	800b820 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b814:	4b43      	ldr	r3, [pc, #268]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b816:	689b      	ldr	r3, [r3, #8]
 800b818:	4a42      	ldr	r2, [pc, #264]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b81a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b81e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0308 	and.w	r3, r3, #8
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d007      	beq.n	800b83c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b82c:	4b3d      	ldr	r3, [pc, #244]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b82e:	689b      	ldr	r3, [r3, #8]
 800b830:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b834:	4a3b      	ldr	r2, [pc, #236]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b836:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b83a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b83c:	4b39      	ldr	r3, [pc, #228]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	4936      	ldr	r1, [pc, #216]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b84a:	4313      	orrs	r3, r2
 800b84c:	608b      	str	r3, [r1, #8]
 800b84e:	e008      	b.n	800b862 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b80      	cmp	r3, #128	@ 0x80
 800b854:	d105      	bne.n	800b862 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b856:	4b33      	ldr	r3, [pc, #204]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b858:	689b      	ldr	r3, [r3, #8]
 800b85a:	4a32      	ldr	r2, [pc, #200]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b85c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b860:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b862:	4b2f      	ldr	r3, [pc, #188]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f003 030f 	and.w	r3, r3, #15
 800b86a:	683a      	ldr	r2, [r7, #0]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d21d      	bcs.n	800b8ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b870:	4b2b      	ldr	r3, [pc, #172]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f023 020f 	bic.w	r2, r3, #15
 800b878:	4929      	ldr	r1, [pc, #164]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	4313      	orrs	r3, r2
 800b87e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b880:	f7fa fa40 	bl	8005d04 <HAL_GetTick>
 800b884:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b886:	e00a      	b.n	800b89e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b888:	f7fa fa3c 	bl	8005d04 <HAL_GetTick>
 800b88c:	4602      	mov	r2, r0
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	1ad3      	subs	r3, r2, r3
 800b892:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b896:	4293      	cmp	r3, r2
 800b898:	d901      	bls.n	800b89e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b89a:	2303      	movs	r3, #3
 800b89c:	e03b      	b.n	800b916 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b89e:	4b20      	ldr	r3, [pc, #128]	@ (800b920 <HAL_RCC_ClockConfig+0x260>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f003 030f 	and.w	r3, r3, #15
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d1ed      	bne.n	800b888 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f003 0304 	and.w	r3, r3, #4
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d008      	beq.n	800b8ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b8b8:	4b1a      	ldr	r3, [pc, #104]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b8ba:	689b      	ldr	r3, [r3, #8]
 800b8bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	4917      	ldr	r1, [pc, #92]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f003 0308 	and.w	r3, r3, #8
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d009      	beq.n	800b8ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b8d6:	4b13      	ldr	r3, [pc, #76]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b8d8:	689b      	ldr	r3, [r3, #8]
 800b8da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	691b      	ldr	r3, [r3, #16]
 800b8e2:	00db      	lsls	r3, r3, #3
 800b8e4:	490f      	ldr	r1, [pc, #60]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b8ea:	f000 f825 	bl	800b938 <HAL_RCC_GetSysClockFreq>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b924 <HAL_RCC_ClockConfig+0x264>)
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	091b      	lsrs	r3, r3, #4
 800b8f6:	f003 030f 	and.w	r3, r3, #15
 800b8fa:	490c      	ldr	r1, [pc, #48]	@ (800b92c <HAL_RCC_ClockConfig+0x26c>)
 800b8fc:	5ccb      	ldrb	r3, [r1, r3]
 800b8fe:	f003 031f 	and.w	r3, r3, #31
 800b902:	fa22 f303 	lsr.w	r3, r2, r3
 800b906:	4a0a      	ldr	r2, [pc, #40]	@ (800b930 <HAL_RCC_ClockConfig+0x270>)
 800b908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b90a:	4b0a      	ldr	r3, [pc, #40]	@ (800b934 <HAL_RCC_ClockConfig+0x274>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4618      	mov	r0, r3
 800b910:	f7fa f9ac 	bl	8005c6c <HAL_InitTick>
 800b914:	4603      	mov	r3, r0
}
 800b916:	4618      	mov	r0, r3
 800b918:	3718      	adds	r7, #24
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	40022000 	.word	0x40022000
 800b924:	40021000 	.word	0x40021000
 800b928:	04c4b400 	.word	0x04c4b400
 800b92c:	080165b0 	.word	0x080165b0
 800b930:	20000004 	.word	0x20000004
 800b934:	20000008 	.word	0x20000008

0800b938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b938:	b480      	push	{r7}
 800b93a:	b087      	sub	sp, #28
 800b93c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b93e:	4b2c      	ldr	r3, [pc, #176]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b940:	689b      	ldr	r3, [r3, #8]
 800b942:	f003 030c 	and.w	r3, r3, #12
 800b946:	2b04      	cmp	r3, #4
 800b948:	d102      	bne.n	800b950 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b94a:	4b2a      	ldr	r3, [pc, #168]	@ (800b9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b94c:	613b      	str	r3, [r7, #16]
 800b94e:	e047      	b.n	800b9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b950:	4b27      	ldr	r3, [pc, #156]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	f003 030c 	and.w	r3, r3, #12
 800b958:	2b08      	cmp	r3, #8
 800b95a:	d102      	bne.n	800b962 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b95c:	4b26      	ldr	r3, [pc, #152]	@ (800b9f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b95e:	613b      	str	r3, [r7, #16]
 800b960:	e03e      	b.n	800b9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b962:	4b23      	ldr	r3, [pc, #140]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b964:	689b      	ldr	r3, [r3, #8]
 800b966:	f003 030c 	and.w	r3, r3, #12
 800b96a:	2b0c      	cmp	r3, #12
 800b96c:	d136      	bne.n	800b9dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b96e:	4b20      	ldr	r3, [pc, #128]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f003 0303 	and.w	r3, r3, #3
 800b976:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b978:	4b1d      	ldr	r3, [pc, #116]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	091b      	lsrs	r3, r3, #4
 800b97e:	f003 030f 	and.w	r3, r3, #15
 800b982:	3301      	adds	r3, #1
 800b984:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	2b03      	cmp	r3, #3
 800b98a:	d10c      	bne.n	800b9a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b98c:	4a1a      	ldr	r2, [pc, #104]	@ (800b9f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	fbb2 f3f3 	udiv	r3, r2, r3
 800b994:	4a16      	ldr	r2, [pc, #88]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b996:	68d2      	ldr	r2, [r2, #12]
 800b998:	0a12      	lsrs	r2, r2, #8
 800b99a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b99e:	fb02 f303 	mul.w	r3, r2, r3
 800b9a2:	617b      	str	r3, [r7, #20]
      break;
 800b9a4:	e00c      	b.n	800b9c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b9a6:	4a13      	ldr	r2, [pc, #76]	@ (800b9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9ae:	4a10      	ldr	r2, [pc, #64]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b9b0:	68d2      	ldr	r2, [r2, #12]
 800b9b2:	0a12      	lsrs	r2, r2, #8
 800b9b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b9b8:	fb02 f303 	mul.w	r3, r2, r3
 800b9bc:	617b      	str	r3, [r7, #20]
      break;
 800b9be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	0e5b      	lsrs	r3, r3, #25
 800b9c6:	f003 0303 	and.w	r3, r3, #3
 800b9ca:	3301      	adds	r3, #1
 800b9cc:	005b      	lsls	r3, r3, #1
 800b9ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b9d0:	697a      	ldr	r2, [r7, #20]
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9d8:	613b      	str	r3, [r7, #16]
 800b9da:	e001      	b.n	800b9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b9e0:	693b      	ldr	r3, [r7, #16]
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	371c      	adds	r7, #28
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	40021000 	.word	0x40021000
 800b9f4:	00f42400 	.word	0x00f42400
 800b9f8:	007a1200 	.word	0x007a1200

0800b9fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ba00:	4b03      	ldr	r3, [pc, #12]	@ (800ba10 <HAL_RCC_GetHCLKFreq+0x14>)
 800ba02:	681b      	ldr	r3, [r3, #0]
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	46bd      	mov	sp, r7
 800ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0c:	4770      	bx	lr
 800ba0e:	bf00      	nop
 800ba10:	20000004 	.word	0x20000004

0800ba14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ba18:	f7ff fff0 	bl	800b9fc <HAL_RCC_GetHCLKFreq>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	4b06      	ldr	r3, [pc, #24]	@ (800ba38 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ba20:	689b      	ldr	r3, [r3, #8]
 800ba22:	0a1b      	lsrs	r3, r3, #8
 800ba24:	f003 0307 	and.w	r3, r3, #7
 800ba28:	4904      	ldr	r1, [pc, #16]	@ (800ba3c <HAL_RCC_GetPCLK1Freq+0x28>)
 800ba2a:	5ccb      	ldrb	r3, [r1, r3]
 800ba2c:	f003 031f 	and.w	r3, r3, #31
 800ba30:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	40021000 	.word	0x40021000
 800ba3c:	080165c0 	.word	0x080165c0

0800ba40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ba44:	f7ff ffda 	bl	800b9fc <HAL_RCC_GetHCLKFreq>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	4b06      	ldr	r3, [pc, #24]	@ (800ba64 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ba4c:	689b      	ldr	r3, [r3, #8]
 800ba4e:	0adb      	lsrs	r3, r3, #11
 800ba50:	f003 0307 	and.w	r3, r3, #7
 800ba54:	4904      	ldr	r1, [pc, #16]	@ (800ba68 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ba56:	5ccb      	ldrb	r3, [r1, r3]
 800ba58:	f003 031f 	and.w	r3, r3, #31
 800ba5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	bd80      	pop	{r7, pc}
 800ba64:	40021000 	.word	0x40021000
 800ba68:	080165c0 	.word	0x080165c0

0800ba6c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b087      	sub	sp, #28
 800ba70:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ba72:	4b1e      	ldr	r3, [pc, #120]	@ (800baec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba74:	68db      	ldr	r3, [r3, #12]
 800ba76:	f003 0303 	and.w	r3, r3, #3
 800ba7a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ba7c:	4b1b      	ldr	r3, [pc, #108]	@ (800baec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba7e:	68db      	ldr	r3, [r3, #12]
 800ba80:	091b      	lsrs	r3, r3, #4
 800ba82:	f003 030f 	and.w	r3, r3, #15
 800ba86:	3301      	adds	r3, #1
 800ba88:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	2b03      	cmp	r3, #3
 800ba8e:	d10c      	bne.n	800baaa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ba90:	4a17      	ldr	r2, [pc, #92]	@ (800baf0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba98:	4a14      	ldr	r2, [pc, #80]	@ (800baec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ba9a:	68d2      	ldr	r2, [r2, #12]
 800ba9c:	0a12      	lsrs	r2, r2, #8
 800ba9e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800baa2:	fb02 f303 	mul.w	r3, r2, r3
 800baa6:	617b      	str	r3, [r7, #20]
    break;
 800baa8:	e00c      	b.n	800bac4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800baaa:	4a12      	ldr	r2, [pc, #72]	@ (800baf4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	fbb2 f3f3 	udiv	r3, r2, r3
 800bab2:	4a0e      	ldr	r2, [pc, #56]	@ (800baec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bab4:	68d2      	ldr	r2, [r2, #12]
 800bab6:	0a12      	lsrs	r2, r2, #8
 800bab8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800babc:	fb02 f303 	mul.w	r3, r2, r3
 800bac0:	617b      	str	r3, [r7, #20]
    break;
 800bac2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bac4:	4b09      	ldr	r3, [pc, #36]	@ (800baec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	0e5b      	lsrs	r3, r3, #25
 800baca:	f003 0303 	and.w	r3, r3, #3
 800bace:	3301      	adds	r3, #1
 800bad0:	005b      	lsls	r3, r3, #1
 800bad2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800bad4:	697a      	ldr	r2, [r7, #20]
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	fbb2 f3f3 	udiv	r3, r2, r3
 800badc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800bade:	687b      	ldr	r3, [r7, #4]
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	371c      	adds	r7, #28
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr
 800baec:	40021000 	.word	0x40021000
 800baf0:	007a1200 	.word	0x007a1200
 800baf4:	00f42400 	.word	0x00f42400

0800baf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bb00:	2300      	movs	r3, #0
 800bb02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bb04:	2300      	movs	r3, #0
 800bb06:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	f000 8098 	beq.w	800bc46 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bb16:	2300      	movs	r3, #0
 800bb18:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bb1a:	4b43      	ldr	r3, [pc, #268]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d10d      	bne.n	800bb42 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bb26:	4b40      	ldr	r3, [pc, #256]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb2a:	4a3f      	ldr	r2, [pc, #252]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb30:	6593      	str	r3, [r2, #88]	@ 0x58
 800bb32:	4b3d      	ldr	r3, [pc, #244]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb3a:	60bb      	str	r3, [r7, #8]
 800bb3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb42:	4b3a      	ldr	r3, [pc, #232]	@ (800bc2c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4a39      	ldr	r2, [pc, #228]	@ (800bc2c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bb48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bb4e:	f7fa f8d9 	bl	8005d04 <HAL_GetTick>
 800bb52:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bb54:	e009      	b.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb56:	f7fa f8d5 	bl	8005d04 <HAL_GetTick>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	1ad3      	subs	r3, r2, r3
 800bb60:	2b02      	cmp	r3, #2
 800bb62:	d902      	bls.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800bb64:	2303      	movs	r3, #3
 800bb66:	74fb      	strb	r3, [r7, #19]
        break;
 800bb68:	e005      	b.n	800bb76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bb6a:	4b30      	ldr	r3, [pc, #192]	@ (800bc2c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d0ef      	beq.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800bb76:	7cfb      	ldrb	r3, [r7, #19]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d159      	bne.n	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bb7c:	4b2a      	ldr	r3, [pc, #168]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb86:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d01e      	beq.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb92:	697a      	ldr	r2, [r7, #20]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d019      	beq.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bb98:	4b23      	ldr	r3, [pc, #140]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bb9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bba2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bba4:	4b20      	ldr	r3, [pc, #128]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbaa:	4a1f      	ldr	r2, [pc, #124]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bbb4:	4b1c      	ldr	r3, [pc, #112]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbba:	4a1b      	ldr	r2, [pc, #108]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bbc4:	4a18      	ldr	r2, [pc, #96]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bbcc:	697b      	ldr	r3, [r7, #20]
 800bbce:	f003 0301 	and.w	r3, r3, #1
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d016      	beq.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbd6:	f7fa f895 	bl	8005d04 <HAL_GetTick>
 800bbda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bbdc:	e00b      	b.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbde:	f7fa f891 	bl	8005d04 <HAL_GetTick>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d902      	bls.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800bbf0:	2303      	movs	r3, #3
 800bbf2:	74fb      	strb	r3, [r7, #19]
            break;
 800bbf4:	e006      	b.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bbf6:	4b0c      	ldr	r3, [pc, #48]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bbf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbfc:	f003 0302 	and.w	r3, r3, #2
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d0ec      	beq.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800bc04:	7cfb      	ldrb	r3, [r7, #19]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10b      	bne.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bc0a:	4b07      	ldr	r3, [pc, #28]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bc0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc18:	4903      	ldr	r1, [pc, #12]	@ (800bc28 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800bc20:	e008      	b.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bc22:	7cfb      	ldrb	r3, [r7, #19]
 800bc24:	74bb      	strb	r3, [r7, #18]
 800bc26:	e005      	b.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800bc28:	40021000 	.word	0x40021000
 800bc2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc30:	7cfb      	ldrb	r3, [r7, #19]
 800bc32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bc34:	7c7b      	ldrb	r3, [r7, #17]
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d105      	bne.n	800bc46 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bc3a:	4ba6      	ldr	r3, [pc, #664]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc3e:	4aa5      	ldr	r2, [pc, #660]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc44:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f003 0301 	and.w	r3, r3, #1
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d00a      	beq.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bc52:	4ba0      	ldr	r3, [pc, #640]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc58:	f023 0203 	bic.w	r2, r3, #3
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	499c      	ldr	r1, [pc, #624]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc62:	4313      	orrs	r3, r2
 800bc64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 0302 	and.w	r3, r3, #2
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d00a      	beq.n	800bc8a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bc74:	4b97      	ldr	r3, [pc, #604]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc7a:	f023 020c 	bic.w	r2, r3, #12
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	4994      	ldr	r1, [pc, #592]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc84:	4313      	orrs	r3, r2
 800bc86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f003 0304 	and.w	r3, r3, #4
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00a      	beq.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bc96:	4b8f      	ldr	r3, [pc, #572]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bc98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc9c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	68db      	ldr	r3, [r3, #12]
 800bca4:	498b      	ldr	r1, [pc, #556]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bca6:	4313      	orrs	r3, r2
 800bca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f003 0308 	and.w	r3, r3, #8
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d00a      	beq.n	800bcce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bcb8:	4b86      	ldr	r3, [pc, #536]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcbe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	691b      	ldr	r3, [r3, #16]
 800bcc6:	4983      	ldr	r1, [pc, #524]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f003 0320 	and.w	r3, r3, #32
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00a      	beq.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bcda:	4b7e      	ldr	r3, [pc, #504]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bce0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	695b      	ldr	r3, [r3, #20]
 800bce8:	497a      	ldr	r1, [pc, #488]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcea:	4313      	orrs	r3, r2
 800bcec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d00a      	beq.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bcfc:	4b75      	ldr	r3, [pc, #468]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bcfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd02:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	699b      	ldr	r3, [r3, #24]
 800bd0a:	4972      	ldr	r1, [pc, #456]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d00a      	beq.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bd1e:	4b6d      	ldr	r3, [pc, #436]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd24:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	69db      	ldr	r3, [r3, #28]
 800bd2c:	4969      	ldr	r1, [pc, #420]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d00a      	beq.n	800bd56 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bd40:	4b64      	ldr	r3, [pc, #400]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd46:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a1b      	ldr	r3, [r3, #32]
 800bd4e:	4961      	ldr	r1, [pc, #388]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd50:	4313      	orrs	r3, r2
 800bd52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d00a      	beq.n	800bd78 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bd62:	4b5c      	ldr	r3, [pc, #368]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd70:	4958      	ldr	r1, [pc, #352]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd72:	4313      	orrs	r3, r2
 800bd74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d015      	beq.n	800bdb0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bd84:	4b53      	ldr	r3, [pc, #332]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd92:	4950      	ldr	r1, [pc, #320]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bd94:	4313      	orrs	r3, r2
 800bd96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bda2:	d105      	bne.n	800bdb0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bda4:	4b4b      	ldr	r3, [pc, #300]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bda6:	68db      	ldr	r3, [r3, #12]
 800bda8:	4a4a      	ldr	r2, [pc, #296]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d015      	beq.n	800bde8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bdbc:	4b45      	ldr	r3, [pc, #276]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdca:	4942      	ldr	r1, [pc, #264]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdcc:	4313      	orrs	r3, r2
 800bdce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bdda:	d105      	bne.n	800bde8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bddc:	4b3d      	ldr	r3, [pc, #244]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdde:	68db      	ldr	r3, [r3, #12]
 800bde0:	4a3c      	ldr	r2, [pc, #240]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bde2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bde6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d015      	beq.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bdf4:	4b37      	ldr	r3, [pc, #220]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bdf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdfa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be02:	4934      	ldr	r1, [pc, #208]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be04:	4313      	orrs	r3, r2
 800be06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be12:	d105      	bne.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800be14:	4b2f      	ldr	r3, [pc, #188]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be16:	68db      	ldr	r3, [r3, #12]
 800be18:	4a2e      	ldr	r2, [pc, #184]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be1e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d015      	beq.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800be2c:	4b29      	ldr	r3, [pc, #164]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be3a:	4926      	ldr	r1, [pc, #152]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be3c:	4313      	orrs	r3, r2
 800be3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be4a:	d105      	bne.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800be4c:	4b21      	ldr	r3, [pc, #132]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	4a20      	ldr	r2, [pc, #128]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be56:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be60:	2b00      	cmp	r3, #0
 800be62:	d015      	beq.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800be64:	4b1b      	ldr	r3, [pc, #108]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be72:	4918      	ldr	r1, [pc, #96]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be74:	4313      	orrs	r3, r2
 800be76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be82:	d105      	bne.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800be84:	4b13      	ldr	r3, [pc, #76]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be86:	68db      	ldr	r3, [r3, #12]
 800be88:	4a12      	ldr	r2, [pc, #72]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d015      	beq.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800be9c:	4b0d      	ldr	r3, [pc, #52]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800be9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bea2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beaa:	490a      	ldr	r1, [pc, #40]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800beac:	4313      	orrs	r3, r2
 800beae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800beba:	d105      	bne.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bebc:	4b05      	ldr	r3, [pc, #20]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bebe:	68db      	ldr	r3, [r3, #12]
 800bec0:	4a04      	ldr	r2, [pc, #16]	@ (800bed4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bec6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bec8:	7cbb      	ldrb	r3, [r7, #18]
}
 800beca:	4618      	mov	r0, r3
 800becc:	3718      	adds	r7, #24
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	40021000 	.word	0x40021000

0800bed8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b084      	sub	sp, #16
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d101      	bne.n	800beea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	e09d      	b.n	800c026 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d108      	bne.n	800bf04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800befa:	d009      	beq.n	800bf10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	61da      	str	r2, [r3, #28]
 800bf02:	e005      	b.n	800bf10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2200      	movs	r2, #0
 800bf08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d106      	bne.n	800bf30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2200      	movs	r2, #0
 800bf26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f7f7 fbaa 	bl	8003684 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2202      	movs	r2, #2
 800bf34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	681a      	ldr	r2, [r3, #0]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf50:	d902      	bls.n	800bf58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bf52:	2300      	movs	r3, #0
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	e002      	b.n	800bf5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bf58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	68db      	ldr	r3, [r3, #12]
 800bf62:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bf66:	d007      	beq.n	800bf78 <HAL_SPI_Init+0xa0>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bf70:	d002      	beq.n	800bf78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2200      	movs	r2, #0
 800bf76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bf88:	431a      	orrs	r2, r3
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	f003 0302 	and.w	r3, r3, #2
 800bf92:	431a      	orrs	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	695b      	ldr	r3, [r3, #20]
 800bf98:	f003 0301 	and.w	r3, r3, #1
 800bf9c:	431a      	orrs	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	699b      	ldr	r3, [r3, #24]
 800bfa2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bfa6:	431a      	orrs	r2, r3
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	69db      	ldr	r3, [r3, #28]
 800bfac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bfb0:	431a      	orrs	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6a1b      	ldr	r3, [r3, #32]
 800bfb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfba:	ea42 0103 	orr.w	r1, r2, r3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfc2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	430a      	orrs	r2, r1
 800bfcc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	699b      	ldr	r3, [r3, #24]
 800bfd2:	0c1b      	lsrs	r3, r3, #16
 800bfd4:	f003 0204 	and.w	r2, r3, #4
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfdc:	f003 0310 	and.w	r3, r3, #16
 800bfe0:	431a      	orrs	r2, r3
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfe6:	f003 0308 	and.w	r3, r3, #8
 800bfea:	431a      	orrs	r2, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bff4:	ea42 0103 	orr.w	r1, r2, r3
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	430a      	orrs	r2, r1
 800c004:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	69da      	ldr	r2, [r3, #28]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c014:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c024:	2300      	movs	r3, #0
}
 800c026:	4618      	mov	r0, r3
 800c028:	3710      	adds	r7, #16
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}

0800c02e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b082      	sub	sp, #8
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d101      	bne.n	800c040 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c03c:	2301      	movs	r3, #1
 800c03e:	e042      	b.n	800c0c6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c046:	2b00      	cmp	r3, #0
 800c048:	d106      	bne.n	800c058 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2200      	movs	r2, #0
 800c04e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f7f7 fb76 	bl	8003744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2224      	movs	r2, #36	@ 0x24
 800c05c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	681a      	ldr	r2, [r3, #0]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f022 0201 	bic.w	r2, r2, #1
 800c06e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c074:	2b00      	cmp	r3, #0
 800c076:	d002      	beq.n	800c07e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f000 fedf 	bl	800ce3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f000 fc10 	bl	800c8a4 <UART_SetConfig>
 800c084:	4603      	mov	r3, r0
 800c086:	2b01      	cmp	r3, #1
 800c088:	d101      	bne.n	800c08e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e01b      	b.n	800c0c6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	685a      	ldr	r2, [r3, #4]
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c09c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	689a      	ldr	r2, [r3, #8]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c0ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	681a      	ldr	r2, [r3, #0]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	f042 0201 	orr.w	r2, r2, #1
 800c0bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f000 ff5e 	bl	800cf80 <UART_CheckIdleState>
 800c0c4:	4603      	mov	r3, r0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3708      	adds	r7, #8
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}
	...

0800c0d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b08a      	sub	sp, #40	@ 0x28
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	60b9      	str	r1, [r7, #8]
 800c0da:	4613      	mov	r3, r2
 800c0dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0e4:	2b20      	cmp	r3, #32
 800c0e6:	d167      	bne.n	800c1b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d002      	beq.n	800c0f4 <HAL_UART_Transmit_DMA+0x24>
 800c0ee:	88fb      	ldrh	r3, [r7, #6]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d101      	bne.n	800c0f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	e060      	b.n	800c1ba <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	88fa      	ldrh	r2, [r7, #6]
 800c102:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	88fa      	ldrh	r2, [r7, #6]
 800c10a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	2200      	movs	r2, #0
 800c112:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2221      	movs	r2, #33	@ 0x21
 800c11a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c122:	2b00      	cmp	r3, #0
 800c124:	d028      	beq.n	800c178 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c12a:	4a26      	ldr	r2, [pc, #152]	@ (800c1c4 <HAL_UART_Transmit_DMA+0xf4>)
 800c12c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c132:	4a25      	ldr	r2, [pc, #148]	@ (800c1c8 <HAL_UART_Transmit_DMA+0xf8>)
 800c134:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c13a:	4a24      	ldr	r2, [pc, #144]	@ (800c1cc <HAL_UART_Transmit_DMA+0xfc>)
 800c13c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c142:	2200      	movs	r2, #0
 800c144:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c14e:	4619      	mov	r1, r3
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	3328      	adds	r3, #40	@ 0x28
 800c156:	461a      	mov	r2, r3
 800c158:	88fb      	ldrh	r3, [r7, #6]
 800c15a:	f7fb fe5f 	bl	8007e1c <HAL_DMA_Start_IT>
 800c15e:	4603      	mov	r3, r0
 800c160:	2b00      	cmp	r3, #0
 800c162:	d009      	beq.n	800c178 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2210      	movs	r2, #16
 800c168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2220      	movs	r2, #32
 800c170:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	e020      	b.n	800c1ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	2240      	movs	r2, #64	@ 0x40
 800c17e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3308      	adds	r3, #8
 800c186:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	e853 3f00 	ldrex	r3, [r3]
 800c18e:	613b      	str	r3, [r7, #16]
   return(result);
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c196:	627b      	str	r3, [r7, #36]	@ 0x24
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	3308      	adds	r3, #8
 800c19e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1a0:	623a      	str	r2, [r7, #32]
 800c1a2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a4:	69f9      	ldr	r1, [r7, #28]
 800c1a6:	6a3a      	ldr	r2, [r7, #32]
 800c1a8:	e841 2300 	strex	r3, r2, [r1]
 800c1ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800c1ae:	69bb      	ldr	r3, [r7, #24]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d1e5      	bne.n	800c180 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	e000      	b.n	800c1ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c1b8:	2302      	movs	r3, #2
  }
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3728      	adds	r7, #40	@ 0x28
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
 800c1c2:	bf00      	nop
 800c1c4:	0800d44b 	.word	0x0800d44b
 800c1c8:	0800d4e5 	.word	0x0800d4e5
 800c1cc:	0800d66b 	.word	0x0800d66b

0800c1d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b0ba      	sub	sp, #232	@ 0xe8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	69db      	ldr	r3, [r3, #28]
 800c1de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	689b      	ldr	r3, [r3, #8]
 800c1f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c1f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c1fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c1fe:	4013      	ands	r3, r2
 800c200:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d11b      	bne.n	800c244 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c20c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c210:	f003 0320 	and.w	r3, r3, #32
 800c214:	2b00      	cmp	r3, #0
 800c216:	d015      	beq.n	800c244 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c21c:	f003 0320 	and.w	r3, r3, #32
 800c220:	2b00      	cmp	r3, #0
 800c222:	d105      	bne.n	800c230 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d009      	beq.n	800c244 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c234:	2b00      	cmp	r3, #0
 800c236:	f000 8300 	beq.w	800c83a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	4798      	blx	r3
      }
      return;
 800c242:	e2fa      	b.n	800c83a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c244:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c248:	2b00      	cmp	r3, #0
 800c24a:	f000 8123 	beq.w	800c494 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c24e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c252:	4b8d      	ldr	r3, [pc, #564]	@ (800c488 <HAL_UART_IRQHandler+0x2b8>)
 800c254:	4013      	ands	r3, r2
 800c256:	2b00      	cmp	r3, #0
 800c258:	d106      	bne.n	800c268 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c25a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c25e:	4b8b      	ldr	r3, [pc, #556]	@ (800c48c <HAL_UART_IRQHandler+0x2bc>)
 800c260:	4013      	ands	r3, r2
 800c262:	2b00      	cmp	r3, #0
 800c264:	f000 8116 	beq.w	800c494 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c26c:	f003 0301 	and.w	r3, r3, #1
 800c270:	2b00      	cmp	r3, #0
 800c272:	d011      	beq.n	800c298 <HAL_UART_IRQHandler+0xc8>
 800c274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d00b      	beq.n	800c298 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	2201      	movs	r2, #1
 800c286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c28e:	f043 0201 	orr.w	r2, r3, #1
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c29c:	f003 0302 	and.w	r3, r3, #2
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d011      	beq.n	800c2c8 <HAL_UART_IRQHandler+0xf8>
 800c2a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c2a8:	f003 0301 	and.w	r3, r3, #1
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d00b      	beq.n	800c2c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2202      	movs	r2, #2
 800c2b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2be:	f043 0204 	orr.w	r2, r3, #4
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c2c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2cc:	f003 0304 	and.w	r3, r3, #4
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d011      	beq.n	800c2f8 <HAL_UART_IRQHandler+0x128>
 800c2d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c2d8:	f003 0301 	and.w	r3, r3, #1
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d00b      	beq.n	800c2f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2204      	movs	r2, #4
 800c2e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2ee:	f043 0202 	orr.w	r2, r3, #2
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c2f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2fc:	f003 0308 	and.w	r3, r3, #8
 800c300:	2b00      	cmp	r3, #0
 800c302:	d017      	beq.n	800c334 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c308:	f003 0320 	and.w	r3, r3, #32
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d105      	bne.n	800c31c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c310:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c314:	4b5c      	ldr	r3, [pc, #368]	@ (800c488 <HAL_UART_IRQHandler+0x2b8>)
 800c316:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d00b      	beq.n	800c334 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2208      	movs	r2, #8
 800c322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c32a:	f043 0208 	orr.w	r2, r3, #8
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d012      	beq.n	800c366 <HAL_UART_IRQHandler+0x196>
 800c340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c344:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d00c      	beq.n	800c366 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c354:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c35c:	f043 0220 	orr.w	r2, r3, #32
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f000 8266 	beq.w	800c83e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c376:	f003 0320 	and.w	r3, r3, #32
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d013      	beq.n	800c3a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c37e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c382:	f003 0320 	and.w	r3, r3, #32
 800c386:	2b00      	cmp	r3, #0
 800c388:	d105      	bne.n	800c396 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c38a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c38e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c392:	2b00      	cmp	r3, #0
 800c394:	d007      	beq.n	800c3a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d003      	beq.n	800c3a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c3a2:	6878      	ldr	r0, [r7, #4]
 800c3a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3ba:	2b40      	cmp	r3, #64	@ 0x40
 800c3bc:	d005      	beq.n	800c3ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c3be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c3c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d054      	beq.n	800c474 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 ffd7 	bl	800d37e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	689b      	ldr	r3, [r3, #8]
 800c3d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3da:	2b40      	cmp	r3, #64	@ 0x40
 800c3dc:	d146      	bne.n	800c46c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	3308      	adds	r3, #8
 800c3e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c3ec:	e853 3f00 	ldrex	r3, [r3]
 800c3f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c3f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c3f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	3308      	adds	r3, #8
 800c406:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c40a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c40e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c412:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c416:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c41a:	e841 2300 	strex	r3, r2, [r1]
 800c41e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c422:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d1d9      	bne.n	800c3de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c430:	2b00      	cmp	r3, #0
 800c432:	d017      	beq.n	800c464 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c43a:	4a15      	ldr	r2, [pc, #84]	@ (800c490 <HAL_UART_IRQHandler+0x2c0>)
 800c43c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c444:	4618      	mov	r0, r3
 800c446:	f7fb fdbd 	bl	8007fc4 <HAL_DMA_Abort_IT>
 800c44a:	4603      	mov	r3, r0
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d019      	beq.n	800c484 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c458:	687a      	ldr	r2, [r7, #4]
 800c45a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c45e:	4610      	mov	r0, r2
 800c460:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c462:	e00f      	b.n	800c484 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7f9 faa3 	bl	80059b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c46a:	e00b      	b.n	800c484 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f7f9 fa9f 	bl	80059b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c472:	e007      	b.n	800c484 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f7f9 fa9b 	bl	80059b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2200      	movs	r2, #0
 800c47e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c482:	e1dc      	b.n	800c83e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c484:	bf00      	nop
    return;
 800c486:	e1da      	b.n	800c83e <HAL_UART_IRQHandler+0x66e>
 800c488:	10000001 	.word	0x10000001
 800c48c:	04000120 	.word	0x04000120
 800c490:	0800d6eb 	.word	0x0800d6eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c498:	2b01      	cmp	r3, #1
 800c49a:	f040 8170 	bne.w	800c77e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c49e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4a2:	f003 0310 	and.w	r3, r3, #16
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f000 8169 	beq.w	800c77e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c4ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4b0:	f003 0310 	and.w	r3, r3, #16
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	f000 8162 	beq.w	800c77e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	2210      	movs	r2, #16
 800c4c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4cc:	2b40      	cmp	r3, #64	@ 0x40
 800c4ce:	f040 80d8 	bne.w	800c682 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c4e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	f000 80af 	beq.w	800c648 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c4f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	f080 80a7 	bcs.w	800c648 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c500:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f003 0320 	and.w	r3, r3, #32
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 8087 	bne.w	800c626 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c520:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c524:	e853 3f00 	ldrex	r3, [r3]
 800c528:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c52c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	461a      	mov	r2, r3
 800c53e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c546:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c54a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c54e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c552:	e841 2300 	strex	r3, r2, [r1]
 800c556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c55a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1da      	bne.n	800c518 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	3308      	adds	r3, #8
 800c568:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c56a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c56c:	e853 3f00 	ldrex	r3, [r3]
 800c570:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c572:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c574:	f023 0301 	bic.w	r3, r3, #1
 800c578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	3308      	adds	r3, #8
 800c582:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c586:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c58a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c58c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c58e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c592:	e841 2300 	strex	r3, r2, [r1]
 800c596:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c598:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1e1      	bne.n	800c562 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	3308      	adds	r3, #8
 800c5a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5a8:	e853 3f00 	ldrex	r3, [r3]
 800c5ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c5ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	3308      	adds	r3, #8
 800c5be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c5c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c5c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c5c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c5ca:	e841 2300 	strex	r3, r2, [r1]
 800c5ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c5d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d1e3      	bne.n	800c59e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2220      	movs	r2, #32
 800c5da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5ec:	e853 3f00 	ldrex	r3, [r3]
 800c5f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c5f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5f4:	f023 0310 	bic.w	r3, r3, #16
 800c5f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	461a      	mov	r2, r3
 800c602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c606:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c608:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c60c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c60e:	e841 2300 	strex	r3, r2, [r1]
 800c612:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c614:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c616:	2b00      	cmp	r3, #0
 800c618:	d1e4      	bne.n	800c5e4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c620:	4618      	mov	r0, r3
 800c622:	f7fb fc76 	bl	8007f12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2202      	movs	r2, #2
 800c62a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c638:	b29b      	uxth	r3, r3
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	4619      	mov	r1, r3
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f7f9 f871 	bl	8005728 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c646:	e0fc      	b.n	800c842 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c64e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c652:	429a      	cmp	r2, r3
 800c654:	f040 80f5 	bne.w	800c842 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	f003 0320 	and.w	r3, r3, #32
 800c666:	2b20      	cmp	r3, #32
 800c668:	f040 80eb 	bne.w	800c842 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2202      	movs	r2, #2
 800c670:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c678:	4619      	mov	r1, r3
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f7f9 f854 	bl	8005728 <HAL_UARTEx_RxEventCallback>
      return;
 800c680:	e0df      	b.n	800c842 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c68e:	b29b      	uxth	r3, r3
 800c690:	1ad3      	subs	r3, r2, r3
 800c692:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	f000 80d1 	beq.w	800c846 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800c6a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f000 80cc 	beq.w	800c846 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b6:	e853 3f00 	ldrex	r3, [r3]
 800c6ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c6bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c6d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6d8:	e841 2300 	strex	r3, r2, [r1]
 800c6dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c6de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d1e4      	bne.n	800c6ae <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	3308      	adds	r3, #8
 800c6ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ee:	e853 3f00 	ldrex	r3, [r3]
 800c6f2:	623b      	str	r3, [r7, #32]
   return(result);
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
 800c6f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6fa:	f023 0301 	bic.w	r3, r3, #1
 800c6fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	3308      	adds	r3, #8
 800c708:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c70c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c70e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c710:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c712:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c714:	e841 2300 	strex	r3, r2, [r1]
 800c718:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d1e1      	bne.n	800c6e4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2220      	movs	r2, #32
 800c724:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2200      	movs	r2, #0
 800c72c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2200      	movs	r2, #0
 800c732:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	e853 3f00 	ldrex	r3, [r3]
 800c740:	60fb      	str	r3, [r7, #12]
   return(result);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f023 0310 	bic.w	r3, r3, #16
 800c748:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	461a      	mov	r2, r3
 800c752:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c756:	61fb      	str	r3, [r7, #28]
 800c758:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75a:	69b9      	ldr	r1, [r7, #24]
 800c75c:	69fa      	ldr	r2, [r7, #28]
 800c75e:	e841 2300 	strex	r3, r2, [r1]
 800c762:	617b      	str	r3, [r7, #20]
   return(result);
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d1e4      	bne.n	800c734 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2202      	movs	r2, #2
 800c76e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c770:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c774:	4619      	mov	r1, r3
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f7f8 ffd6 	bl	8005728 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c77c:	e063      	b.n	800c846 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c77e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c782:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c786:	2b00      	cmp	r3, #0
 800c788:	d00e      	beq.n	800c7a8 <HAL_UART_IRQHandler+0x5d8>
 800c78a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c78e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c792:	2b00      	cmp	r3, #0
 800c794:	d008      	beq.n	800c7a8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c79e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 ffdf 	bl	800d764 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c7a6:	e051      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d014      	beq.n	800c7de <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c7b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d105      	bne.n	800c7cc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c7c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d008      	beq.n	800c7de <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d03a      	beq.n	800c84a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	4798      	blx	r3
    }
    return;
 800c7dc:	e035      	b.n	800c84a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c7de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d009      	beq.n	800c7fe <HAL_UART_IRQHandler+0x62e>
 800c7ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d003      	beq.n	800c7fe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f000 ff89 	bl	800d70e <UART_EndTransmit_IT>
    return;
 800c7fc:	e026      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c7fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c806:	2b00      	cmp	r3, #0
 800c808:	d009      	beq.n	800c81e <HAL_UART_IRQHandler+0x64e>
 800c80a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c80e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c812:	2b00      	cmp	r3, #0
 800c814:	d003      	beq.n	800c81e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f000 ffb8 	bl	800d78c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c81c:	e016      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c81e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c822:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c826:	2b00      	cmp	r3, #0
 800c828:	d010      	beq.n	800c84c <HAL_UART_IRQHandler+0x67c>
 800c82a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c82e:	2b00      	cmp	r3, #0
 800c830:	da0c      	bge.n	800c84c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 ffa0 	bl	800d778 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c838:	e008      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
      return;
 800c83a:	bf00      	nop
 800c83c:	e006      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
    return;
 800c83e:	bf00      	nop
 800c840:	e004      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
      return;
 800c842:	bf00      	nop
 800c844:	e002      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
      return;
 800c846:	bf00      	nop
 800c848:	e000      	b.n	800c84c <HAL_UART_IRQHandler+0x67c>
    return;
 800c84a:	bf00      	nop
  }
}
 800c84c:	37e8      	adds	r7, #232	@ 0xe8
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop

0800c854 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c85c:	bf00      	nop
 800c85e:	370c      	adds	r7, #12
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c870:	bf00      	nop
 800c872:	370c      	adds	r7, #12
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c884:	bf00      	nop
 800c886:	370c      	adds	r7, #12
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c8a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c8a8:	b08c      	sub	sp, #48	@ 0x30
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	689a      	ldr	r2, [r3, #8]
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	691b      	ldr	r3, [r3, #16]
 800c8bc:	431a      	orrs	r2, r3
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	695b      	ldr	r3, [r3, #20]
 800c8c2:	431a      	orrs	r2, r3
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	69db      	ldr	r3, [r3, #28]
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	681a      	ldr	r2, [r3, #0]
 800c8d2:	4bab      	ldr	r3, [pc, #684]	@ (800cb80 <UART_SetConfig+0x2dc>)
 800c8d4:	4013      	ands	r3, r2
 800c8d6:	697a      	ldr	r2, [r7, #20]
 800c8d8:	6812      	ldr	r2, [r2, #0]
 800c8da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c8dc:	430b      	orrs	r3, r1
 800c8de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c8e0:	697b      	ldr	r3, [r7, #20]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	685b      	ldr	r3, [r3, #4]
 800c8e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	68da      	ldr	r2, [r3, #12]
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	430a      	orrs	r2, r1
 800c8f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	699b      	ldr	r3, [r3, #24]
 800c8fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	4aa0      	ldr	r2, [pc, #640]	@ (800cb84 <UART_SetConfig+0x2e0>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d004      	beq.n	800c910 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	6a1b      	ldr	r3, [r3, #32]
 800c90a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c90c:	4313      	orrs	r3, r2
 800c90e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c91a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c91e:	697a      	ldr	r2, [r7, #20]
 800c920:	6812      	ldr	r2, [r2, #0]
 800c922:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c924:	430b      	orrs	r3, r1
 800c926:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c92e:	f023 010f 	bic.w	r1, r3, #15
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	430a      	orrs	r2, r1
 800c93c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	4a91      	ldr	r2, [pc, #580]	@ (800cb88 <UART_SetConfig+0x2e4>)
 800c944:	4293      	cmp	r3, r2
 800c946:	d125      	bne.n	800c994 <UART_SetConfig+0xf0>
 800c948:	4b90      	ldr	r3, [pc, #576]	@ (800cb8c <UART_SetConfig+0x2e8>)
 800c94a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c94e:	f003 0303 	and.w	r3, r3, #3
 800c952:	2b03      	cmp	r3, #3
 800c954:	d81a      	bhi.n	800c98c <UART_SetConfig+0xe8>
 800c956:	a201      	add	r2, pc, #4	@ (adr r2, 800c95c <UART_SetConfig+0xb8>)
 800c958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c95c:	0800c96d 	.word	0x0800c96d
 800c960:	0800c97d 	.word	0x0800c97d
 800c964:	0800c975 	.word	0x0800c975
 800c968:	0800c985 	.word	0x0800c985
 800c96c:	2301      	movs	r3, #1
 800c96e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c972:	e0d6      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c974:	2302      	movs	r3, #2
 800c976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c97a:	e0d2      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c97c:	2304      	movs	r3, #4
 800c97e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c982:	e0ce      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c984:	2308      	movs	r3, #8
 800c986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c98a:	e0ca      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c98c:	2310      	movs	r3, #16
 800c98e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c992:	e0c6      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	4a7d      	ldr	r2, [pc, #500]	@ (800cb90 <UART_SetConfig+0x2ec>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d138      	bne.n	800ca10 <UART_SetConfig+0x16c>
 800c99e:	4b7b      	ldr	r3, [pc, #492]	@ (800cb8c <UART_SetConfig+0x2e8>)
 800c9a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9a4:	f003 030c 	and.w	r3, r3, #12
 800c9a8:	2b0c      	cmp	r3, #12
 800c9aa:	d82d      	bhi.n	800ca08 <UART_SetConfig+0x164>
 800c9ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c9b4 <UART_SetConfig+0x110>)
 800c9ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9b2:	bf00      	nop
 800c9b4:	0800c9e9 	.word	0x0800c9e9
 800c9b8:	0800ca09 	.word	0x0800ca09
 800c9bc:	0800ca09 	.word	0x0800ca09
 800c9c0:	0800ca09 	.word	0x0800ca09
 800c9c4:	0800c9f9 	.word	0x0800c9f9
 800c9c8:	0800ca09 	.word	0x0800ca09
 800c9cc:	0800ca09 	.word	0x0800ca09
 800c9d0:	0800ca09 	.word	0x0800ca09
 800c9d4:	0800c9f1 	.word	0x0800c9f1
 800c9d8:	0800ca09 	.word	0x0800ca09
 800c9dc:	0800ca09 	.word	0x0800ca09
 800c9e0:	0800ca09 	.word	0x0800ca09
 800c9e4:	0800ca01 	.word	0x0800ca01
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9ee:	e098      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c9f0:	2302      	movs	r3, #2
 800c9f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9f6:	e094      	b.n	800cb22 <UART_SetConfig+0x27e>
 800c9f8:	2304      	movs	r3, #4
 800c9fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c9fe:	e090      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca00:	2308      	movs	r3, #8
 800ca02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca06:	e08c      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca08:	2310      	movs	r3, #16
 800ca0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca0e:	e088      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	4a5f      	ldr	r2, [pc, #380]	@ (800cb94 <UART_SetConfig+0x2f0>)
 800ca16:	4293      	cmp	r3, r2
 800ca18:	d125      	bne.n	800ca66 <UART_SetConfig+0x1c2>
 800ca1a:	4b5c      	ldr	r3, [pc, #368]	@ (800cb8c <UART_SetConfig+0x2e8>)
 800ca1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ca24:	2b30      	cmp	r3, #48	@ 0x30
 800ca26:	d016      	beq.n	800ca56 <UART_SetConfig+0x1b2>
 800ca28:	2b30      	cmp	r3, #48	@ 0x30
 800ca2a:	d818      	bhi.n	800ca5e <UART_SetConfig+0x1ba>
 800ca2c:	2b20      	cmp	r3, #32
 800ca2e:	d00a      	beq.n	800ca46 <UART_SetConfig+0x1a2>
 800ca30:	2b20      	cmp	r3, #32
 800ca32:	d814      	bhi.n	800ca5e <UART_SetConfig+0x1ba>
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <UART_SetConfig+0x19a>
 800ca38:	2b10      	cmp	r3, #16
 800ca3a:	d008      	beq.n	800ca4e <UART_SetConfig+0x1aa>
 800ca3c:	e00f      	b.n	800ca5e <UART_SetConfig+0x1ba>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca44:	e06d      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca46:	2302      	movs	r3, #2
 800ca48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca4c:	e069      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca4e:	2304      	movs	r3, #4
 800ca50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca54:	e065      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca56:	2308      	movs	r3, #8
 800ca58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca5c:	e061      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca5e:	2310      	movs	r3, #16
 800ca60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca64:	e05d      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a4b      	ldr	r2, [pc, #300]	@ (800cb98 <UART_SetConfig+0x2f4>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d125      	bne.n	800cabc <UART_SetConfig+0x218>
 800ca70:	4b46      	ldr	r3, [pc, #280]	@ (800cb8c <UART_SetConfig+0x2e8>)
 800ca72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ca7a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca7c:	d016      	beq.n	800caac <UART_SetConfig+0x208>
 800ca7e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ca80:	d818      	bhi.n	800cab4 <UART_SetConfig+0x210>
 800ca82:	2b80      	cmp	r3, #128	@ 0x80
 800ca84:	d00a      	beq.n	800ca9c <UART_SetConfig+0x1f8>
 800ca86:	2b80      	cmp	r3, #128	@ 0x80
 800ca88:	d814      	bhi.n	800cab4 <UART_SetConfig+0x210>
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d002      	beq.n	800ca94 <UART_SetConfig+0x1f0>
 800ca8e:	2b40      	cmp	r3, #64	@ 0x40
 800ca90:	d008      	beq.n	800caa4 <UART_SetConfig+0x200>
 800ca92:	e00f      	b.n	800cab4 <UART_SetConfig+0x210>
 800ca94:	2300      	movs	r3, #0
 800ca96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ca9a:	e042      	b.n	800cb22 <UART_SetConfig+0x27e>
 800ca9c:	2302      	movs	r3, #2
 800ca9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800caa2:	e03e      	b.n	800cb22 <UART_SetConfig+0x27e>
 800caa4:	2304      	movs	r3, #4
 800caa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800caaa:	e03a      	b.n	800cb22 <UART_SetConfig+0x27e>
 800caac:	2308      	movs	r3, #8
 800caae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cab2:	e036      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cab4:	2310      	movs	r3, #16
 800cab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800caba:	e032      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cabc:	697b      	ldr	r3, [r7, #20]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	4a30      	ldr	r2, [pc, #192]	@ (800cb84 <UART_SetConfig+0x2e0>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d12a      	bne.n	800cb1c <UART_SetConfig+0x278>
 800cac6:	4b31      	ldr	r3, [pc, #196]	@ (800cb8c <UART_SetConfig+0x2e8>)
 800cac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cacc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cad0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cad4:	d01a      	beq.n	800cb0c <UART_SetConfig+0x268>
 800cad6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cada:	d81b      	bhi.n	800cb14 <UART_SetConfig+0x270>
 800cadc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cae0:	d00c      	beq.n	800cafc <UART_SetConfig+0x258>
 800cae2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cae6:	d815      	bhi.n	800cb14 <UART_SetConfig+0x270>
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d003      	beq.n	800caf4 <UART_SetConfig+0x250>
 800caec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800caf0:	d008      	beq.n	800cb04 <UART_SetConfig+0x260>
 800caf2:	e00f      	b.n	800cb14 <UART_SetConfig+0x270>
 800caf4:	2300      	movs	r3, #0
 800caf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cafa:	e012      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cafc:	2302      	movs	r3, #2
 800cafe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb02:	e00e      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cb04:	2304      	movs	r3, #4
 800cb06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb0a:	e00a      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cb0c:	2308      	movs	r3, #8
 800cb0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb12:	e006      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cb14:	2310      	movs	r3, #16
 800cb16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb1a:	e002      	b.n	800cb22 <UART_SetConfig+0x27e>
 800cb1c:	2310      	movs	r3, #16
 800cb1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a17      	ldr	r2, [pc, #92]	@ (800cb84 <UART_SetConfig+0x2e0>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	f040 80a8 	bne.w	800cc7e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cb2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cb32:	2b08      	cmp	r3, #8
 800cb34:	d834      	bhi.n	800cba0 <UART_SetConfig+0x2fc>
 800cb36:	a201      	add	r2, pc, #4	@ (adr r2, 800cb3c <UART_SetConfig+0x298>)
 800cb38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb3c:	0800cb61 	.word	0x0800cb61
 800cb40:	0800cba1 	.word	0x0800cba1
 800cb44:	0800cb69 	.word	0x0800cb69
 800cb48:	0800cba1 	.word	0x0800cba1
 800cb4c:	0800cb6f 	.word	0x0800cb6f
 800cb50:	0800cba1 	.word	0x0800cba1
 800cb54:	0800cba1 	.word	0x0800cba1
 800cb58:	0800cba1 	.word	0x0800cba1
 800cb5c:	0800cb77 	.word	0x0800cb77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb60:	f7fe ff58 	bl	800ba14 <HAL_RCC_GetPCLK1Freq>
 800cb64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cb66:	e021      	b.n	800cbac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cb68:	4b0c      	ldr	r3, [pc, #48]	@ (800cb9c <UART_SetConfig+0x2f8>)
 800cb6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cb6c:	e01e      	b.n	800cbac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb6e:	f7fe fee3 	bl	800b938 <HAL_RCC_GetSysClockFreq>
 800cb72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cb74:	e01a      	b.n	800cbac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cb76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cb7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cb7c:	e016      	b.n	800cbac <UART_SetConfig+0x308>
 800cb7e:	bf00      	nop
 800cb80:	cfff69f3 	.word	0xcfff69f3
 800cb84:	40008000 	.word	0x40008000
 800cb88:	40013800 	.word	0x40013800
 800cb8c:	40021000 	.word	0x40021000
 800cb90:	40004400 	.word	0x40004400
 800cb94:	40004800 	.word	0x40004800
 800cb98:	40004c00 	.word	0x40004c00
 800cb9c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800cba0:	2300      	movs	r3, #0
 800cba2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cba4:	2301      	movs	r3, #1
 800cba6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cbaa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	f000 812a 	beq.w	800ce08 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb8:	4a9e      	ldr	r2, [pc, #632]	@ (800ce34 <UART_SetConfig+0x590>)
 800cbba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbc6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	685a      	ldr	r2, [r3, #4]
 800cbcc:	4613      	mov	r3, r2
 800cbce:	005b      	lsls	r3, r3, #1
 800cbd0:	4413      	add	r3, r2
 800cbd2:	69ba      	ldr	r2, [r7, #24]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d305      	bcc.n	800cbe4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	685b      	ldr	r3, [r3, #4]
 800cbdc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbde:	69ba      	ldr	r2, [r7, #24]
 800cbe0:	429a      	cmp	r2, r3
 800cbe2:	d903      	bls.n	800cbec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800cbe4:	2301      	movs	r3, #1
 800cbe6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cbea:	e10d      	b.n	800ce08 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbee:	2200      	movs	r2, #0
 800cbf0:	60bb      	str	r3, [r7, #8]
 800cbf2:	60fa      	str	r2, [r7, #12]
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf8:	4a8e      	ldr	r2, [pc, #568]	@ (800ce34 <UART_SetConfig+0x590>)
 800cbfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	2200      	movs	r2, #0
 800cc02:	603b      	str	r3, [r7, #0]
 800cc04:	607a      	str	r2, [r7, #4]
 800cc06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cc0e:	f7f3 fff3 	bl	8000bf8 <__aeabi_uldivmod>
 800cc12:	4602      	mov	r2, r0
 800cc14:	460b      	mov	r3, r1
 800cc16:	4610      	mov	r0, r2
 800cc18:	4619      	mov	r1, r3
 800cc1a:	f04f 0200 	mov.w	r2, #0
 800cc1e:	f04f 0300 	mov.w	r3, #0
 800cc22:	020b      	lsls	r3, r1, #8
 800cc24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cc28:	0202      	lsls	r2, r0, #8
 800cc2a:	6979      	ldr	r1, [r7, #20]
 800cc2c:	6849      	ldr	r1, [r1, #4]
 800cc2e:	0849      	lsrs	r1, r1, #1
 800cc30:	2000      	movs	r0, #0
 800cc32:	460c      	mov	r4, r1
 800cc34:	4605      	mov	r5, r0
 800cc36:	eb12 0804 	adds.w	r8, r2, r4
 800cc3a:	eb43 0905 	adc.w	r9, r3, r5
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	2200      	movs	r2, #0
 800cc44:	469a      	mov	sl, r3
 800cc46:	4693      	mov	fp, r2
 800cc48:	4652      	mov	r2, sl
 800cc4a:	465b      	mov	r3, fp
 800cc4c:	4640      	mov	r0, r8
 800cc4e:	4649      	mov	r1, r9
 800cc50:	f7f3 ffd2 	bl	8000bf8 <__aeabi_uldivmod>
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	4613      	mov	r3, r2
 800cc5a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cc5c:	6a3b      	ldr	r3, [r7, #32]
 800cc5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cc62:	d308      	bcc.n	800cc76 <UART_SetConfig+0x3d2>
 800cc64:	6a3b      	ldr	r3, [r7, #32]
 800cc66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc6a:	d204      	bcs.n	800cc76 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	6a3a      	ldr	r2, [r7, #32]
 800cc72:	60da      	str	r2, [r3, #12]
 800cc74:	e0c8      	b.n	800ce08 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800cc76:	2301      	movs	r3, #1
 800cc78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cc7c:	e0c4      	b.n	800ce08 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	69db      	ldr	r3, [r3, #28]
 800cc82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc86:	d167      	bne.n	800cd58 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800cc88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cc8c:	2b08      	cmp	r3, #8
 800cc8e:	d828      	bhi.n	800cce2 <UART_SetConfig+0x43e>
 800cc90:	a201      	add	r2, pc, #4	@ (adr r2, 800cc98 <UART_SetConfig+0x3f4>)
 800cc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc96:	bf00      	nop
 800cc98:	0800ccbd 	.word	0x0800ccbd
 800cc9c:	0800ccc5 	.word	0x0800ccc5
 800cca0:	0800cccd 	.word	0x0800cccd
 800cca4:	0800cce3 	.word	0x0800cce3
 800cca8:	0800ccd3 	.word	0x0800ccd3
 800ccac:	0800cce3 	.word	0x0800cce3
 800ccb0:	0800cce3 	.word	0x0800cce3
 800ccb4:	0800cce3 	.word	0x0800cce3
 800ccb8:	0800ccdb 	.word	0x0800ccdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ccbc:	f7fe feaa 	bl	800ba14 <HAL_RCC_GetPCLK1Freq>
 800ccc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ccc2:	e014      	b.n	800ccee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ccc4:	f7fe febc 	bl	800ba40 <HAL_RCC_GetPCLK2Freq>
 800ccc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ccca:	e010      	b.n	800ccee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cccc:	4b5a      	ldr	r3, [pc, #360]	@ (800ce38 <UART_SetConfig+0x594>)
 800ccce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ccd0:	e00d      	b.n	800ccee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ccd2:	f7fe fe31 	bl	800b938 <HAL_RCC_GetSysClockFreq>
 800ccd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ccd8:	e009      	b.n	800ccee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ccda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ccde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cce0:	e005      	b.n	800ccee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800cce2:	2300      	movs	r3, #0
 800cce4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cce6:	2301      	movs	r3, #1
 800cce8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ccec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ccee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 8089 	beq.w	800ce08 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccfa:	4a4e      	ldr	r2, [pc, #312]	@ (800ce34 <UART_SetConfig+0x590>)
 800ccfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd00:	461a      	mov	r2, r3
 800cd02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd04:	fbb3 f3f2 	udiv	r3, r3, r2
 800cd08:	005a      	lsls	r2, r3, #1
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	085b      	lsrs	r3, r3, #1
 800cd10:	441a      	add	r2, r3
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd1c:	6a3b      	ldr	r3, [r7, #32]
 800cd1e:	2b0f      	cmp	r3, #15
 800cd20:	d916      	bls.n	800cd50 <UART_SetConfig+0x4ac>
 800cd22:	6a3b      	ldr	r3, [r7, #32]
 800cd24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd28:	d212      	bcs.n	800cd50 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cd2a:	6a3b      	ldr	r3, [r7, #32]
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	f023 030f 	bic.w	r3, r3, #15
 800cd32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cd34:	6a3b      	ldr	r3, [r7, #32]
 800cd36:	085b      	lsrs	r3, r3, #1
 800cd38:	b29b      	uxth	r3, r3
 800cd3a:	f003 0307 	and.w	r3, r3, #7
 800cd3e:	b29a      	uxth	r2, r3
 800cd40:	8bfb      	ldrh	r3, [r7, #30]
 800cd42:	4313      	orrs	r3, r2
 800cd44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	8bfa      	ldrh	r2, [r7, #30]
 800cd4c:	60da      	str	r2, [r3, #12]
 800cd4e:	e05b      	b.n	800ce08 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cd50:	2301      	movs	r3, #1
 800cd52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cd56:	e057      	b.n	800ce08 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cd58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cd5c:	2b08      	cmp	r3, #8
 800cd5e:	d828      	bhi.n	800cdb2 <UART_SetConfig+0x50e>
 800cd60:	a201      	add	r2, pc, #4	@ (adr r2, 800cd68 <UART_SetConfig+0x4c4>)
 800cd62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd66:	bf00      	nop
 800cd68:	0800cd8d 	.word	0x0800cd8d
 800cd6c:	0800cd95 	.word	0x0800cd95
 800cd70:	0800cd9d 	.word	0x0800cd9d
 800cd74:	0800cdb3 	.word	0x0800cdb3
 800cd78:	0800cda3 	.word	0x0800cda3
 800cd7c:	0800cdb3 	.word	0x0800cdb3
 800cd80:	0800cdb3 	.word	0x0800cdb3
 800cd84:	0800cdb3 	.word	0x0800cdb3
 800cd88:	0800cdab 	.word	0x0800cdab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd8c:	f7fe fe42 	bl	800ba14 <HAL_RCC_GetPCLK1Freq>
 800cd90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd92:	e014      	b.n	800cdbe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd94:	f7fe fe54 	bl	800ba40 <HAL_RCC_GetPCLK2Freq>
 800cd98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd9a:	e010      	b.n	800cdbe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd9c:	4b26      	ldr	r3, [pc, #152]	@ (800ce38 <UART_SetConfig+0x594>)
 800cd9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cda0:	e00d      	b.n	800cdbe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cda2:	f7fe fdc9 	bl	800b938 <HAL_RCC_GetSysClockFreq>
 800cda6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cda8:	e009      	b.n	800cdbe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cdb0:	e005      	b.n	800cdbe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cdbc:	bf00      	nop
    }

    if (pclk != 0U)
 800cdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d021      	beq.n	800ce08 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdc8:	4a1a      	ldr	r2, [pc, #104]	@ (800ce34 <UART_SetConfig+0x590>)
 800cdca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cdce:	461a      	mov	r2, r3
 800cdd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd2:	fbb3 f2f2 	udiv	r2, r3, r2
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	685b      	ldr	r3, [r3, #4]
 800cdda:	085b      	lsrs	r3, r3, #1
 800cddc:	441a      	add	r2, r3
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cde6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cde8:	6a3b      	ldr	r3, [r7, #32]
 800cdea:	2b0f      	cmp	r3, #15
 800cdec:	d909      	bls.n	800ce02 <UART_SetConfig+0x55e>
 800cdee:	6a3b      	ldr	r3, [r7, #32]
 800cdf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cdf4:	d205      	bcs.n	800ce02 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cdf6:	6a3b      	ldr	r3, [r7, #32]
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	60da      	str	r2, [r3, #12]
 800ce00:	e002      	b.n	800ce08 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ce02:	2301      	movs	r3, #1
 800ce04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ce1e:	697b      	ldr	r3, [r7, #20]
 800ce20:	2200      	movs	r2, #0
 800ce22:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ce24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3730      	adds	r7, #48	@ 0x30
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce32:	bf00      	nop
 800ce34:	080165c8 	.word	0x080165c8
 800ce38:	00f42400 	.word	0x00f42400

0800ce3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b083      	sub	sp, #12
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce48:	f003 0308 	and.w	r3, r3, #8
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00a      	beq.n	800ce66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	685b      	ldr	r3, [r3, #4]
 800ce56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	430a      	orrs	r2, r1
 800ce64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce6a:	f003 0301 	and.w	r3, r3, #1
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d00a      	beq.n	800ce88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	430a      	orrs	r2, r1
 800ce86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce8c:	f003 0302 	and.w	r3, r3, #2
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d00a      	beq.n	800ceaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	685b      	ldr	r3, [r3, #4]
 800ce9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	430a      	orrs	r2, r1
 800cea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ceae:	f003 0304 	and.w	r3, r3, #4
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d00a      	beq.n	800cecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	430a      	orrs	r2, r1
 800ceca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ced0:	f003 0310 	and.w	r3, r3, #16
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d00a      	beq.n	800ceee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	689b      	ldr	r3, [r3, #8]
 800cede:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	430a      	orrs	r2, r1
 800ceec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cef2:	f003 0320 	and.w	r3, r3, #32
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00a      	beq.n	800cf10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	689b      	ldr	r3, [r3, #8]
 800cf00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	430a      	orrs	r2, r1
 800cf0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d01a      	beq.n	800cf52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	430a      	orrs	r2, r1
 800cf30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf3a:	d10a      	bne.n	800cf52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	685b      	ldr	r3, [r3, #4]
 800cf42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	430a      	orrs	r2, r1
 800cf50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d00a      	beq.n	800cf74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	685b      	ldr	r3, [r3, #4]
 800cf64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	430a      	orrs	r2, r1
 800cf72:	605a      	str	r2, [r3, #4]
  }
}
 800cf74:	bf00      	nop
 800cf76:	370c      	adds	r7, #12
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7e:	4770      	bx	lr

0800cf80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b098      	sub	sp, #96	@ 0x60
 800cf84:	af02      	add	r7, sp, #8
 800cf86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cf90:	f7f8 feb8 	bl	8005d04 <HAL_GetTick>
 800cf94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f003 0308 	and.w	r3, r3, #8
 800cfa0:	2b08      	cmp	r3, #8
 800cfa2:	d12f      	bne.n	800d004 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cfa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfac:	2200      	movs	r2, #0
 800cfae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 f88e 	bl	800d0d4 <UART_WaitOnFlagUntilTimeout>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d022      	beq.n	800d004 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc6:	e853 3f00 	ldrex	r3, [r3]
 800cfca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cfcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cfd2:	653b      	str	r3, [r7, #80]	@ 0x50
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	461a      	mov	r2, r3
 800cfda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfdc:	647b      	str	r3, [r7, #68]	@ 0x44
 800cfde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cfe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfe4:	e841 2300 	strex	r3, r2, [r1]
 800cfe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cfea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d1e6      	bne.n	800cfbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2220      	movs	r2, #32
 800cff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2200      	movs	r2, #0
 800cffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d000:	2303      	movs	r3, #3
 800d002:	e063      	b.n	800d0cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f003 0304 	and.w	r3, r3, #4
 800d00e:	2b04      	cmp	r3, #4
 800d010:	d149      	bne.n	800d0a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d012:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d016:	9300      	str	r3, [sp, #0]
 800d018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d01a:	2200      	movs	r2, #0
 800d01c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 f857 	bl	800d0d4 <UART_WaitOnFlagUntilTimeout>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d03c      	beq.n	800d0a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d034:	e853 3f00 	ldrex	r3, [r3]
 800d038:	623b      	str	r3, [r7, #32]
   return(result);
 800d03a:	6a3b      	ldr	r3, [r7, #32]
 800d03c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d040:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	461a      	mov	r2, r3
 800d048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d04a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d04c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d04e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d052:	e841 2300 	strex	r3, r2, [r1]
 800d056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d1e6      	bne.n	800d02c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	3308      	adds	r3, #8
 800d064:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	e853 3f00 	ldrex	r3, [r3]
 800d06c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	f023 0301 	bic.w	r3, r3, #1
 800d074:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3308      	adds	r3, #8
 800d07c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d07e:	61fa      	str	r2, [r7, #28]
 800d080:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d082:	69b9      	ldr	r1, [r7, #24]
 800d084:	69fa      	ldr	r2, [r7, #28]
 800d086:	e841 2300 	strex	r3, r2, [r1]
 800d08a:	617b      	str	r3, [r7, #20]
   return(result);
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d1e5      	bne.n	800d05e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2220      	movs	r2, #32
 800d096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0a2:	2303      	movs	r3, #3
 800d0a4:	e012      	b.n	800d0cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2220      	movs	r2, #32
 800d0aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	2220      	movs	r2, #32
 800d0b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d0ca:	2300      	movs	r3, #0
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3758      	adds	r7, #88	@ 0x58
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	bd80      	pop	{r7, pc}

0800d0d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b084      	sub	sp, #16
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	60f8      	str	r0, [r7, #12]
 800d0dc:	60b9      	str	r1, [r7, #8]
 800d0de:	603b      	str	r3, [r7, #0]
 800d0e0:	4613      	mov	r3, r2
 800d0e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0e4:	e04f      	b.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0e6:	69bb      	ldr	r3, [r7, #24]
 800d0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0ec:	d04b      	beq.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0ee:	f7f8 fe09 	bl	8005d04 <HAL_GetTick>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	1ad3      	subs	r3, r2, r3
 800d0f8:	69ba      	ldr	r2, [r7, #24]
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d302      	bcc.n	800d104 <UART_WaitOnFlagUntilTimeout+0x30>
 800d0fe:	69bb      	ldr	r3, [r7, #24]
 800d100:	2b00      	cmp	r3, #0
 800d102:	d101      	bne.n	800d108 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d104:	2303      	movs	r3, #3
 800d106:	e04e      	b.n	800d1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f003 0304 	and.w	r3, r3, #4
 800d112:	2b00      	cmp	r3, #0
 800d114:	d037      	beq.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d116:	68bb      	ldr	r3, [r7, #8]
 800d118:	2b80      	cmp	r3, #128	@ 0x80
 800d11a:	d034      	beq.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	2b40      	cmp	r3, #64	@ 0x40
 800d120:	d031      	beq.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	69db      	ldr	r3, [r3, #28]
 800d128:	f003 0308 	and.w	r3, r3, #8
 800d12c:	2b08      	cmp	r3, #8
 800d12e:	d110      	bne.n	800d152 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	2208      	movs	r2, #8
 800d136:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d138:	68f8      	ldr	r0, [r7, #12]
 800d13a:	f000 f920 	bl	800d37e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2208      	movs	r2, #8
 800d142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2200      	movs	r2, #0
 800d14a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d14e:	2301      	movs	r3, #1
 800d150:	e029      	b.n	800d1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	69db      	ldr	r3, [r3, #28]
 800d158:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d15c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d160:	d111      	bne.n	800d186 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d16a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f000 f906 	bl	800d37e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2220      	movs	r2, #32
 800d176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2200      	movs	r2, #0
 800d17e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d182:	2303      	movs	r3, #3
 800d184:	e00f      	b.n	800d1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	69da      	ldr	r2, [r3, #28]
 800d18c:	68bb      	ldr	r3, [r7, #8]
 800d18e:	4013      	ands	r3, r2
 800d190:	68ba      	ldr	r2, [r7, #8]
 800d192:	429a      	cmp	r2, r3
 800d194:	bf0c      	ite	eq
 800d196:	2301      	moveq	r3, #1
 800d198:	2300      	movne	r3, #0
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	461a      	mov	r2, r3
 800d19e:	79fb      	ldrb	r3, [r7, #7]
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d0a0      	beq.n	800d0e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d1a4:	2300      	movs	r3, #0
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3710      	adds	r7, #16
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
	...

0800d1b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b096      	sub	sp, #88	@ 0x58
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	60f8      	str	r0, [r7, #12]
 800d1b8:	60b9      	str	r1, [r7, #8]
 800d1ba:	4613      	mov	r3, r2
 800d1bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	68ba      	ldr	r2, [r7, #8]
 800d1c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	88fa      	ldrh	r2, [r7, #6]
 800d1c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	2222      	movs	r2, #34	@ 0x22
 800d1d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d02d      	beq.n	800d242 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1ec:	4a40      	ldr	r2, [pc, #256]	@ (800d2f0 <UART_Start_Receive_DMA+0x140>)
 800d1ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1f6:	4a3f      	ldr	r2, [pc, #252]	@ (800d2f4 <UART_Start_Receive_DMA+0x144>)
 800d1f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d200:	4a3d      	ldr	r2, [pc, #244]	@ (800d2f8 <UART_Start_Receive_DMA+0x148>)
 800d202:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d20a:	2200      	movs	r2, #0
 800d20c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	3324      	adds	r3, #36	@ 0x24
 800d21a:	4619      	mov	r1, r3
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d220:	461a      	mov	r2, r3
 800d222:	88fb      	ldrh	r3, [r7, #6]
 800d224:	f7fa fdfa 	bl	8007e1c <HAL_DMA_Start_IT>
 800d228:	4603      	mov	r3, r0
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d009      	beq.n	800d242 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	2210      	movs	r2, #16
 800d232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	2220      	movs	r2, #32
 800d23a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d23e:	2301      	movs	r3, #1
 800d240:	e051      	b.n	800d2e6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d018      	beq.n	800d27c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d252:	e853 3f00 	ldrex	r3, [r3]
 800d256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d25a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d25e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	461a      	mov	r2, r3
 800d266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d26a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d26c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d26e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d270:	e841 2300 	strex	r3, r2, [r1]
 800d274:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d1e6      	bne.n	800d24a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	3308      	adds	r3, #8
 800d282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d286:	e853 3f00 	ldrex	r3, [r3]
 800d28a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d28e:	f043 0301 	orr.w	r3, r3, #1
 800d292:	653b      	str	r3, [r7, #80]	@ 0x50
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	3308      	adds	r3, #8
 800d29a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d29c:	637a      	str	r2, [r7, #52]	@ 0x34
 800d29e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d2a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2a4:	e841 2300 	strex	r3, r2, [r1]
 800d2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d1e5      	bne.n	800d27c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	3308      	adds	r3, #8
 800d2b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	e853 3f00 	ldrex	r3, [r3]
 800d2be:	613b      	str	r3, [r7, #16]
   return(result);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	3308      	adds	r3, #8
 800d2ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d2d0:	623a      	str	r2, [r7, #32]
 800d2d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d4:	69f9      	ldr	r1, [r7, #28]
 800d2d6:	6a3a      	ldr	r2, [r7, #32]
 800d2d8:	e841 2300 	strex	r3, r2, [r1]
 800d2dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800d2de:	69bb      	ldr	r3, [r7, #24]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d1e5      	bne.n	800d2b0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d2e4:	2300      	movs	r3, #0
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3758      	adds	r7, #88	@ 0x58
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	0800d501 	.word	0x0800d501
 800d2f4:	0800d62d 	.word	0x0800d62d
 800d2f8:	0800d66b 	.word	0x0800d66b

0800d2fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b08f      	sub	sp, #60	@ 0x3c
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d30a:	6a3b      	ldr	r3, [r7, #32]
 800d30c:	e853 3f00 	ldrex	r3, [r3]
 800d310:	61fb      	str	r3, [r7, #28]
   return(result);
 800d312:	69fb      	ldr	r3, [r7, #28]
 800d314:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d318:	637b      	str	r3, [r7, #52]	@ 0x34
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	461a      	mov	r2, r3
 800d320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d322:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d324:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d326:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d32a:	e841 2300 	strex	r3, r2, [r1]
 800d32e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d332:	2b00      	cmp	r3, #0
 800d334:	d1e6      	bne.n	800d304 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	3308      	adds	r3, #8
 800d33c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	e853 3f00 	ldrex	r3, [r3]
 800d344:	60bb      	str	r3, [r7, #8]
   return(result);
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d34c:	633b      	str	r3, [r7, #48]	@ 0x30
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	3308      	adds	r3, #8
 800d354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d356:	61ba      	str	r2, [r7, #24]
 800d358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d35a:	6979      	ldr	r1, [r7, #20]
 800d35c:	69ba      	ldr	r2, [r7, #24]
 800d35e:	e841 2300 	strex	r3, r2, [r1]
 800d362:	613b      	str	r3, [r7, #16]
   return(result);
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d1e5      	bne.n	800d336 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2220      	movs	r2, #32
 800d36e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d372:	bf00      	nop
 800d374:	373c      	adds	r7, #60	@ 0x3c
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr

0800d37e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d37e:	b480      	push	{r7}
 800d380:	b095      	sub	sp, #84	@ 0x54
 800d382:	af00      	add	r7, sp, #0
 800d384:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d38c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d38e:	e853 3f00 	ldrex	r3, [r3]
 800d392:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d39a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3a4:	643b      	str	r3, [r7, #64]	@ 0x40
 800d3a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d3aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d3ac:	e841 2300 	strex	r3, r2, [r1]
 800d3b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d1e6      	bne.n	800d386 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	3308      	adds	r3, #8
 800d3be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3c0:	6a3b      	ldr	r3, [r7, #32]
 800d3c2:	e853 3f00 	ldrex	r3, [r3]
 800d3c6:	61fb      	str	r3, [r7, #28]
   return(result);
 800d3c8:	69fb      	ldr	r3, [r7, #28]
 800d3ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d3ce:	f023 0301 	bic.w	r3, r3, #1
 800d3d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	3308      	adds	r3, #8
 800d3da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d3dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d3de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3e4:	e841 2300 	strex	r3, r2, [r1]
 800d3e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d1e3      	bne.n	800d3b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3f4:	2b01      	cmp	r3, #1
 800d3f6:	d118      	bne.n	800d42a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	e853 3f00 	ldrex	r3, [r3]
 800d404:	60bb      	str	r3, [r7, #8]
   return(result);
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	f023 0310 	bic.w	r3, r3, #16
 800d40c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	461a      	mov	r2, r3
 800d414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d416:	61bb      	str	r3, [r7, #24]
 800d418:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d41a:	6979      	ldr	r1, [r7, #20]
 800d41c:	69ba      	ldr	r2, [r7, #24]
 800d41e:	e841 2300 	strex	r3, r2, [r1]
 800d422:	613b      	str	r3, [r7, #16]
   return(result);
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d1e6      	bne.n	800d3f8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2220      	movs	r2, #32
 800d42e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	2200      	movs	r2, #0
 800d436:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2200      	movs	r2, #0
 800d43c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d43e:	bf00      	nop
 800d440:	3754      	adds	r7, #84	@ 0x54
 800d442:	46bd      	mov	sp, r7
 800d444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d448:	4770      	bx	lr

0800d44a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d44a:	b580      	push	{r7, lr}
 800d44c:	b090      	sub	sp, #64	@ 0x40
 800d44e:	af00      	add	r7, sp, #0
 800d450:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d456:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f003 0320 	and.w	r3, r3, #32
 800d462:	2b00      	cmp	r3, #0
 800d464:	d137      	bne.n	800d4d6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d468:	2200      	movs	r2, #0
 800d46a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d46e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3308      	adds	r3, #8
 800d474:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d478:	e853 3f00 	ldrex	r3, [r3]
 800d47c:	623b      	str	r3, [r7, #32]
   return(result);
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d484:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	3308      	adds	r3, #8
 800d48c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d48e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d490:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d492:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d494:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d496:	e841 2300 	strex	r3, r2, [r1]
 800d49a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d1e5      	bne.n	800d46e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4a8:	693b      	ldr	r3, [r7, #16]
 800d4aa:	e853 3f00 	ldrex	r3, [r3]
 800d4ae:	60fb      	str	r3, [r7, #12]
   return(result);
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	461a      	mov	r2, r3
 800d4be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4c0:	61fb      	str	r3, [r7, #28]
 800d4c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4c4:	69b9      	ldr	r1, [r7, #24]
 800d4c6:	69fa      	ldr	r2, [r7, #28]
 800d4c8:	e841 2300 	strex	r3, r2, [r1]
 800d4cc:	617b      	str	r3, [r7, #20]
   return(result);
 800d4ce:	697b      	ldr	r3, [r7, #20]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d1e6      	bne.n	800d4a2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d4d4:	e002      	b.n	800d4dc <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d4d6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d4d8:	f7ff f9bc 	bl	800c854 <HAL_UART_TxCpltCallback>
}
 800d4dc:	bf00      	nop
 800d4de:	3740      	adds	r7, #64	@ 0x40
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}

0800d4e4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b084      	sub	sp, #16
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4f0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d4f2:	68f8      	ldr	r0, [r7, #12]
 800d4f4:	f7ff f9b8 	bl	800c868 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d4f8:	bf00      	nop
 800d4fa:	3710      	adds	r7, #16
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b09c      	sub	sp, #112	@ 0x70
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d50c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f003 0320 	and.w	r3, r3, #32
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d171      	bne.n	800d600 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d51c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d51e:	2200      	movs	r2, #0
 800d520:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d524:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d52a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d52c:	e853 3f00 	ldrex	r3, [r3]
 800d530:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d538:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d53a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	461a      	mov	r2, r3
 800d540:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d542:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d544:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d546:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d548:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d54a:	e841 2300 	strex	r3, r2, [r1]
 800d54e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d550:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d552:	2b00      	cmp	r3, #0
 800d554:	d1e6      	bne.n	800d524 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	3308      	adds	r3, #8
 800d55c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d560:	e853 3f00 	ldrex	r3, [r3]
 800d564:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d568:	f023 0301 	bic.w	r3, r3, #1
 800d56c:	667b      	str	r3, [r7, #100]	@ 0x64
 800d56e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	3308      	adds	r3, #8
 800d574:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d576:	647a      	str	r2, [r7, #68]	@ 0x44
 800d578:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d57a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d57c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d57e:	e841 2300 	strex	r3, r2, [r1]
 800d582:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d586:	2b00      	cmp	r3, #0
 800d588:	d1e5      	bne.n	800d556 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d58a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	3308      	adds	r3, #8
 800d590:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d594:	e853 3f00 	ldrex	r3, [r3]
 800d598:	623b      	str	r3, [r7, #32]
   return(result);
 800d59a:	6a3b      	ldr	r3, [r7, #32]
 800d59c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800d5a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	3308      	adds	r3, #8
 800d5a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d5aa:	633a      	str	r2, [r7, #48]	@ 0x30
 800d5ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5b2:	e841 2300 	strex	r3, r2, [r1]
 800d5b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d1e5      	bne.n	800d58a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d5be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5c0:	2220      	movs	r2, #32
 800d5c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d118      	bne.n	800d600 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5d4:	693b      	ldr	r3, [r7, #16]
 800d5d6:	e853 3f00 	ldrex	r3, [r3]
 800d5da:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	f023 0310 	bic.w	r3, r3, #16
 800d5e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	461a      	mov	r2, r3
 800d5ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5ec:	61fb      	str	r3, [r7, #28]
 800d5ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5f0:	69b9      	ldr	r1, [r7, #24]
 800d5f2:	69fa      	ldr	r2, [r7, #28]
 800d5f4:	e841 2300 	strex	r3, r2, [r1]
 800d5f8:	617b      	str	r3, [r7, #20]
   return(result);
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d1e6      	bne.n	800d5ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d600:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d602:	2200      	movs	r2, #0
 800d604:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d606:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d107      	bne.n	800d61e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d60e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d614:	4619      	mov	r1, r3
 800d616:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d618:	f7f8 f886 	bl	8005728 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d61c:	e002      	b.n	800d624 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d61e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d620:	f7ff f92c 	bl	800c87c <HAL_UART_RxCpltCallback>
}
 800d624:	bf00      	nop
 800d626:	3770      	adds	r7, #112	@ 0x70
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d638:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2201      	movs	r2, #1
 800d63e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d644:	2b01      	cmp	r3, #1
 800d646:	d109      	bne.n	800d65c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d64e:	085b      	lsrs	r3, r3, #1
 800d650:	b29b      	uxth	r3, r3
 800d652:	4619      	mov	r1, r3
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f7f8 f867 	bl	8005728 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d65a:	e002      	b.n	800d662 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d65c:	68f8      	ldr	r0, [r7, #12]
 800d65e:	f7ff f917 	bl	800c890 <HAL_UART_RxHalfCpltCallback>
}
 800d662:	bf00      	nop
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}

0800d66a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d66a:	b580      	push	{r7, lr}
 800d66c:	b086      	sub	sp, #24
 800d66e:	af00      	add	r7, sp, #0
 800d670:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d676:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d67e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d680:	697b      	ldr	r3, [r7, #20]
 800d682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d686:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	689b      	ldr	r3, [r3, #8]
 800d68e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d692:	2b80      	cmp	r3, #128	@ 0x80
 800d694:	d109      	bne.n	800d6aa <UART_DMAError+0x40>
 800d696:	693b      	ldr	r3, [r7, #16]
 800d698:	2b21      	cmp	r3, #33	@ 0x21
 800d69a:	d106      	bne.n	800d6aa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d6a4:	6978      	ldr	r0, [r7, #20]
 800d6a6:	f7ff fe29 	bl	800d2fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	689b      	ldr	r3, [r3, #8]
 800d6b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b4:	2b40      	cmp	r3, #64	@ 0x40
 800d6b6:	d109      	bne.n	800d6cc <UART_DMAError+0x62>
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	2b22      	cmp	r3, #34	@ 0x22
 800d6bc:	d106      	bne.n	800d6cc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d6be:	697b      	ldr	r3, [r7, #20]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d6c6:	6978      	ldr	r0, [r7, #20]
 800d6c8:	f7ff fe59 	bl	800d37e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6d2:	f043 0210 	orr.w	r2, r3, #16
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6dc:	6978      	ldr	r0, [r7, #20]
 800d6de:	f7f8 f967 	bl	80059b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6e2:	bf00      	nop
 800d6e4:	3718      	adds	r7, #24
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b084      	sub	sp, #16
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d700:	68f8      	ldr	r0, [r7, #12]
 800d702:	f7f8 f955 	bl	80059b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d706:	bf00      	nop
 800d708:	3710      	adds	r7, #16
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}

0800d70e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d70e:	b580      	push	{r7, lr}
 800d710:	b088      	sub	sp, #32
 800d712:	af00      	add	r7, sp, #0
 800d714:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	e853 3f00 	ldrex	r3, [r3]
 800d722:	60bb      	str	r3, [r7, #8]
   return(result);
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d72a:	61fb      	str	r3, [r7, #28]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	461a      	mov	r2, r3
 800d732:	69fb      	ldr	r3, [r7, #28]
 800d734:	61bb      	str	r3, [r7, #24]
 800d736:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d738:	6979      	ldr	r1, [r7, #20]
 800d73a:	69ba      	ldr	r2, [r7, #24]
 800d73c:	e841 2300 	strex	r3, r2, [r1]
 800d740:	613b      	str	r3, [r7, #16]
   return(result);
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d1e6      	bne.n	800d716 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2220      	movs	r2, #32
 800d74c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f7ff f87c 	bl	800c854 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d75c:	bf00      	nop
 800d75e:	3720      	adds	r7, #32
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d764:	b480      	push	{r7}
 800d766:	b083      	sub	sp, #12
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d76c:	bf00      	nop
 800d76e:	370c      	adds	r7, #12
 800d770:	46bd      	mov	sp, r7
 800d772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d776:	4770      	bx	lr

0800d778 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d778:	b480      	push	{r7}
 800d77a:	b083      	sub	sp, #12
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d780:	bf00      	nop
 800d782:	370c      	adds	r7, #12
 800d784:	46bd      	mov	sp, r7
 800d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78a:	4770      	bx	lr

0800d78c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b083      	sub	sp, #12
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d794:	bf00      	nop
 800d796:	370c      	adds	r7, #12
 800d798:	46bd      	mov	sp, r7
 800d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79e:	4770      	bx	lr

0800d7a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b085      	sub	sp, #20
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d101      	bne.n	800d7b6 <HAL_UARTEx_DisableFifoMode+0x16>
 800d7b2:	2302      	movs	r3, #2
 800d7b4:	e027      	b.n	800d806 <HAL_UARTEx_DisableFifoMode+0x66>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	2201      	movs	r2, #1
 800d7ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2224      	movs	r2, #36	@ 0x24
 800d7c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	681a      	ldr	r2, [r3, #0]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	f022 0201 	bic.w	r2, r2, #1
 800d7dc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d7e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	68fa      	ldr	r2, [r7, #12]
 800d7f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2220      	movs	r2, #32
 800d7f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d804:	2300      	movs	r3, #0
}
 800d806:	4618      	mov	r0, r3
 800d808:	3714      	adds	r7, #20
 800d80a:	46bd      	mov	sp, r7
 800d80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d810:	4770      	bx	lr

0800d812 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d812:	b580      	push	{r7, lr}
 800d814:	b084      	sub	sp, #16
 800d816:	af00      	add	r7, sp, #0
 800d818:	6078      	str	r0, [r7, #4]
 800d81a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d822:	2b01      	cmp	r3, #1
 800d824:	d101      	bne.n	800d82a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d826:	2302      	movs	r3, #2
 800d828:	e02d      	b.n	800d886 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2201      	movs	r2, #1
 800d82e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	2224      	movs	r2, #36	@ 0x24
 800d836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	681a      	ldr	r2, [r3, #0]
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f022 0201 	bic.w	r2, r2, #1
 800d850:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	683a      	ldr	r2, [r7, #0]
 800d862:	430a      	orrs	r2, r1
 800d864:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f000 f8a4 	bl	800d9b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	68fa      	ldr	r2, [r7, #12]
 800d872:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2220      	movs	r2, #32
 800d878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2200      	movs	r2, #0
 800d880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d884:	2300      	movs	r3, #0
}
 800d886:	4618      	mov	r0, r3
 800d888:	3710      	adds	r7, #16
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}

0800d88e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d88e:	b580      	push	{r7, lr}
 800d890:	b084      	sub	sp, #16
 800d892:	af00      	add	r7, sp, #0
 800d894:	6078      	str	r0, [r7, #4]
 800d896:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	d101      	bne.n	800d8a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d8a2:	2302      	movs	r3, #2
 800d8a4:	e02d      	b.n	800d902 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2201      	movs	r2, #1
 800d8aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2224      	movs	r2, #36	@ 0x24
 800d8b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	681a      	ldr	r2, [r3, #0]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f022 0201 	bic.w	r2, r2, #1
 800d8cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	689b      	ldr	r3, [r3, #8]
 800d8d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	683a      	ldr	r2, [r7, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f000 f866 	bl	800d9b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2220      	movs	r2, #32
 800d8f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d900:	2300      	movs	r3, #0
}
 800d902:	4618      	mov	r0, r3
 800d904:	3710      	adds	r7, #16
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}

0800d90a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d90a:	b580      	push	{r7, lr}
 800d90c:	b08c      	sub	sp, #48	@ 0x30
 800d90e:	af00      	add	r7, sp, #0
 800d910:	60f8      	str	r0, [r7, #12]
 800d912:	60b9      	str	r1, [r7, #8]
 800d914:	4613      	mov	r3, r2
 800d916:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d91e:	2b20      	cmp	r3, #32
 800d920:	d142      	bne.n	800d9a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d002      	beq.n	800d92e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800d928:	88fb      	ldrh	r3, [r7, #6]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d101      	bne.n	800d932 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800d92e:	2301      	movs	r3, #1
 800d930:	e03b      	b.n	800d9aa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	2201      	movs	r2, #1
 800d936:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	2200      	movs	r2, #0
 800d93c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d93e:	88fb      	ldrh	r3, [r7, #6]
 800d940:	461a      	mov	r2, r3
 800d942:	68b9      	ldr	r1, [r7, #8]
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f7ff fc33 	bl	800d1b0 <UART_Start_Receive_DMA>
 800d94a:	4603      	mov	r3, r0
 800d94c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d950:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d954:	2b00      	cmp	r3, #0
 800d956:	d124      	bne.n	800d9a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	d11d      	bne.n	800d99c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	2210      	movs	r2, #16
 800d966:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	e853 3f00 	ldrex	r3, [r3]
 800d974:	617b      	str	r3, [r7, #20]
   return(result);
 800d976:	697b      	ldr	r3, [r7, #20]
 800d978:	f043 0310 	orr.w	r3, r3, #16
 800d97c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	461a      	mov	r2, r3
 800d984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d986:	627b      	str	r3, [r7, #36]	@ 0x24
 800d988:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98a:	6a39      	ldr	r1, [r7, #32]
 800d98c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d98e:	e841 2300 	strex	r3, r2, [r1]
 800d992:	61fb      	str	r3, [r7, #28]
   return(result);
 800d994:	69fb      	ldr	r3, [r7, #28]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d1e6      	bne.n	800d968 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800d99a:	e002      	b.n	800d9a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d99c:	2301      	movs	r3, #1
 800d99e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d9a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d9a6:	e000      	b.n	800d9aa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d9a8:	2302      	movs	r3, #2
  }
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3730      	adds	r7, #48	@ 0x30
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}
	...

0800d9b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	b085      	sub	sp, #20
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d108      	bne.n	800d9d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d9d4:	e031      	b.n	800da3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d9d6:	2308      	movs	r3, #8
 800d9d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d9da:	2308      	movs	r3, #8
 800d9dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	689b      	ldr	r3, [r3, #8]
 800d9e4:	0e5b      	lsrs	r3, r3, #25
 800d9e6:	b2db      	uxtb	r3, r3
 800d9e8:	f003 0307 	and.w	r3, r3, #7
 800d9ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	689b      	ldr	r3, [r3, #8]
 800d9f4:	0f5b      	lsrs	r3, r3, #29
 800d9f6:	b2db      	uxtb	r3, r3
 800d9f8:	f003 0307 	and.w	r3, r3, #7
 800d9fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9fe:	7bbb      	ldrb	r3, [r7, #14]
 800da00:	7b3a      	ldrb	r2, [r7, #12]
 800da02:	4911      	ldr	r1, [pc, #68]	@ (800da48 <UARTEx_SetNbDataToProcess+0x94>)
 800da04:	5c8a      	ldrb	r2, [r1, r2]
 800da06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800da0a:	7b3a      	ldrb	r2, [r7, #12]
 800da0c:	490f      	ldr	r1, [pc, #60]	@ (800da4c <UARTEx_SetNbDataToProcess+0x98>)
 800da0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da10:	fb93 f3f2 	sdiv	r3, r3, r2
 800da14:	b29a      	uxth	r2, r3
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da1c:	7bfb      	ldrb	r3, [r7, #15]
 800da1e:	7b7a      	ldrb	r2, [r7, #13]
 800da20:	4909      	ldr	r1, [pc, #36]	@ (800da48 <UARTEx_SetNbDataToProcess+0x94>)
 800da22:	5c8a      	ldrb	r2, [r1, r2]
 800da24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800da28:	7b7a      	ldrb	r2, [r7, #13]
 800da2a:	4908      	ldr	r1, [pc, #32]	@ (800da4c <UARTEx_SetNbDataToProcess+0x98>)
 800da2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800da32:	b29a      	uxth	r2, r3
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800da3a:	bf00      	nop
 800da3c:	3714      	adds	r7, #20
 800da3e:	46bd      	mov	sp, r7
 800da40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop
 800da48:	080165e0 	.word	0x080165e0
 800da4c:	080165e8 	.word	0x080165e8

0800da50 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800da50:	b480      	push	{r7}
 800da52:	b085      	sub	sp, #20
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2200      	movs	r2, #0
 800da5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800da60:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800da64:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	b29a      	uxth	r2, r3
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800da70:	2300      	movs	r3, #0
}
 800da72:	4618      	mov	r0, r3
 800da74:	3714      	adds	r7, #20
 800da76:	46bd      	mov	sp, r7
 800da78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7c:	4770      	bx	lr

0800da7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800da7e:	b480      	push	{r7}
 800da80:	b085      	sub	sp, #20
 800da82:	af00      	add	r7, sp, #0
 800da84:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800da86:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800da8a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800da92:	b29a      	uxth	r2, r3
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	b29b      	uxth	r3, r3
 800da98:	43db      	mvns	r3, r3
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	4013      	ands	r3, r2
 800da9e:	b29a      	uxth	r2, r3
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800daa6:	2300      	movs	r3, #0
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	3714      	adds	r7, #20
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr

0800dab4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b085      	sub	sp, #20
 800dab8:	af00      	add	r7, sp, #0
 800daba:	60f8      	str	r0, [r7, #12]
 800dabc:	1d3b      	adds	r3, r7, #4
 800dabe:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	2201      	movs	r2, #1
 800dac6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	2200      	movs	r2, #0
 800dace:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2200      	movs	r2, #0
 800dad6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	2200      	movs	r2, #0
 800dade:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800dae2:	2300      	movs	r3, #0
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3714      	adds	r7, #20
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b0a7      	sub	sp, #156	@ 0x9c
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800dafa:	2300      	movs	r3, #0
 800dafc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	781b      	ldrb	r3, [r3, #0]
 800db06:	009b      	lsls	r3, r3, #2
 800db08:	4413      	add	r3, r2
 800db0a:	881b      	ldrh	r3, [r3, #0]
 800db0c:	b29b      	uxth	r3, r3
 800db0e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800db12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db16:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	78db      	ldrb	r3, [r3, #3]
 800db1e:	2b03      	cmp	r3, #3
 800db20:	d81f      	bhi.n	800db62 <USB_ActivateEndpoint+0x72>
 800db22:	a201      	add	r2, pc, #4	@ (adr r2, 800db28 <USB_ActivateEndpoint+0x38>)
 800db24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db28:	0800db39 	.word	0x0800db39
 800db2c:	0800db55 	.word	0x0800db55
 800db30:	0800db6b 	.word	0x0800db6b
 800db34:	0800db47 	.word	0x0800db47
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800db38:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800db40:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800db44:	e012      	b.n	800db6c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800db46:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db4a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800db4e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800db52:	e00b      	b.n	800db6c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800db54:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800db5c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800db60:	e004      	b.n	800db6c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800db62:	2301      	movs	r3, #1
 800db64:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800db68:	e000      	b.n	800db6c <USB_ActivateEndpoint+0x7c>
      break;
 800db6a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	009b      	lsls	r3, r3, #2
 800db74:	441a      	add	r2, r3
 800db76:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800db8e:	687a      	ldr	r2, [r7, #4]
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	781b      	ldrb	r3, [r3, #0]
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	4413      	add	r3, r2
 800db98:	881b      	ldrh	r3, [r3, #0]
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	b21b      	sxth	r3, r3
 800db9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dba6:	b21a      	sxth	r2, r3
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	b21b      	sxth	r3, r3
 800dbae:	4313      	orrs	r3, r2
 800dbb0:	b21b      	sxth	r3, r3
 800dbb2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	441a      	add	r2, r3
 800dbc0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dbc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	7b1b      	ldrb	r3, [r3, #12]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	f040 8180 	bne.w	800dee2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	785b      	ldrb	r3, [r3, #1]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	f000 8084 	beq.w	800dcf4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	61bb      	str	r3, [r7, #24]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	69bb      	ldr	r3, [r7, #24]
 800dbfc:	4413      	add	r3, r2
 800dbfe:	61bb      	str	r3, [r7, #24]
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	00da      	lsls	r2, r3, #3
 800dc06:	69bb      	ldr	r3, [r7, #24]
 800dc08:	4413      	add	r3, r2
 800dc0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dc0e:	617b      	str	r3, [r7, #20]
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	88db      	ldrh	r3, [r3, #6]
 800dc14:	085b      	lsrs	r3, r3, #1
 800dc16:	b29b      	uxth	r3, r3
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	b29a      	uxth	r2, r3
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	009b      	lsls	r3, r3, #2
 800dc28:	4413      	add	r3, r2
 800dc2a:	881b      	ldrh	r3, [r3, #0]
 800dc2c:	827b      	strh	r3, [r7, #18]
 800dc2e:	8a7b      	ldrh	r3, [r7, #18]
 800dc30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d01b      	beq.n	800dc70 <USB_ActivateEndpoint+0x180>
 800dc38:	687a      	ldr	r2, [r7, #4]
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	781b      	ldrb	r3, [r3, #0]
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	4413      	add	r3, r2
 800dc42:	881b      	ldrh	r3, [r3, #0]
 800dc44:	b29b      	uxth	r3, r3
 800dc46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc4e:	823b      	strh	r3, [r7, #16]
 800dc50:	687a      	ldr	r2, [r7, #4]
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	441a      	add	r2, r3
 800dc5a:	8a3b      	ldrh	r3, [r7, #16]
 800dc5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc68:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dc6c:	b29b      	uxth	r3, r3
 800dc6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	78db      	ldrb	r3, [r3, #3]
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	d020      	beq.n	800dcba <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dc78:	687a      	ldr	r2, [r7, #4]
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	781b      	ldrb	r3, [r3, #0]
 800dc7e:	009b      	lsls	r3, r3, #2
 800dc80:	4413      	add	r3, r2
 800dc82:	881b      	ldrh	r3, [r3, #0]
 800dc84:	b29b      	uxth	r3, r3
 800dc86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc8e:	81bb      	strh	r3, [r7, #12]
 800dc90:	89bb      	ldrh	r3, [r7, #12]
 800dc92:	f083 0320 	eor.w	r3, r3, #32
 800dc96:	81bb      	strh	r3, [r7, #12]
 800dc98:	687a      	ldr	r2, [r7, #4]
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	441a      	add	r2, r3
 800dca2:	89bb      	ldrh	r3, [r7, #12]
 800dca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	8013      	strh	r3, [r2, #0]
 800dcb8:	e3f9      	b.n	800e4ae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	009b      	lsls	r3, r3, #2
 800dcc2:	4413      	add	r3, r2
 800dcc4:	881b      	ldrh	r3, [r3, #0]
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dcd0:	81fb      	strh	r3, [r7, #14]
 800dcd2:	687a      	ldr	r2, [r7, #4]
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	441a      	add	r2, r3
 800dcdc:	89fb      	ldrh	r3, [r7, #14]
 800dcde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	8013      	strh	r3, [r2, #0]
 800dcf2:	e3dc      	b.n	800e4ae <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dcfe:	b29b      	uxth	r3, r3
 800dd00:	461a      	mov	r2, r3
 800dd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd04:	4413      	add	r3, r2
 800dd06:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	00da      	lsls	r2, r3, #3
 800dd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd10:	4413      	add	r3, r2
 800dd12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800dd16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	88db      	ldrh	r3, [r3, #6]
 800dd1c:	085b      	lsrs	r3, r3, #1
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	005b      	lsls	r3, r3, #1
 800dd22:	b29a      	uxth	r2, r3
 800dd24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd26:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd32:	b29b      	uxth	r3, r3
 800dd34:	461a      	mov	r2, r3
 800dd36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd38:	4413      	add	r3, r2
 800dd3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	781b      	ldrb	r3, [r3, #0]
 800dd40:	00da      	lsls	r2, r3, #3
 800dd42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd44:	4413      	add	r3, r2
 800dd46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4e:	881b      	ldrh	r3, [r3, #0]
 800dd50:	b29b      	uxth	r3, r3
 800dd52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd56:	b29a      	uxth	r2, r3
 800dd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5a:	801a      	strh	r2, [r3, #0]
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	691b      	ldr	r3, [r3, #16]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d10a      	bne.n	800dd7a <USB_ActivateEndpoint+0x28a>
 800dd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd66:	881b      	ldrh	r3, [r3, #0]
 800dd68:	b29b      	uxth	r3, r3
 800dd6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd72:	b29a      	uxth	r2, r3
 800dd74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd76:	801a      	strh	r2, [r3, #0]
 800dd78:	e041      	b.n	800ddfe <USB_ActivateEndpoint+0x30e>
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	691b      	ldr	r3, [r3, #16]
 800dd7e:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd80:	d81c      	bhi.n	800ddbc <USB_ActivateEndpoint+0x2cc>
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	691b      	ldr	r3, [r3, #16]
 800dd86:	085b      	lsrs	r3, r3, #1
 800dd88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	691b      	ldr	r3, [r3, #16]
 800dd90:	f003 0301 	and.w	r3, r3, #1
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d004      	beq.n	800dda2 <USB_ActivateEndpoint+0x2b2>
 800dd98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd9c:	3301      	adds	r3, #1
 800dd9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dda4:	881b      	ldrh	r3, [r3, #0]
 800dda6:	b29a      	uxth	r2, r3
 800dda8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	029b      	lsls	r3, r3, #10
 800ddb0:	b29b      	uxth	r3, r3
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	b29a      	uxth	r2, r3
 800ddb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb8:	801a      	strh	r2, [r3, #0]
 800ddba:	e020      	b.n	800ddfe <USB_ActivateEndpoint+0x30e>
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	691b      	ldr	r3, [r3, #16]
 800ddc0:	095b      	lsrs	r3, r3, #5
 800ddc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	691b      	ldr	r3, [r3, #16]
 800ddca:	f003 031f 	and.w	r3, r3, #31
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d104      	bne.n	800dddc <USB_ActivateEndpoint+0x2ec>
 800ddd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ddd6:	3b01      	subs	r3, #1
 800ddd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddde:	881b      	ldrh	r3, [r3, #0]
 800dde0:	b29a      	uxth	r2, r3
 800dde2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dde6:	b29b      	uxth	r3, r3
 800dde8:	029b      	lsls	r3, r3, #10
 800ddea:	b29b      	uxth	r3, r3
 800ddec:	4313      	orrs	r3, r2
 800ddee:	b29b      	uxth	r3, r3
 800ddf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddf8:	b29a      	uxth	r2, r3
 800ddfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ddfe:	687a      	ldr	r2, [r7, #4]
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	009b      	lsls	r3, r3, #2
 800de06:	4413      	add	r3, r2
 800de08:	881b      	ldrh	r3, [r3, #0]
 800de0a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800de0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800de0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de12:	2b00      	cmp	r3, #0
 800de14:	d01b      	beq.n	800de4e <USB_ActivateEndpoint+0x35e>
 800de16:	687a      	ldr	r2, [r7, #4]
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	009b      	lsls	r3, r3, #2
 800de1e:	4413      	add	r3, r2
 800de20:	881b      	ldrh	r3, [r3, #0]
 800de22:	b29b      	uxth	r3, r3
 800de24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de2c:	843b      	strh	r3, [r7, #32]
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	781b      	ldrb	r3, [r3, #0]
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	441a      	add	r2, r3
 800de38:	8c3b      	ldrh	r3, [r7, #32]
 800de3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de42:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800de46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d124      	bne.n	800dea0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	4413      	add	r3, r2
 800de60:	881b      	ldrh	r3, [r3, #0]
 800de62:	b29b      	uxth	r3, r3
 800de64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800de68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de6c:	83bb      	strh	r3, [r7, #28]
 800de6e:	8bbb      	ldrh	r3, [r7, #28]
 800de70:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800de74:	83bb      	strh	r3, [r7, #28]
 800de76:	8bbb      	ldrh	r3, [r7, #28]
 800de78:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800de7c:	83bb      	strh	r3, [r7, #28]
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	441a      	add	r2, r3
 800de88:	8bbb      	ldrh	r3, [r7, #28]
 800de8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	8013      	strh	r3, [r2, #0]
 800de9e:	e306      	b.n	800e4ae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	4413      	add	r3, r2
 800deaa:	881b      	ldrh	r3, [r3, #0]
 800deac:	b29b      	uxth	r3, r3
 800deae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800deb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800deb6:	83fb      	strh	r3, [r7, #30]
 800deb8:	8bfb      	ldrh	r3, [r7, #30]
 800deba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800debe:	83fb      	strh	r3, [r7, #30]
 800dec0:	687a      	ldr	r2, [r7, #4]
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	009b      	lsls	r3, r3, #2
 800dec8:	441a      	add	r2, r3
 800deca:	8bfb      	ldrh	r3, [r7, #30]
 800decc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ded0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ded4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ded8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dedc:	b29b      	uxth	r3, r3
 800dede:	8013      	strh	r3, [r2, #0]
 800dee0:	e2e5      	b.n	800e4ae <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	78db      	ldrb	r3, [r3, #3]
 800dee6:	2b02      	cmp	r3, #2
 800dee8:	d11e      	bne.n	800df28 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800deea:	687a      	ldr	r2, [r7, #4]
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	781b      	ldrb	r3, [r3, #0]
 800def0:	009b      	lsls	r3, r3, #2
 800def2:	4413      	add	r3, r2
 800def4:	881b      	ldrh	r3, [r3, #0]
 800def6:	b29b      	uxth	r3, r3
 800def8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800defc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df00:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800df04:	687a      	ldr	r2, [r7, #4]
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	009b      	lsls	r3, r3, #2
 800df0c:	441a      	add	r2, r3
 800df0e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800df12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df1a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800df1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df22:	b29b      	uxth	r3, r3
 800df24:	8013      	strh	r3, [r2, #0]
 800df26:	e01d      	b.n	800df64 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	4413      	add	r3, r2
 800df32:	881b      	ldrh	r3, [r3, #0]
 800df34:	b29b      	uxth	r3, r3
 800df36:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800df3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df3e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	781b      	ldrb	r3, [r3, #0]
 800df48:	009b      	lsls	r3, r3, #2
 800df4a:	441a      	add	r2, r3
 800df4c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800df50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df60:	b29b      	uxth	r3, r3
 800df62:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df6e:	b29b      	uxth	r3, r3
 800df70:	461a      	mov	r2, r3
 800df72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800df74:	4413      	add	r3, r2
 800df76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	781b      	ldrb	r3, [r3, #0]
 800df7c:	00da      	lsls	r2, r3, #3
 800df7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800df80:	4413      	add	r3, r2
 800df82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df86:	67bb      	str	r3, [r7, #120]	@ 0x78
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	891b      	ldrh	r3, [r3, #8]
 800df8c:	085b      	lsrs	r3, r3, #1
 800df8e:	b29b      	uxth	r3, r3
 800df90:	005b      	lsls	r3, r3, #1
 800df92:	b29a      	uxth	r2, r3
 800df94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df96:	801a      	strh	r2, [r3, #0]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	677b      	str	r3, [r7, #116]	@ 0x74
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dfa2:	b29b      	uxth	r3, r3
 800dfa4:	461a      	mov	r2, r3
 800dfa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dfa8:	4413      	add	r3, r2
 800dfaa:	677b      	str	r3, [r7, #116]	@ 0x74
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	781b      	ldrb	r3, [r3, #0]
 800dfb0:	00da      	lsls	r2, r3, #3
 800dfb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dfb4:	4413      	add	r3, r2
 800dfb6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800dfba:	673b      	str	r3, [r7, #112]	@ 0x70
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	895b      	ldrh	r3, [r3, #10]
 800dfc0:	085b      	lsrs	r3, r3, #1
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	005b      	lsls	r3, r3, #1
 800dfc6:	b29a      	uxth	r2, r3
 800dfc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dfca:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	785b      	ldrb	r3, [r3, #1]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	f040 81af 	bne.w	800e334 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	4413      	add	r3, r2
 800dfe0:	881b      	ldrh	r3, [r3, #0]
 800dfe2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800dfe6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800dfea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d01d      	beq.n	800e02e <USB_ActivateEndpoint+0x53e>
 800dff2:	687a      	ldr	r2, [r7, #4]
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	781b      	ldrb	r3, [r3, #0]
 800dff8:	009b      	lsls	r3, r3, #2
 800dffa:	4413      	add	r3, r2
 800dffc:	881b      	ldrh	r3, [r3, #0]
 800dffe:	b29b      	uxth	r3, r3
 800e000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e008:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e00c:	687a      	ldr	r2, [r7, #4]
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	009b      	lsls	r3, r3, #2
 800e014:	441a      	add	r2, r3
 800e016:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e01a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e01e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e022:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	781b      	ldrb	r3, [r3, #0]
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	4413      	add	r3, r2
 800e038:	881b      	ldrh	r3, [r3, #0]
 800e03a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e03e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e046:	2b00      	cmp	r3, #0
 800e048:	d01d      	beq.n	800e086 <USB_ActivateEndpoint+0x596>
 800e04a:	687a      	ldr	r2, [r7, #4]
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	009b      	lsls	r3, r3, #2
 800e052:	4413      	add	r3, r2
 800e054:	881b      	ldrh	r3, [r3, #0]
 800e056:	b29b      	uxth	r3, r3
 800e058:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e060:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	441a      	add	r2, r3
 800e06e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e076:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e07a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e07e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e082:	b29b      	uxth	r3, r3
 800e084:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	785b      	ldrb	r3, [r3, #1]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d16b      	bne.n	800e166 <USB_ActivateEndpoint+0x676>
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e098:	b29b      	uxth	r3, r3
 800e09a:	461a      	mov	r2, r3
 800e09c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e09e:	4413      	add	r3, r2
 800e0a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	00da      	lsls	r2, r3, #3
 800e0a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0aa:	4413      	add	r3, r2
 800e0ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0b4:	881b      	ldrh	r3, [r3, #0]
 800e0b6:	b29b      	uxth	r3, r3
 800e0b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e0bc:	b29a      	uxth	r2, r3
 800e0be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0c0:	801a      	strh	r2, [r3, #0]
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	691b      	ldr	r3, [r3, #16]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d10a      	bne.n	800e0e0 <USB_ActivateEndpoint+0x5f0>
 800e0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0cc:	881b      	ldrh	r3, [r3, #0]
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0d8:	b29a      	uxth	r2, r3
 800e0da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0dc:	801a      	strh	r2, [r3, #0]
 800e0de:	e05d      	b.n	800e19c <USB_ActivateEndpoint+0x6ac>
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	691b      	ldr	r3, [r3, #16]
 800e0e4:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0e6:	d81c      	bhi.n	800e122 <USB_ActivateEndpoint+0x632>
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	691b      	ldr	r3, [r3, #16]
 800e0ec:	085b      	lsrs	r3, r3, #1
 800e0ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	691b      	ldr	r3, [r3, #16]
 800e0f6:	f003 0301 	and.w	r3, r3, #1
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d004      	beq.n	800e108 <USB_ActivateEndpoint+0x618>
 800e0fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e102:	3301      	adds	r3, #1
 800e104:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e10a:	881b      	ldrh	r3, [r3, #0]
 800e10c:	b29a      	uxth	r2, r3
 800e10e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e112:	b29b      	uxth	r3, r3
 800e114:	029b      	lsls	r3, r3, #10
 800e116:	b29b      	uxth	r3, r3
 800e118:	4313      	orrs	r3, r2
 800e11a:	b29a      	uxth	r2, r3
 800e11c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e11e:	801a      	strh	r2, [r3, #0]
 800e120:	e03c      	b.n	800e19c <USB_ActivateEndpoint+0x6ac>
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	691b      	ldr	r3, [r3, #16]
 800e126:	095b      	lsrs	r3, r3, #5
 800e128:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	691b      	ldr	r3, [r3, #16]
 800e130:	f003 031f 	and.w	r3, r3, #31
 800e134:	2b00      	cmp	r3, #0
 800e136:	d104      	bne.n	800e142 <USB_ActivateEndpoint+0x652>
 800e138:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e13c:	3b01      	subs	r3, #1
 800e13e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e144:	881b      	ldrh	r3, [r3, #0]
 800e146:	b29a      	uxth	r2, r3
 800e148:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e14c:	b29b      	uxth	r3, r3
 800e14e:	029b      	lsls	r3, r3, #10
 800e150:	b29b      	uxth	r3, r3
 800e152:	4313      	orrs	r3, r2
 800e154:	b29b      	uxth	r3, r3
 800e156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e15a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e15e:	b29a      	uxth	r2, r3
 800e160:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e162:	801a      	strh	r2, [r3, #0]
 800e164:	e01a      	b.n	800e19c <USB_ActivateEndpoint+0x6ac>
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	785b      	ldrb	r3, [r3, #1]
 800e16a:	2b01      	cmp	r3, #1
 800e16c:	d116      	bne.n	800e19c <USB_ActivateEndpoint+0x6ac>
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	657b      	str	r3, [r7, #84]	@ 0x54
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e178:	b29b      	uxth	r3, r3
 800e17a:	461a      	mov	r2, r3
 800e17c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e17e:	4413      	add	r3, r2
 800e180:	657b      	str	r3, [r7, #84]	@ 0x54
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	781b      	ldrb	r3, [r3, #0]
 800e186:	00da      	lsls	r2, r3, #3
 800e188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e18a:	4413      	add	r3, r2
 800e18c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e190:	653b      	str	r3, [r7, #80]	@ 0x50
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	691b      	ldr	r3, [r3, #16]
 800e196:	b29a      	uxth	r2, r3
 800e198:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e19a:	801a      	strh	r2, [r3, #0]
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	785b      	ldrb	r3, [r3, #1]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d16b      	bne.n	800e280 <USB_ActivateEndpoint+0x790>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	461a      	mov	r2, r3
 800e1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1b8:	4413      	add	r3, r2
 800e1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	00da      	lsls	r2, r3, #3
 800e1c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ce:	881b      	ldrh	r3, [r3, #0]
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e1d6:	b29a      	uxth	r2, r3
 800e1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1da:	801a      	strh	r2, [r3, #0]
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	691b      	ldr	r3, [r3, #16]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d10a      	bne.n	800e1fa <USB_ActivateEndpoint+0x70a>
 800e1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1e6:	881b      	ldrh	r3, [r3, #0]
 800e1e8:	b29b      	uxth	r3, r3
 800e1ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e1ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e1f2:	b29a      	uxth	r2, r3
 800e1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f6:	801a      	strh	r2, [r3, #0]
 800e1f8:	e05b      	b.n	800e2b2 <USB_ActivateEndpoint+0x7c2>
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	691b      	ldr	r3, [r3, #16]
 800e1fe:	2b3e      	cmp	r3, #62	@ 0x3e
 800e200:	d81c      	bhi.n	800e23c <USB_ActivateEndpoint+0x74c>
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	691b      	ldr	r3, [r3, #16]
 800e206:	085b      	lsrs	r3, r3, #1
 800e208:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	691b      	ldr	r3, [r3, #16]
 800e210:	f003 0301 	and.w	r3, r3, #1
 800e214:	2b00      	cmp	r3, #0
 800e216:	d004      	beq.n	800e222 <USB_ActivateEndpoint+0x732>
 800e218:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e21c:	3301      	adds	r3, #1
 800e21e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e224:	881b      	ldrh	r3, [r3, #0]
 800e226:	b29a      	uxth	r2, r3
 800e228:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e22c:	b29b      	uxth	r3, r3
 800e22e:	029b      	lsls	r3, r3, #10
 800e230:	b29b      	uxth	r3, r3
 800e232:	4313      	orrs	r3, r2
 800e234:	b29a      	uxth	r2, r3
 800e236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e238:	801a      	strh	r2, [r3, #0]
 800e23a:	e03a      	b.n	800e2b2 <USB_ActivateEndpoint+0x7c2>
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	095b      	lsrs	r3, r3, #5
 800e242:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	691b      	ldr	r3, [r3, #16]
 800e24a:	f003 031f 	and.w	r3, r3, #31
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d104      	bne.n	800e25c <USB_ActivateEndpoint+0x76c>
 800e252:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e256:	3b01      	subs	r3, #1
 800e258:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e25c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25e:	881b      	ldrh	r3, [r3, #0]
 800e260:	b29a      	uxth	r2, r3
 800e262:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e266:	b29b      	uxth	r3, r3
 800e268:	029b      	lsls	r3, r3, #10
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	4313      	orrs	r3, r2
 800e26e:	b29b      	uxth	r3, r3
 800e270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e278:	b29a      	uxth	r2, r3
 800e27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e27c:	801a      	strh	r2, [r3, #0]
 800e27e:	e018      	b.n	800e2b2 <USB_ActivateEndpoint+0x7c2>
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	785b      	ldrb	r3, [r3, #1]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d114      	bne.n	800e2b2 <USB_ActivateEndpoint+0x7c2>
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e28e:	b29b      	uxth	r3, r3
 800e290:	461a      	mov	r2, r3
 800e292:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e294:	4413      	add	r3, r2
 800e296:	647b      	str	r3, [r7, #68]	@ 0x44
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	781b      	ldrb	r3, [r3, #0]
 800e29c:	00da      	lsls	r2, r3, #3
 800e29e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2a0:	4413      	add	r3, r2
 800e2a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e2a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	691b      	ldr	r3, [r3, #16]
 800e2ac:	b29a      	uxth	r2, r3
 800e2ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2b0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	009b      	lsls	r3, r3, #2
 800e2ba:	4413      	add	r3, r2
 800e2bc:	881b      	ldrh	r3, [r3, #0]
 800e2be:	b29b      	uxth	r3, r3
 800e2c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e2ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e2d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e2d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e2d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e2da:	687a      	ldr	r2, [r7, #4]
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	781b      	ldrb	r3, [r3, #0]
 800e2e0:	009b      	lsls	r3, r3, #2
 800e2e2:	441a      	add	r2, r3
 800e2e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e2e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2f6:	b29b      	uxth	r3, r3
 800e2f8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e2fa:	687a      	ldr	r2, [r7, #4]
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	009b      	lsls	r3, r3, #2
 800e302:	4413      	add	r3, r2
 800e304:	881b      	ldrh	r3, [r3, #0]
 800e306:	b29b      	uxth	r3, r3
 800e308:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e30c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e310:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e312:	687a      	ldr	r2, [r7, #4]
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	781b      	ldrb	r3, [r3, #0]
 800e318:	009b      	lsls	r3, r3, #2
 800e31a:	441a      	add	r2, r3
 800e31c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e31e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e322:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e32a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e32e:	b29b      	uxth	r3, r3
 800e330:	8013      	strh	r3, [r2, #0]
 800e332:	e0bc      	b.n	800e4ae <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e334:	687a      	ldr	r2, [r7, #4]
 800e336:	683b      	ldr	r3, [r7, #0]
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	009b      	lsls	r3, r3, #2
 800e33c:	4413      	add	r3, r2
 800e33e:	881b      	ldrh	r3, [r3, #0]
 800e340:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e344:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d01d      	beq.n	800e38c <USB_ActivateEndpoint+0x89c>
 800e350:	687a      	ldr	r2, [r7, #4]
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	781b      	ldrb	r3, [r3, #0]
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	4413      	add	r3, r2
 800e35a:	881b      	ldrh	r3, [r3, #0]
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e366:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e36a:	687a      	ldr	r2, [r7, #4]
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	781b      	ldrb	r3, [r3, #0]
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	441a      	add	r2, r3
 800e374:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e37c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e380:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e388:	b29b      	uxth	r3, r3
 800e38a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e38c:	687a      	ldr	r2, [r7, #4]
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	781b      	ldrb	r3, [r3, #0]
 800e392:	009b      	lsls	r3, r3, #2
 800e394:	4413      	add	r3, r2
 800e396:	881b      	ldrh	r3, [r3, #0]
 800e398:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e39c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e3a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d01d      	beq.n	800e3e4 <USB_ActivateEndpoint+0x8f4>
 800e3a8:	687a      	ldr	r2, [r7, #4]
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	781b      	ldrb	r3, [r3, #0]
 800e3ae:	009b      	lsls	r3, r3, #2
 800e3b0:	4413      	add	r3, r2
 800e3b2:	881b      	ldrh	r3, [r3, #0]
 800e3b4:	b29b      	uxth	r3, r3
 800e3b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3be:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	441a      	add	r2, r3
 800e3cc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e3d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e3e0:	b29b      	uxth	r3, r3
 800e3e2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	78db      	ldrb	r3, [r3, #3]
 800e3e8:	2b01      	cmp	r3, #1
 800e3ea:	d024      	beq.n	800e436 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e3ec:	687a      	ldr	r2, [r7, #4]
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	781b      	ldrb	r3, [r3, #0]
 800e3f2:	009b      	lsls	r3, r3, #2
 800e3f4:	4413      	add	r3, r2
 800e3f6:	881b      	ldrh	r3, [r3, #0]
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e402:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e406:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e40a:	f083 0320 	eor.w	r3, r3, #32
 800e40e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	441a      	add	r2, r3
 800e41c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e420:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e424:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e428:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e42c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e430:	b29b      	uxth	r3, r3
 800e432:	8013      	strh	r3, [r2, #0]
 800e434:	e01d      	b.n	800e472 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	781b      	ldrb	r3, [r3, #0]
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4413      	add	r3, r2
 800e440:	881b      	ldrh	r3, [r3, #0]
 800e442:	b29b      	uxth	r3, r3
 800e444:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e448:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e44c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e450:	687a      	ldr	r2, [r7, #4]
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	009b      	lsls	r3, r3, #2
 800e458:	441a      	add	r2, r3
 800e45a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e45e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e462:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e466:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e46a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e46e:	b29b      	uxth	r3, r3
 800e470:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e472:	687a      	ldr	r2, [r7, #4]
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	781b      	ldrb	r3, [r3, #0]
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	4413      	add	r3, r2
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	b29b      	uxth	r3, r3
 800e480:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e488:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e48c:	687a      	ldr	r2, [r7, #4]
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	781b      	ldrb	r3, [r3, #0]
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	441a      	add	r2, r3
 800e496:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e49a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e49e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4aa:	b29b      	uxth	r3, r3
 800e4ac:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e4ae:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	379c      	adds	r7, #156	@ 0x9c
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4bc:	4770      	bx	lr
 800e4be:	bf00      	nop

0800e4c0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b08d      	sub	sp, #52	@ 0x34
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
 800e4c8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	7b1b      	ldrb	r3, [r3, #12]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	f040 808e 	bne.w	800e5f0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	785b      	ldrb	r3, [r3, #1]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d044      	beq.n	800e566 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e4dc:	687a      	ldr	r2, [r7, #4]
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	781b      	ldrb	r3, [r3, #0]
 800e4e2:	009b      	lsls	r3, r3, #2
 800e4e4:	4413      	add	r3, r2
 800e4e6:	881b      	ldrh	r3, [r3, #0]
 800e4e8:	81bb      	strh	r3, [r7, #12]
 800e4ea:	89bb      	ldrh	r3, [r7, #12]
 800e4ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d01b      	beq.n	800e52c <USB_DeactivateEndpoint+0x6c>
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	4413      	add	r3, r2
 800e4fe:	881b      	ldrh	r3, [r3, #0]
 800e500:	b29b      	uxth	r3, r3
 800e502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e50a:	817b      	strh	r3, [r7, #10]
 800e50c:	687a      	ldr	r2, [r7, #4]
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	781b      	ldrb	r3, [r3, #0]
 800e512:	009b      	lsls	r3, r3, #2
 800e514:	441a      	add	r2, r3
 800e516:	897b      	ldrh	r3, [r7, #10]
 800e518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e51c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e524:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e528:	b29b      	uxth	r3, r3
 800e52a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e52c:	687a      	ldr	r2, [r7, #4]
 800e52e:	683b      	ldr	r3, [r7, #0]
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	009b      	lsls	r3, r3, #2
 800e534:	4413      	add	r3, r2
 800e536:	881b      	ldrh	r3, [r3, #0]
 800e538:	b29b      	uxth	r3, r3
 800e53a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e53e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e542:	813b      	strh	r3, [r7, #8]
 800e544:	687a      	ldr	r2, [r7, #4]
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	441a      	add	r2, r3
 800e54e:	893b      	ldrh	r3, [r7, #8]
 800e550:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e554:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e558:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e55c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e560:	b29b      	uxth	r3, r3
 800e562:	8013      	strh	r3, [r2, #0]
 800e564:	e192      	b.n	800e88c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e566:	687a      	ldr	r2, [r7, #4]
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	781b      	ldrb	r3, [r3, #0]
 800e56c:	009b      	lsls	r3, r3, #2
 800e56e:	4413      	add	r3, r2
 800e570:	881b      	ldrh	r3, [r3, #0]
 800e572:	827b      	strh	r3, [r7, #18]
 800e574:	8a7b      	ldrh	r3, [r7, #18]
 800e576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d01b      	beq.n	800e5b6 <USB_DeactivateEndpoint+0xf6>
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	009b      	lsls	r3, r3, #2
 800e586:	4413      	add	r3, r2
 800e588:	881b      	ldrh	r3, [r3, #0]
 800e58a:	b29b      	uxth	r3, r3
 800e58c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e590:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e594:	823b      	strh	r3, [r7, #16]
 800e596:	687a      	ldr	r2, [r7, #4]
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	441a      	add	r2, r3
 800e5a0:	8a3b      	ldrh	r3, [r7, #16]
 800e5a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e5ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e5b6:	687a      	ldr	r2, [r7, #4]
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	009b      	lsls	r3, r3, #2
 800e5be:	4413      	add	r3, r2
 800e5c0:	881b      	ldrh	r3, [r3, #0]
 800e5c2:	b29b      	uxth	r3, r3
 800e5c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e5c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5cc:	81fb      	strh	r3, [r7, #14]
 800e5ce:	687a      	ldr	r2, [r7, #4]
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	009b      	lsls	r3, r3, #2
 800e5d6:	441a      	add	r2, r3
 800e5d8:	89fb      	ldrh	r3, [r7, #14]
 800e5da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e5e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ea:	b29b      	uxth	r3, r3
 800e5ec:	8013      	strh	r3, [r2, #0]
 800e5ee:	e14d      	b.n	800e88c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	785b      	ldrb	r3, [r3, #1]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	f040 80a5 	bne.w	800e744 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	009b      	lsls	r3, r3, #2
 800e602:	4413      	add	r3, r2
 800e604:	881b      	ldrh	r3, [r3, #0]
 800e606:	843b      	strh	r3, [r7, #32]
 800e608:	8c3b      	ldrh	r3, [r7, #32]
 800e60a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d01b      	beq.n	800e64a <USB_DeactivateEndpoint+0x18a>
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	781b      	ldrb	r3, [r3, #0]
 800e618:	009b      	lsls	r3, r3, #2
 800e61a:	4413      	add	r3, r2
 800e61c:	881b      	ldrh	r3, [r3, #0]
 800e61e:	b29b      	uxth	r3, r3
 800e620:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e624:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e628:	83fb      	strh	r3, [r7, #30]
 800e62a:	687a      	ldr	r2, [r7, #4]
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	781b      	ldrb	r3, [r3, #0]
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	441a      	add	r2, r3
 800e634:	8bfb      	ldrh	r3, [r7, #30]
 800e636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e63a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e63e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e646:	b29b      	uxth	r3, r3
 800e648:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e64a:	687a      	ldr	r2, [r7, #4]
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	009b      	lsls	r3, r3, #2
 800e652:	4413      	add	r3, r2
 800e654:	881b      	ldrh	r3, [r3, #0]
 800e656:	83bb      	strh	r3, [r7, #28]
 800e658:	8bbb      	ldrh	r3, [r7, #28]
 800e65a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d01b      	beq.n	800e69a <USB_DeactivateEndpoint+0x1da>
 800e662:	687a      	ldr	r2, [r7, #4]
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	781b      	ldrb	r3, [r3, #0]
 800e668:	009b      	lsls	r3, r3, #2
 800e66a:	4413      	add	r3, r2
 800e66c:	881b      	ldrh	r3, [r3, #0]
 800e66e:	b29b      	uxth	r3, r3
 800e670:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e678:	837b      	strh	r3, [r7, #26]
 800e67a:	687a      	ldr	r2, [r7, #4]
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	781b      	ldrb	r3, [r3, #0]
 800e680:	009b      	lsls	r3, r3, #2
 800e682:	441a      	add	r2, r3
 800e684:	8b7b      	ldrh	r3, [r7, #26]
 800e686:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e68a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e68e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e692:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e696:	b29b      	uxth	r3, r3
 800e698:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800e69a:	687a      	ldr	r2, [r7, #4]
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	009b      	lsls	r3, r3, #2
 800e6a2:	4413      	add	r3, r2
 800e6a4:	881b      	ldrh	r3, [r3, #0]
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e6ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6b0:	833b      	strh	r3, [r7, #24]
 800e6b2:	687a      	ldr	r2, [r7, #4]
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	781b      	ldrb	r3, [r3, #0]
 800e6b8:	009b      	lsls	r3, r3, #2
 800e6ba:	441a      	add	r2, r3
 800e6bc:	8b3b      	ldrh	r3, [r7, #24]
 800e6be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e6ce:	b29b      	uxth	r3, r3
 800e6d0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e6d2:	687a      	ldr	r2, [r7, #4]
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	781b      	ldrb	r3, [r3, #0]
 800e6d8:	009b      	lsls	r3, r3, #2
 800e6da:	4413      	add	r3, r2
 800e6dc:	881b      	ldrh	r3, [r3, #0]
 800e6de:	b29b      	uxth	r3, r3
 800e6e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e6e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6e8:	82fb      	strh	r3, [r7, #22]
 800e6ea:	687a      	ldr	r2, [r7, #4]
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	781b      	ldrb	r3, [r3, #0]
 800e6f0:	009b      	lsls	r3, r3, #2
 800e6f2:	441a      	add	r2, r3
 800e6f4:	8afb      	ldrh	r3, [r7, #22]
 800e6f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e706:	b29b      	uxth	r3, r3
 800e708:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e70a:	687a      	ldr	r2, [r7, #4]
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	781b      	ldrb	r3, [r3, #0]
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	4413      	add	r3, r2
 800e714:	881b      	ldrh	r3, [r3, #0]
 800e716:	b29b      	uxth	r3, r3
 800e718:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e71c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e720:	82bb      	strh	r3, [r7, #20]
 800e722:	687a      	ldr	r2, [r7, #4]
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	781b      	ldrb	r3, [r3, #0]
 800e728:	009b      	lsls	r3, r3, #2
 800e72a:	441a      	add	r2, r3
 800e72c:	8abb      	ldrh	r3, [r7, #20]
 800e72e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e732:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e736:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e73a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e73e:	b29b      	uxth	r3, r3
 800e740:	8013      	strh	r3, [r2, #0]
 800e742:	e0a3      	b.n	800e88c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e744:	687a      	ldr	r2, [r7, #4]
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	781b      	ldrb	r3, [r3, #0]
 800e74a:	009b      	lsls	r3, r3, #2
 800e74c:	4413      	add	r3, r2
 800e74e:	881b      	ldrh	r3, [r3, #0]
 800e750:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800e752:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d01b      	beq.n	800e794 <USB_DeactivateEndpoint+0x2d4>
 800e75c:	687a      	ldr	r2, [r7, #4]
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	781b      	ldrb	r3, [r3, #0]
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	4413      	add	r3, r2
 800e766:	881b      	ldrh	r3, [r3, #0]
 800e768:	b29b      	uxth	r3, r3
 800e76a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e76e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e772:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e774:	687a      	ldr	r2, [r7, #4]
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	009b      	lsls	r3, r3, #2
 800e77c:	441a      	add	r2, r3
 800e77e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e788:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e78c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e790:	b29b      	uxth	r3, r3
 800e792:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	009b      	lsls	r3, r3, #2
 800e79c:	4413      	add	r3, r2
 800e79e:	881b      	ldrh	r3, [r3, #0]
 800e7a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800e7a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e7a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d01b      	beq.n	800e7e4 <USB_DeactivateEndpoint+0x324>
 800e7ac:	687a      	ldr	r2, [r7, #4]
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	009b      	lsls	r3, r3, #2
 800e7b4:	4413      	add	r3, r2
 800e7b6:	881b      	ldrh	r3, [r3, #0]
 800e7b8:	b29b      	uxth	r3, r3
 800e7ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7c4:	687a      	ldr	r2, [r7, #4]
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	781b      	ldrb	r3, [r3, #0]
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	441a      	add	r2, r3
 800e7ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e7d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e7e0:	b29b      	uxth	r3, r3
 800e7e2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800e7e4:	687a      	ldr	r2, [r7, #4]
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	781b      	ldrb	r3, [r3, #0]
 800e7ea:	009b      	lsls	r3, r3, #2
 800e7ec:	4413      	add	r3, r2
 800e7ee:	881b      	ldrh	r3, [r3, #0]
 800e7f0:	b29b      	uxth	r3, r3
 800e7f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e7fc:	687a      	ldr	r2, [r7, #4]
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	781b      	ldrb	r3, [r3, #0]
 800e802:	009b      	lsls	r3, r3, #2
 800e804:	441a      	add	r2, r3
 800e806:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e808:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e80c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e810:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e818:	b29b      	uxth	r3, r3
 800e81a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e81c:	687a      	ldr	r2, [r7, #4]
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	781b      	ldrb	r3, [r3, #0]
 800e822:	009b      	lsls	r3, r3, #2
 800e824:	4413      	add	r3, r2
 800e826:	881b      	ldrh	r3, [r3, #0]
 800e828:	b29b      	uxth	r3, r3
 800e82a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e82e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e832:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	781b      	ldrb	r3, [r3, #0]
 800e83a:	009b      	lsls	r3, r3, #2
 800e83c:	441a      	add	r2, r3
 800e83e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e84c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e850:	b29b      	uxth	r3, r3
 800e852:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	781b      	ldrb	r3, [r3, #0]
 800e85a:	009b      	lsls	r3, r3, #2
 800e85c:	4413      	add	r3, r2
 800e85e:	881b      	ldrh	r3, [r3, #0]
 800e860:	b29b      	uxth	r3, r3
 800e862:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e86a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	009b      	lsls	r3, r3, #2
 800e874:	441a      	add	r2, r3
 800e876:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e878:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e87c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e880:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e888:	b29b      	uxth	r3, r3
 800e88a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e88c:	2300      	movs	r3, #0
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3734      	adds	r7, #52	@ 0x34
 800e892:	46bd      	mov	sp, r7
 800e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e898:	4770      	bx	lr

0800e89a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e89a:	b580      	push	{r7, lr}
 800e89c:	b0ac      	sub	sp, #176	@ 0xb0
 800e89e:	af00      	add	r7, sp, #0
 800e8a0:	6078      	str	r0, [r7, #4]
 800e8a2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	785b      	ldrb	r3, [r3, #1]
 800e8a8:	2b01      	cmp	r3, #1
 800e8aa:	f040 84ca 	bne.w	800f242 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	699a      	ldr	r2, [r3, #24]
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	691b      	ldr	r3, [r3, #16]
 800e8b6:	429a      	cmp	r2, r3
 800e8b8:	d904      	bls.n	800e8c4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	691b      	ldr	r3, [r3, #16]
 800e8be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e8c2:	e003      	b.n	800e8cc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	699b      	ldr	r3, [r3, #24]
 800e8c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	7b1b      	ldrb	r3, [r3, #12]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d122      	bne.n	800e91a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	6959      	ldr	r1, [r3, #20]
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	88da      	ldrh	r2, [r3, #6]
 800e8dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8e0:	b29b      	uxth	r3, r3
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f000 febd 	bl	800f662 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	613b      	str	r3, [r7, #16]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	461a      	mov	r2, r3
 800e8f6:	693b      	ldr	r3, [r7, #16]
 800e8f8:	4413      	add	r3, r2
 800e8fa:	613b      	str	r3, [r7, #16]
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	00da      	lsls	r2, r3, #3
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	4413      	add	r3, r2
 800e906:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e90a:	60fb      	str	r3, [r7, #12]
 800e90c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e910:	b29a      	uxth	r2, r3
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	801a      	strh	r2, [r3, #0]
 800e916:	f000 bc6f 	b.w	800f1f8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	78db      	ldrb	r3, [r3, #3]
 800e91e:	2b02      	cmp	r3, #2
 800e920:	f040 831e 	bne.w	800ef60 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	6a1a      	ldr	r2, [r3, #32]
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	429a      	cmp	r2, r3
 800e92e:	f240 82cf 	bls.w	800eed0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e932:	687a      	ldr	r2, [r7, #4]
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	781b      	ldrb	r3, [r3, #0]
 800e938:	009b      	lsls	r3, r3, #2
 800e93a:	4413      	add	r3, r2
 800e93c:	881b      	ldrh	r3, [r3, #0]
 800e93e:	b29b      	uxth	r3, r3
 800e940:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e948:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e94c:	687a      	ldr	r2, [r7, #4]
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	781b      	ldrb	r3, [r3, #0]
 800e952:	009b      	lsls	r3, r3, #2
 800e954:	441a      	add	r2, r3
 800e956:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e95a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e95e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e962:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e966:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e96a:	b29b      	uxth	r3, r3
 800e96c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	6a1a      	ldr	r2, [r3, #32]
 800e972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e976:	1ad2      	subs	r2, r2, r3
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e97c:	687a      	ldr	r2, [r7, #4]
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	781b      	ldrb	r3, [r3, #0]
 800e982:	009b      	lsls	r3, r3, #2
 800e984:	4413      	add	r3, r2
 800e986:	881b      	ldrh	r3, [r3, #0]
 800e988:	b29b      	uxth	r3, r3
 800e98a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e98e:	2b00      	cmp	r3, #0
 800e990:	f000 814f 	beq.w	800ec32 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	633b      	str	r3, [r7, #48]	@ 0x30
 800e998:	683b      	ldr	r3, [r7, #0]
 800e99a:	785b      	ldrb	r3, [r3, #1]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d16b      	bne.n	800ea78 <USB_EPStartXfer+0x1de>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	461a      	mov	r2, r3
 800e9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9b0:	4413      	add	r3, r2
 800e9b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	781b      	ldrb	r3, [r3, #0]
 800e9b8:	00da      	lsls	r2, r3, #3
 800e9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9bc:	4413      	add	r3, r2
 800e9be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e9c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c6:	881b      	ldrh	r3, [r3, #0]
 800e9c8:	b29b      	uxth	r3, r3
 800e9ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e9ce:	b29a      	uxth	r2, r3
 800e9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d2:	801a      	strh	r2, [r3, #0]
 800e9d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d10a      	bne.n	800e9f2 <USB_EPStartXfer+0x158>
 800e9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9de:	881b      	ldrh	r3, [r3, #0]
 800e9e0:	b29b      	uxth	r3, r3
 800e9e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e9e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e9ea:	b29a      	uxth	r2, r3
 800e9ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ee:	801a      	strh	r2, [r3, #0]
 800e9f0:	e05b      	b.n	800eaaa <USB_EPStartXfer+0x210>
 800e9f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800e9f8:	d81c      	bhi.n	800ea34 <USB_EPStartXfer+0x19a>
 800e9fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9fe:	085b      	lsrs	r3, r3, #1
 800ea00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea08:	f003 0301 	and.w	r3, r3, #1
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d004      	beq.n	800ea1a <USB_EPStartXfer+0x180>
 800ea10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea14:	3301      	adds	r3, #1
 800ea16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea1c:	881b      	ldrh	r3, [r3, #0]
 800ea1e:	b29a      	uxth	r2, r3
 800ea20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea24:	b29b      	uxth	r3, r3
 800ea26:	029b      	lsls	r3, r3, #10
 800ea28:	b29b      	uxth	r3, r3
 800ea2a:	4313      	orrs	r3, r2
 800ea2c:	b29a      	uxth	r2, r3
 800ea2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea30:	801a      	strh	r2, [r3, #0]
 800ea32:	e03a      	b.n	800eaaa <USB_EPStartXfer+0x210>
 800ea34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea38:	095b      	lsrs	r3, r3, #5
 800ea3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea42:	f003 031f 	and.w	r3, r3, #31
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d104      	bne.n	800ea54 <USB_EPStartXfer+0x1ba>
 800ea4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea4e:	3b01      	subs	r3, #1
 800ea50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea56:	881b      	ldrh	r3, [r3, #0]
 800ea58:	b29a      	uxth	r2, r3
 800ea5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	029b      	lsls	r3, r3, #10
 800ea62:	b29b      	uxth	r3, r3
 800ea64:	4313      	orrs	r3, r2
 800ea66:	b29b      	uxth	r3, r3
 800ea68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ea6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea70:	b29a      	uxth	r2, r3
 800ea72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea74:	801a      	strh	r2, [r3, #0]
 800ea76:	e018      	b.n	800eaaa <USB_EPStartXfer+0x210>
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	785b      	ldrb	r3, [r3, #1]
 800ea7c:	2b01      	cmp	r3, #1
 800ea7e:	d114      	bne.n	800eaaa <USB_EPStartXfer+0x210>
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	461a      	mov	r2, r3
 800ea8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea8c:	4413      	add	r3, r2
 800ea8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	00da      	lsls	r2, r3, #3
 800ea96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea98:	4413      	add	r3, r2
 800ea9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ea9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eaa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaa4:	b29a      	uxth	r2, r3
 800eaa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	895b      	ldrh	r3, [r3, #10]
 800eaae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	6959      	ldr	r1, [r3, #20]
 800eab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaba:	b29b      	uxth	r3, r3
 800eabc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800eac0:	6878      	ldr	r0, [r7, #4]
 800eac2:	f000 fdce 	bl	800f662 <USB_WritePMA>
            ep->xfer_buff += len;
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	695a      	ldr	r2, [r3, #20]
 800eaca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eace:	441a      	add	r2, r3
 800ead0:	683b      	ldr	r3, [r7, #0]
 800ead2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	6a1a      	ldr	r2, [r3, #32]
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	691b      	ldr	r3, [r3, #16]
 800eadc:	429a      	cmp	r2, r3
 800eade:	d907      	bls.n	800eaf0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	6a1a      	ldr	r2, [r3, #32]
 800eae4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eae8:	1ad2      	subs	r2, r2, r3
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	621a      	str	r2, [r3, #32]
 800eaee:	e006      	b.n	800eafe <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	6a1b      	ldr	r3, [r3, #32]
 800eaf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	2200      	movs	r2, #0
 800eafc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	785b      	ldrb	r3, [r3, #1]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d16b      	bne.n	800ebde <USB_EPStartXfer+0x344>
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	61bb      	str	r3, [r7, #24]
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb10:	b29b      	uxth	r3, r3
 800eb12:	461a      	mov	r2, r3
 800eb14:	69bb      	ldr	r3, [r7, #24]
 800eb16:	4413      	add	r3, r2
 800eb18:	61bb      	str	r3, [r7, #24]
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	00da      	lsls	r2, r3, #3
 800eb20:	69bb      	ldr	r3, [r7, #24]
 800eb22:	4413      	add	r3, r2
 800eb24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eb28:	617b      	str	r3, [r7, #20]
 800eb2a:	697b      	ldr	r3, [r7, #20]
 800eb2c:	881b      	ldrh	r3, [r3, #0]
 800eb2e:	b29b      	uxth	r3, r3
 800eb30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eb34:	b29a      	uxth	r2, r3
 800eb36:	697b      	ldr	r3, [r7, #20]
 800eb38:	801a      	strh	r2, [r3, #0]
 800eb3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d10a      	bne.n	800eb58 <USB_EPStartXfer+0x2be>
 800eb42:	697b      	ldr	r3, [r7, #20]
 800eb44:	881b      	ldrh	r3, [r3, #0]
 800eb46:	b29b      	uxth	r3, r3
 800eb48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb50:	b29a      	uxth	r2, r3
 800eb52:	697b      	ldr	r3, [r7, #20]
 800eb54:	801a      	strh	r2, [r3, #0]
 800eb56:	e05d      	b.n	800ec14 <USB_EPStartXfer+0x37a>
 800eb58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb5e:	d81c      	bhi.n	800eb9a <USB_EPStartXfer+0x300>
 800eb60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb64:	085b      	lsrs	r3, r3, #1
 800eb66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb6e:	f003 0301 	and.w	r3, r3, #1
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d004      	beq.n	800eb80 <USB_EPStartXfer+0x2e6>
 800eb76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb7a:	3301      	adds	r3, #1
 800eb7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb80:	697b      	ldr	r3, [r7, #20]
 800eb82:	881b      	ldrh	r3, [r3, #0]
 800eb84:	b29a      	uxth	r2, r3
 800eb86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb8a:	b29b      	uxth	r3, r3
 800eb8c:	029b      	lsls	r3, r3, #10
 800eb8e:	b29b      	uxth	r3, r3
 800eb90:	4313      	orrs	r3, r2
 800eb92:	b29a      	uxth	r2, r3
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	801a      	strh	r2, [r3, #0]
 800eb98:	e03c      	b.n	800ec14 <USB_EPStartXfer+0x37a>
 800eb9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eb9e:	095b      	lsrs	r3, r3, #5
 800eba0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eba8:	f003 031f 	and.w	r3, r3, #31
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d104      	bne.n	800ebba <USB_EPStartXfer+0x320>
 800ebb0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ebb4:	3b01      	subs	r3, #1
 800ebb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	881b      	ldrh	r3, [r3, #0]
 800ebbe:	b29a      	uxth	r2, r3
 800ebc0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ebc4:	b29b      	uxth	r3, r3
 800ebc6:	029b      	lsls	r3, r3, #10
 800ebc8:	b29b      	uxth	r3, r3
 800ebca:	4313      	orrs	r3, r2
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ebd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ebd6:	b29a      	uxth	r2, r3
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	801a      	strh	r2, [r3, #0]
 800ebdc:	e01a      	b.n	800ec14 <USB_EPStartXfer+0x37a>
 800ebde:	683b      	ldr	r3, [r7, #0]
 800ebe0:	785b      	ldrb	r3, [r3, #1]
 800ebe2:	2b01      	cmp	r3, #1
 800ebe4:	d116      	bne.n	800ec14 <USB_EPStartXfer+0x37a>
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	623b      	str	r3, [r7, #32]
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	461a      	mov	r2, r3
 800ebf4:	6a3b      	ldr	r3, [r7, #32]
 800ebf6:	4413      	add	r3, r2
 800ebf8:	623b      	str	r3, [r7, #32]
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	781b      	ldrb	r3, [r3, #0]
 800ebfe:	00da      	lsls	r2, r3, #3
 800ec00:	6a3b      	ldr	r3, [r7, #32]
 800ec02:	4413      	add	r3, r2
 800ec04:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ec08:	61fb      	str	r3, [r7, #28]
 800ec0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec0e:	b29a      	uxth	r2, r3
 800ec10:	69fb      	ldr	r3, [r7, #28]
 800ec12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	891b      	ldrh	r3, [r3, #8]
 800ec18:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	6959      	ldr	r1, [r3, #20]
 800ec20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f000 fd19 	bl	800f662 <USB_WritePMA>
 800ec30:	e2e2      	b.n	800f1f8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	785b      	ldrb	r3, [r3, #1]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d16b      	bne.n	800ed12 <USB_EPStartXfer+0x478>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ec44:	b29b      	uxth	r3, r3
 800ec46:	461a      	mov	r2, r3
 800ec48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec4a:	4413      	add	r3, r2
 800ec4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	781b      	ldrb	r3, [r3, #0]
 800ec52:	00da      	lsls	r2, r3, #3
 800ec54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec56:	4413      	add	r3, r2
 800ec58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ec5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec60:	881b      	ldrh	r3, [r3, #0]
 800ec62:	b29b      	uxth	r3, r3
 800ec64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec68:	b29a      	uxth	r2, r3
 800ec6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec6c:	801a      	strh	r2, [r3, #0]
 800ec6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d10a      	bne.n	800ec8c <USB_EPStartXfer+0x3f2>
 800ec76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec78:	881b      	ldrh	r3, [r3, #0]
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec84:	b29a      	uxth	r2, r3
 800ec86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec88:	801a      	strh	r2, [r3, #0]
 800ec8a:	e05d      	b.n	800ed48 <USB_EPStartXfer+0x4ae>
 800ec8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec90:	2b3e      	cmp	r3, #62	@ 0x3e
 800ec92:	d81c      	bhi.n	800ecce <USB_EPStartXfer+0x434>
 800ec94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec98:	085b      	lsrs	r3, r3, #1
 800ec9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eca2:	f003 0301 	and.w	r3, r3, #1
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d004      	beq.n	800ecb4 <USB_EPStartXfer+0x41a>
 800ecaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ecae:	3301      	adds	r3, #1
 800ecb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ecb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecb6:	881b      	ldrh	r3, [r3, #0]
 800ecb8:	b29a      	uxth	r2, r3
 800ecba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ecbe:	b29b      	uxth	r3, r3
 800ecc0:	029b      	lsls	r3, r3, #10
 800ecc2:	b29b      	uxth	r3, r3
 800ecc4:	4313      	orrs	r3, r2
 800ecc6:	b29a      	uxth	r2, r3
 800ecc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecca:	801a      	strh	r2, [r3, #0]
 800eccc:	e03c      	b.n	800ed48 <USB_EPStartXfer+0x4ae>
 800ecce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecd2:	095b      	lsrs	r3, r3, #5
 800ecd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ecd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecdc:	f003 031f 	and.w	r3, r3, #31
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d104      	bne.n	800ecee <USB_EPStartXfer+0x454>
 800ece4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ece8:	3b01      	subs	r3, #1
 800ecea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ecee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecf0:	881b      	ldrh	r3, [r3, #0]
 800ecf2:	b29a      	uxth	r2, r3
 800ecf4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ecf8:	b29b      	uxth	r3, r3
 800ecfa:	029b      	lsls	r3, r3, #10
 800ecfc:	b29b      	uxth	r3, r3
 800ecfe:	4313      	orrs	r3, r2
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed0a:	b29a      	uxth	r2, r3
 800ed0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ed0e:	801a      	strh	r2, [r3, #0]
 800ed10:	e01a      	b.n	800ed48 <USB_EPStartXfer+0x4ae>
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	785b      	ldrb	r3, [r3, #1]
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d116      	bne.n	800ed48 <USB_EPStartXfer+0x4ae>
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	461a      	mov	r2, r3
 800ed28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed2a:	4413      	add	r3, r2
 800ed2c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	781b      	ldrb	r3, [r3, #0]
 800ed32:	00da      	lsls	r2, r3, #3
 800ed34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed36:	4413      	add	r3, r2
 800ed38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ed3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ed3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed42:	b29a      	uxth	r2, r3
 800ed44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed46:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	891b      	ldrh	r3, [r3, #8]
 800ed4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	6959      	ldr	r1, [r3, #20]
 800ed54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed58:	b29b      	uxth	r3, r3
 800ed5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f000 fc7f 	bl	800f662 <USB_WritePMA>
            ep->xfer_buff += len;
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	695a      	ldr	r2, [r3, #20]
 800ed68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed6c:	441a      	add	r2, r3
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	6a1a      	ldr	r2, [r3, #32]
 800ed76:	683b      	ldr	r3, [r7, #0]
 800ed78:	691b      	ldr	r3, [r3, #16]
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d907      	bls.n	800ed8e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	6a1a      	ldr	r2, [r3, #32]
 800ed82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed86:	1ad2      	subs	r2, r2, r3
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	621a      	str	r2, [r3, #32]
 800ed8c:	e006      	b.n	800ed9c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	6a1b      	ldr	r3, [r3, #32]
 800ed92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	2200      	movs	r2, #0
 800ed9a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	785b      	ldrb	r3, [r3, #1]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d16b      	bne.n	800ee80 <USB_EPStartXfer+0x5e6>
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800edb2:	b29b      	uxth	r3, r3
 800edb4:	461a      	mov	r2, r3
 800edb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edb8:	4413      	add	r3, r2
 800edba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	00da      	lsls	r2, r3, #3
 800edc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edc4:	4413      	add	r3, r2
 800edc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800edca:	637b      	str	r3, [r7, #52]	@ 0x34
 800edcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edce:	881b      	ldrh	r3, [r3, #0]
 800edd0:	b29b      	uxth	r3, r3
 800edd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800edd6:	b29a      	uxth	r2, r3
 800edd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edda:	801a      	strh	r2, [r3, #0]
 800eddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d10a      	bne.n	800edfa <USB_EPStartXfer+0x560>
 800ede4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ede6:	881b      	ldrh	r3, [r3, #0]
 800ede8:	b29b      	uxth	r3, r3
 800edea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800edee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800edf2:	b29a      	uxth	r2, r3
 800edf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edf6:	801a      	strh	r2, [r3, #0]
 800edf8:	e05b      	b.n	800eeb2 <USB_EPStartXfer+0x618>
 800edfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edfe:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee00:	d81c      	bhi.n	800ee3c <USB_EPStartXfer+0x5a2>
 800ee02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee06:	085b      	lsrs	r3, r3, #1
 800ee08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee10:	f003 0301 	and.w	r3, r3, #1
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d004      	beq.n	800ee22 <USB_EPStartXfer+0x588>
 800ee18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee1c:	3301      	adds	r3, #1
 800ee1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee24:	881b      	ldrh	r3, [r3, #0]
 800ee26:	b29a      	uxth	r2, r3
 800ee28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee2c:	b29b      	uxth	r3, r3
 800ee2e:	029b      	lsls	r3, r3, #10
 800ee30:	b29b      	uxth	r3, r3
 800ee32:	4313      	orrs	r3, r2
 800ee34:	b29a      	uxth	r2, r3
 800ee36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee38:	801a      	strh	r2, [r3, #0]
 800ee3a:	e03a      	b.n	800eeb2 <USB_EPStartXfer+0x618>
 800ee3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee40:	095b      	lsrs	r3, r3, #5
 800ee42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee4a:	f003 031f 	and.w	r3, r3, #31
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d104      	bne.n	800ee5c <USB_EPStartXfer+0x5c2>
 800ee52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee56:	3b01      	subs	r3, #1
 800ee58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee5e:	881b      	ldrh	r3, [r3, #0]
 800ee60:	b29a      	uxth	r2, r3
 800ee62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee66:	b29b      	uxth	r3, r3
 800ee68:	029b      	lsls	r3, r3, #10
 800ee6a:	b29b      	uxth	r3, r3
 800ee6c:	4313      	orrs	r3, r2
 800ee6e:	b29b      	uxth	r3, r3
 800ee70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee78:	b29a      	uxth	r2, r3
 800ee7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee7c:	801a      	strh	r2, [r3, #0]
 800ee7e:	e018      	b.n	800eeb2 <USB_EPStartXfer+0x618>
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	785b      	ldrb	r3, [r3, #1]
 800ee84:	2b01      	cmp	r3, #1
 800ee86:	d114      	bne.n	800eeb2 <USB_EPStartXfer+0x618>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee8e:	b29b      	uxth	r3, r3
 800ee90:	461a      	mov	r2, r3
 800ee92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee94:	4413      	add	r3, r2
 800ee96:	643b      	str	r3, [r7, #64]	@ 0x40
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	00da      	lsls	r2, r3, #3
 800ee9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eea0:	4413      	add	r3, r2
 800eea2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800eea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eeac:	b29a      	uxth	r2, r3
 800eeae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eeb0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	895b      	ldrh	r3, [r3, #10]
 800eeb6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	6959      	ldr	r1, [r3, #20]
 800eebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eec2:	b29b      	uxth	r3, r3
 800eec4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800eec8:	6878      	ldr	r0, [r7, #4]
 800eeca:	f000 fbca 	bl	800f662 <USB_WritePMA>
 800eece:	e193      	b.n	800f1f8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	6a1b      	ldr	r3, [r3, #32]
 800eed4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800eed8:	687a      	ldr	r2, [r7, #4]
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	781b      	ldrb	r3, [r3, #0]
 800eede:	009b      	lsls	r3, r3, #2
 800eee0:	4413      	add	r3, r2
 800eee2:	881b      	ldrh	r3, [r3, #0]
 800eee4:	b29b      	uxth	r3, r3
 800eee6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800eeea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eeee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800eef2:	687a      	ldr	r2, [r7, #4]
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	781b      	ldrb	r3, [r3, #0]
 800eef8:	009b      	lsls	r3, r3, #2
 800eefa:	441a      	add	r2, r3
 800eefc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ef00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ef04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ef08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ef0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef10:	b29b      	uxth	r3, r3
 800ef12:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef1e:	b29b      	uxth	r3, r3
 800ef20:	461a      	mov	r2, r3
 800ef22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef24:	4413      	add	r3, r2
 800ef26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	00da      	lsls	r2, r3, #3
 800ef2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef30:	4413      	add	r3, r2
 800ef32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ef36:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ef38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef3c:	b29a      	uxth	r2, r3
 800ef3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ef40:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	891b      	ldrh	r3, [r3, #8]
 800ef46:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ef4a:	683b      	ldr	r3, [r7, #0]
 800ef4c:	6959      	ldr	r1, [r3, #20]
 800ef4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef52:	b29b      	uxth	r3, r3
 800ef54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f000 fb82 	bl	800f662 <USB_WritePMA>
 800ef5e:	e14b      	b.n	800f1f8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	6a1a      	ldr	r2, [r3, #32]
 800ef64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef68:	1ad2      	subs	r2, r2, r3
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ef6e:	687a      	ldr	r2, [r7, #4]
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	781b      	ldrb	r3, [r3, #0]
 800ef74:	009b      	lsls	r3, r3, #2
 800ef76:	4413      	add	r3, r2
 800ef78:	881b      	ldrh	r3, [r3, #0]
 800ef7a:	b29b      	uxth	r3, r3
 800ef7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	f000 809a 	beq.w	800f0ba <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	673b      	str	r3, [r7, #112]	@ 0x70
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	785b      	ldrb	r3, [r3, #1]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d16b      	bne.n	800f06a <USB_EPStartXfer+0x7d0>
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef9c:	b29b      	uxth	r3, r3
 800ef9e:	461a      	mov	r2, r3
 800efa0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800efa2:	4413      	add	r3, r2
 800efa4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	781b      	ldrb	r3, [r3, #0]
 800efaa:	00da      	lsls	r2, r3, #3
 800efac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800efae:	4413      	add	r3, r2
 800efb0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800efb4:	667b      	str	r3, [r7, #100]	@ 0x64
 800efb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efb8:	881b      	ldrh	r3, [r3, #0]
 800efba:	b29b      	uxth	r3, r3
 800efbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800efc0:	b29a      	uxth	r2, r3
 800efc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efc4:	801a      	strh	r2, [r3, #0]
 800efc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d10a      	bne.n	800efe4 <USB_EPStartXfer+0x74a>
 800efce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efd0:	881b      	ldrh	r3, [r3, #0]
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800efd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800efdc:	b29a      	uxth	r2, r3
 800efde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800efe0:	801a      	strh	r2, [r3, #0]
 800efe2:	e05b      	b.n	800f09c <USB_EPStartXfer+0x802>
 800efe4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efe8:	2b3e      	cmp	r3, #62	@ 0x3e
 800efea:	d81c      	bhi.n	800f026 <USB_EPStartXfer+0x78c>
 800efec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eff0:	085b      	lsrs	r3, r3, #1
 800eff2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800effa:	f003 0301 	and.w	r3, r3, #1
 800effe:	2b00      	cmp	r3, #0
 800f000:	d004      	beq.n	800f00c <USB_EPStartXfer+0x772>
 800f002:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f006:	3301      	adds	r3, #1
 800f008:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f00c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f00e:	881b      	ldrh	r3, [r3, #0]
 800f010:	b29a      	uxth	r2, r3
 800f012:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f016:	b29b      	uxth	r3, r3
 800f018:	029b      	lsls	r3, r3, #10
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	4313      	orrs	r3, r2
 800f01e:	b29a      	uxth	r2, r3
 800f020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f022:	801a      	strh	r2, [r3, #0]
 800f024:	e03a      	b.n	800f09c <USB_EPStartXfer+0x802>
 800f026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f02a:	095b      	lsrs	r3, r3, #5
 800f02c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f030:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f034:	f003 031f 	and.w	r3, r3, #31
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d104      	bne.n	800f046 <USB_EPStartXfer+0x7ac>
 800f03c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f040:	3b01      	subs	r3, #1
 800f042:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f048:	881b      	ldrh	r3, [r3, #0]
 800f04a:	b29a      	uxth	r2, r3
 800f04c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f050:	b29b      	uxth	r3, r3
 800f052:	029b      	lsls	r3, r3, #10
 800f054:	b29b      	uxth	r3, r3
 800f056:	4313      	orrs	r3, r2
 800f058:	b29b      	uxth	r3, r3
 800f05a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f05e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f062:	b29a      	uxth	r2, r3
 800f064:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f066:	801a      	strh	r2, [r3, #0]
 800f068:	e018      	b.n	800f09c <USB_EPStartXfer+0x802>
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	785b      	ldrb	r3, [r3, #1]
 800f06e:	2b01      	cmp	r3, #1
 800f070:	d114      	bne.n	800f09c <USB_EPStartXfer+0x802>
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f078:	b29b      	uxth	r3, r3
 800f07a:	461a      	mov	r2, r3
 800f07c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f07e:	4413      	add	r3, r2
 800f080:	673b      	str	r3, [r7, #112]	@ 0x70
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	781b      	ldrb	r3, [r3, #0]
 800f086:	00da      	lsls	r2, r3, #3
 800f088:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f08a:	4413      	add	r3, r2
 800f08c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f090:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f096:	b29a      	uxth	r2, r3
 800f098:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f09a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	895b      	ldrh	r3, [r3, #10]
 800f0a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	6959      	ldr	r1, [r3, #20]
 800f0a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0ac:	b29b      	uxth	r3, r3
 800f0ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f0b2:	6878      	ldr	r0, [r7, #4]
 800f0b4:	f000 fad5 	bl	800f662 <USB_WritePMA>
 800f0b8:	e09e      	b.n	800f1f8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	785b      	ldrb	r3, [r3, #1]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d16b      	bne.n	800f19a <USB_EPStartXfer+0x900>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	461a      	mov	r2, r3
 800f0d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f0d2:	4413      	add	r3, r2
 800f0d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	781b      	ldrb	r3, [r3, #0]
 800f0da:	00da      	lsls	r2, r3, #3
 800f0dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f0de:	4413      	add	r3, r2
 800f0e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f0e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f0e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f0e8:	881b      	ldrh	r3, [r3, #0]
 800f0ea:	b29b      	uxth	r3, r3
 800f0ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0f0:	b29a      	uxth	r2, r3
 800f0f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f0f4:	801a      	strh	r2, [r3, #0]
 800f0f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d10a      	bne.n	800f114 <USB_EPStartXfer+0x87a>
 800f0fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f100:	881b      	ldrh	r3, [r3, #0]
 800f102:	b29b      	uxth	r3, r3
 800f104:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f108:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f10c:	b29a      	uxth	r2, r3
 800f10e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f110:	801a      	strh	r2, [r3, #0]
 800f112:	e063      	b.n	800f1dc <USB_EPStartXfer+0x942>
 800f114:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f118:	2b3e      	cmp	r3, #62	@ 0x3e
 800f11a:	d81c      	bhi.n	800f156 <USB_EPStartXfer+0x8bc>
 800f11c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f120:	085b      	lsrs	r3, r3, #1
 800f122:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f126:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f12a:	f003 0301 	and.w	r3, r3, #1
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d004      	beq.n	800f13c <USB_EPStartXfer+0x8a2>
 800f132:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f136:	3301      	adds	r3, #1
 800f138:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f13c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f13e:	881b      	ldrh	r3, [r3, #0]
 800f140:	b29a      	uxth	r2, r3
 800f142:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f146:	b29b      	uxth	r3, r3
 800f148:	029b      	lsls	r3, r3, #10
 800f14a:	b29b      	uxth	r3, r3
 800f14c:	4313      	orrs	r3, r2
 800f14e:	b29a      	uxth	r2, r3
 800f150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f152:	801a      	strh	r2, [r3, #0]
 800f154:	e042      	b.n	800f1dc <USB_EPStartXfer+0x942>
 800f156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f15a:	095b      	lsrs	r3, r3, #5
 800f15c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f160:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f164:	f003 031f 	and.w	r3, r3, #31
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d104      	bne.n	800f176 <USB_EPStartXfer+0x8dc>
 800f16c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f170:	3b01      	subs	r3, #1
 800f172:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f176:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f178:	881b      	ldrh	r3, [r3, #0]
 800f17a:	b29a      	uxth	r2, r3
 800f17c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f180:	b29b      	uxth	r3, r3
 800f182:	029b      	lsls	r3, r3, #10
 800f184:	b29b      	uxth	r3, r3
 800f186:	4313      	orrs	r3, r2
 800f188:	b29b      	uxth	r3, r3
 800f18a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f18e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f192:	b29a      	uxth	r2, r3
 800f194:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f196:	801a      	strh	r2, [r3, #0]
 800f198:	e020      	b.n	800f1dc <USB_EPStartXfer+0x942>
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	785b      	ldrb	r3, [r3, #1]
 800f19e:	2b01      	cmp	r3, #1
 800f1a0:	d11c      	bne.n	800f1dc <USB_EPStartXfer+0x942>
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f1ae:	b29b      	uxth	r3, r3
 800f1b0:	461a      	mov	r2, r3
 800f1b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f1b6:	4413      	add	r3, r2
 800f1b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	781b      	ldrb	r3, [r3, #0]
 800f1c0:	00da      	lsls	r2, r3, #3
 800f1c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f1c6:	4413      	add	r3, r2
 800f1c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f1cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f1d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1d4:	b29a      	uxth	r2, r3
 800f1d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f1da:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	891b      	ldrh	r3, [r3, #8]
 800f1e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	6959      	ldr	r1, [r3, #20]
 800f1e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1ec:	b29b      	uxth	r3, r3
 800f1ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f1f2:	6878      	ldr	r0, [r7, #4]
 800f1f4:	f000 fa35 	bl	800f662 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f1f8:	687a      	ldr	r2, [r7, #4]
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	781b      	ldrb	r3, [r3, #0]
 800f1fe:	009b      	lsls	r3, r3, #2
 800f200:	4413      	add	r3, r2
 800f202:	881b      	ldrh	r3, [r3, #0]
 800f204:	b29b      	uxth	r3, r3
 800f206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f20a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f20e:	817b      	strh	r3, [r7, #10]
 800f210:	897b      	ldrh	r3, [r7, #10]
 800f212:	f083 0310 	eor.w	r3, r3, #16
 800f216:	817b      	strh	r3, [r7, #10]
 800f218:	897b      	ldrh	r3, [r7, #10]
 800f21a:	f083 0320 	eor.w	r3, r3, #32
 800f21e:	817b      	strh	r3, [r7, #10]
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	781b      	ldrb	r3, [r3, #0]
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	441a      	add	r2, r3
 800f22a:	897b      	ldrh	r3, [r7, #10]
 800f22c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f230:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f234:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f238:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f23c:	b29b      	uxth	r3, r3
 800f23e:	8013      	strh	r3, [r2, #0]
 800f240:	e0d5      	b.n	800f3ee <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	7b1b      	ldrb	r3, [r3, #12]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d156      	bne.n	800f2f8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	699b      	ldr	r3, [r3, #24]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d122      	bne.n	800f298 <USB_EPStartXfer+0x9fe>
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	78db      	ldrb	r3, [r3, #3]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d11e      	bne.n	800f298 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f25a:	687a      	ldr	r2, [r7, #4]
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	009b      	lsls	r3, r3, #2
 800f262:	4413      	add	r3, r2
 800f264:	881b      	ldrh	r3, [r3, #0]
 800f266:	b29b      	uxth	r3, r3
 800f268:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f26c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f270:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f274:	687a      	ldr	r2, [r7, #4]
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	781b      	ldrb	r3, [r3, #0]
 800f27a:	009b      	lsls	r3, r3, #2
 800f27c:	441a      	add	r2, r3
 800f27e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f282:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f286:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f28a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f28e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f292:	b29b      	uxth	r3, r3
 800f294:	8013      	strh	r3, [r2, #0]
 800f296:	e01d      	b.n	800f2d4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f298:	687a      	ldr	r2, [r7, #4]
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	009b      	lsls	r3, r3, #2
 800f2a0:	4413      	add	r3, r2
 800f2a2:	881b      	ldrh	r3, [r3, #0]
 800f2a4:	b29b      	uxth	r3, r3
 800f2a6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f2aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2ae:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f2b2:	687a      	ldr	r2, [r7, #4]
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	781b      	ldrb	r3, [r3, #0]
 800f2b8:	009b      	lsls	r3, r3, #2
 800f2ba:	441a      	add	r2, r3
 800f2bc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f2c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f2cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2d0:	b29b      	uxth	r3, r3
 800f2d2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	699a      	ldr	r2, [r3, #24]
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	691b      	ldr	r3, [r3, #16]
 800f2dc:	429a      	cmp	r2, r3
 800f2de:	d907      	bls.n	800f2f0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	699a      	ldr	r2, [r3, #24]
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	691b      	ldr	r3, [r3, #16]
 800f2e8:	1ad2      	subs	r2, r2, r3
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	619a      	str	r2, [r3, #24]
 800f2ee:	e054      	b.n	800f39a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	619a      	str	r2, [r3, #24]
 800f2f6:	e050      	b.n	800f39a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	78db      	ldrb	r3, [r3, #3]
 800f2fc:	2b02      	cmp	r3, #2
 800f2fe:	d142      	bne.n	800f386 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	69db      	ldr	r3, [r3, #28]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d048      	beq.n	800f39a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	4413      	add	r3, r2
 800f312:	881b      	ldrh	r3, [r3, #0]
 800f314:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f318:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f31c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f320:	2b00      	cmp	r3, #0
 800f322:	d005      	beq.n	800f330 <USB_EPStartXfer+0xa96>
 800f324:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d10b      	bne.n	800f348 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f330:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f334:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d12e      	bne.n	800f39a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f33c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f344:	2b00      	cmp	r3, #0
 800f346:	d128      	bne.n	800f39a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f348:	687a      	ldr	r2, [r7, #4]
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	781b      	ldrb	r3, [r3, #0]
 800f34e:	009b      	lsls	r3, r3, #2
 800f350:	4413      	add	r3, r2
 800f352:	881b      	ldrh	r3, [r3, #0]
 800f354:	b29b      	uxth	r3, r3
 800f356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f35a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f35e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	009b      	lsls	r3, r3, #2
 800f36a:	441a      	add	r2, r3
 800f36c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f37c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f380:	b29b      	uxth	r3, r3
 800f382:	8013      	strh	r3, [r2, #0]
 800f384:	e009      	b.n	800f39a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	78db      	ldrb	r3, [r3, #3]
 800f38a:	2b01      	cmp	r3, #1
 800f38c:	d103      	bne.n	800f396 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	2200      	movs	r2, #0
 800f392:	619a      	str	r2, [r3, #24]
 800f394:	e001      	b.n	800f39a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f396:	2301      	movs	r3, #1
 800f398:	e02a      	b.n	800f3f0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f39a:	687a      	ldr	r2, [r7, #4]
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	781b      	ldrb	r3, [r3, #0]
 800f3a0:	009b      	lsls	r3, r3, #2
 800f3a2:	4413      	add	r3, r2
 800f3a4:	881b      	ldrh	r3, [r3, #0]
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f3ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3b0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f3b4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f3b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f3bc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f3c0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f3c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f3c8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	781b      	ldrb	r3, [r3, #0]
 800f3d2:	009b      	lsls	r3, r3, #2
 800f3d4:	441a      	add	r2, r3
 800f3d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f3da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f3de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f3e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f3e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3ea:	b29b      	uxth	r3, r3
 800f3ec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f3ee:	2300      	movs	r3, #0
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	37b0      	adds	r7, #176	@ 0xb0
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}

0800f3f8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f3f8:	b480      	push	{r7}
 800f3fa:	b085      	sub	sp, #20
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
 800f400:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	785b      	ldrb	r3, [r3, #1]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d020      	beq.n	800f44c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	781b      	ldrb	r3, [r3, #0]
 800f410:	009b      	lsls	r3, r3, #2
 800f412:	4413      	add	r3, r2
 800f414:	881b      	ldrh	r3, [r3, #0]
 800f416:	b29b      	uxth	r3, r3
 800f418:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f41c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f420:	81bb      	strh	r3, [r7, #12]
 800f422:	89bb      	ldrh	r3, [r7, #12]
 800f424:	f083 0310 	eor.w	r3, r3, #16
 800f428:	81bb      	strh	r3, [r7, #12]
 800f42a:	687a      	ldr	r2, [r7, #4]
 800f42c:	683b      	ldr	r3, [r7, #0]
 800f42e:	781b      	ldrb	r3, [r3, #0]
 800f430:	009b      	lsls	r3, r3, #2
 800f432:	441a      	add	r2, r3
 800f434:	89bb      	ldrh	r3, [r7, #12]
 800f436:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f43a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f43e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f446:	b29b      	uxth	r3, r3
 800f448:	8013      	strh	r3, [r2, #0]
 800f44a:	e01f      	b.n	800f48c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f44c:	687a      	ldr	r2, [r7, #4]
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	009b      	lsls	r3, r3, #2
 800f454:	4413      	add	r3, r2
 800f456:	881b      	ldrh	r3, [r3, #0]
 800f458:	b29b      	uxth	r3, r3
 800f45a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f45e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f462:	81fb      	strh	r3, [r7, #14]
 800f464:	89fb      	ldrh	r3, [r7, #14]
 800f466:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f46a:	81fb      	strh	r3, [r7, #14]
 800f46c:	687a      	ldr	r2, [r7, #4]
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	781b      	ldrb	r3, [r3, #0]
 800f472:	009b      	lsls	r3, r3, #2
 800f474:	441a      	add	r2, r3
 800f476:	89fb      	ldrh	r3, [r7, #14]
 800f478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f47c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f488:	b29b      	uxth	r3, r3
 800f48a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f48c:	2300      	movs	r3, #0
}
 800f48e:	4618      	mov	r0, r3
 800f490:	3714      	adds	r7, #20
 800f492:	46bd      	mov	sp, r7
 800f494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f498:	4770      	bx	lr

0800f49a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f49a:	b480      	push	{r7}
 800f49c:	b087      	sub	sp, #28
 800f49e:	af00      	add	r7, sp, #0
 800f4a0:	6078      	str	r0, [r7, #4]
 800f4a2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	785b      	ldrb	r3, [r3, #1]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d04c      	beq.n	800f546 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f4ac:	687a      	ldr	r2, [r7, #4]
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	781b      	ldrb	r3, [r3, #0]
 800f4b2:	009b      	lsls	r3, r3, #2
 800f4b4:	4413      	add	r3, r2
 800f4b6:	881b      	ldrh	r3, [r3, #0]
 800f4b8:	823b      	strh	r3, [r7, #16]
 800f4ba:	8a3b      	ldrh	r3, [r7, #16]
 800f4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d01b      	beq.n	800f4fc <USB_EPClearStall+0x62>
 800f4c4:	687a      	ldr	r2, [r7, #4]
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	781b      	ldrb	r3, [r3, #0]
 800f4ca:	009b      	lsls	r3, r3, #2
 800f4cc:	4413      	add	r3, r2
 800f4ce:	881b      	ldrh	r3, [r3, #0]
 800f4d0:	b29b      	uxth	r3, r3
 800f4d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4da:	81fb      	strh	r3, [r7, #14]
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	441a      	add	r2, r3
 800f4e6:	89fb      	ldrh	r3, [r7, #14]
 800f4e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f4f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f4f8:	b29b      	uxth	r3, r3
 800f4fa:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	78db      	ldrb	r3, [r3, #3]
 800f500:	2b01      	cmp	r3, #1
 800f502:	d06c      	beq.n	800f5de <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	781b      	ldrb	r3, [r3, #0]
 800f50a:	009b      	lsls	r3, r3, #2
 800f50c:	4413      	add	r3, r2
 800f50e:	881b      	ldrh	r3, [r3, #0]
 800f510:	b29b      	uxth	r3, r3
 800f512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f51a:	81bb      	strh	r3, [r7, #12]
 800f51c:	89bb      	ldrh	r3, [r7, #12]
 800f51e:	f083 0320 	eor.w	r3, r3, #32
 800f522:	81bb      	strh	r3, [r7, #12]
 800f524:	687a      	ldr	r2, [r7, #4]
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	781b      	ldrb	r3, [r3, #0]
 800f52a:	009b      	lsls	r3, r3, #2
 800f52c:	441a      	add	r2, r3
 800f52e:	89bb      	ldrh	r3, [r7, #12]
 800f530:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f534:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f538:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f53c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f540:	b29b      	uxth	r3, r3
 800f542:	8013      	strh	r3, [r2, #0]
 800f544:	e04b      	b.n	800f5de <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f546:	687a      	ldr	r2, [r7, #4]
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	781b      	ldrb	r3, [r3, #0]
 800f54c:	009b      	lsls	r3, r3, #2
 800f54e:	4413      	add	r3, r2
 800f550:	881b      	ldrh	r3, [r3, #0]
 800f552:	82fb      	strh	r3, [r7, #22]
 800f554:	8afb      	ldrh	r3, [r7, #22]
 800f556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d01b      	beq.n	800f596 <USB_EPClearStall+0xfc>
 800f55e:	687a      	ldr	r2, [r7, #4]
 800f560:	683b      	ldr	r3, [r7, #0]
 800f562:	781b      	ldrb	r3, [r3, #0]
 800f564:	009b      	lsls	r3, r3, #2
 800f566:	4413      	add	r3, r2
 800f568:	881b      	ldrh	r3, [r3, #0]
 800f56a:	b29b      	uxth	r3, r3
 800f56c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f570:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f574:	82bb      	strh	r3, [r7, #20]
 800f576:	687a      	ldr	r2, [r7, #4]
 800f578:	683b      	ldr	r3, [r7, #0]
 800f57a:	781b      	ldrb	r3, [r3, #0]
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	441a      	add	r2, r3
 800f580:	8abb      	ldrh	r3, [r7, #20]
 800f582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f58a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f58e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f592:	b29b      	uxth	r3, r3
 800f594:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f596:	687a      	ldr	r2, [r7, #4]
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	4413      	add	r3, r2
 800f5a0:	881b      	ldrh	r3, [r3, #0]
 800f5a2:	b29b      	uxth	r3, r3
 800f5a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f5a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5ac:	827b      	strh	r3, [r7, #18]
 800f5ae:	8a7b      	ldrh	r3, [r7, #18]
 800f5b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f5b4:	827b      	strh	r3, [r7, #18]
 800f5b6:	8a7b      	ldrh	r3, [r7, #18]
 800f5b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f5bc:	827b      	strh	r3, [r7, #18]
 800f5be:	687a      	ldr	r2, [r7, #4]
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	781b      	ldrb	r3, [r3, #0]
 800f5c4:	009b      	lsls	r3, r3, #2
 800f5c6:	441a      	add	r2, r3
 800f5c8:	8a7b      	ldrh	r3, [r7, #18]
 800f5ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f5de:	2300      	movs	r3, #0
}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	371c      	adds	r7, #28
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ea:	4770      	bx	lr

0800f5ec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800f5ec:	b480      	push	{r7}
 800f5ee:	b083      	sub	sp, #12
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	460b      	mov	r3, r1
 800f5f6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800f5f8:	78fb      	ldrb	r3, [r7, #3]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d103      	bne.n	800f606 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2280      	movs	r2, #128	@ 0x80
 800f602:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f606:	2300      	movs	r3, #0
}
 800f608:	4618      	mov	r0, r3
 800f60a:	370c      	adds	r7, #12
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr

0800f614 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800f614:	b480      	push	{r7}
 800f616:	b083      	sub	sp, #12
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f622:	b29b      	uxth	r3, r3
 800f624:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f628:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f62c:	b29a      	uxth	r2, r3
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f634:	2300      	movs	r3, #0
}
 800f636:	4618      	mov	r0, r3
 800f638:	370c      	adds	r7, #12
 800f63a:	46bd      	mov	sp, r7
 800f63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f640:	4770      	bx	lr

0800f642 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800f642:	b480      	push	{r7}
 800f644:	b085      	sub	sp, #20
 800f646:	af00      	add	r7, sp, #0
 800f648:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800f650:	b29b      	uxth	r3, r3
 800f652:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f654:	68fb      	ldr	r3, [r7, #12]
}
 800f656:	4618      	mov	r0, r3
 800f658:	3714      	adds	r7, #20
 800f65a:	46bd      	mov	sp, r7
 800f65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f660:	4770      	bx	lr

0800f662 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f662:	b480      	push	{r7}
 800f664:	b08b      	sub	sp, #44	@ 0x2c
 800f666:	af00      	add	r7, sp, #0
 800f668:	60f8      	str	r0, [r7, #12]
 800f66a:	60b9      	str	r1, [r7, #8]
 800f66c:	4611      	mov	r1, r2
 800f66e:	461a      	mov	r2, r3
 800f670:	460b      	mov	r3, r1
 800f672:	80fb      	strh	r3, [r7, #6]
 800f674:	4613      	mov	r3, r2
 800f676:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800f678:	88bb      	ldrh	r3, [r7, #4]
 800f67a:	3301      	adds	r3, #1
 800f67c:	085b      	lsrs	r3, r3, #1
 800f67e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f688:	88fa      	ldrh	r2, [r7, #6]
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	4413      	add	r3, r2
 800f68e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f692:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f694:	69bb      	ldr	r3, [r7, #24]
 800f696:	627b      	str	r3, [r7, #36]	@ 0x24
 800f698:	e01c      	b.n	800f6d4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800f69a:	69fb      	ldr	r3, [r7, #28]
 800f69c:	781b      	ldrb	r3, [r3, #0]
 800f69e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800f6a0:	69fb      	ldr	r3, [r7, #28]
 800f6a2:	3301      	adds	r3, #1
 800f6a4:	781b      	ldrb	r3, [r3, #0]
 800f6a6:	b21b      	sxth	r3, r3
 800f6a8:	021b      	lsls	r3, r3, #8
 800f6aa:	b21a      	sxth	r2, r3
 800f6ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f6b0:	4313      	orrs	r3, r2
 800f6b2:	b21b      	sxth	r3, r3
 800f6b4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800f6b6:	6a3b      	ldr	r3, [r7, #32]
 800f6b8:	8a7a      	ldrh	r2, [r7, #18]
 800f6ba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800f6bc:	6a3b      	ldr	r3, [r7, #32]
 800f6be:	3302      	adds	r3, #2
 800f6c0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800f6c2:	69fb      	ldr	r3, [r7, #28]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800f6c8:	69fb      	ldr	r3, [r7, #28]
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6d0:	3b01      	subs	r3, #1
 800f6d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d1df      	bne.n	800f69a <USB_WritePMA+0x38>
  }
}
 800f6da:	bf00      	nop
 800f6dc:	bf00      	nop
 800f6de:	372c      	adds	r7, #44	@ 0x2c
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e6:	4770      	bx	lr

0800f6e8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f6e8:	b480      	push	{r7}
 800f6ea:	b08b      	sub	sp, #44	@ 0x2c
 800f6ec:	af00      	add	r7, sp, #0
 800f6ee:	60f8      	str	r0, [r7, #12]
 800f6f0:	60b9      	str	r1, [r7, #8]
 800f6f2:	4611      	mov	r1, r2
 800f6f4:	461a      	mov	r2, r3
 800f6f6:	460b      	mov	r3, r1
 800f6f8:	80fb      	strh	r3, [r7, #6]
 800f6fa:	4613      	mov	r3, r2
 800f6fc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800f6fe:	88bb      	ldrh	r3, [r7, #4]
 800f700:	085b      	lsrs	r3, r3, #1
 800f702:	b29b      	uxth	r3, r3
 800f704:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f70a:	68bb      	ldr	r3, [r7, #8]
 800f70c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f70e:	88fa      	ldrh	r2, [r7, #6]
 800f710:	697b      	ldr	r3, [r7, #20]
 800f712:	4413      	add	r3, r2
 800f714:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f718:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f71a:	69bb      	ldr	r3, [r7, #24]
 800f71c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f71e:	e018      	b.n	800f752 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800f720:	6a3b      	ldr	r3, [r7, #32]
 800f722:	881b      	ldrh	r3, [r3, #0]
 800f724:	b29b      	uxth	r3, r3
 800f726:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800f728:	6a3b      	ldr	r3, [r7, #32]
 800f72a:	3302      	adds	r3, #2
 800f72c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f72e:	693b      	ldr	r3, [r7, #16]
 800f730:	b2da      	uxtb	r2, r3
 800f732:	69fb      	ldr	r3, [r7, #28]
 800f734:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f736:	69fb      	ldr	r3, [r7, #28]
 800f738:	3301      	adds	r3, #1
 800f73a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	0a1b      	lsrs	r3, r3, #8
 800f740:	b2da      	uxtb	r2, r3
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f746:	69fb      	ldr	r3, [r7, #28]
 800f748:	3301      	adds	r3, #1
 800f74a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f74e:	3b01      	subs	r3, #1
 800f750:	627b      	str	r3, [r7, #36]	@ 0x24
 800f752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1e3      	bne.n	800f720 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800f758:	88bb      	ldrh	r3, [r7, #4]
 800f75a:	f003 0301 	and.w	r3, r3, #1
 800f75e:	b29b      	uxth	r3, r3
 800f760:	2b00      	cmp	r3, #0
 800f762:	d007      	beq.n	800f774 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800f764:	6a3b      	ldr	r3, [r7, #32]
 800f766:	881b      	ldrh	r3, [r3, #0]
 800f768:	b29b      	uxth	r3, r3
 800f76a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	b2da      	uxtb	r2, r3
 800f770:	69fb      	ldr	r3, [r7, #28]
 800f772:	701a      	strb	r2, [r3, #0]
  }
}
 800f774:	bf00      	nop
 800f776:	372c      	adds	r7, #44	@ 0x2c
 800f778:	46bd      	mov	sp, r7
 800f77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77e:	4770      	bx	lr

0800f780 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800f784:	4907      	ldr	r1, [pc, #28]	@ (800f7a4 <MX_FATFS_Init+0x24>)
 800f786:	4808      	ldr	r0, [pc, #32]	@ (800f7a8 <MX_FATFS_Init+0x28>)
 800f788:	f001 fcfa 	bl	8011180 <FATFS_LinkDriver>
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d002      	beq.n	800f798 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800f792:	f04f 33ff 	mov.w	r3, #4294967295
 800f796:	e003      	b.n	800f7a0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800f798:	4b04      	ldr	r3, [pc, #16]	@ (800f7ac <MX_FATFS_Init+0x2c>)
 800f79a:	2201      	movs	r2, #1
 800f79c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800f79e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	bd80      	pop	{r7, pc}
 800f7a4:	20002428 	.word	0x20002428
 800f7a8:	20000014 	.word	0x20000014
 800f7ac:	2000242c 	.word	0x2000242c

0800f7b0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800f7b0:	b480      	push	{r7}
 800f7b2:	b083      	sub	sp, #12
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800f7ba:	4b06      	ldr	r3, [pc, #24]	@ (800f7d4 <USER_initialize+0x24>)
 800f7bc:	2201      	movs	r2, #1
 800f7be:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f7c0:	4b04      	ldr	r3, [pc, #16]	@ (800f7d4 <USER_initialize+0x24>)
 800f7c2:	781b      	ldrb	r3, [r3, #0]
 800f7c4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	370c      	adds	r7, #12
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d0:	4770      	bx	lr
 800f7d2:	bf00      	nop
 800f7d4:	20000010 	.word	0x20000010

0800f7d8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800f7d8:	b480      	push	{r7}
 800f7da:	b083      	sub	sp, #12
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	4603      	mov	r3, r0
 800f7e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800f7e2:	4b06      	ldr	r3, [pc, #24]	@ (800f7fc <USER_status+0x24>)
 800f7e4:	2201      	movs	r2, #1
 800f7e6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f7e8:	4b04      	ldr	r3, [pc, #16]	@ (800f7fc <USER_status+0x24>)
 800f7ea:	781b      	ldrb	r3, [r3, #0]
 800f7ec:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	370c      	adds	r7, #12
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f8:	4770      	bx	lr
 800f7fa:	bf00      	nop
 800f7fc:	20000010 	.word	0x20000010

0800f800 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800f800:	b480      	push	{r7}
 800f802:	b085      	sub	sp, #20
 800f804:	af00      	add	r7, sp, #0
 800f806:	60b9      	str	r1, [r7, #8]
 800f808:	607a      	str	r2, [r7, #4]
 800f80a:	603b      	str	r3, [r7, #0]
 800f80c:	4603      	mov	r3, r0
 800f80e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800f810:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800f812:	4618      	mov	r0, r3
 800f814:	3714      	adds	r7, #20
 800f816:	46bd      	mov	sp, r7
 800f818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81c:	4770      	bx	lr

0800f81e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800f81e:	b480      	push	{r7}
 800f820:	b085      	sub	sp, #20
 800f822:	af00      	add	r7, sp, #0
 800f824:	60b9      	str	r1, [r7, #8]
 800f826:	607a      	str	r2, [r7, #4]
 800f828:	603b      	str	r3, [r7, #0]
 800f82a:	4603      	mov	r3, r0
 800f82c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800f82e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800f830:	4618      	mov	r0, r3
 800f832:	3714      	adds	r7, #20
 800f834:	46bd      	mov	sp, r7
 800f836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83a:	4770      	bx	lr

0800f83c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b085      	sub	sp, #20
 800f840:	af00      	add	r7, sp, #0
 800f842:	4603      	mov	r3, r0
 800f844:	603a      	str	r2, [r7, #0]
 800f846:	71fb      	strb	r3, [r7, #7]
 800f848:	460b      	mov	r3, r1
 800f84a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800f84c:	2301      	movs	r3, #1
 800f84e:	73fb      	strb	r3, [r7, #15]
    return res;
 800f850:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800f852:	4618      	mov	r0, r3
 800f854:	3714      	adds	r7, #20
 800f856:	46bd      	mov	sp, r7
 800f858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85c:	4770      	bx	lr

0800f85e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f85e:	b580      	push	{r7, lr}
 800f860:	b084      	sub	sp, #16
 800f862:	af00      	add	r7, sp, #0
 800f864:	6078      	str	r0, [r7, #4]
 800f866:	460b      	mov	r3, r1
 800f868:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f86a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f86e:	f002 f957 	bl	8011b20 <USBD_static_malloc>
 800f872:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d105      	bne.n	800f886 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2200      	movs	r2, #0
 800f87e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800f882:	2302      	movs	r3, #2
 800f884:	e066      	b.n	800f954 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	68fa      	ldr	r2, [r7, #12]
 800f88a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	7c1b      	ldrb	r3, [r3, #16]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d119      	bne.n	800f8ca <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f896:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f89a:	2202      	movs	r2, #2
 800f89c:	2181      	movs	r1, #129	@ 0x81
 800f89e:	6878      	ldr	r0, [r7, #4]
 800f8a0:	f001 ffe5 	bl	801186e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2201      	movs	r2, #1
 800f8a8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f8aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f8ae:	2202      	movs	r2, #2
 800f8b0:	2101      	movs	r1, #1
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f001 ffdb 	bl	801186e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2210      	movs	r2, #16
 800f8c4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800f8c8:	e016      	b.n	800f8f8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f8ca:	2340      	movs	r3, #64	@ 0x40
 800f8cc:	2202      	movs	r2, #2
 800f8ce:	2181      	movs	r1, #129	@ 0x81
 800f8d0:	6878      	ldr	r0, [r7, #4]
 800f8d2:	f001 ffcc 	bl	801186e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	2201      	movs	r2, #1
 800f8da:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f8dc:	2340      	movs	r3, #64	@ 0x40
 800f8de:	2202      	movs	r2, #2
 800f8e0:	2101      	movs	r1, #1
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f001 ffc3 	bl	801186e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2201      	movs	r2, #1
 800f8ec:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2210      	movs	r2, #16
 800f8f4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f8f8:	2308      	movs	r3, #8
 800f8fa:	2203      	movs	r2, #3
 800f8fc:	2182      	movs	r1, #130	@ 0x82
 800f8fe:	6878      	ldr	r0, [r7, #4]
 800f900:	f001 ffb5 	bl	801186e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2201      	movs	r2, #1
 800f908:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	2200      	movs	r2, #0
 800f91a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	2200      	movs	r2, #0
 800f922:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	7c1b      	ldrb	r3, [r3, #16]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d109      	bne.n	800f942 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f934:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f938:	2101      	movs	r1, #1
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f002 f886 	bl	8011a4c <USBD_LL_PrepareReceive>
 800f940:	e007      	b.n	800f952 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f948:	2340      	movs	r3, #64	@ 0x40
 800f94a:	2101      	movs	r1, #1
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f002 f87d 	bl	8011a4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f952:	2300      	movs	r3, #0
}
 800f954:	4618      	mov	r0, r3
 800f956:	3710      	adds	r7, #16
 800f958:	46bd      	mov	sp, r7
 800f95a:	bd80      	pop	{r7, pc}

0800f95c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b082      	sub	sp, #8
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	460b      	mov	r3, r1
 800f966:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f968:	2181      	movs	r1, #129	@ 0x81
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f001 ffa5 	bl	80118ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	2200      	movs	r2, #0
 800f974:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f976:	2101      	movs	r1, #1
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f001 ff9e 	bl	80118ba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	2200      	movs	r2, #0
 800f982:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f986:	2182      	movs	r1, #130	@ 0x82
 800f988:	6878      	ldr	r0, [r7, #4]
 800f98a:	f001 ff96 	bl	80118ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	2200      	movs	r2, #0
 800f992:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2200      	movs	r2, #0
 800f99a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d00e      	beq.n	800f9c6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f9ae:	685b      	ldr	r3, [r3, #4]
 800f9b0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f002 f8bf 	bl	8011b3c <USBD_static_free>
    pdev->pClassData = NULL;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f9c6:	2300      	movs	r3, #0
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3708      	adds	r7, #8
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b086      	sub	sp, #24
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
 800f9d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f9e0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d101      	bne.n	800f9f8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800f9f4:	2303      	movs	r3, #3
 800f9f6:	e0af      	b.n	800fb58 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	781b      	ldrb	r3, [r3, #0]
 800f9fc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d03f      	beq.n	800fa84 <USBD_CDC_Setup+0xb4>
 800fa04:	2b20      	cmp	r3, #32
 800fa06:	f040 809f 	bne.w	800fb48 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	88db      	ldrh	r3, [r3, #6]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d02e      	beq.n	800fa70 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	781b      	ldrb	r3, [r3, #0]
 800fa16:	b25b      	sxtb	r3, r3
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	da16      	bge.n	800fa4a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fa22:	689b      	ldr	r3, [r3, #8]
 800fa24:	683a      	ldr	r2, [r7, #0]
 800fa26:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800fa28:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fa2a:	683a      	ldr	r2, [r7, #0]
 800fa2c:	88d2      	ldrh	r2, [r2, #6]
 800fa2e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	88db      	ldrh	r3, [r3, #6]
 800fa34:	2b07      	cmp	r3, #7
 800fa36:	bf28      	it	cs
 800fa38:	2307      	movcs	r3, #7
 800fa3a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	89fa      	ldrh	r2, [r7, #14]
 800fa40:	4619      	mov	r1, r3
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f001 facf 	bl	8010fe6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800fa48:	e085      	b.n	800fb56 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	785a      	ldrb	r2, [r3, #1]
 800fa4e:	693b      	ldr	r3, [r7, #16]
 800fa50:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	88db      	ldrh	r3, [r3, #6]
 800fa58:	b2da      	uxtb	r2, r3
 800fa5a:	693b      	ldr	r3, [r7, #16]
 800fa5c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800fa60:	6939      	ldr	r1, [r7, #16]
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	88db      	ldrh	r3, [r3, #6]
 800fa66:	461a      	mov	r2, r3
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	f001 fae8 	bl	801103e <USBD_CtlPrepareRx>
      break;
 800fa6e:	e072      	b.n	800fb56 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fa76:	689b      	ldr	r3, [r3, #8]
 800fa78:	683a      	ldr	r2, [r7, #0]
 800fa7a:	7850      	ldrb	r0, [r2, #1]
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	6839      	ldr	r1, [r7, #0]
 800fa80:	4798      	blx	r3
      break;
 800fa82:	e068      	b.n	800fb56 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	785b      	ldrb	r3, [r3, #1]
 800fa88:	2b0b      	cmp	r3, #11
 800fa8a:	d852      	bhi.n	800fb32 <USBD_CDC_Setup+0x162>
 800fa8c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa94 <USBD_CDC_Setup+0xc4>)
 800fa8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa92:	bf00      	nop
 800fa94:	0800fac5 	.word	0x0800fac5
 800fa98:	0800fb41 	.word	0x0800fb41
 800fa9c:	0800fb33 	.word	0x0800fb33
 800faa0:	0800fb33 	.word	0x0800fb33
 800faa4:	0800fb33 	.word	0x0800fb33
 800faa8:	0800fb33 	.word	0x0800fb33
 800faac:	0800fb33 	.word	0x0800fb33
 800fab0:	0800fb33 	.word	0x0800fb33
 800fab4:	0800fb33 	.word	0x0800fb33
 800fab8:	0800fb33 	.word	0x0800fb33
 800fabc:	0800faef 	.word	0x0800faef
 800fac0:	0800fb19 	.word	0x0800fb19
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800faca:	b2db      	uxtb	r3, r3
 800facc:	2b03      	cmp	r3, #3
 800face:	d107      	bne.n	800fae0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fad0:	f107 030a 	add.w	r3, r7, #10
 800fad4:	2202      	movs	r2, #2
 800fad6:	4619      	mov	r1, r3
 800fad8:	6878      	ldr	r0, [r7, #4]
 800fada:	f001 fa84 	bl	8010fe6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fade:	e032      	b.n	800fb46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fae0:	6839      	ldr	r1, [r7, #0]
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f001 fa0e 	bl	8010f04 <USBD_CtlError>
            ret = USBD_FAIL;
 800fae8:	2303      	movs	r3, #3
 800faea:	75fb      	strb	r3, [r7, #23]
          break;
 800faec:	e02b      	b.n	800fb46 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800faf4:	b2db      	uxtb	r3, r3
 800faf6:	2b03      	cmp	r3, #3
 800faf8:	d107      	bne.n	800fb0a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fafa:	f107 030d 	add.w	r3, r7, #13
 800fafe:	2201      	movs	r2, #1
 800fb00:	4619      	mov	r1, r3
 800fb02:	6878      	ldr	r0, [r7, #4]
 800fb04:	f001 fa6f 	bl	8010fe6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fb08:	e01d      	b.n	800fb46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fb0a:	6839      	ldr	r1, [r7, #0]
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f001 f9f9 	bl	8010f04 <USBD_CtlError>
            ret = USBD_FAIL;
 800fb12:	2303      	movs	r3, #3
 800fb14:	75fb      	strb	r3, [r7, #23]
          break;
 800fb16:	e016      	b.n	800fb46 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb1e:	b2db      	uxtb	r3, r3
 800fb20:	2b03      	cmp	r3, #3
 800fb22:	d00f      	beq.n	800fb44 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800fb24:	6839      	ldr	r1, [r7, #0]
 800fb26:	6878      	ldr	r0, [r7, #4]
 800fb28:	f001 f9ec 	bl	8010f04 <USBD_CtlError>
            ret = USBD_FAIL;
 800fb2c:	2303      	movs	r3, #3
 800fb2e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fb30:	e008      	b.n	800fb44 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fb32:	6839      	ldr	r1, [r7, #0]
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f001 f9e5 	bl	8010f04 <USBD_CtlError>
          ret = USBD_FAIL;
 800fb3a:	2303      	movs	r3, #3
 800fb3c:	75fb      	strb	r3, [r7, #23]
          break;
 800fb3e:	e002      	b.n	800fb46 <USBD_CDC_Setup+0x176>
          break;
 800fb40:	bf00      	nop
 800fb42:	e008      	b.n	800fb56 <USBD_CDC_Setup+0x186>
          break;
 800fb44:	bf00      	nop
      }
      break;
 800fb46:	e006      	b.n	800fb56 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800fb48:	6839      	ldr	r1, [r7, #0]
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f001 f9da 	bl	8010f04 <USBD_CtlError>
      ret = USBD_FAIL;
 800fb50:	2303      	movs	r3, #3
 800fb52:	75fb      	strb	r3, [r7, #23]
      break;
 800fb54:	bf00      	nop
  }

  return (uint8_t)ret;
 800fb56:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb58:	4618      	mov	r0, r3
 800fb5a:	3718      	adds	r7, #24
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	bd80      	pop	{r7, pc}

0800fb60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b084      	sub	sp, #16
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	460b      	mov	r3, r1
 800fb6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fb72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d101      	bne.n	800fb82 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fb7e:	2303      	movs	r3, #3
 800fb80:	e04f      	b.n	800fc22 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fb88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800fb8a:	78fa      	ldrb	r2, [r7, #3]
 800fb8c:	6879      	ldr	r1, [r7, #4]
 800fb8e:	4613      	mov	r3, r2
 800fb90:	009b      	lsls	r3, r3, #2
 800fb92:	4413      	add	r3, r2
 800fb94:	009b      	lsls	r3, r3, #2
 800fb96:	440b      	add	r3, r1
 800fb98:	3318      	adds	r3, #24
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d029      	beq.n	800fbf4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800fba0:	78fa      	ldrb	r2, [r7, #3]
 800fba2:	6879      	ldr	r1, [r7, #4]
 800fba4:	4613      	mov	r3, r2
 800fba6:	009b      	lsls	r3, r3, #2
 800fba8:	4413      	add	r3, r2
 800fbaa:	009b      	lsls	r3, r3, #2
 800fbac:	440b      	add	r3, r1
 800fbae:	3318      	adds	r3, #24
 800fbb0:	681a      	ldr	r2, [r3, #0]
 800fbb2:	78f9      	ldrb	r1, [r7, #3]
 800fbb4:	68f8      	ldr	r0, [r7, #12]
 800fbb6:	460b      	mov	r3, r1
 800fbb8:	009b      	lsls	r3, r3, #2
 800fbba:	440b      	add	r3, r1
 800fbbc:	00db      	lsls	r3, r3, #3
 800fbbe:	4403      	add	r3, r0
 800fbc0:	3320      	adds	r3, #32
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	fbb2 f1f3 	udiv	r1, r2, r3
 800fbc8:	fb01 f303 	mul.w	r3, r1, r3
 800fbcc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d110      	bne.n	800fbf4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800fbd2:	78fa      	ldrb	r2, [r7, #3]
 800fbd4:	6879      	ldr	r1, [r7, #4]
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	009b      	lsls	r3, r3, #2
 800fbda:	4413      	add	r3, r2
 800fbdc:	009b      	lsls	r3, r3, #2
 800fbde:	440b      	add	r3, r1
 800fbe0:	3318      	adds	r3, #24
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fbe6:	78f9      	ldrb	r1, [r7, #3]
 800fbe8:	2300      	movs	r3, #0
 800fbea:	2200      	movs	r2, #0
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	f001 ff0c 	bl	8011a0a <USBD_LL_Transmit>
 800fbf2:	e015      	b.n	800fc20 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc02:	691b      	ldr	r3, [r3, #16]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d00b      	beq.n	800fc20 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc0e:	691b      	ldr	r3, [r3, #16]
 800fc10:	68ba      	ldr	r2, [r7, #8]
 800fc12:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800fc16:	68ba      	ldr	r2, [r7, #8]
 800fc18:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800fc1c:	78fa      	ldrb	r2, [r7, #3]
 800fc1e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800fc20:	2300      	movs	r3, #0
}
 800fc22:	4618      	mov	r0, r3
 800fc24:	3710      	adds	r7, #16
 800fc26:	46bd      	mov	sp, r7
 800fc28:	bd80      	pop	{r7, pc}

0800fc2a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fc2a:	b580      	push	{r7, lr}
 800fc2c:	b084      	sub	sp, #16
 800fc2e:	af00      	add	r7, sp, #0
 800fc30:	6078      	str	r0, [r7, #4]
 800fc32:	460b      	mov	r3, r1
 800fc34:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fc3c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d101      	bne.n	800fc4c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fc48:	2303      	movs	r3, #3
 800fc4a:	e015      	b.n	800fc78 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fc4c:	78fb      	ldrb	r3, [r7, #3]
 800fc4e:	4619      	mov	r1, r3
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f001 ff1c 	bl	8011a8e <USBD_LL_GetRxDataSize>
 800fc56:	4602      	mov	r2, r0
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc64:	68db      	ldr	r3, [r3, #12]
 800fc66:	68fa      	ldr	r2, [r7, #12]
 800fc68:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800fc6c:	68fa      	ldr	r2, [r7, #12]
 800fc6e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800fc72:	4611      	mov	r1, r2
 800fc74:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fc76:	2300      	movs	r3, #0
}
 800fc78:	4618      	mov	r0, r3
 800fc7a:	3710      	adds	r7, #16
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}

0800fc80 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fc8e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d101      	bne.n	800fc9a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fc96:	2303      	movs	r3, #3
 800fc98:	e01a      	b.n	800fcd0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d014      	beq.n	800fcce <USBD_CDC_EP0_RxReady+0x4e>
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800fcaa:	2bff      	cmp	r3, #255	@ 0xff
 800fcac:	d00f      	beq.n	800fcce <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fcb4:	689b      	ldr	r3, [r3, #8]
 800fcb6:	68fa      	ldr	r2, [r7, #12]
 800fcb8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800fcbc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800fcbe:	68fa      	ldr	r2, [r7, #12]
 800fcc0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800fcc4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	22ff      	movs	r2, #255	@ 0xff
 800fcca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fcce:	2300      	movs	r3, #0
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	3710      	adds	r7, #16
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd80      	pop	{r7, pc}

0800fcd8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800fcd8:	b480      	push	{r7}
 800fcda:	b083      	sub	sp, #12
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2243      	movs	r2, #67	@ 0x43
 800fce4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800fce6:	4b03      	ldr	r3, [pc, #12]	@ (800fcf4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800fce8:	4618      	mov	r0, r3
 800fcea:	370c      	adds	r7, #12
 800fcec:	46bd      	mov	sp, r7
 800fcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf2:	4770      	bx	lr
 800fcf4:	200000b0 	.word	0x200000b0

0800fcf8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800fcf8:	b480      	push	{r7}
 800fcfa:	b083      	sub	sp, #12
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	2243      	movs	r2, #67	@ 0x43
 800fd04:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800fd06:	4b03      	ldr	r3, [pc, #12]	@ (800fd14 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800fd08:	4618      	mov	r0, r3
 800fd0a:	370c      	adds	r7, #12
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr
 800fd14:	2000006c 	.word	0x2000006c

0800fd18 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fd18:	b480      	push	{r7}
 800fd1a:	b083      	sub	sp, #12
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2243      	movs	r2, #67	@ 0x43
 800fd24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800fd26:	4b03      	ldr	r3, [pc, #12]	@ (800fd34 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	370c      	adds	r7, #12
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd32:	4770      	bx	lr
 800fd34:	200000f4 	.word	0x200000f4

0800fd38 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b083      	sub	sp, #12
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	220a      	movs	r2, #10
 800fd44:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800fd46:	4b03      	ldr	r3, [pc, #12]	@ (800fd54 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800fd48:	4618      	mov	r0, r3
 800fd4a:	370c      	adds	r7, #12
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd52:	4770      	bx	lr
 800fd54:	20000028 	.word	0x20000028

0800fd58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fd58:	b480      	push	{r7}
 800fd5a:	b083      	sub	sp, #12
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
 800fd60:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fd62:	683b      	ldr	r3, [r7, #0]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d101      	bne.n	800fd6c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fd68:	2303      	movs	r3, #3
 800fd6a:	e004      	b.n	800fd76 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	683a      	ldr	r2, [r7, #0]
 800fd70:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800fd74:	2300      	movs	r3, #0
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	370c      	adds	r7, #12
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd80:	4770      	bx	lr

0800fd82 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800fd82:	b480      	push	{r7}
 800fd84:	b087      	sub	sp, #28
 800fd86:	af00      	add	r7, sp, #0
 800fd88:	60f8      	str	r0, [r7, #12]
 800fd8a:	60b9      	str	r1, [r7, #8]
 800fd8c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd94:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d101      	bne.n	800fda0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800fd9c:	2303      	movs	r3, #3
 800fd9e:	e008      	b.n	800fdb2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800fda0:	697b      	ldr	r3, [r7, #20]
 800fda2:	68ba      	ldr	r2, [r7, #8]
 800fda4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800fda8:	697b      	ldr	r3, [r7, #20]
 800fdaa:	687a      	ldr	r2, [r7, #4]
 800fdac:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800fdb0:	2300      	movs	r3, #0
}
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	371c      	adds	r7, #28
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbc:	4770      	bx	lr

0800fdbe <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800fdbe:	b480      	push	{r7}
 800fdc0:	b085      	sub	sp, #20
 800fdc2:	af00      	add	r7, sp, #0
 800fdc4:	6078      	str	r0, [r7, #4]
 800fdc6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fdce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d101      	bne.n	800fdda <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800fdd6:	2303      	movs	r3, #3
 800fdd8:	e004      	b.n	800fde4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	683a      	ldr	r2, [r7, #0]
 800fdde:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800fde2:	2300      	movs	r3, #0
}
 800fde4:	4618      	mov	r0, r3
 800fde6:	3714      	adds	r7, #20
 800fde8:	46bd      	mov	sp, r7
 800fdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdee:	4770      	bx	lr

0800fdf0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b084      	sub	sp, #16
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fdfe:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800fe00:	2301      	movs	r3, #1
 800fe02:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d101      	bne.n	800fe12 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fe0e:	2303      	movs	r3, #3
 800fe10:	e01a      	b.n	800fe48 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800fe12:	68bb      	ldr	r3, [r7, #8]
 800fe14:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d114      	bne.n	800fe46 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	2201      	movs	r2, #1
 800fe20:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800fe2e:	68bb      	ldr	r3, [r7, #8]
 800fe30:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800fe34:	68bb      	ldr	r3, [r7, #8]
 800fe36:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fe3a:	2181      	movs	r1, #129	@ 0x81
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f001 fde4 	bl	8011a0a <USBD_LL_Transmit>

    ret = USBD_OK;
 800fe42:	2300      	movs	r3, #0
 800fe44:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800fe46:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3710      	adds	r7, #16
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b084      	sub	sp, #16
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fe5e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d101      	bne.n	800fe6e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800fe6a:	2303      	movs	r3, #3
 800fe6c:	e016      	b.n	800fe9c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	7c1b      	ldrb	r3, [r3, #16]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d109      	bne.n	800fe8a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe80:	2101      	movs	r1, #1
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f001 fde2 	bl	8011a4c <USBD_LL_PrepareReceive>
 800fe88:	e007      	b.n	800fe9a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe90:	2340      	movs	r3, #64	@ 0x40
 800fe92:	2101      	movs	r1, #1
 800fe94:	6878      	ldr	r0, [r7, #4]
 800fe96:	f001 fdd9 	bl	8011a4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe9a:	2300      	movs	r3, #0
}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	3710      	adds	r7, #16
 800fea0:	46bd      	mov	sp, r7
 800fea2:	bd80      	pop	{r7, pc}

0800fea4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b086      	sub	sp, #24
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	60f8      	str	r0, [r7, #12]
 800feac:	60b9      	str	r1, [r7, #8]
 800feae:	4613      	mov	r3, r2
 800feb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d101      	bne.n	800febc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800feb8:	2303      	movs	r3, #3
 800feba:	e01f      	b.n	800fefc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	2200      	movs	r2, #0
 800fec0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	2200      	movs	r2, #0
 800fec8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	2200      	movs	r2, #0
 800fed0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d003      	beq.n	800fee2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	68ba      	ldr	r2, [r7, #8]
 800fede:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	2201      	movs	r2, #1
 800fee6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	79fa      	ldrb	r2, [r7, #7]
 800feee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fef0:	68f8      	ldr	r0, [r7, #12]
 800fef2:	f001 fc41 	bl	8011778 <USBD_LL_Init>
 800fef6:	4603      	mov	r3, r0
 800fef8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fefa:	7dfb      	ldrb	r3, [r7, #23]
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3718      	adds	r7, #24
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}

0800ff04 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b084      	sub	sp, #16
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ff0e:	2300      	movs	r3, #0
 800ff10:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ff12:	683b      	ldr	r3, [r7, #0]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d101      	bne.n	800ff1c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ff18:	2303      	movs	r3, #3
 800ff1a:	e016      	b.n	800ff4a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	683a      	ldr	r2, [r7, #0]
 800ff20:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d00b      	beq.n	800ff48 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff38:	f107 020e 	add.w	r2, r7, #14
 800ff3c:	4610      	mov	r0, r2
 800ff3e:	4798      	blx	r3
 800ff40:	4602      	mov	r2, r0
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ff48:	2300      	movs	r3, #0
}
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	3710      	adds	r7, #16
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}

0800ff52 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ff52:	b580      	push	{r7, lr}
 800ff54:	b082      	sub	sp, #8
 800ff56:	af00      	add	r7, sp, #0
 800ff58:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ff5a:	6878      	ldr	r0, [r7, #4]
 800ff5c:	f001 fc6c 	bl	8011838 <USBD_LL_Start>
 800ff60:	4603      	mov	r3, r0
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3708      	adds	r7, #8
 800ff66:	46bd      	mov	sp, r7
 800ff68:	bd80      	pop	{r7, pc}

0800ff6a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ff6a:	b480      	push	{r7}
 800ff6c:	b083      	sub	sp, #12
 800ff6e:	af00      	add	r7, sp, #0
 800ff70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff72:	2300      	movs	r3, #0
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	370c      	adds	r7, #12
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7e:	4770      	bx	lr

0800ff80 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b084      	sub	sp, #16
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
 800ff88:	460b      	mov	r3, r1
 800ff8a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ff8c:	2303      	movs	r3, #3
 800ff8e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d009      	beq.n	800ffae <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	78fa      	ldrb	r2, [r7, #3]
 800ffa4:	4611      	mov	r1, r2
 800ffa6:	6878      	ldr	r0, [r7, #4]
 800ffa8:	4798      	blx	r3
 800ffaa:	4603      	mov	r3, r0
 800ffac:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ffae:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	3710      	adds	r7, #16
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd80      	pop	{r7, pc}

0800ffb8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b082      	sub	sp, #8
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
 800ffc0:	460b      	mov	r3, r1
 800ffc2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d007      	beq.n	800ffde <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ffd4:	685b      	ldr	r3, [r3, #4]
 800ffd6:	78fa      	ldrb	r2, [r7, #3]
 800ffd8:	4611      	mov	r1, r2
 800ffda:	6878      	ldr	r0, [r7, #4]
 800ffdc:	4798      	blx	r3
  }

  return USBD_OK;
 800ffde:	2300      	movs	r3, #0
}
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	3708      	adds	r7, #8
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b084      	sub	sp, #16
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fff8:	6839      	ldr	r1, [r7, #0]
 800fffa:	4618      	mov	r0, r3
 800fffc:	f000 ff48 	bl	8010e90 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	2201      	movs	r2, #1
 8010004:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801000e:	461a      	mov	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801001c:	f003 031f 	and.w	r3, r3, #31
 8010020:	2b02      	cmp	r3, #2
 8010022:	d01a      	beq.n	801005a <USBD_LL_SetupStage+0x72>
 8010024:	2b02      	cmp	r3, #2
 8010026:	d822      	bhi.n	801006e <USBD_LL_SetupStage+0x86>
 8010028:	2b00      	cmp	r3, #0
 801002a:	d002      	beq.n	8010032 <USBD_LL_SetupStage+0x4a>
 801002c:	2b01      	cmp	r3, #1
 801002e:	d00a      	beq.n	8010046 <USBD_LL_SetupStage+0x5e>
 8010030:	e01d      	b.n	801006e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010038:	4619      	mov	r1, r3
 801003a:	6878      	ldr	r0, [r7, #4]
 801003c:	f000 f9f0 	bl	8010420 <USBD_StdDevReq>
 8010040:	4603      	mov	r3, r0
 8010042:	73fb      	strb	r3, [r7, #15]
      break;
 8010044:	e020      	b.n	8010088 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801004c:	4619      	mov	r1, r3
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f000 fa54 	bl	80104fc <USBD_StdItfReq>
 8010054:	4603      	mov	r3, r0
 8010056:	73fb      	strb	r3, [r7, #15]
      break;
 8010058:	e016      	b.n	8010088 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010060:	4619      	mov	r1, r3
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 fa93 	bl	801058e <USBD_StdEPReq>
 8010068:	4603      	mov	r3, r0
 801006a:	73fb      	strb	r3, [r7, #15]
      break;
 801006c:	e00c      	b.n	8010088 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010074:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010078:	b2db      	uxtb	r3, r3
 801007a:	4619      	mov	r1, r3
 801007c:	6878      	ldr	r0, [r7, #4]
 801007e:	f001 fc3b 	bl	80118f8 <USBD_LL_StallEP>
 8010082:	4603      	mov	r3, r0
 8010084:	73fb      	strb	r3, [r7, #15]
      break;
 8010086:	bf00      	nop
  }

  return ret;
 8010088:	7bfb      	ldrb	r3, [r7, #15]
}
 801008a:	4618      	mov	r0, r3
 801008c:	3710      	adds	r7, #16
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}

08010092 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010092:	b580      	push	{r7, lr}
 8010094:	b086      	sub	sp, #24
 8010096:	af00      	add	r7, sp, #0
 8010098:	60f8      	str	r0, [r7, #12]
 801009a:	460b      	mov	r3, r1
 801009c:	607a      	str	r2, [r7, #4]
 801009e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80100a0:	7afb      	ldrb	r3, [r7, #11]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d138      	bne.n	8010118 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80100ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80100b4:	2b03      	cmp	r3, #3
 80100b6:	d14a      	bne.n	801014e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80100b8:	693b      	ldr	r3, [r7, #16]
 80100ba:	689a      	ldr	r2, [r3, #8]
 80100bc:	693b      	ldr	r3, [r7, #16]
 80100be:	68db      	ldr	r3, [r3, #12]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	d913      	bls.n	80100ec <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80100c4:	693b      	ldr	r3, [r7, #16]
 80100c6:	689a      	ldr	r2, [r3, #8]
 80100c8:	693b      	ldr	r3, [r7, #16]
 80100ca:	68db      	ldr	r3, [r3, #12]
 80100cc:	1ad2      	subs	r2, r2, r3
 80100ce:	693b      	ldr	r3, [r7, #16]
 80100d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80100d2:	693b      	ldr	r3, [r7, #16]
 80100d4:	68da      	ldr	r2, [r3, #12]
 80100d6:	693b      	ldr	r3, [r7, #16]
 80100d8:	689b      	ldr	r3, [r3, #8]
 80100da:	4293      	cmp	r3, r2
 80100dc:	bf28      	it	cs
 80100de:	4613      	movcs	r3, r2
 80100e0:	461a      	mov	r2, r3
 80100e2:	6879      	ldr	r1, [r7, #4]
 80100e4:	68f8      	ldr	r0, [r7, #12]
 80100e6:	f000 ffc7 	bl	8011078 <USBD_CtlContinueRx>
 80100ea:	e030      	b.n	801014e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80100f2:	b2db      	uxtb	r3, r3
 80100f4:	2b03      	cmp	r3, #3
 80100f6:	d10b      	bne.n	8010110 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100fe:	691b      	ldr	r3, [r3, #16]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d005      	beq.n	8010110 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801010a:	691b      	ldr	r3, [r3, #16]
 801010c:	68f8      	ldr	r0, [r7, #12]
 801010e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010110:	68f8      	ldr	r0, [r7, #12]
 8010112:	f000 ffc2 	bl	801109a <USBD_CtlSendStatus>
 8010116:	e01a      	b.n	801014e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801011e:	b2db      	uxtb	r3, r3
 8010120:	2b03      	cmp	r3, #3
 8010122:	d114      	bne.n	801014e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801012a:	699b      	ldr	r3, [r3, #24]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d00e      	beq.n	801014e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010136:	699b      	ldr	r3, [r3, #24]
 8010138:	7afa      	ldrb	r2, [r7, #11]
 801013a:	4611      	mov	r1, r2
 801013c:	68f8      	ldr	r0, [r7, #12]
 801013e:	4798      	blx	r3
 8010140:	4603      	mov	r3, r0
 8010142:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010144:	7dfb      	ldrb	r3, [r7, #23]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d001      	beq.n	801014e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801014a:	7dfb      	ldrb	r3, [r7, #23]
 801014c:	e000      	b.n	8010150 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801014e:	2300      	movs	r3, #0
}
 8010150:	4618      	mov	r0, r3
 8010152:	3718      	adds	r7, #24
 8010154:	46bd      	mov	sp, r7
 8010156:	bd80      	pop	{r7, pc}

08010158 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b086      	sub	sp, #24
 801015c:	af00      	add	r7, sp, #0
 801015e:	60f8      	str	r0, [r7, #12]
 8010160:	460b      	mov	r3, r1
 8010162:	607a      	str	r2, [r7, #4]
 8010164:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010166:	7afb      	ldrb	r3, [r7, #11]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d16b      	bne.n	8010244 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	3314      	adds	r3, #20
 8010170:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010178:	2b02      	cmp	r3, #2
 801017a:	d156      	bne.n	801022a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 801017c:	693b      	ldr	r3, [r7, #16]
 801017e:	689a      	ldr	r2, [r3, #8]
 8010180:	693b      	ldr	r3, [r7, #16]
 8010182:	68db      	ldr	r3, [r3, #12]
 8010184:	429a      	cmp	r2, r3
 8010186:	d914      	bls.n	80101b2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010188:	693b      	ldr	r3, [r7, #16]
 801018a:	689a      	ldr	r2, [r3, #8]
 801018c:	693b      	ldr	r3, [r7, #16]
 801018e:	68db      	ldr	r3, [r3, #12]
 8010190:	1ad2      	subs	r2, r2, r3
 8010192:	693b      	ldr	r3, [r7, #16]
 8010194:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010196:	693b      	ldr	r3, [r7, #16]
 8010198:	689b      	ldr	r3, [r3, #8]
 801019a:	461a      	mov	r2, r3
 801019c:	6879      	ldr	r1, [r7, #4]
 801019e:	68f8      	ldr	r0, [r7, #12]
 80101a0:	f000 ff3c 	bl	801101c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80101a4:	2300      	movs	r3, #0
 80101a6:	2200      	movs	r2, #0
 80101a8:	2100      	movs	r1, #0
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	f001 fc4e 	bl	8011a4c <USBD_LL_PrepareReceive>
 80101b0:	e03b      	b.n	801022a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80101b2:	693b      	ldr	r3, [r7, #16]
 80101b4:	68da      	ldr	r2, [r3, #12]
 80101b6:	693b      	ldr	r3, [r7, #16]
 80101b8:	689b      	ldr	r3, [r3, #8]
 80101ba:	429a      	cmp	r2, r3
 80101bc:	d11c      	bne.n	80101f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80101be:	693b      	ldr	r3, [r7, #16]
 80101c0:	685a      	ldr	r2, [r3, #4]
 80101c2:	693b      	ldr	r3, [r7, #16]
 80101c4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80101c6:	429a      	cmp	r2, r3
 80101c8:	d316      	bcc.n	80101f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80101ca:	693b      	ldr	r3, [r7, #16]
 80101cc:	685a      	ldr	r2, [r3, #4]
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80101d4:	429a      	cmp	r2, r3
 80101d6:	d20f      	bcs.n	80101f8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80101d8:	2200      	movs	r2, #0
 80101da:	2100      	movs	r1, #0
 80101dc:	68f8      	ldr	r0, [r7, #12]
 80101de:	f000 ff1d 	bl	801101c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	2200      	movs	r2, #0
 80101e6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80101ea:	2300      	movs	r3, #0
 80101ec:	2200      	movs	r2, #0
 80101ee:	2100      	movs	r1, #0
 80101f0:	68f8      	ldr	r0, [r7, #12]
 80101f2:	f001 fc2b 	bl	8011a4c <USBD_LL_PrepareReceive>
 80101f6:	e018      	b.n	801022a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101fe:	b2db      	uxtb	r3, r3
 8010200:	2b03      	cmp	r3, #3
 8010202:	d10b      	bne.n	801021c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801020a:	68db      	ldr	r3, [r3, #12]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d005      	beq.n	801021c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010216:	68db      	ldr	r3, [r3, #12]
 8010218:	68f8      	ldr	r0, [r7, #12]
 801021a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801021c:	2180      	movs	r1, #128	@ 0x80
 801021e:	68f8      	ldr	r0, [r7, #12]
 8010220:	f001 fb6a 	bl	80118f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010224:	68f8      	ldr	r0, [r7, #12]
 8010226:	f000 ff4b 	bl	80110c0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010230:	2b01      	cmp	r3, #1
 8010232:	d122      	bne.n	801027a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8010234:	68f8      	ldr	r0, [r7, #12]
 8010236:	f7ff fe98 	bl	800ff6a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	2200      	movs	r2, #0
 801023e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010242:	e01a      	b.n	801027a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801024a:	b2db      	uxtb	r3, r3
 801024c:	2b03      	cmp	r3, #3
 801024e:	d114      	bne.n	801027a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010256:	695b      	ldr	r3, [r3, #20]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d00e      	beq.n	801027a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010262:	695b      	ldr	r3, [r3, #20]
 8010264:	7afa      	ldrb	r2, [r7, #11]
 8010266:	4611      	mov	r1, r2
 8010268:	68f8      	ldr	r0, [r7, #12]
 801026a:	4798      	blx	r3
 801026c:	4603      	mov	r3, r0
 801026e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010270:	7dfb      	ldrb	r3, [r7, #23]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d001      	beq.n	801027a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8010276:	7dfb      	ldrb	r3, [r7, #23]
 8010278:	e000      	b.n	801027c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801027a:	2300      	movs	r3, #0
}
 801027c:	4618      	mov	r0, r3
 801027e:	3718      	adds	r7, #24
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}

08010284 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b082      	sub	sp, #8
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2201      	movs	r2, #1
 8010290:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	2200      	movs	r2, #0
 8010298:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2200      	movs	r2, #0
 80102a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2200      	movs	r2, #0
 80102a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d101      	bne.n	80102b8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80102b4:	2303      	movs	r3, #3
 80102b6:	e02f      	b.n	8010318 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d00f      	beq.n	80102e2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102c8:	685b      	ldr	r3, [r3, #4]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d009      	beq.n	80102e2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102d4:	685b      	ldr	r3, [r3, #4]
 80102d6:	687a      	ldr	r2, [r7, #4]
 80102d8:	6852      	ldr	r2, [r2, #4]
 80102da:	b2d2      	uxtb	r2, r2
 80102dc:	4611      	mov	r1, r2
 80102de:	6878      	ldr	r0, [r7, #4]
 80102e0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80102e2:	2340      	movs	r3, #64	@ 0x40
 80102e4:	2200      	movs	r2, #0
 80102e6:	2100      	movs	r1, #0
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	f001 fac0 	bl	801186e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	2201      	movs	r2, #1
 80102f2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	2240      	movs	r2, #64	@ 0x40
 80102fa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80102fe:	2340      	movs	r3, #64	@ 0x40
 8010300:	2200      	movs	r2, #0
 8010302:	2180      	movs	r1, #128	@ 0x80
 8010304:	6878      	ldr	r0, [r7, #4]
 8010306:	f001 fab2 	bl	801186e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	2201      	movs	r2, #1
 801030e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	2240      	movs	r2, #64	@ 0x40
 8010314:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8010316:	2300      	movs	r3, #0
}
 8010318:	4618      	mov	r0, r3
 801031a:	3708      	adds	r7, #8
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}

08010320 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010320:	b480      	push	{r7}
 8010322:	b083      	sub	sp, #12
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	460b      	mov	r3, r1
 801032a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	78fa      	ldrb	r2, [r7, #3]
 8010330:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010332:	2300      	movs	r3, #0
}
 8010334:	4618      	mov	r0, r3
 8010336:	370c      	adds	r7, #12
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr

08010340 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010340:	b480      	push	{r7}
 8010342:	b083      	sub	sp, #12
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801034e:	b2da      	uxtb	r2, r3
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	2204      	movs	r2, #4
 801035a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801035e:	2300      	movs	r3, #0
}
 8010360:	4618      	mov	r0, r3
 8010362:	370c      	adds	r7, #12
 8010364:	46bd      	mov	sp, r7
 8010366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036a:	4770      	bx	lr

0801036c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801036c:	b480      	push	{r7}
 801036e:	b083      	sub	sp, #12
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801037a:	b2db      	uxtb	r3, r3
 801037c:	2b04      	cmp	r3, #4
 801037e:	d106      	bne.n	801038e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010386:	b2da      	uxtb	r2, r3
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801038e:	2300      	movs	r3, #0
}
 8010390:	4618      	mov	r0, r3
 8010392:	370c      	adds	r7, #12
 8010394:	46bd      	mov	sp, r7
 8010396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039a:	4770      	bx	lr

0801039c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b082      	sub	sp, #8
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d101      	bne.n	80103b2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80103ae:	2303      	movs	r3, #3
 80103b0:	e012      	b.n	80103d8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80103b8:	b2db      	uxtb	r3, r3
 80103ba:	2b03      	cmp	r3, #3
 80103bc:	d10b      	bne.n	80103d6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103c4:	69db      	ldr	r3, [r3, #28]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d005      	beq.n	80103d6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103d0:	69db      	ldr	r3, [r3, #28]
 80103d2:	6878      	ldr	r0, [r7, #4]
 80103d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80103d6:	2300      	movs	r3, #0
}
 80103d8:	4618      	mov	r0, r3
 80103da:	3708      	adds	r7, #8
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}

080103e0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80103e0:	b480      	push	{r7}
 80103e2:	b087      	sub	sp, #28
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80103ec:	697b      	ldr	r3, [r7, #20]
 80103ee:	781b      	ldrb	r3, [r3, #0]
 80103f0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	3301      	adds	r3, #1
 80103f6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	781b      	ldrb	r3, [r3, #0]
 80103fc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80103fe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010402:	021b      	lsls	r3, r3, #8
 8010404:	b21a      	sxth	r2, r3
 8010406:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801040a:	4313      	orrs	r3, r2
 801040c:	b21b      	sxth	r3, r3
 801040e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010410:	89fb      	ldrh	r3, [r7, #14]
}
 8010412:	4618      	mov	r0, r3
 8010414:	371c      	adds	r7, #28
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
	...

08010420 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b084      	sub	sp, #16
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
 8010428:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801042a:	2300      	movs	r3, #0
 801042c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	781b      	ldrb	r3, [r3, #0]
 8010432:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010436:	2b40      	cmp	r3, #64	@ 0x40
 8010438:	d005      	beq.n	8010446 <USBD_StdDevReq+0x26>
 801043a:	2b40      	cmp	r3, #64	@ 0x40
 801043c:	d853      	bhi.n	80104e6 <USBD_StdDevReq+0xc6>
 801043e:	2b00      	cmp	r3, #0
 8010440:	d00b      	beq.n	801045a <USBD_StdDevReq+0x3a>
 8010442:	2b20      	cmp	r3, #32
 8010444:	d14f      	bne.n	80104e6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801044c:	689b      	ldr	r3, [r3, #8]
 801044e:	6839      	ldr	r1, [r7, #0]
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	4798      	blx	r3
 8010454:	4603      	mov	r3, r0
 8010456:	73fb      	strb	r3, [r7, #15]
      break;
 8010458:	e04a      	b.n	80104f0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	785b      	ldrb	r3, [r3, #1]
 801045e:	2b09      	cmp	r3, #9
 8010460:	d83b      	bhi.n	80104da <USBD_StdDevReq+0xba>
 8010462:	a201      	add	r2, pc, #4	@ (adr r2, 8010468 <USBD_StdDevReq+0x48>)
 8010464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010468:	080104bd 	.word	0x080104bd
 801046c:	080104d1 	.word	0x080104d1
 8010470:	080104db 	.word	0x080104db
 8010474:	080104c7 	.word	0x080104c7
 8010478:	080104db 	.word	0x080104db
 801047c:	0801049b 	.word	0x0801049b
 8010480:	08010491 	.word	0x08010491
 8010484:	080104db 	.word	0x080104db
 8010488:	080104b3 	.word	0x080104b3
 801048c:	080104a5 	.word	0x080104a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010490:	6839      	ldr	r1, [r7, #0]
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f000 f9de 	bl	8010854 <USBD_GetDescriptor>
          break;
 8010498:	e024      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801049a:	6839      	ldr	r1, [r7, #0]
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f000 fb6d 	bl	8010b7c <USBD_SetAddress>
          break;
 80104a2:	e01f      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80104a4:	6839      	ldr	r1, [r7, #0]
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f000 fbac 	bl	8010c04 <USBD_SetConfig>
 80104ac:	4603      	mov	r3, r0
 80104ae:	73fb      	strb	r3, [r7, #15]
          break;
 80104b0:	e018      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80104b2:	6839      	ldr	r1, [r7, #0]
 80104b4:	6878      	ldr	r0, [r7, #4]
 80104b6:	f000 fc4b 	bl	8010d50 <USBD_GetConfig>
          break;
 80104ba:	e013      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80104bc:	6839      	ldr	r1, [r7, #0]
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	f000 fc7c 	bl	8010dbc <USBD_GetStatus>
          break;
 80104c4:	e00e      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80104c6:	6839      	ldr	r1, [r7, #0]
 80104c8:	6878      	ldr	r0, [r7, #4]
 80104ca:	f000 fcab 	bl	8010e24 <USBD_SetFeature>
          break;
 80104ce:	e009      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80104d0:	6839      	ldr	r1, [r7, #0]
 80104d2:	6878      	ldr	r0, [r7, #4]
 80104d4:	f000 fcba 	bl	8010e4c <USBD_ClrFeature>
          break;
 80104d8:	e004      	b.n	80104e4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80104da:	6839      	ldr	r1, [r7, #0]
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 fd11 	bl	8010f04 <USBD_CtlError>
          break;
 80104e2:	bf00      	nop
      }
      break;
 80104e4:	e004      	b.n	80104f0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80104e6:	6839      	ldr	r1, [r7, #0]
 80104e8:	6878      	ldr	r0, [r7, #4]
 80104ea:	f000 fd0b 	bl	8010f04 <USBD_CtlError>
      break;
 80104ee:	bf00      	nop
  }

  return ret;
 80104f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80104f2:	4618      	mov	r0, r3
 80104f4:	3710      	adds	r7, #16
 80104f6:	46bd      	mov	sp, r7
 80104f8:	bd80      	pop	{r7, pc}
 80104fa:	bf00      	nop

080104fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b084      	sub	sp, #16
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010506:	2300      	movs	r3, #0
 8010508:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	781b      	ldrb	r3, [r3, #0]
 801050e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010512:	2b40      	cmp	r3, #64	@ 0x40
 8010514:	d005      	beq.n	8010522 <USBD_StdItfReq+0x26>
 8010516:	2b40      	cmp	r3, #64	@ 0x40
 8010518:	d82f      	bhi.n	801057a <USBD_StdItfReq+0x7e>
 801051a:	2b00      	cmp	r3, #0
 801051c:	d001      	beq.n	8010522 <USBD_StdItfReq+0x26>
 801051e:	2b20      	cmp	r3, #32
 8010520:	d12b      	bne.n	801057a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010528:	b2db      	uxtb	r3, r3
 801052a:	3b01      	subs	r3, #1
 801052c:	2b02      	cmp	r3, #2
 801052e:	d81d      	bhi.n	801056c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010530:	683b      	ldr	r3, [r7, #0]
 8010532:	889b      	ldrh	r3, [r3, #4]
 8010534:	b2db      	uxtb	r3, r3
 8010536:	2b01      	cmp	r3, #1
 8010538:	d813      	bhi.n	8010562 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010540:	689b      	ldr	r3, [r3, #8]
 8010542:	6839      	ldr	r1, [r7, #0]
 8010544:	6878      	ldr	r0, [r7, #4]
 8010546:	4798      	blx	r3
 8010548:	4603      	mov	r3, r0
 801054a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801054c:	683b      	ldr	r3, [r7, #0]
 801054e:	88db      	ldrh	r3, [r3, #6]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d110      	bne.n	8010576 <USBD_StdItfReq+0x7a>
 8010554:	7bfb      	ldrb	r3, [r7, #15]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d10d      	bne.n	8010576 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f000 fd9d 	bl	801109a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010560:	e009      	b.n	8010576 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8010562:	6839      	ldr	r1, [r7, #0]
 8010564:	6878      	ldr	r0, [r7, #4]
 8010566:	f000 fccd 	bl	8010f04 <USBD_CtlError>
          break;
 801056a:	e004      	b.n	8010576 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 801056c:	6839      	ldr	r1, [r7, #0]
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f000 fcc8 	bl	8010f04 <USBD_CtlError>
          break;
 8010574:	e000      	b.n	8010578 <USBD_StdItfReq+0x7c>
          break;
 8010576:	bf00      	nop
      }
      break;
 8010578:	e004      	b.n	8010584 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 801057a:	6839      	ldr	r1, [r7, #0]
 801057c:	6878      	ldr	r0, [r7, #4]
 801057e:	f000 fcc1 	bl	8010f04 <USBD_CtlError>
      break;
 8010582:	bf00      	nop
  }

  return ret;
 8010584:	7bfb      	ldrb	r3, [r7, #15]
}
 8010586:	4618      	mov	r0, r3
 8010588:	3710      	adds	r7, #16
 801058a:	46bd      	mov	sp, r7
 801058c:	bd80      	pop	{r7, pc}

0801058e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801058e:	b580      	push	{r7, lr}
 8010590:	b084      	sub	sp, #16
 8010592:	af00      	add	r7, sp, #0
 8010594:	6078      	str	r0, [r7, #4]
 8010596:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010598:	2300      	movs	r3, #0
 801059a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	889b      	ldrh	r3, [r3, #4]
 80105a0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	781b      	ldrb	r3, [r3, #0]
 80105a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80105aa:	2b40      	cmp	r3, #64	@ 0x40
 80105ac:	d007      	beq.n	80105be <USBD_StdEPReq+0x30>
 80105ae:	2b40      	cmp	r3, #64	@ 0x40
 80105b0:	f200 8145 	bhi.w	801083e <USBD_StdEPReq+0x2b0>
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d00c      	beq.n	80105d2 <USBD_StdEPReq+0x44>
 80105b8:	2b20      	cmp	r3, #32
 80105ba:	f040 8140 	bne.w	801083e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80105c4:	689b      	ldr	r3, [r3, #8]
 80105c6:	6839      	ldr	r1, [r7, #0]
 80105c8:	6878      	ldr	r0, [r7, #4]
 80105ca:	4798      	blx	r3
 80105cc:	4603      	mov	r3, r0
 80105ce:	73fb      	strb	r3, [r7, #15]
      break;
 80105d0:	e13a      	b.n	8010848 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	785b      	ldrb	r3, [r3, #1]
 80105d6:	2b03      	cmp	r3, #3
 80105d8:	d007      	beq.n	80105ea <USBD_StdEPReq+0x5c>
 80105da:	2b03      	cmp	r3, #3
 80105dc:	f300 8129 	bgt.w	8010832 <USBD_StdEPReq+0x2a4>
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d07f      	beq.n	80106e4 <USBD_StdEPReq+0x156>
 80105e4:	2b01      	cmp	r3, #1
 80105e6:	d03c      	beq.n	8010662 <USBD_StdEPReq+0xd4>
 80105e8:	e123      	b.n	8010832 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80105f0:	b2db      	uxtb	r3, r3
 80105f2:	2b02      	cmp	r3, #2
 80105f4:	d002      	beq.n	80105fc <USBD_StdEPReq+0x6e>
 80105f6:	2b03      	cmp	r3, #3
 80105f8:	d016      	beq.n	8010628 <USBD_StdEPReq+0x9a>
 80105fa:	e02c      	b.n	8010656 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80105fc:	7bbb      	ldrb	r3, [r7, #14]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d00d      	beq.n	801061e <USBD_StdEPReq+0x90>
 8010602:	7bbb      	ldrb	r3, [r7, #14]
 8010604:	2b80      	cmp	r3, #128	@ 0x80
 8010606:	d00a      	beq.n	801061e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010608:	7bbb      	ldrb	r3, [r7, #14]
 801060a:	4619      	mov	r1, r3
 801060c:	6878      	ldr	r0, [r7, #4]
 801060e:	f001 f973 	bl	80118f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010612:	2180      	movs	r1, #128	@ 0x80
 8010614:	6878      	ldr	r0, [r7, #4]
 8010616:	f001 f96f 	bl	80118f8 <USBD_LL_StallEP>
 801061a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801061c:	e020      	b.n	8010660 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 801061e:	6839      	ldr	r1, [r7, #0]
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f000 fc6f 	bl	8010f04 <USBD_CtlError>
              break;
 8010626:	e01b      	b.n	8010660 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010628:	683b      	ldr	r3, [r7, #0]
 801062a:	885b      	ldrh	r3, [r3, #2]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d10e      	bne.n	801064e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010630:	7bbb      	ldrb	r3, [r7, #14]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d00b      	beq.n	801064e <USBD_StdEPReq+0xc0>
 8010636:	7bbb      	ldrb	r3, [r7, #14]
 8010638:	2b80      	cmp	r3, #128	@ 0x80
 801063a:	d008      	beq.n	801064e <USBD_StdEPReq+0xc0>
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	88db      	ldrh	r3, [r3, #6]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d104      	bne.n	801064e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010644:	7bbb      	ldrb	r3, [r7, #14]
 8010646:	4619      	mov	r1, r3
 8010648:	6878      	ldr	r0, [r7, #4]
 801064a:	f001 f955 	bl	80118f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801064e:	6878      	ldr	r0, [r7, #4]
 8010650:	f000 fd23 	bl	801109a <USBD_CtlSendStatus>

              break;
 8010654:	e004      	b.n	8010660 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8010656:	6839      	ldr	r1, [r7, #0]
 8010658:	6878      	ldr	r0, [r7, #4]
 801065a:	f000 fc53 	bl	8010f04 <USBD_CtlError>
              break;
 801065e:	bf00      	nop
          }
          break;
 8010660:	e0ec      	b.n	801083c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010668:	b2db      	uxtb	r3, r3
 801066a:	2b02      	cmp	r3, #2
 801066c:	d002      	beq.n	8010674 <USBD_StdEPReq+0xe6>
 801066e:	2b03      	cmp	r3, #3
 8010670:	d016      	beq.n	80106a0 <USBD_StdEPReq+0x112>
 8010672:	e030      	b.n	80106d6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010674:	7bbb      	ldrb	r3, [r7, #14]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d00d      	beq.n	8010696 <USBD_StdEPReq+0x108>
 801067a:	7bbb      	ldrb	r3, [r7, #14]
 801067c:	2b80      	cmp	r3, #128	@ 0x80
 801067e:	d00a      	beq.n	8010696 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010680:	7bbb      	ldrb	r3, [r7, #14]
 8010682:	4619      	mov	r1, r3
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f001 f937 	bl	80118f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801068a:	2180      	movs	r1, #128	@ 0x80
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f001 f933 	bl	80118f8 <USBD_LL_StallEP>
 8010692:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010694:	e025      	b.n	80106e2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010696:	6839      	ldr	r1, [r7, #0]
 8010698:	6878      	ldr	r0, [r7, #4]
 801069a:	f000 fc33 	bl	8010f04 <USBD_CtlError>
              break;
 801069e:	e020      	b.n	80106e2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	885b      	ldrh	r3, [r3, #2]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d11b      	bne.n	80106e0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80106a8:	7bbb      	ldrb	r3, [r7, #14]
 80106aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d004      	beq.n	80106bc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80106b2:	7bbb      	ldrb	r3, [r7, #14]
 80106b4:	4619      	mov	r1, r3
 80106b6:	6878      	ldr	r0, [r7, #4]
 80106b8:	f001 f93d 	bl	8011936 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	f000 fcec 	bl	801109a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106c8:	689b      	ldr	r3, [r3, #8]
 80106ca:	6839      	ldr	r1, [r7, #0]
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	4798      	blx	r3
 80106d0:	4603      	mov	r3, r0
 80106d2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80106d4:	e004      	b.n	80106e0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80106d6:	6839      	ldr	r1, [r7, #0]
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f000 fc13 	bl	8010f04 <USBD_CtlError>
              break;
 80106de:	e000      	b.n	80106e2 <USBD_StdEPReq+0x154>
              break;
 80106e0:	bf00      	nop
          }
          break;
 80106e2:	e0ab      	b.n	801083c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106ea:	b2db      	uxtb	r3, r3
 80106ec:	2b02      	cmp	r3, #2
 80106ee:	d002      	beq.n	80106f6 <USBD_StdEPReq+0x168>
 80106f0:	2b03      	cmp	r3, #3
 80106f2:	d032      	beq.n	801075a <USBD_StdEPReq+0x1cc>
 80106f4:	e097      	b.n	8010826 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80106f6:	7bbb      	ldrb	r3, [r7, #14]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d007      	beq.n	801070c <USBD_StdEPReq+0x17e>
 80106fc:	7bbb      	ldrb	r3, [r7, #14]
 80106fe:	2b80      	cmp	r3, #128	@ 0x80
 8010700:	d004      	beq.n	801070c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010702:	6839      	ldr	r1, [r7, #0]
 8010704:	6878      	ldr	r0, [r7, #4]
 8010706:	f000 fbfd 	bl	8010f04 <USBD_CtlError>
                break;
 801070a:	e091      	b.n	8010830 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801070c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010710:	2b00      	cmp	r3, #0
 8010712:	da0b      	bge.n	801072c <USBD_StdEPReq+0x19e>
 8010714:	7bbb      	ldrb	r3, [r7, #14]
 8010716:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801071a:	4613      	mov	r3, r2
 801071c:	009b      	lsls	r3, r3, #2
 801071e:	4413      	add	r3, r2
 8010720:	009b      	lsls	r3, r3, #2
 8010722:	3310      	adds	r3, #16
 8010724:	687a      	ldr	r2, [r7, #4]
 8010726:	4413      	add	r3, r2
 8010728:	3304      	adds	r3, #4
 801072a:	e00b      	b.n	8010744 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801072c:	7bbb      	ldrb	r3, [r7, #14]
 801072e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010732:	4613      	mov	r3, r2
 8010734:	009b      	lsls	r3, r3, #2
 8010736:	4413      	add	r3, r2
 8010738:	009b      	lsls	r3, r3, #2
 801073a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801073e:	687a      	ldr	r2, [r7, #4]
 8010740:	4413      	add	r3, r2
 8010742:	3304      	adds	r3, #4
 8010744:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	2200      	movs	r2, #0
 801074a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801074c:	68bb      	ldr	r3, [r7, #8]
 801074e:	2202      	movs	r2, #2
 8010750:	4619      	mov	r1, r3
 8010752:	6878      	ldr	r0, [r7, #4]
 8010754:	f000 fc47 	bl	8010fe6 <USBD_CtlSendData>
              break;
 8010758:	e06a      	b.n	8010830 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801075a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801075e:	2b00      	cmp	r3, #0
 8010760:	da11      	bge.n	8010786 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010762:	7bbb      	ldrb	r3, [r7, #14]
 8010764:	f003 020f 	and.w	r2, r3, #15
 8010768:	6879      	ldr	r1, [r7, #4]
 801076a:	4613      	mov	r3, r2
 801076c:	009b      	lsls	r3, r3, #2
 801076e:	4413      	add	r3, r2
 8010770:	009b      	lsls	r3, r3, #2
 8010772:	440b      	add	r3, r1
 8010774:	3324      	adds	r3, #36	@ 0x24
 8010776:	881b      	ldrh	r3, [r3, #0]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d117      	bne.n	80107ac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801077c:	6839      	ldr	r1, [r7, #0]
 801077e:	6878      	ldr	r0, [r7, #4]
 8010780:	f000 fbc0 	bl	8010f04 <USBD_CtlError>
                  break;
 8010784:	e054      	b.n	8010830 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010786:	7bbb      	ldrb	r3, [r7, #14]
 8010788:	f003 020f 	and.w	r2, r3, #15
 801078c:	6879      	ldr	r1, [r7, #4]
 801078e:	4613      	mov	r3, r2
 8010790:	009b      	lsls	r3, r3, #2
 8010792:	4413      	add	r3, r2
 8010794:	009b      	lsls	r3, r3, #2
 8010796:	440b      	add	r3, r1
 8010798:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801079c:	881b      	ldrh	r3, [r3, #0]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d104      	bne.n	80107ac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80107a2:	6839      	ldr	r1, [r7, #0]
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f000 fbad 	bl	8010f04 <USBD_CtlError>
                  break;
 80107aa:	e041      	b.n	8010830 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80107ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	da0b      	bge.n	80107cc <USBD_StdEPReq+0x23e>
 80107b4:	7bbb      	ldrb	r3, [r7, #14]
 80107b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80107ba:	4613      	mov	r3, r2
 80107bc:	009b      	lsls	r3, r3, #2
 80107be:	4413      	add	r3, r2
 80107c0:	009b      	lsls	r3, r3, #2
 80107c2:	3310      	adds	r3, #16
 80107c4:	687a      	ldr	r2, [r7, #4]
 80107c6:	4413      	add	r3, r2
 80107c8:	3304      	adds	r3, #4
 80107ca:	e00b      	b.n	80107e4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80107cc:	7bbb      	ldrb	r3, [r7, #14]
 80107ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80107d2:	4613      	mov	r3, r2
 80107d4:	009b      	lsls	r3, r3, #2
 80107d6:	4413      	add	r3, r2
 80107d8:	009b      	lsls	r3, r3, #2
 80107da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80107de:	687a      	ldr	r2, [r7, #4]
 80107e0:	4413      	add	r3, r2
 80107e2:	3304      	adds	r3, #4
 80107e4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80107e6:	7bbb      	ldrb	r3, [r7, #14]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d002      	beq.n	80107f2 <USBD_StdEPReq+0x264>
 80107ec:	7bbb      	ldrb	r3, [r7, #14]
 80107ee:	2b80      	cmp	r3, #128	@ 0x80
 80107f0:	d103      	bne.n	80107fa <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	2200      	movs	r2, #0
 80107f6:	601a      	str	r2, [r3, #0]
 80107f8:	e00e      	b.n	8010818 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80107fa:	7bbb      	ldrb	r3, [r7, #14]
 80107fc:	4619      	mov	r1, r3
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f001 f8b8 	bl	8011974 <USBD_LL_IsStallEP>
 8010804:	4603      	mov	r3, r0
 8010806:	2b00      	cmp	r3, #0
 8010808:	d003      	beq.n	8010812 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 801080a:	68bb      	ldr	r3, [r7, #8]
 801080c:	2201      	movs	r2, #1
 801080e:	601a      	str	r2, [r3, #0]
 8010810:	e002      	b.n	8010818 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8010812:	68bb      	ldr	r3, [r7, #8]
 8010814:	2200      	movs	r2, #0
 8010816:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010818:	68bb      	ldr	r3, [r7, #8]
 801081a:	2202      	movs	r2, #2
 801081c:	4619      	mov	r1, r3
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f000 fbe1 	bl	8010fe6 <USBD_CtlSendData>
              break;
 8010824:	e004      	b.n	8010830 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8010826:	6839      	ldr	r1, [r7, #0]
 8010828:	6878      	ldr	r0, [r7, #4]
 801082a:	f000 fb6b 	bl	8010f04 <USBD_CtlError>
              break;
 801082e:	bf00      	nop
          }
          break;
 8010830:	e004      	b.n	801083c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8010832:	6839      	ldr	r1, [r7, #0]
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f000 fb65 	bl	8010f04 <USBD_CtlError>
          break;
 801083a:	bf00      	nop
      }
      break;
 801083c:	e004      	b.n	8010848 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801083e:	6839      	ldr	r1, [r7, #0]
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 fb5f 	bl	8010f04 <USBD_CtlError>
      break;
 8010846:	bf00      	nop
  }

  return ret;
 8010848:	7bfb      	ldrb	r3, [r7, #15]
}
 801084a:	4618      	mov	r0, r3
 801084c:	3710      	adds	r7, #16
 801084e:	46bd      	mov	sp, r7
 8010850:	bd80      	pop	{r7, pc}
	...

08010854 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b084      	sub	sp, #16
 8010858:	af00      	add	r7, sp, #0
 801085a:	6078      	str	r0, [r7, #4]
 801085c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801085e:	2300      	movs	r3, #0
 8010860:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010862:	2300      	movs	r3, #0
 8010864:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010866:	2300      	movs	r3, #0
 8010868:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	885b      	ldrh	r3, [r3, #2]
 801086e:	0a1b      	lsrs	r3, r3, #8
 8010870:	b29b      	uxth	r3, r3
 8010872:	3b01      	subs	r3, #1
 8010874:	2b0e      	cmp	r3, #14
 8010876:	f200 8152 	bhi.w	8010b1e <USBD_GetDescriptor+0x2ca>
 801087a:	a201      	add	r2, pc, #4	@ (adr r2, 8010880 <USBD_GetDescriptor+0x2c>)
 801087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010880:	080108f1 	.word	0x080108f1
 8010884:	08010909 	.word	0x08010909
 8010888:	08010949 	.word	0x08010949
 801088c:	08010b1f 	.word	0x08010b1f
 8010890:	08010b1f 	.word	0x08010b1f
 8010894:	08010abf 	.word	0x08010abf
 8010898:	08010aeb 	.word	0x08010aeb
 801089c:	08010b1f 	.word	0x08010b1f
 80108a0:	08010b1f 	.word	0x08010b1f
 80108a4:	08010b1f 	.word	0x08010b1f
 80108a8:	08010b1f 	.word	0x08010b1f
 80108ac:	08010b1f 	.word	0x08010b1f
 80108b0:	08010b1f 	.word	0x08010b1f
 80108b4:	08010b1f 	.word	0x08010b1f
 80108b8:	080108bd 	.word	0x080108bd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80108c2:	69db      	ldr	r3, [r3, #28]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d00b      	beq.n	80108e0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80108ce:	69db      	ldr	r3, [r3, #28]
 80108d0:	687a      	ldr	r2, [r7, #4]
 80108d2:	7c12      	ldrb	r2, [r2, #16]
 80108d4:	f107 0108 	add.w	r1, r7, #8
 80108d8:	4610      	mov	r0, r2
 80108da:	4798      	blx	r3
 80108dc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80108de:	e126      	b.n	8010b2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80108e0:	6839      	ldr	r1, [r7, #0]
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 fb0e 	bl	8010f04 <USBD_CtlError>
        err++;
 80108e8:	7afb      	ldrb	r3, [r7, #11]
 80108ea:	3301      	adds	r3, #1
 80108ec:	72fb      	strb	r3, [r7, #11]
      break;
 80108ee:	e11e      	b.n	8010b2e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	687a      	ldr	r2, [r7, #4]
 80108fa:	7c12      	ldrb	r2, [r2, #16]
 80108fc:	f107 0108 	add.w	r1, r7, #8
 8010900:	4610      	mov	r0, r2
 8010902:	4798      	blx	r3
 8010904:	60f8      	str	r0, [r7, #12]
      break;
 8010906:	e112      	b.n	8010b2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	7c1b      	ldrb	r3, [r3, #16]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d10d      	bne.n	801092c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010918:	f107 0208 	add.w	r2, r7, #8
 801091c:	4610      	mov	r0, r2
 801091e:	4798      	blx	r3
 8010920:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	3301      	adds	r3, #1
 8010926:	2202      	movs	r2, #2
 8010928:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801092a:	e100      	b.n	8010b2e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010934:	f107 0208 	add.w	r2, r7, #8
 8010938:	4610      	mov	r0, r2
 801093a:	4798      	blx	r3
 801093c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	3301      	adds	r3, #1
 8010942:	2202      	movs	r2, #2
 8010944:	701a      	strb	r2, [r3, #0]
      break;
 8010946:	e0f2      	b.n	8010b2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	885b      	ldrh	r3, [r3, #2]
 801094c:	b2db      	uxtb	r3, r3
 801094e:	2b05      	cmp	r3, #5
 8010950:	f200 80ac 	bhi.w	8010aac <USBD_GetDescriptor+0x258>
 8010954:	a201      	add	r2, pc, #4	@ (adr r2, 801095c <USBD_GetDescriptor+0x108>)
 8010956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801095a:	bf00      	nop
 801095c:	08010975 	.word	0x08010975
 8010960:	080109a9 	.word	0x080109a9
 8010964:	080109dd 	.word	0x080109dd
 8010968:	08010a11 	.word	0x08010a11
 801096c:	08010a45 	.word	0x08010a45
 8010970:	08010a79 	.word	0x08010a79
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801097a:	685b      	ldr	r3, [r3, #4]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d00b      	beq.n	8010998 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010986:	685b      	ldr	r3, [r3, #4]
 8010988:	687a      	ldr	r2, [r7, #4]
 801098a:	7c12      	ldrb	r2, [r2, #16]
 801098c:	f107 0108 	add.w	r1, r7, #8
 8010990:	4610      	mov	r0, r2
 8010992:	4798      	blx	r3
 8010994:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010996:	e091      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010998:	6839      	ldr	r1, [r7, #0]
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f000 fab2 	bl	8010f04 <USBD_CtlError>
            err++;
 80109a0:	7afb      	ldrb	r3, [r7, #11]
 80109a2:	3301      	adds	r3, #1
 80109a4:	72fb      	strb	r3, [r7, #11]
          break;
 80109a6:	e089      	b.n	8010abc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109ae:	689b      	ldr	r3, [r3, #8]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d00b      	beq.n	80109cc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109ba:	689b      	ldr	r3, [r3, #8]
 80109bc:	687a      	ldr	r2, [r7, #4]
 80109be:	7c12      	ldrb	r2, [r2, #16]
 80109c0:	f107 0108 	add.w	r1, r7, #8
 80109c4:	4610      	mov	r0, r2
 80109c6:	4798      	blx	r3
 80109c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80109ca:	e077      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80109cc:	6839      	ldr	r1, [r7, #0]
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f000 fa98 	bl	8010f04 <USBD_CtlError>
            err++;
 80109d4:	7afb      	ldrb	r3, [r7, #11]
 80109d6:	3301      	adds	r3, #1
 80109d8:	72fb      	strb	r3, [r7, #11]
          break;
 80109da:	e06f      	b.n	8010abc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109e2:	68db      	ldr	r3, [r3, #12]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d00b      	beq.n	8010a00 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80109ee:	68db      	ldr	r3, [r3, #12]
 80109f0:	687a      	ldr	r2, [r7, #4]
 80109f2:	7c12      	ldrb	r2, [r2, #16]
 80109f4:	f107 0108 	add.w	r1, r7, #8
 80109f8:	4610      	mov	r0, r2
 80109fa:	4798      	blx	r3
 80109fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80109fe:	e05d      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010a00:	6839      	ldr	r1, [r7, #0]
 8010a02:	6878      	ldr	r0, [r7, #4]
 8010a04:	f000 fa7e 	bl	8010f04 <USBD_CtlError>
            err++;
 8010a08:	7afb      	ldrb	r3, [r7, #11]
 8010a0a:	3301      	adds	r3, #1
 8010a0c:	72fb      	strb	r3, [r7, #11]
          break;
 8010a0e:	e055      	b.n	8010abc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a16:	691b      	ldr	r3, [r3, #16]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d00b      	beq.n	8010a34 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a22:	691b      	ldr	r3, [r3, #16]
 8010a24:	687a      	ldr	r2, [r7, #4]
 8010a26:	7c12      	ldrb	r2, [r2, #16]
 8010a28:	f107 0108 	add.w	r1, r7, #8
 8010a2c:	4610      	mov	r0, r2
 8010a2e:	4798      	blx	r3
 8010a30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a32:	e043      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010a34:	6839      	ldr	r1, [r7, #0]
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	f000 fa64 	bl	8010f04 <USBD_CtlError>
            err++;
 8010a3c:	7afb      	ldrb	r3, [r7, #11]
 8010a3e:	3301      	adds	r3, #1
 8010a40:	72fb      	strb	r3, [r7, #11]
          break;
 8010a42:	e03b      	b.n	8010abc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a4a:	695b      	ldr	r3, [r3, #20]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d00b      	beq.n	8010a68 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a56:	695b      	ldr	r3, [r3, #20]
 8010a58:	687a      	ldr	r2, [r7, #4]
 8010a5a:	7c12      	ldrb	r2, [r2, #16]
 8010a5c:	f107 0108 	add.w	r1, r7, #8
 8010a60:	4610      	mov	r0, r2
 8010a62:	4798      	blx	r3
 8010a64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a66:	e029      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010a68:	6839      	ldr	r1, [r7, #0]
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f000 fa4a 	bl	8010f04 <USBD_CtlError>
            err++;
 8010a70:	7afb      	ldrb	r3, [r7, #11]
 8010a72:	3301      	adds	r3, #1
 8010a74:	72fb      	strb	r3, [r7, #11]
          break;
 8010a76:	e021      	b.n	8010abc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a7e:	699b      	ldr	r3, [r3, #24]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d00b      	beq.n	8010a9c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a8a:	699b      	ldr	r3, [r3, #24]
 8010a8c:	687a      	ldr	r2, [r7, #4]
 8010a8e:	7c12      	ldrb	r2, [r2, #16]
 8010a90:	f107 0108 	add.w	r1, r7, #8
 8010a94:	4610      	mov	r0, r2
 8010a96:	4798      	blx	r3
 8010a98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a9a:	e00f      	b.n	8010abc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010a9c:	6839      	ldr	r1, [r7, #0]
 8010a9e:	6878      	ldr	r0, [r7, #4]
 8010aa0:	f000 fa30 	bl	8010f04 <USBD_CtlError>
            err++;
 8010aa4:	7afb      	ldrb	r3, [r7, #11]
 8010aa6:	3301      	adds	r3, #1
 8010aa8:	72fb      	strb	r3, [r7, #11]
          break;
 8010aaa:	e007      	b.n	8010abc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010aac:	6839      	ldr	r1, [r7, #0]
 8010aae:	6878      	ldr	r0, [r7, #4]
 8010ab0:	f000 fa28 	bl	8010f04 <USBD_CtlError>
          err++;
 8010ab4:	7afb      	ldrb	r3, [r7, #11]
 8010ab6:	3301      	adds	r3, #1
 8010ab8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010aba:	bf00      	nop
      }
      break;
 8010abc:	e037      	b.n	8010b2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	7c1b      	ldrb	r3, [r3, #16]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d109      	bne.n	8010ada <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ace:	f107 0208 	add.w	r2, r7, #8
 8010ad2:	4610      	mov	r0, r2
 8010ad4:	4798      	blx	r3
 8010ad6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010ad8:	e029      	b.n	8010b2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010ada:	6839      	ldr	r1, [r7, #0]
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f000 fa11 	bl	8010f04 <USBD_CtlError>
        err++;
 8010ae2:	7afb      	ldrb	r3, [r7, #11]
 8010ae4:	3301      	adds	r3, #1
 8010ae6:	72fb      	strb	r3, [r7, #11]
      break;
 8010ae8:	e021      	b.n	8010b2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	7c1b      	ldrb	r3, [r3, #16]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d10d      	bne.n	8010b0e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010afa:	f107 0208 	add.w	r2, r7, #8
 8010afe:	4610      	mov	r0, r2
 8010b00:	4798      	blx	r3
 8010b02:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	3301      	adds	r3, #1
 8010b08:	2207      	movs	r2, #7
 8010b0a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010b0c:	e00f      	b.n	8010b2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010b0e:	6839      	ldr	r1, [r7, #0]
 8010b10:	6878      	ldr	r0, [r7, #4]
 8010b12:	f000 f9f7 	bl	8010f04 <USBD_CtlError>
        err++;
 8010b16:	7afb      	ldrb	r3, [r7, #11]
 8010b18:	3301      	adds	r3, #1
 8010b1a:	72fb      	strb	r3, [r7, #11]
      break;
 8010b1c:	e007      	b.n	8010b2e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010b1e:	6839      	ldr	r1, [r7, #0]
 8010b20:	6878      	ldr	r0, [r7, #4]
 8010b22:	f000 f9ef 	bl	8010f04 <USBD_CtlError>
      err++;
 8010b26:	7afb      	ldrb	r3, [r7, #11]
 8010b28:	3301      	adds	r3, #1
 8010b2a:	72fb      	strb	r3, [r7, #11]
      break;
 8010b2c:	bf00      	nop
  }

  if (err != 0U)
 8010b2e:	7afb      	ldrb	r3, [r7, #11]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d11e      	bne.n	8010b72 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	88db      	ldrh	r3, [r3, #6]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d016      	beq.n	8010b6a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010b3c:	893b      	ldrh	r3, [r7, #8]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d00e      	beq.n	8010b60 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	88da      	ldrh	r2, [r3, #6]
 8010b46:	893b      	ldrh	r3, [r7, #8]
 8010b48:	4293      	cmp	r3, r2
 8010b4a:	bf28      	it	cs
 8010b4c:	4613      	movcs	r3, r2
 8010b4e:	b29b      	uxth	r3, r3
 8010b50:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010b52:	893b      	ldrh	r3, [r7, #8]
 8010b54:	461a      	mov	r2, r3
 8010b56:	68f9      	ldr	r1, [r7, #12]
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f000 fa44 	bl	8010fe6 <USBD_CtlSendData>
 8010b5e:	e009      	b.n	8010b74 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010b60:	6839      	ldr	r1, [r7, #0]
 8010b62:	6878      	ldr	r0, [r7, #4]
 8010b64:	f000 f9ce 	bl	8010f04 <USBD_CtlError>
 8010b68:	e004      	b.n	8010b74 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010b6a:	6878      	ldr	r0, [r7, #4]
 8010b6c:	f000 fa95 	bl	801109a <USBD_CtlSendStatus>
 8010b70:	e000      	b.n	8010b74 <USBD_GetDescriptor+0x320>
    return;
 8010b72:	bf00      	nop
  }
}
 8010b74:	3710      	adds	r7, #16
 8010b76:	46bd      	mov	sp, r7
 8010b78:	bd80      	pop	{r7, pc}
 8010b7a:	bf00      	nop

08010b7c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b084      	sub	sp, #16
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]
 8010b84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	889b      	ldrh	r3, [r3, #4]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d131      	bne.n	8010bf2 <USBD_SetAddress+0x76>
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	88db      	ldrh	r3, [r3, #6]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d12d      	bne.n	8010bf2 <USBD_SetAddress+0x76>
 8010b96:	683b      	ldr	r3, [r7, #0]
 8010b98:	885b      	ldrh	r3, [r3, #2]
 8010b9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8010b9c:	d829      	bhi.n	8010bf2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010b9e:	683b      	ldr	r3, [r7, #0]
 8010ba0:	885b      	ldrh	r3, [r3, #2]
 8010ba2:	b2db      	uxtb	r3, r3
 8010ba4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010ba8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bb0:	b2db      	uxtb	r3, r3
 8010bb2:	2b03      	cmp	r3, #3
 8010bb4:	d104      	bne.n	8010bc0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010bb6:	6839      	ldr	r1, [r7, #0]
 8010bb8:	6878      	ldr	r0, [r7, #4]
 8010bba:	f000 f9a3 	bl	8010f04 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010bbe:	e01d      	b.n	8010bfc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	7bfa      	ldrb	r2, [r7, #15]
 8010bc4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010bc8:	7bfb      	ldrb	r3, [r7, #15]
 8010bca:	4619      	mov	r1, r3
 8010bcc:	6878      	ldr	r0, [r7, #4]
 8010bce:	f000 fefd 	bl	80119cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010bd2:	6878      	ldr	r0, [r7, #4]
 8010bd4:	f000 fa61 	bl	801109a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010bd8:	7bfb      	ldrb	r3, [r7, #15]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d004      	beq.n	8010be8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	2202      	movs	r2, #2
 8010be2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010be6:	e009      	b.n	8010bfc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	2201      	movs	r2, #1
 8010bec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010bf0:	e004      	b.n	8010bfc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010bf2:	6839      	ldr	r1, [r7, #0]
 8010bf4:	6878      	ldr	r0, [r7, #4]
 8010bf6:	f000 f985 	bl	8010f04 <USBD_CtlError>
  }
}
 8010bfa:	bf00      	nop
 8010bfc:	bf00      	nop
 8010bfe:	3710      	adds	r7, #16
 8010c00:	46bd      	mov	sp, r7
 8010c02:	bd80      	pop	{r7, pc}

08010c04 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	b084      	sub	sp, #16
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
 8010c0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c0e:	2300      	movs	r3, #0
 8010c10:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010c12:	683b      	ldr	r3, [r7, #0]
 8010c14:	885b      	ldrh	r3, [r3, #2]
 8010c16:	b2da      	uxtb	r2, r3
 8010c18:	4b4c      	ldr	r3, [pc, #304]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c1e:	781b      	ldrb	r3, [r3, #0]
 8010c20:	2b01      	cmp	r3, #1
 8010c22:	d905      	bls.n	8010c30 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010c24:	6839      	ldr	r1, [r7, #0]
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	f000 f96c 	bl	8010f04 <USBD_CtlError>
    return USBD_FAIL;
 8010c2c:	2303      	movs	r3, #3
 8010c2e:	e088      	b.n	8010d42 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c36:	b2db      	uxtb	r3, r3
 8010c38:	2b02      	cmp	r3, #2
 8010c3a:	d002      	beq.n	8010c42 <USBD_SetConfig+0x3e>
 8010c3c:	2b03      	cmp	r3, #3
 8010c3e:	d025      	beq.n	8010c8c <USBD_SetConfig+0x88>
 8010c40:	e071      	b.n	8010d26 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010c42:	4b42      	ldr	r3, [pc, #264]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c44:	781b      	ldrb	r3, [r3, #0]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d01c      	beq.n	8010c84 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8010c4a:	4b40      	ldr	r3, [pc, #256]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c4c:	781b      	ldrb	r3, [r3, #0]
 8010c4e:	461a      	mov	r2, r3
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010c54:	4b3d      	ldr	r3, [pc, #244]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c56:	781b      	ldrb	r3, [r3, #0]
 8010c58:	4619      	mov	r1, r3
 8010c5a:	6878      	ldr	r0, [r7, #4]
 8010c5c:	f7ff f990 	bl	800ff80 <USBD_SetClassConfig>
 8010c60:	4603      	mov	r3, r0
 8010c62:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010c64:	7bfb      	ldrb	r3, [r7, #15]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d004      	beq.n	8010c74 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8010c6a:	6839      	ldr	r1, [r7, #0]
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 f949 	bl	8010f04 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010c72:	e065      	b.n	8010d40 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010c74:	6878      	ldr	r0, [r7, #4]
 8010c76:	f000 fa10 	bl	801109a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	2203      	movs	r2, #3
 8010c7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010c82:	e05d      	b.n	8010d40 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010c84:	6878      	ldr	r0, [r7, #4]
 8010c86:	f000 fa08 	bl	801109a <USBD_CtlSendStatus>
      break;
 8010c8a:	e059      	b.n	8010d40 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010c8c:	4b2f      	ldr	r3, [pc, #188]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c8e:	781b      	ldrb	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d112      	bne.n	8010cba <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	2202      	movs	r2, #2
 8010c98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010c9e:	781b      	ldrb	r3, [r3, #0]
 8010ca0:	461a      	mov	r2, r3
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010ca6:	4b29      	ldr	r3, [pc, #164]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010ca8:	781b      	ldrb	r3, [r3, #0]
 8010caa:	4619      	mov	r1, r3
 8010cac:	6878      	ldr	r0, [r7, #4]
 8010cae:	f7ff f983 	bl	800ffb8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010cb2:	6878      	ldr	r0, [r7, #4]
 8010cb4:	f000 f9f1 	bl	801109a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010cb8:	e042      	b.n	8010d40 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8010cba:	4b24      	ldr	r3, [pc, #144]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010cbc:	781b      	ldrb	r3, [r3, #0]
 8010cbe:	461a      	mov	r2, r3
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	685b      	ldr	r3, [r3, #4]
 8010cc4:	429a      	cmp	r2, r3
 8010cc6:	d02a      	beq.n	8010d1e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	685b      	ldr	r3, [r3, #4]
 8010ccc:	b2db      	uxtb	r3, r3
 8010cce:	4619      	mov	r1, r3
 8010cd0:	6878      	ldr	r0, [r7, #4]
 8010cd2:	f7ff f971 	bl	800ffb8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010cd8:	781b      	ldrb	r3, [r3, #0]
 8010cda:	461a      	mov	r2, r3
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010ce2:	781b      	ldrb	r3, [r3, #0]
 8010ce4:	4619      	mov	r1, r3
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f7ff f94a 	bl	800ff80 <USBD_SetClassConfig>
 8010cec:	4603      	mov	r3, r0
 8010cee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010cf0:	7bfb      	ldrb	r3, [r7, #15]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d00f      	beq.n	8010d16 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8010cf6:	6839      	ldr	r1, [r7, #0]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 f903 	bl	8010f04 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	b2db      	uxtb	r3, r3
 8010d04:	4619      	mov	r1, r3
 8010d06:	6878      	ldr	r0, [r7, #4]
 8010d08:	f7ff f956 	bl	800ffb8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	2202      	movs	r2, #2
 8010d10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010d14:	e014      	b.n	8010d40 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f000 f9bf 	bl	801109a <USBD_CtlSendStatus>
      break;
 8010d1c:	e010      	b.n	8010d40 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010d1e:	6878      	ldr	r0, [r7, #4]
 8010d20:	f000 f9bb 	bl	801109a <USBD_CtlSendStatus>
      break;
 8010d24:	e00c      	b.n	8010d40 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8010d26:	6839      	ldr	r1, [r7, #0]
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f000 f8eb 	bl	8010f04 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010d2e:	4b07      	ldr	r3, [pc, #28]	@ (8010d4c <USBD_SetConfig+0x148>)
 8010d30:	781b      	ldrb	r3, [r3, #0]
 8010d32:	4619      	mov	r1, r3
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	f7ff f93f 	bl	800ffb8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010d3a:	2303      	movs	r3, #3
 8010d3c:	73fb      	strb	r3, [r7, #15]
      break;
 8010d3e:	bf00      	nop
  }

  return ret;
 8010d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3710      	adds	r7, #16
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	2000242d 	.word	0x2000242d

08010d50 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b082      	sub	sp, #8
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010d5a:	683b      	ldr	r3, [r7, #0]
 8010d5c:	88db      	ldrh	r3, [r3, #6]
 8010d5e:	2b01      	cmp	r3, #1
 8010d60:	d004      	beq.n	8010d6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010d62:	6839      	ldr	r1, [r7, #0]
 8010d64:	6878      	ldr	r0, [r7, #4]
 8010d66:	f000 f8cd 	bl	8010f04 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010d6a:	e023      	b.n	8010db4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d72:	b2db      	uxtb	r3, r3
 8010d74:	2b02      	cmp	r3, #2
 8010d76:	dc02      	bgt.n	8010d7e <USBD_GetConfig+0x2e>
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	dc03      	bgt.n	8010d84 <USBD_GetConfig+0x34>
 8010d7c:	e015      	b.n	8010daa <USBD_GetConfig+0x5a>
 8010d7e:	2b03      	cmp	r3, #3
 8010d80:	d00b      	beq.n	8010d9a <USBD_GetConfig+0x4a>
 8010d82:	e012      	b.n	8010daa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2200      	movs	r2, #0
 8010d88:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	3308      	adds	r3, #8
 8010d8e:	2201      	movs	r2, #1
 8010d90:	4619      	mov	r1, r3
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f000 f927 	bl	8010fe6 <USBD_CtlSendData>
        break;
 8010d98:	e00c      	b.n	8010db4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	3304      	adds	r3, #4
 8010d9e:	2201      	movs	r2, #1
 8010da0:	4619      	mov	r1, r3
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f000 f91f 	bl	8010fe6 <USBD_CtlSendData>
        break;
 8010da8:	e004      	b.n	8010db4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010daa:	6839      	ldr	r1, [r7, #0]
 8010dac:	6878      	ldr	r0, [r7, #4]
 8010dae:	f000 f8a9 	bl	8010f04 <USBD_CtlError>
        break;
 8010db2:	bf00      	nop
}
 8010db4:	bf00      	nop
 8010db6:	3708      	adds	r7, #8
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b082      	sub	sp, #8
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
 8010dc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010dcc:	b2db      	uxtb	r3, r3
 8010dce:	3b01      	subs	r3, #1
 8010dd0:	2b02      	cmp	r3, #2
 8010dd2:	d81e      	bhi.n	8010e12 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	88db      	ldrh	r3, [r3, #6]
 8010dd8:	2b02      	cmp	r3, #2
 8010dda:	d004      	beq.n	8010de6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010ddc:	6839      	ldr	r1, [r7, #0]
 8010dde:	6878      	ldr	r0, [r7, #4]
 8010de0:	f000 f890 	bl	8010f04 <USBD_CtlError>
        break;
 8010de4:	e01a      	b.n	8010e1c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2201      	movs	r2, #1
 8010dea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d005      	beq.n	8010e02 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	68db      	ldr	r3, [r3, #12]
 8010dfa:	f043 0202 	orr.w	r2, r3, #2
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	330c      	adds	r3, #12
 8010e06:	2202      	movs	r2, #2
 8010e08:	4619      	mov	r1, r3
 8010e0a:	6878      	ldr	r0, [r7, #4]
 8010e0c:	f000 f8eb 	bl	8010fe6 <USBD_CtlSendData>
      break;
 8010e10:	e004      	b.n	8010e1c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010e12:	6839      	ldr	r1, [r7, #0]
 8010e14:	6878      	ldr	r0, [r7, #4]
 8010e16:	f000 f875 	bl	8010f04 <USBD_CtlError>
      break;
 8010e1a:	bf00      	nop
  }
}
 8010e1c:	bf00      	nop
 8010e1e:	3708      	adds	r7, #8
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b082      	sub	sp, #8
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	885b      	ldrh	r3, [r3, #2]
 8010e32:	2b01      	cmp	r3, #1
 8010e34:	d106      	bne.n	8010e44 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2201      	movs	r2, #1
 8010e3a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010e3e:	6878      	ldr	r0, [r7, #4]
 8010e40:	f000 f92b 	bl	801109a <USBD_CtlSendStatus>
  }
}
 8010e44:	bf00      	nop
 8010e46:	3708      	adds	r7, #8
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	bd80      	pop	{r7, pc}

08010e4c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e4c:	b580      	push	{r7, lr}
 8010e4e:	b082      	sub	sp, #8
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	6078      	str	r0, [r7, #4]
 8010e54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e5c:	b2db      	uxtb	r3, r3
 8010e5e:	3b01      	subs	r3, #1
 8010e60:	2b02      	cmp	r3, #2
 8010e62:	d80b      	bhi.n	8010e7c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010e64:	683b      	ldr	r3, [r7, #0]
 8010e66:	885b      	ldrh	r3, [r3, #2]
 8010e68:	2b01      	cmp	r3, #1
 8010e6a:	d10c      	bne.n	8010e86 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010e74:	6878      	ldr	r0, [r7, #4]
 8010e76:	f000 f910 	bl	801109a <USBD_CtlSendStatus>
      }
      break;
 8010e7a:	e004      	b.n	8010e86 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010e7c:	6839      	ldr	r1, [r7, #0]
 8010e7e:	6878      	ldr	r0, [r7, #4]
 8010e80:	f000 f840 	bl	8010f04 <USBD_CtlError>
      break;
 8010e84:	e000      	b.n	8010e88 <USBD_ClrFeature+0x3c>
      break;
 8010e86:	bf00      	nop
  }
}
 8010e88:	bf00      	nop
 8010e8a:	3708      	adds	r7, #8
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}

08010e90 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b084      	sub	sp, #16
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
 8010e98:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010e9a:	683b      	ldr	r3, [r7, #0]
 8010e9c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	781a      	ldrb	r2, [r3, #0]
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	3301      	adds	r3, #1
 8010eaa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	781a      	ldrb	r2, [r3, #0]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	3301      	adds	r3, #1
 8010eb8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010eba:	68f8      	ldr	r0, [r7, #12]
 8010ebc:	f7ff fa90 	bl	80103e0 <SWAPBYTE>
 8010ec0:	4603      	mov	r3, r0
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	3301      	adds	r3, #1
 8010ecc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	3301      	adds	r3, #1
 8010ed2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010ed4:	68f8      	ldr	r0, [r7, #12]
 8010ed6:	f7ff fa83 	bl	80103e0 <SWAPBYTE>
 8010eda:	4603      	mov	r3, r0
 8010edc:	461a      	mov	r2, r3
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	3301      	adds	r3, #1
 8010ee6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	3301      	adds	r3, #1
 8010eec:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010eee:	68f8      	ldr	r0, [r7, #12]
 8010ef0:	f7ff fa76 	bl	80103e0 <SWAPBYTE>
 8010ef4:	4603      	mov	r3, r0
 8010ef6:	461a      	mov	r2, r3
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	80da      	strh	r2, [r3, #6]
}
 8010efc:	bf00      	nop
 8010efe:	3710      	adds	r7, #16
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bd80      	pop	{r7, pc}

08010f04 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b082      	sub	sp, #8
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
 8010f0c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010f0e:	2180      	movs	r1, #128	@ 0x80
 8010f10:	6878      	ldr	r0, [r7, #4]
 8010f12:	f000 fcf1 	bl	80118f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010f16:	2100      	movs	r1, #0
 8010f18:	6878      	ldr	r0, [r7, #4]
 8010f1a:	f000 fced 	bl	80118f8 <USBD_LL_StallEP>
}
 8010f1e:	bf00      	nop
 8010f20:	3708      	adds	r7, #8
 8010f22:	46bd      	mov	sp, r7
 8010f24:	bd80      	pop	{r7, pc}

08010f26 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010f26:	b580      	push	{r7, lr}
 8010f28:	b086      	sub	sp, #24
 8010f2a:	af00      	add	r7, sp, #0
 8010f2c:	60f8      	str	r0, [r7, #12]
 8010f2e:	60b9      	str	r1, [r7, #8]
 8010f30:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010f32:	2300      	movs	r3, #0
 8010f34:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d036      	beq.n	8010faa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010f40:	6938      	ldr	r0, [r7, #16]
 8010f42:	f000 f836 	bl	8010fb2 <USBD_GetLen>
 8010f46:	4603      	mov	r3, r0
 8010f48:	3301      	adds	r3, #1
 8010f4a:	b29b      	uxth	r3, r3
 8010f4c:	005b      	lsls	r3, r3, #1
 8010f4e:	b29a      	uxth	r2, r3
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010f54:	7dfb      	ldrb	r3, [r7, #23]
 8010f56:	68ba      	ldr	r2, [r7, #8]
 8010f58:	4413      	add	r3, r2
 8010f5a:	687a      	ldr	r2, [r7, #4]
 8010f5c:	7812      	ldrb	r2, [r2, #0]
 8010f5e:	701a      	strb	r2, [r3, #0]
  idx++;
 8010f60:	7dfb      	ldrb	r3, [r7, #23]
 8010f62:	3301      	adds	r3, #1
 8010f64:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010f66:	7dfb      	ldrb	r3, [r7, #23]
 8010f68:	68ba      	ldr	r2, [r7, #8]
 8010f6a:	4413      	add	r3, r2
 8010f6c:	2203      	movs	r2, #3
 8010f6e:	701a      	strb	r2, [r3, #0]
  idx++;
 8010f70:	7dfb      	ldrb	r3, [r7, #23]
 8010f72:	3301      	adds	r3, #1
 8010f74:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010f76:	e013      	b.n	8010fa0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010f78:	7dfb      	ldrb	r3, [r7, #23]
 8010f7a:	68ba      	ldr	r2, [r7, #8]
 8010f7c:	4413      	add	r3, r2
 8010f7e:	693a      	ldr	r2, [r7, #16]
 8010f80:	7812      	ldrb	r2, [r2, #0]
 8010f82:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010f84:	693b      	ldr	r3, [r7, #16]
 8010f86:	3301      	adds	r3, #1
 8010f88:	613b      	str	r3, [r7, #16]
    idx++;
 8010f8a:	7dfb      	ldrb	r3, [r7, #23]
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010f90:	7dfb      	ldrb	r3, [r7, #23]
 8010f92:	68ba      	ldr	r2, [r7, #8]
 8010f94:	4413      	add	r3, r2
 8010f96:	2200      	movs	r2, #0
 8010f98:	701a      	strb	r2, [r3, #0]
    idx++;
 8010f9a:	7dfb      	ldrb	r3, [r7, #23]
 8010f9c:	3301      	adds	r3, #1
 8010f9e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010fa0:	693b      	ldr	r3, [r7, #16]
 8010fa2:	781b      	ldrb	r3, [r3, #0]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d1e7      	bne.n	8010f78 <USBD_GetString+0x52>
 8010fa8:	e000      	b.n	8010fac <USBD_GetString+0x86>
    return;
 8010faa:	bf00      	nop
  }
}
 8010fac:	3718      	adds	r7, #24
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}

08010fb2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010fb2:	b480      	push	{r7}
 8010fb4:	b085      	sub	sp, #20
 8010fb6:	af00      	add	r7, sp, #0
 8010fb8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010fc2:	e005      	b.n	8010fd0 <USBD_GetLen+0x1e>
  {
    len++;
 8010fc4:	7bfb      	ldrb	r3, [r7, #15]
 8010fc6:	3301      	adds	r3, #1
 8010fc8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010fca:	68bb      	ldr	r3, [r7, #8]
 8010fcc:	3301      	adds	r3, #1
 8010fce:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010fd0:	68bb      	ldr	r3, [r7, #8]
 8010fd2:	781b      	ldrb	r3, [r3, #0]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d1f5      	bne.n	8010fc4 <USBD_GetLen+0x12>
  }

  return len;
 8010fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	3714      	adds	r7, #20
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe4:	4770      	bx	lr

08010fe6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010fe6:	b580      	push	{r7, lr}
 8010fe8:	b084      	sub	sp, #16
 8010fea:	af00      	add	r7, sp, #0
 8010fec:	60f8      	str	r0, [r7, #12]
 8010fee:	60b9      	str	r1, [r7, #8]
 8010ff0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2202      	movs	r2, #2
 8010ff6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	687a      	ldr	r2, [r7, #4]
 8010ffe:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	687a      	ldr	r2, [r7, #4]
 8011004:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	68ba      	ldr	r2, [r7, #8]
 801100a:	2100      	movs	r1, #0
 801100c:	68f8      	ldr	r0, [r7, #12]
 801100e:	f000 fcfc 	bl	8011a0a <USBD_LL_Transmit>

  return USBD_OK;
 8011012:	2300      	movs	r3, #0
}
 8011014:	4618      	mov	r0, r3
 8011016:	3710      	adds	r7, #16
 8011018:	46bd      	mov	sp, r7
 801101a:	bd80      	pop	{r7, pc}

0801101c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b084      	sub	sp, #16
 8011020:	af00      	add	r7, sp, #0
 8011022:	60f8      	str	r0, [r7, #12]
 8011024:	60b9      	str	r1, [r7, #8]
 8011026:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	68ba      	ldr	r2, [r7, #8]
 801102c:	2100      	movs	r1, #0
 801102e:	68f8      	ldr	r0, [r7, #12]
 8011030:	f000 fceb 	bl	8011a0a <USBD_LL_Transmit>

  return USBD_OK;
 8011034:	2300      	movs	r3, #0
}
 8011036:	4618      	mov	r0, r3
 8011038:	3710      	adds	r7, #16
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}

0801103e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801103e:	b580      	push	{r7, lr}
 8011040:	b084      	sub	sp, #16
 8011042:	af00      	add	r7, sp, #0
 8011044:	60f8      	str	r0, [r7, #12]
 8011046:	60b9      	str	r1, [r7, #8]
 8011048:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	2203      	movs	r2, #3
 801104e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	687a      	ldr	r2, [r7, #4]
 8011056:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	687a      	ldr	r2, [r7, #4]
 801105e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	68ba      	ldr	r2, [r7, #8]
 8011066:	2100      	movs	r1, #0
 8011068:	68f8      	ldr	r0, [r7, #12]
 801106a:	f000 fcef 	bl	8011a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801106e:	2300      	movs	r3, #0
}
 8011070:	4618      	mov	r0, r3
 8011072:	3710      	adds	r7, #16
 8011074:	46bd      	mov	sp, r7
 8011076:	bd80      	pop	{r7, pc}

08011078 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011078:	b580      	push	{r7, lr}
 801107a:	b084      	sub	sp, #16
 801107c:	af00      	add	r7, sp, #0
 801107e:	60f8      	str	r0, [r7, #12]
 8011080:	60b9      	str	r1, [r7, #8]
 8011082:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	68ba      	ldr	r2, [r7, #8]
 8011088:	2100      	movs	r1, #0
 801108a:	68f8      	ldr	r0, [r7, #12]
 801108c:	f000 fcde 	bl	8011a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011090:	2300      	movs	r3, #0
}
 8011092:	4618      	mov	r0, r3
 8011094:	3710      	adds	r7, #16
 8011096:	46bd      	mov	sp, r7
 8011098:	bd80      	pop	{r7, pc}

0801109a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801109a:	b580      	push	{r7, lr}
 801109c:	b082      	sub	sp, #8
 801109e:	af00      	add	r7, sp, #0
 80110a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2204      	movs	r2, #4
 80110a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80110aa:	2300      	movs	r3, #0
 80110ac:	2200      	movs	r2, #0
 80110ae:	2100      	movs	r1, #0
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f000 fcaa 	bl	8011a0a <USBD_LL_Transmit>

  return USBD_OK;
 80110b6:	2300      	movs	r3, #0
}
 80110b8:	4618      	mov	r0, r3
 80110ba:	3708      	adds	r7, #8
 80110bc:	46bd      	mov	sp, r7
 80110be:	bd80      	pop	{r7, pc}

080110c0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b082      	sub	sp, #8
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	2205      	movs	r2, #5
 80110cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80110d0:	2300      	movs	r3, #0
 80110d2:	2200      	movs	r2, #0
 80110d4:	2100      	movs	r1, #0
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f000 fcb8 	bl	8011a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80110dc:	2300      	movs	r3, #0
}
 80110de:	4618      	mov	r0, r3
 80110e0:	3708      	adds	r7, #8
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}
	...

080110e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80110e8:	b480      	push	{r7}
 80110ea:	b087      	sub	sp, #28
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	60f8      	str	r0, [r7, #12]
 80110f0:	60b9      	str	r1, [r7, #8]
 80110f2:	4613      	mov	r3, r2
 80110f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80110f6:	2301      	movs	r3, #1
 80110f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80110fa:	2300      	movs	r3, #0
 80110fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80110fe:	4b1f      	ldr	r3, [pc, #124]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011100:	7a5b      	ldrb	r3, [r3, #9]
 8011102:	b2db      	uxtb	r3, r3
 8011104:	2b00      	cmp	r3, #0
 8011106:	d131      	bne.n	801116c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011108:	4b1c      	ldr	r3, [pc, #112]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 801110a:	7a5b      	ldrb	r3, [r3, #9]
 801110c:	b2db      	uxtb	r3, r3
 801110e:	461a      	mov	r2, r3
 8011110:	4b1a      	ldr	r3, [pc, #104]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011112:	2100      	movs	r1, #0
 8011114:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011116:	4b19      	ldr	r3, [pc, #100]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011118:	7a5b      	ldrb	r3, [r3, #9]
 801111a:	b2db      	uxtb	r3, r3
 801111c:	4a17      	ldr	r2, [pc, #92]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 801111e:	009b      	lsls	r3, r3, #2
 8011120:	4413      	add	r3, r2
 8011122:	68fa      	ldr	r2, [r7, #12]
 8011124:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011126:	4b15      	ldr	r3, [pc, #84]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011128:	7a5b      	ldrb	r3, [r3, #9]
 801112a:	b2db      	uxtb	r3, r3
 801112c:	461a      	mov	r2, r3
 801112e:	4b13      	ldr	r3, [pc, #76]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011130:	4413      	add	r3, r2
 8011132:	79fa      	ldrb	r2, [r7, #7]
 8011134:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011136:	4b11      	ldr	r3, [pc, #68]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011138:	7a5b      	ldrb	r3, [r3, #9]
 801113a:	b2db      	uxtb	r3, r3
 801113c:	1c5a      	adds	r2, r3, #1
 801113e:	b2d1      	uxtb	r1, r2
 8011140:	4a0e      	ldr	r2, [pc, #56]	@ (801117c <FATFS_LinkDriverEx+0x94>)
 8011142:	7251      	strb	r1, [r2, #9]
 8011144:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011146:	7dbb      	ldrb	r3, [r7, #22]
 8011148:	3330      	adds	r3, #48	@ 0x30
 801114a:	b2da      	uxtb	r2, r3
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011150:	68bb      	ldr	r3, [r7, #8]
 8011152:	3301      	adds	r3, #1
 8011154:	223a      	movs	r2, #58	@ 0x3a
 8011156:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011158:	68bb      	ldr	r3, [r7, #8]
 801115a:	3302      	adds	r3, #2
 801115c:	222f      	movs	r2, #47	@ 0x2f
 801115e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	3303      	adds	r3, #3
 8011164:	2200      	movs	r2, #0
 8011166:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011168:	2300      	movs	r3, #0
 801116a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801116c:	7dfb      	ldrb	r3, [r7, #23]
}
 801116e:	4618      	mov	r0, r3
 8011170:	371c      	adds	r7, #28
 8011172:	46bd      	mov	sp, r7
 8011174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011178:	4770      	bx	lr
 801117a:	bf00      	nop
 801117c:	20002430 	.word	0x20002430

08011180 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b082      	sub	sp, #8
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
 8011188:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801118a:	2200      	movs	r2, #0
 801118c:	6839      	ldr	r1, [r7, #0]
 801118e:	6878      	ldr	r0, [r7, #4]
 8011190:	f7ff ffaa 	bl	80110e8 <FATFS_LinkDriverEx>
 8011194:	4603      	mov	r3, r0
}
 8011196:	4618      	mov	r0, r3
 8011198:	3708      	adds	r7, #8
 801119a:	46bd      	mov	sp, r7
 801119c:	bd80      	pop	{r7, pc}
	...

080111a0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80111a0:	b580      	push	{r7, lr}
 80111a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80111a4:	2200      	movs	r2, #0
 80111a6:	4912      	ldr	r1, [pc, #72]	@ (80111f0 <MX_USB_Device_Init+0x50>)
 80111a8:	4812      	ldr	r0, [pc, #72]	@ (80111f4 <MX_USB_Device_Init+0x54>)
 80111aa:	f7fe fe7b 	bl	800fea4 <USBD_Init>
 80111ae:	4603      	mov	r3, r0
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d001      	beq.n	80111b8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80111b4:	f7f2 f91a 	bl	80033ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80111b8:	490f      	ldr	r1, [pc, #60]	@ (80111f8 <MX_USB_Device_Init+0x58>)
 80111ba:	480e      	ldr	r0, [pc, #56]	@ (80111f4 <MX_USB_Device_Init+0x54>)
 80111bc:	f7fe fea2 	bl	800ff04 <USBD_RegisterClass>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d001      	beq.n	80111ca <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80111c6:	f7f2 f911 	bl	80033ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80111ca:	490c      	ldr	r1, [pc, #48]	@ (80111fc <MX_USB_Device_Init+0x5c>)
 80111cc:	4809      	ldr	r0, [pc, #36]	@ (80111f4 <MX_USB_Device_Init+0x54>)
 80111ce:	f7fe fdc3 	bl	800fd58 <USBD_CDC_RegisterInterface>
 80111d2:	4603      	mov	r3, r0
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d001      	beq.n	80111dc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80111d8:	f7f2 f908 	bl	80033ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80111dc:	4805      	ldr	r0, [pc, #20]	@ (80111f4 <MX_USB_Device_Init+0x54>)
 80111de:	f7fe feb8 	bl	800ff52 <USBD_Start>
 80111e2:	4603      	mov	r3, r0
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d001      	beq.n	80111ec <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80111e8:	f7f2 f900 	bl	80033ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80111ec:	bf00      	nop
 80111ee:	bd80      	pop	{r7, pc}
 80111f0:	2000014c 	.word	0x2000014c
 80111f4:	2000243c 	.word	0x2000243c
 80111f8:	20000034 	.word	0x20000034
 80111fc:	20000138 	.word	0x20000138

08011200 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011204:	2200      	movs	r2, #0
 8011206:	4905      	ldr	r1, [pc, #20]	@ (801121c <CDC_Init_FS+0x1c>)
 8011208:	4805      	ldr	r0, [pc, #20]	@ (8011220 <CDC_Init_FS+0x20>)
 801120a:	f7fe fdba 	bl	800fd82 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801120e:	4905      	ldr	r1, [pc, #20]	@ (8011224 <CDC_Init_FS+0x24>)
 8011210:	4803      	ldr	r0, [pc, #12]	@ (8011220 <CDC_Init_FS+0x20>)
 8011212:	f7fe fdd4 	bl	800fdbe <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011216:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011218:	4618      	mov	r0, r3
 801121a:	bd80      	pop	{r7, pc}
 801121c:	20002b0c 	.word	0x20002b0c
 8011220:	2000243c 	.word	0x2000243c
 8011224:	2000270c 	.word	0x2000270c

08011228 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011228:	b480      	push	{r7}
 801122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801122c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801122e:	4618      	mov	r0, r3
 8011230:	46bd      	mov	sp, r7
 8011232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011236:	4770      	bx	lr

08011238 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011238:	b480      	push	{r7}
 801123a:	b083      	sub	sp, #12
 801123c:	af00      	add	r7, sp, #0
 801123e:	4603      	mov	r3, r0
 8011240:	6039      	str	r1, [r7, #0]
 8011242:	71fb      	strb	r3, [r7, #7]
 8011244:	4613      	mov	r3, r2
 8011246:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011248:	79fb      	ldrb	r3, [r7, #7]
 801124a:	2b23      	cmp	r3, #35	@ 0x23
 801124c:	d84a      	bhi.n	80112e4 <CDC_Control_FS+0xac>
 801124e:	a201      	add	r2, pc, #4	@ (adr r2, 8011254 <CDC_Control_FS+0x1c>)
 8011250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011254:	080112e5 	.word	0x080112e5
 8011258:	080112e5 	.word	0x080112e5
 801125c:	080112e5 	.word	0x080112e5
 8011260:	080112e5 	.word	0x080112e5
 8011264:	080112e5 	.word	0x080112e5
 8011268:	080112e5 	.word	0x080112e5
 801126c:	080112e5 	.word	0x080112e5
 8011270:	080112e5 	.word	0x080112e5
 8011274:	080112e5 	.word	0x080112e5
 8011278:	080112e5 	.word	0x080112e5
 801127c:	080112e5 	.word	0x080112e5
 8011280:	080112e5 	.word	0x080112e5
 8011284:	080112e5 	.word	0x080112e5
 8011288:	080112e5 	.word	0x080112e5
 801128c:	080112e5 	.word	0x080112e5
 8011290:	080112e5 	.word	0x080112e5
 8011294:	080112e5 	.word	0x080112e5
 8011298:	080112e5 	.word	0x080112e5
 801129c:	080112e5 	.word	0x080112e5
 80112a0:	080112e5 	.word	0x080112e5
 80112a4:	080112e5 	.word	0x080112e5
 80112a8:	080112e5 	.word	0x080112e5
 80112ac:	080112e5 	.word	0x080112e5
 80112b0:	080112e5 	.word	0x080112e5
 80112b4:	080112e5 	.word	0x080112e5
 80112b8:	080112e5 	.word	0x080112e5
 80112bc:	080112e5 	.word	0x080112e5
 80112c0:	080112e5 	.word	0x080112e5
 80112c4:	080112e5 	.word	0x080112e5
 80112c8:	080112e5 	.word	0x080112e5
 80112cc:	080112e5 	.word	0x080112e5
 80112d0:	080112e5 	.word	0x080112e5
 80112d4:	080112e5 	.word	0x080112e5
 80112d8:	080112e5 	.word	0x080112e5
 80112dc:	080112e5 	.word	0x080112e5
 80112e0:	080112e5 	.word	0x080112e5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80112e4:	bf00      	nop
  }

  return (USBD_OK);
 80112e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	370c      	adds	r7, #12
 80112ec:	46bd      	mov	sp, r7
 80112ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f2:	4770      	bx	lr

080112f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b082      	sub	sp, #8
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	6078      	str	r0, [r7, #4]
 80112fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80112fe:	6879      	ldr	r1, [r7, #4]
 8011300:	4805      	ldr	r0, [pc, #20]	@ (8011318 <CDC_Receive_FS+0x24>)
 8011302:	f7fe fd5c 	bl	800fdbe <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011306:	4804      	ldr	r0, [pc, #16]	@ (8011318 <CDC_Receive_FS+0x24>)
 8011308:	f7fe fda2 	bl	800fe50 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801130c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801130e:	4618      	mov	r0, r3
 8011310:	3708      	adds	r7, #8
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
 8011316:	bf00      	nop
 8011318:	2000243c 	.word	0x2000243c

0801131c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801131c:	b580      	push	{r7, lr}
 801131e:	b084      	sub	sp, #16
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
 8011324:	460b      	mov	r3, r1
 8011326:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011328:	2300      	movs	r3, #0
 801132a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801132c:	4b0d      	ldr	r3, [pc, #52]	@ (8011364 <CDC_Transmit_FS+0x48>)
 801132e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011332:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801133a:	2b00      	cmp	r3, #0
 801133c:	d001      	beq.n	8011342 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801133e:	2301      	movs	r3, #1
 8011340:	e00b      	b.n	801135a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011342:	887b      	ldrh	r3, [r7, #2]
 8011344:	461a      	mov	r2, r3
 8011346:	6879      	ldr	r1, [r7, #4]
 8011348:	4806      	ldr	r0, [pc, #24]	@ (8011364 <CDC_Transmit_FS+0x48>)
 801134a:	f7fe fd1a 	bl	800fd82 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801134e:	4805      	ldr	r0, [pc, #20]	@ (8011364 <CDC_Transmit_FS+0x48>)
 8011350:	f7fe fd4e 	bl	800fdf0 <USBD_CDC_TransmitPacket>
 8011354:	4603      	mov	r3, r0
 8011356:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011358:	7bfb      	ldrb	r3, [r7, #15]
}
 801135a:	4618      	mov	r0, r3
 801135c:	3710      	adds	r7, #16
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}
 8011362:	bf00      	nop
 8011364:	2000243c 	.word	0x2000243c

08011368 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011368:	b480      	push	{r7}
 801136a:	b087      	sub	sp, #28
 801136c:	af00      	add	r7, sp, #0
 801136e:	60f8      	str	r0, [r7, #12]
 8011370:	60b9      	str	r1, [r7, #8]
 8011372:	4613      	mov	r3, r2
 8011374:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011376:	2300      	movs	r3, #0
 8011378:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801137a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801137e:	4618      	mov	r0, r3
 8011380:	371c      	adds	r7, #28
 8011382:	46bd      	mov	sp, r7
 8011384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011388:	4770      	bx	lr
	...

0801138c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801138c:	b480      	push	{r7}
 801138e:	b083      	sub	sp, #12
 8011390:	af00      	add	r7, sp, #0
 8011392:	4603      	mov	r3, r0
 8011394:	6039      	str	r1, [r7, #0]
 8011396:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	2212      	movs	r2, #18
 801139c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801139e:	4b03      	ldr	r3, [pc, #12]	@ (80113ac <USBD_CDC_DeviceDescriptor+0x20>)
}
 80113a0:	4618      	mov	r0, r3
 80113a2:	370c      	adds	r7, #12
 80113a4:	46bd      	mov	sp, r7
 80113a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113aa:	4770      	bx	lr
 80113ac:	2000016c 	.word	0x2000016c

080113b0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b083      	sub	sp, #12
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	4603      	mov	r3, r0
 80113b8:	6039      	str	r1, [r7, #0]
 80113ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80113bc:	683b      	ldr	r3, [r7, #0]
 80113be:	2204      	movs	r2, #4
 80113c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80113c2:	4b03      	ldr	r3, [pc, #12]	@ (80113d0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80113c4:	4618      	mov	r0, r3
 80113c6:	370c      	adds	r7, #12
 80113c8:	46bd      	mov	sp, r7
 80113ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ce:	4770      	bx	lr
 80113d0:	20000180 	.word	0x20000180

080113d4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
 80113da:	4603      	mov	r3, r0
 80113dc:	6039      	str	r1, [r7, #0]
 80113de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80113e0:	79fb      	ldrb	r3, [r7, #7]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d105      	bne.n	80113f2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80113e6:	683a      	ldr	r2, [r7, #0]
 80113e8:	4907      	ldr	r1, [pc, #28]	@ (8011408 <USBD_CDC_ProductStrDescriptor+0x34>)
 80113ea:	4808      	ldr	r0, [pc, #32]	@ (801140c <USBD_CDC_ProductStrDescriptor+0x38>)
 80113ec:	f7ff fd9b 	bl	8010f26 <USBD_GetString>
 80113f0:	e004      	b.n	80113fc <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80113f2:	683a      	ldr	r2, [r7, #0]
 80113f4:	4904      	ldr	r1, [pc, #16]	@ (8011408 <USBD_CDC_ProductStrDescriptor+0x34>)
 80113f6:	4805      	ldr	r0, [pc, #20]	@ (801140c <USBD_CDC_ProductStrDescriptor+0x38>)
 80113f8:	f7ff fd95 	bl	8010f26 <USBD_GetString>
  }
  return USBD_StrDesc;
 80113fc:	4b02      	ldr	r3, [pc, #8]	@ (8011408 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80113fe:	4618      	mov	r0, r3
 8011400:	3708      	adds	r7, #8
 8011402:	46bd      	mov	sp, r7
 8011404:	bd80      	pop	{r7, pc}
 8011406:	bf00      	nop
 8011408:	20002f0c 	.word	0x20002f0c
 801140c:	08014a8c 	.word	0x08014a8c

08011410 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011410:	b580      	push	{r7, lr}
 8011412:	b082      	sub	sp, #8
 8011414:	af00      	add	r7, sp, #0
 8011416:	4603      	mov	r3, r0
 8011418:	6039      	str	r1, [r7, #0]
 801141a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801141c:	683a      	ldr	r2, [r7, #0]
 801141e:	4904      	ldr	r1, [pc, #16]	@ (8011430 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8011420:	4804      	ldr	r0, [pc, #16]	@ (8011434 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8011422:	f7ff fd80 	bl	8010f26 <USBD_GetString>
  return USBD_StrDesc;
 8011426:	4b02      	ldr	r3, [pc, #8]	@ (8011430 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8011428:	4618      	mov	r0, r3
 801142a:	3708      	adds	r7, #8
 801142c:	46bd      	mov	sp, r7
 801142e:	bd80      	pop	{r7, pc}
 8011430:	20002f0c 	.word	0x20002f0c
 8011434:	08014aa4 	.word	0x08014aa4

08011438 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	4603      	mov	r3, r0
 8011440:	6039      	str	r1, [r7, #0]
 8011442:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011444:	683b      	ldr	r3, [r7, #0]
 8011446:	221a      	movs	r2, #26
 8011448:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801144a:	f000 f843 	bl	80114d4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801144e:	4b02      	ldr	r3, [pc, #8]	@ (8011458 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8011450:	4618      	mov	r0, r3
 8011452:	3708      	adds	r7, #8
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}
 8011458:	20000184 	.word	0x20000184

0801145c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b082      	sub	sp, #8
 8011460:	af00      	add	r7, sp, #0
 8011462:	4603      	mov	r3, r0
 8011464:	6039      	str	r1, [r7, #0]
 8011466:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011468:	79fb      	ldrb	r3, [r7, #7]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d105      	bne.n	801147a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801146e:	683a      	ldr	r2, [r7, #0]
 8011470:	4907      	ldr	r1, [pc, #28]	@ (8011490 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011472:	4808      	ldr	r0, [pc, #32]	@ (8011494 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011474:	f7ff fd57 	bl	8010f26 <USBD_GetString>
 8011478:	e004      	b.n	8011484 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801147a:	683a      	ldr	r2, [r7, #0]
 801147c:	4904      	ldr	r1, [pc, #16]	@ (8011490 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801147e:	4805      	ldr	r0, [pc, #20]	@ (8011494 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011480:	f7ff fd51 	bl	8010f26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011484:	4b02      	ldr	r3, [pc, #8]	@ (8011490 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8011486:	4618      	mov	r0, r3
 8011488:	3708      	adds	r7, #8
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}
 801148e:	bf00      	nop
 8011490:	20002f0c 	.word	0x20002f0c
 8011494:	08014ab8 	.word	0x08014ab8

08011498 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	af00      	add	r7, sp, #0
 801149e:	4603      	mov	r3, r0
 80114a0:	6039      	str	r1, [r7, #0]
 80114a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80114a4:	79fb      	ldrb	r3, [r7, #7]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d105      	bne.n	80114b6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80114aa:	683a      	ldr	r2, [r7, #0]
 80114ac:	4907      	ldr	r1, [pc, #28]	@ (80114cc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80114ae:	4808      	ldr	r0, [pc, #32]	@ (80114d0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80114b0:	f7ff fd39 	bl	8010f26 <USBD_GetString>
 80114b4:	e004      	b.n	80114c0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80114b6:	683a      	ldr	r2, [r7, #0]
 80114b8:	4904      	ldr	r1, [pc, #16]	@ (80114cc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80114ba:	4805      	ldr	r0, [pc, #20]	@ (80114d0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80114bc:	f7ff fd33 	bl	8010f26 <USBD_GetString>
  }
  return USBD_StrDesc;
 80114c0:	4b02      	ldr	r3, [pc, #8]	@ (80114cc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80114c2:	4618      	mov	r0, r3
 80114c4:	3708      	adds	r7, #8
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}
 80114ca:	bf00      	nop
 80114cc:	20002f0c 	.word	0x20002f0c
 80114d0:	08014ac4 	.word	0x08014ac4

080114d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80114da:	4b0f      	ldr	r3, [pc, #60]	@ (8011518 <Get_SerialNum+0x44>)
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80114e0:	4b0e      	ldr	r3, [pc, #56]	@ (801151c <Get_SerialNum+0x48>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80114e6:	4b0e      	ldr	r3, [pc, #56]	@ (8011520 <Get_SerialNum+0x4c>)
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80114ec:	68fa      	ldr	r2, [r7, #12]
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	4413      	add	r3, r2
 80114f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d009      	beq.n	801150e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80114fa:	2208      	movs	r2, #8
 80114fc:	4909      	ldr	r1, [pc, #36]	@ (8011524 <Get_SerialNum+0x50>)
 80114fe:	68f8      	ldr	r0, [r7, #12]
 8011500:	f000 f814 	bl	801152c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011504:	2204      	movs	r2, #4
 8011506:	4908      	ldr	r1, [pc, #32]	@ (8011528 <Get_SerialNum+0x54>)
 8011508:	68b8      	ldr	r0, [r7, #8]
 801150a:	f000 f80f 	bl	801152c <IntToUnicode>
  }
}
 801150e:	bf00      	nop
 8011510:	3710      	adds	r7, #16
 8011512:	46bd      	mov	sp, r7
 8011514:	bd80      	pop	{r7, pc}
 8011516:	bf00      	nop
 8011518:	1fff7590 	.word	0x1fff7590
 801151c:	1fff7594 	.word	0x1fff7594
 8011520:	1fff7598 	.word	0x1fff7598
 8011524:	20000186 	.word	0x20000186
 8011528:	20000196 	.word	0x20000196

0801152c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801152c:	b480      	push	{r7}
 801152e:	b087      	sub	sp, #28
 8011530:	af00      	add	r7, sp, #0
 8011532:	60f8      	str	r0, [r7, #12]
 8011534:	60b9      	str	r1, [r7, #8]
 8011536:	4613      	mov	r3, r2
 8011538:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801153a:	2300      	movs	r3, #0
 801153c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801153e:	2300      	movs	r3, #0
 8011540:	75fb      	strb	r3, [r7, #23]
 8011542:	e027      	b.n	8011594 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	0f1b      	lsrs	r3, r3, #28
 8011548:	2b09      	cmp	r3, #9
 801154a:	d80b      	bhi.n	8011564 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	0f1b      	lsrs	r3, r3, #28
 8011550:	b2da      	uxtb	r2, r3
 8011552:	7dfb      	ldrb	r3, [r7, #23]
 8011554:	005b      	lsls	r3, r3, #1
 8011556:	4619      	mov	r1, r3
 8011558:	68bb      	ldr	r3, [r7, #8]
 801155a:	440b      	add	r3, r1
 801155c:	3230      	adds	r2, #48	@ 0x30
 801155e:	b2d2      	uxtb	r2, r2
 8011560:	701a      	strb	r2, [r3, #0]
 8011562:	e00a      	b.n	801157a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	0f1b      	lsrs	r3, r3, #28
 8011568:	b2da      	uxtb	r2, r3
 801156a:	7dfb      	ldrb	r3, [r7, #23]
 801156c:	005b      	lsls	r3, r3, #1
 801156e:	4619      	mov	r1, r3
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	440b      	add	r3, r1
 8011574:	3237      	adds	r2, #55	@ 0x37
 8011576:	b2d2      	uxtb	r2, r2
 8011578:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	011b      	lsls	r3, r3, #4
 801157e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011580:	7dfb      	ldrb	r3, [r7, #23]
 8011582:	005b      	lsls	r3, r3, #1
 8011584:	3301      	adds	r3, #1
 8011586:	68ba      	ldr	r2, [r7, #8]
 8011588:	4413      	add	r3, r2
 801158a:	2200      	movs	r2, #0
 801158c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801158e:	7dfb      	ldrb	r3, [r7, #23]
 8011590:	3301      	adds	r3, #1
 8011592:	75fb      	strb	r3, [r7, #23]
 8011594:	7dfa      	ldrb	r2, [r7, #23]
 8011596:	79fb      	ldrb	r3, [r7, #7]
 8011598:	429a      	cmp	r2, r3
 801159a:	d3d3      	bcc.n	8011544 <IntToUnicode+0x18>
  }
}
 801159c:	bf00      	nop
 801159e:	bf00      	nop
 80115a0:	371c      	adds	r7, #28
 80115a2:	46bd      	mov	sp, r7
 80115a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a8:	4770      	bx	lr
	...

080115ac <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b094      	sub	sp, #80	@ 0x50
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80115b4:	f107 030c 	add.w	r3, r7, #12
 80115b8:	2244      	movs	r2, #68	@ 0x44
 80115ba:	2100      	movs	r1, #0
 80115bc:	4618      	mov	r0, r3
 80115be:	f001 f8c6 	bl	801274e <memset>
  if(pcdHandle->Instance==USB)
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	4a15      	ldr	r2, [pc, #84]	@ (801161c <HAL_PCD_MspInit+0x70>)
 80115c8:	4293      	cmp	r3, r2
 80115ca:	d123      	bne.n	8011614 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80115cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80115d0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80115d2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80115d6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80115d8:	f107 030c 	add.w	r3, r7, #12
 80115dc:	4618      	mov	r0, r3
 80115de:	f7fa fa8b 	bl	800baf8 <HAL_RCCEx_PeriphCLKConfig>
 80115e2:	4603      	mov	r3, r0
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d001      	beq.n	80115ec <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80115e8:	f7f1 ff00 	bl	80033ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80115ec:	4b0c      	ldr	r3, [pc, #48]	@ (8011620 <HAL_PCD_MspInit+0x74>)
 80115ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115f0:	4a0b      	ldr	r2, [pc, #44]	@ (8011620 <HAL_PCD_MspInit+0x74>)
 80115f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80115f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80115f8:	4b09      	ldr	r3, [pc, #36]	@ (8011620 <HAL_PCD_MspInit+0x74>)
 80115fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011600:	60bb      	str	r3, [r7, #8]
 8011602:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011604:	2200      	movs	r2, #0
 8011606:	2100      	movs	r1, #0
 8011608:	2014      	movs	r0, #20
 801160a:	f7f6 f8b4 	bl	8007776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801160e:	2014      	movs	r0, #20
 8011610:	f7f6 f8cb 	bl	80077aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011614:	bf00      	nop
 8011616:	3750      	adds	r7, #80	@ 0x50
 8011618:	46bd      	mov	sp, r7
 801161a:	bd80      	pop	{r7, pc}
 801161c:	40005c00 	.word	0x40005c00
 8011620:	40021000 	.word	0x40021000

08011624 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011624:	b580      	push	{r7, lr}
 8011626:	b082      	sub	sp, #8
 8011628:	af00      	add	r7, sp, #0
 801162a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8011638:	4619      	mov	r1, r3
 801163a:	4610      	mov	r0, r2
 801163c:	f7fe fcd4 	bl	800ffe8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8011640:	bf00      	nop
 8011642:	3708      	adds	r7, #8
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}

08011648 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b082      	sub	sp, #8
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
 8011650:	460b      	mov	r3, r1
 8011652:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801165a:	78fa      	ldrb	r2, [r7, #3]
 801165c:	6879      	ldr	r1, [r7, #4]
 801165e:	4613      	mov	r3, r2
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	4413      	add	r3, r2
 8011664:	00db      	lsls	r3, r3, #3
 8011666:	440b      	add	r3, r1
 8011668:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801166c:	681a      	ldr	r2, [r3, #0]
 801166e:	78fb      	ldrb	r3, [r7, #3]
 8011670:	4619      	mov	r1, r3
 8011672:	f7fe fd0e 	bl	8010092 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8011676:	bf00      	nop
 8011678:	3708      	adds	r7, #8
 801167a:	46bd      	mov	sp, r7
 801167c:	bd80      	pop	{r7, pc}

0801167e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801167e:	b580      	push	{r7, lr}
 8011680:	b082      	sub	sp, #8
 8011682:	af00      	add	r7, sp, #0
 8011684:	6078      	str	r0, [r7, #4]
 8011686:	460b      	mov	r3, r1
 8011688:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011690:	78fa      	ldrb	r2, [r7, #3]
 8011692:	6879      	ldr	r1, [r7, #4]
 8011694:	4613      	mov	r3, r2
 8011696:	009b      	lsls	r3, r3, #2
 8011698:	4413      	add	r3, r2
 801169a:	00db      	lsls	r3, r3, #3
 801169c:	440b      	add	r3, r1
 801169e:	3324      	adds	r3, #36	@ 0x24
 80116a0:	681a      	ldr	r2, [r3, #0]
 80116a2:	78fb      	ldrb	r3, [r7, #3]
 80116a4:	4619      	mov	r1, r3
 80116a6:	f7fe fd57 	bl	8010158 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80116aa:	bf00      	nop
 80116ac:	3708      	adds	r7, #8
 80116ae:	46bd      	mov	sp, r7
 80116b0:	bd80      	pop	{r7, pc}

080116b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116b2:	b580      	push	{r7, lr}
 80116b4:	b082      	sub	sp, #8
 80116b6:	af00      	add	r7, sp, #0
 80116b8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116c0:	4618      	mov	r0, r3
 80116c2:	f7fe fe6b 	bl	801039c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80116c6:	bf00      	nop
 80116c8:	3708      	adds	r7, #8
 80116ca:	46bd      	mov	sp, r7
 80116cc:	bd80      	pop	{r7, pc}

080116ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116ce:	b580      	push	{r7, lr}
 80116d0:	b084      	sub	sp, #16
 80116d2:	af00      	add	r7, sp, #0
 80116d4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80116d6:	2301      	movs	r3, #1
 80116d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	795b      	ldrb	r3, [r3, #5]
 80116de:	2b02      	cmp	r3, #2
 80116e0:	d001      	beq.n	80116e6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80116e2:	f7f1 fe83 	bl	80033ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116ec:	7bfa      	ldrb	r2, [r7, #15]
 80116ee:	4611      	mov	r1, r2
 80116f0:	4618      	mov	r0, r3
 80116f2:	f7fe fe15 	bl	8010320 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80116fc:	4618      	mov	r0, r3
 80116fe:	f7fe fdc1 	bl	8010284 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011702:	bf00      	nop
 8011704:	3710      	adds	r7, #16
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
	...

0801170c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801171a:	4618      	mov	r0, r3
 801171c:	f7fe fe10 	bl	8010340 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	7a5b      	ldrb	r3, [r3, #9]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d005      	beq.n	8011734 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011728:	4b04      	ldr	r3, [pc, #16]	@ (801173c <HAL_PCD_SuspendCallback+0x30>)
 801172a:	691b      	ldr	r3, [r3, #16]
 801172c:	4a03      	ldr	r2, [pc, #12]	@ (801173c <HAL_PCD_SuspendCallback+0x30>)
 801172e:	f043 0306 	orr.w	r3, r3, #6
 8011732:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8011734:	bf00      	nop
 8011736:	3708      	adds	r7, #8
 8011738:	46bd      	mov	sp, r7
 801173a:	bd80      	pop	{r7, pc}
 801173c:	e000ed00 	.word	0xe000ed00

08011740 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b082      	sub	sp, #8
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	7a5b      	ldrb	r3, [r3, #9]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d007      	beq.n	8011760 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011750:	4b08      	ldr	r3, [pc, #32]	@ (8011774 <HAL_PCD_ResumeCallback+0x34>)
 8011752:	691b      	ldr	r3, [r3, #16]
 8011754:	4a07      	ldr	r2, [pc, #28]	@ (8011774 <HAL_PCD_ResumeCallback+0x34>)
 8011756:	f023 0306 	bic.w	r3, r3, #6
 801175a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801175c:	f000 f9f8 	bl	8011b50 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011766:	4618      	mov	r0, r3
 8011768:	f7fe fe00 	bl	801036c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 801176c:	bf00      	nop
 801176e:	3708      	adds	r7, #8
 8011770:	46bd      	mov	sp, r7
 8011772:	bd80      	pop	{r7, pc}
 8011774:	e000ed00 	.word	0xe000ed00

08011778 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b082      	sub	sp, #8
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011780:	4a2b      	ldr	r2, [pc, #172]	@ (8011830 <USBD_LL_Init+0xb8>)
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	4a29      	ldr	r2, [pc, #164]	@ (8011830 <USBD_LL_Init+0xb8>)
 801178c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011790:	4b27      	ldr	r3, [pc, #156]	@ (8011830 <USBD_LL_Init+0xb8>)
 8011792:	4a28      	ldr	r2, [pc, #160]	@ (8011834 <USBD_LL_Init+0xbc>)
 8011794:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011796:	4b26      	ldr	r3, [pc, #152]	@ (8011830 <USBD_LL_Init+0xb8>)
 8011798:	2208      	movs	r2, #8
 801179a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801179c:	4b24      	ldr	r3, [pc, #144]	@ (8011830 <USBD_LL_Init+0xb8>)
 801179e:	2202      	movs	r2, #2
 80117a0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80117a2:	4b23      	ldr	r3, [pc, #140]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117a4:	2202      	movs	r2, #2
 80117a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80117a8:	4b21      	ldr	r3, [pc, #132]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117aa:	2200      	movs	r2, #0
 80117ac:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80117ae:	4b20      	ldr	r3, [pc, #128]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117b0:	2200      	movs	r2, #0
 80117b2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80117b4:	4b1e      	ldr	r3, [pc, #120]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117b6:	2200      	movs	r2, #0
 80117b8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80117ba:	4b1d      	ldr	r3, [pc, #116]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117bc:	2200      	movs	r2, #0
 80117be:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80117c0:	481b      	ldr	r0, [pc, #108]	@ (8011830 <USBD_LL_Init+0xb8>)
 80117c2:	f7f7 feb6 	bl	8009532 <HAL_PCD_Init>
 80117c6:	4603      	mov	r3, r0
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d001      	beq.n	80117d0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80117cc:	f7f1 fe0e 	bl	80033ec <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80117d6:	2318      	movs	r3, #24
 80117d8:	2200      	movs	r2, #0
 80117da:	2100      	movs	r1, #0
 80117dc:	f7f9 fb3d 	bl	800ae5a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80117e6:	2358      	movs	r3, #88	@ 0x58
 80117e8:	2200      	movs	r2, #0
 80117ea:	2180      	movs	r1, #128	@ 0x80
 80117ec:	f7f9 fb35 	bl	800ae5a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80117f6:	23c0      	movs	r3, #192	@ 0xc0
 80117f8:	2200      	movs	r2, #0
 80117fa:	2181      	movs	r1, #129	@ 0x81
 80117fc:	f7f9 fb2d 	bl	800ae5a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011806:	f44f 7388 	mov.w	r3, #272	@ 0x110
 801180a:	2200      	movs	r2, #0
 801180c:	2101      	movs	r1, #1
 801180e:	f7f9 fb24 	bl	800ae5a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011818:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801181c:	2200      	movs	r2, #0
 801181e:	2182      	movs	r1, #130	@ 0x82
 8011820:	f7f9 fb1b 	bl	800ae5a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011824:	2300      	movs	r3, #0
}
 8011826:	4618      	mov	r0, r3
 8011828:	3708      	adds	r7, #8
 801182a:	46bd      	mov	sp, r7
 801182c:	bd80      	pop	{r7, pc}
 801182e:	bf00      	nop
 8011830:	2000310c 	.word	0x2000310c
 8011834:	40005c00 	.word	0x40005c00

08011838 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b084      	sub	sp, #16
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011840:	2300      	movs	r3, #0
 8011842:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011844:	2300      	movs	r3, #0
 8011846:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801184e:	4618      	mov	r0, r3
 8011850:	f7f7 ff3d 	bl	80096ce <HAL_PCD_Start>
 8011854:	4603      	mov	r3, r0
 8011856:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011858:	7bfb      	ldrb	r3, [r7, #15]
 801185a:	4618      	mov	r0, r3
 801185c:	f000 f97e 	bl	8011b5c <USBD_Get_USB_Status>
 8011860:	4603      	mov	r3, r0
 8011862:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011864:	7bbb      	ldrb	r3, [r7, #14]
}
 8011866:	4618      	mov	r0, r3
 8011868:	3710      	adds	r7, #16
 801186a:	46bd      	mov	sp, r7
 801186c:	bd80      	pop	{r7, pc}

0801186e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801186e:	b580      	push	{r7, lr}
 8011870:	b084      	sub	sp, #16
 8011872:	af00      	add	r7, sp, #0
 8011874:	6078      	str	r0, [r7, #4]
 8011876:	4608      	mov	r0, r1
 8011878:	4611      	mov	r1, r2
 801187a:	461a      	mov	r2, r3
 801187c:	4603      	mov	r3, r0
 801187e:	70fb      	strb	r3, [r7, #3]
 8011880:	460b      	mov	r3, r1
 8011882:	70bb      	strb	r3, [r7, #2]
 8011884:	4613      	mov	r3, r2
 8011886:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011888:	2300      	movs	r3, #0
 801188a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801188c:	2300      	movs	r3, #0
 801188e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011896:	78bb      	ldrb	r3, [r7, #2]
 8011898:	883a      	ldrh	r2, [r7, #0]
 801189a:	78f9      	ldrb	r1, [r7, #3]
 801189c:	f7f8 f884 	bl	80099a8 <HAL_PCD_EP_Open>
 80118a0:	4603      	mov	r3, r0
 80118a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118a4:	7bfb      	ldrb	r3, [r7, #15]
 80118a6:	4618      	mov	r0, r3
 80118a8:	f000 f958 	bl	8011b5c <USBD_Get_USB_Status>
 80118ac:	4603      	mov	r3, r0
 80118ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80118b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80118b2:	4618      	mov	r0, r3
 80118b4:	3710      	adds	r7, #16
 80118b6:	46bd      	mov	sp, r7
 80118b8:	bd80      	pop	{r7, pc}

080118ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80118ba:	b580      	push	{r7, lr}
 80118bc:	b084      	sub	sp, #16
 80118be:	af00      	add	r7, sp, #0
 80118c0:	6078      	str	r0, [r7, #4]
 80118c2:	460b      	mov	r3, r1
 80118c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80118c6:	2300      	movs	r3, #0
 80118c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80118ca:	2300      	movs	r3, #0
 80118cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80118d4:	78fa      	ldrb	r2, [r7, #3]
 80118d6:	4611      	mov	r1, r2
 80118d8:	4618      	mov	r0, r3
 80118da:	f7f8 f8c4 	bl	8009a66 <HAL_PCD_EP_Close>
 80118de:	4603      	mov	r3, r0
 80118e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80118e2:	7bfb      	ldrb	r3, [r7, #15]
 80118e4:	4618      	mov	r0, r3
 80118e6:	f000 f939 	bl	8011b5c <USBD_Get_USB_Status>
 80118ea:	4603      	mov	r3, r0
 80118ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80118ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80118f0:	4618      	mov	r0, r3
 80118f2:	3710      	adds	r7, #16
 80118f4:	46bd      	mov	sp, r7
 80118f6:	bd80      	pop	{r7, pc}

080118f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b084      	sub	sp, #16
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
 8011900:	460b      	mov	r3, r1
 8011902:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011904:	2300      	movs	r3, #0
 8011906:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011908:	2300      	movs	r3, #0
 801190a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011912:	78fa      	ldrb	r2, [r7, #3]
 8011914:	4611      	mov	r1, r2
 8011916:	4618      	mov	r0, r3
 8011918:	f7f8 f96d 	bl	8009bf6 <HAL_PCD_EP_SetStall>
 801191c:	4603      	mov	r3, r0
 801191e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011920:	7bfb      	ldrb	r3, [r7, #15]
 8011922:	4618      	mov	r0, r3
 8011924:	f000 f91a 	bl	8011b5c <USBD_Get_USB_Status>
 8011928:	4603      	mov	r3, r0
 801192a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801192c:	7bbb      	ldrb	r3, [r7, #14]
}
 801192e:	4618      	mov	r0, r3
 8011930:	3710      	adds	r7, #16
 8011932:	46bd      	mov	sp, r7
 8011934:	bd80      	pop	{r7, pc}

08011936 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011936:	b580      	push	{r7, lr}
 8011938:	b084      	sub	sp, #16
 801193a:	af00      	add	r7, sp, #0
 801193c:	6078      	str	r0, [r7, #4]
 801193e:	460b      	mov	r3, r1
 8011940:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011942:	2300      	movs	r3, #0
 8011944:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011946:	2300      	movs	r3, #0
 8011948:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011950:	78fa      	ldrb	r2, [r7, #3]
 8011952:	4611      	mov	r1, r2
 8011954:	4618      	mov	r0, r3
 8011956:	f7f8 f9a0 	bl	8009c9a <HAL_PCD_EP_ClrStall>
 801195a:	4603      	mov	r3, r0
 801195c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801195e:	7bfb      	ldrb	r3, [r7, #15]
 8011960:	4618      	mov	r0, r3
 8011962:	f000 f8fb 	bl	8011b5c <USBD_Get_USB_Status>
 8011966:	4603      	mov	r3, r0
 8011968:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801196a:	7bbb      	ldrb	r3, [r7, #14]
}
 801196c:	4618      	mov	r0, r3
 801196e:	3710      	adds	r7, #16
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}

08011974 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011974:	b480      	push	{r7}
 8011976:	b085      	sub	sp, #20
 8011978:	af00      	add	r7, sp, #0
 801197a:	6078      	str	r0, [r7, #4]
 801197c:	460b      	mov	r3, r1
 801197e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011986:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801198c:	2b00      	cmp	r3, #0
 801198e:	da0b      	bge.n	80119a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011990:	78fb      	ldrb	r3, [r7, #3]
 8011992:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011996:	68f9      	ldr	r1, [r7, #12]
 8011998:	4613      	mov	r3, r2
 801199a:	009b      	lsls	r3, r3, #2
 801199c:	4413      	add	r3, r2
 801199e:	00db      	lsls	r3, r3, #3
 80119a0:	440b      	add	r3, r1
 80119a2:	3312      	adds	r3, #18
 80119a4:	781b      	ldrb	r3, [r3, #0]
 80119a6:	e00b      	b.n	80119c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80119a8:	78fb      	ldrb	r3, [r7, #3]
 80119aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80119ae:	68f9      	ldr	r1, [r7, #12]
 80119b0:	4613      	mov	r3, r2
 80119b2:	009b      	lsls	r3, r3, #2
 80119b4:	4413      	add	r3, r2
 80119b6:	00db      	lsls	r3, r3, #3
 80119b8:	440b      	add	r3, r1
 80119ba:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80119be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3714      	adds	r7, #20
 80119c4:	46bd      	mov	sp, r7
 80119c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ca:	4770      	bx	lr

080119cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b084      	sub	sp, #16
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
 80119d4:	460b      	mov	r3, r1
 80119d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80119d8:	2300      	movs	r3, #0
 80119da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80119dc:	2300      	movs	r3, #0
 80119de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80119e6:	78fa      	ldrb	r2, [r7, #3]
 80119e8:	4611      	mov	r1, r2
 80119ea:	4618      	mov	r0, r3
 80119ec:	f7f7 ffb8 	bl	8009960 <HAL_PCD_SetAddress>
 80119f0:	4603      	mov	r3, r0
 80119f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80119f4:	7bfb      	ldrb	r3, [r7, #15]
 80119f6:	4618      	mov	r0, r3
 80119f8:	f000 f8b0 	bl	8011b5c <USBD_Get_USB_Status>
 80119fc:	4603      	mov	r3, r0
 80119fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a00:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a02:	4618      	mov	r0, r3
 8011a04:	3710      	adds	r7, #16
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}

08011a0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011a0a:	b580      	push	{r7, lr}
 8011a0c:	b086      	sub	sp, #24
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	60f8      	str	r0, [r7, #12]
 8011a12:	607a      	str	r2, [r7, #4]
 8011a14:	603b      	str	r3, [r7, #0]
 8011a16:	460b      	mov	r3, r1
 8011a18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a1e:	2300      	movs	r3, #0
 8011a20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011a28:	7af9      	ldrb	r1, [r7, #11]
 8011a2a:	683b      	ldr	r3, [r7, #0]
 8011a2c:	687a      	ldr	r2, [r7, #4]
 8011a2e:	f7f8 f8ab 	bl	8009b88 <HAL_PCD_EP_Transmit>
 8011a32:	4603      	mov	r3, r0
 8011a34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a36:	7dfb      	ldrb	r3, [r7, #23]
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f000 f88f 	bl	8011b5c <USBD_Get_USB_Status>
 8011a3e:	4603      	mov	r3, r0
 8011a40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011a42:	7dbb      	ldrb	r3, [r7, #22]
}
 8011a44:	4618      	mov	r0, r3
 8011a46:	3718      	adds	r7, #24
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	bd80      	pop	{r7, pc}

08011a4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b086      	sub	sp, #24
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	60f8      	str	r0, [r7, #12]
 8011a54:	607a      	str	r2, [r7, #4]
 8011a56:	603b      	str	r3, [r7, #0]
 8011a58:	460b      	mov	r3, r1
 8011a5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a60:	2300      	movs	r3, #0
 8011a62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011a6a:	7af9      	ldrb	r1, [r7, #11]
 8011a6c:	683b      	ldr	r3, [r7, #0]
 8011a6e:	687a      	ldr	r2, [r7, #4]
 8011a70:	f7f8 f841 	bl	8009af6 <HAL_PCD_EP_Receive>
 8011a74:	4603      	mov	r3, r0
 8011a76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a78:	7dfb      	ldrb	r3, [r7, #23]
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f000 f86e 	bl	8011b5c <USBD_Get_USB_Status>
 8011a80:	4603      	mov	r3, r0
 8011a82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011a84:	7dbb      	ldrb	r3, [r7, #22]
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	3718      	adds	r7, #24
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}

08011a8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011a8e:	b580      	push	{r7, lr}
 8011a90:	b082      	sub	sp, #8
 8011a92:	af00      	add	r7, sp, #0
 8011a94:	6078      	str	r0, [r7, #4]
 8011a96:	460b      	mov	r3, r1
 8011a98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011aa0:	78fa      	ldrb	r2, [r7, #3]
 8011aa2:	4611      	mov	r1, r2
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f7f8 f857 	bl	8009b58 <HAL_PCD_EP_GetRxCount>
 8011aaa:	4603      	mov	r3, r0
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	3708      	adds	r7, #8
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}

08011ab4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b082      	sub	sp, #8
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
 8011abc:	460b      	mov	r3, r1
 8011abe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8011ac0:	78fb      	ldrb	r3, [r7, #3]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d002      	beq.n	8011acc <HAL_PCDEx_LPM_Callback+0x18>
 8011ac6:	2b01      	cmp	r3, #1
 8011ac8:	d013      	beq.n	8011af2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8011aca:	e023      	b.n	8011b14 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	7a5b      	ldrb	r3, [r3, #9]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d007      	beq.n	8011ae4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011ad4:	f000 f83c 	bl	8011b50 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011ad8:	4b10      	ldr	r3, [pc, #64]	@ (8011b1c <HAL_PCDEx_LPM_Callback+0x68>)
 8011ada:	691b      	ldr	r3, [r3, #16]
 8011adc:	4a0f      	ldr	r2, [pc, #60]	@ (8011b1c <HAL_PCDEx_LPM_Callback+0x68>)
 8011ade:	f023 0306 	bic.w	r3, r3, #6
 8011ae2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011aea:	4618      	mov	r0, r3
 8011aec:	f7fe fc3e 	bl	801036c <USBD_LL_Resume>
    break;
 8011af0:	e010      	b.n	8011b14 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011af8:	4618      	mov	r0, r3
 8011afa:	f7fe fc21 	bl	8010340 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	7a5b      	ldrb	r3, [r3, #9]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d005      	beq.n	8011b12 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b06:	4b05      	ldr	r3, [pc, #20]	@ (8011b1c <HAL_PCDEx_LPM_Callback+0x68>)
 8011b08:	691b      	ldr	r3, [r3, #16]
 8011b0a:	4a04      	ldr	r2, [pc, #16]	@ (8011b1c <HAL_PCDEx_LPM_Callback+0x68>)
 8011b0c:	f043 0306 	orr.w	r3, r3, #6
 8011b10:	6113      	str	r3, [r2, #16]
    break;
 8011b12:	bf00      	nop
}
 8011b14:	bf00      	nop
 8011b16:	3708      	adds	r7, #8
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	bd80      	pop	{r7, pc}
 8011b1c:	e000ed00 	.word	0xe000ed00

08011b20 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011b20:	b480      	push	{r7}
 8011b22:	b083      	sub	sp, #12
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011b28:	4b03      	ldr	r3, [pc, #12]	@ (8011b38 <USBD_static_malloc+0x18>)
}
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	370c      	adds	r7, #12
 8011b2e:	46bd      	mov	sp, r7
 8011b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b34:	4770      	bx	lr
 8011b36:	bf00      	nop
 8011b38:	200033e8 	.word	0x200033e8

08011b3c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011b3c:	b480      	push	{r7}
 8011b3e:	b083      	sub	sp, #12
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]

}
 8011b44:	bf00      	nop
 8011b46:	370c      	adds	r7, #12
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4e:	4770      	bx	lr

08011b50 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011b54:	f7f1 f9a6 	bl	8002ea4 <SystemClock_Config>
}
 8011b58:	bf00      	nop
 8011b5a:	bd80      	pop	{r7, pc}

08011b5c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011b5c:	b480      	push	{r7}
 8011b5e:	b085      	sub	sp, #20
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	4603      	mov	r3, r0
 8011b64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b66:	2300      	movs	r3, #0
 8011b68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011b6a:	79fb      	ldrb	r3, [r7, #7]
 8011b6c:	2b03      	cmp	r3, #3
 8011b6e:	d817      	bhi.n	8011ba0 <USBD_Get_USB_Status+0x44>
 8011b70:	a201      	add	r2, pc, #4	@ (adr r2, 8011b78 <USBD_Get_USB_Status+0x1c>)
 8011b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b76:	bf00      	nop
 8011b78:	08011b89 	.word	0x08011b89
 8011b7c:	08011b8f 	.word	0x08011b8f
 8011b80:	08011b95 	.word	0x08011b95
 8011b84:	08011b9b 	.word	0x08011b9b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011b88:	2300      	movs	r3, #0
 8011b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8011b8c:	e00b      	b.n	8011ba6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011b8e:	2303      	movs	r3, #3
 8011b90:	73fb      	strb	r3, [r7, #15]
    break;
 8011b92:	e008      	b.n	8011ba6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011b94:	2301      	movs	r3, #1
 8011b96:	73fb      	strb	r3, [r7, #15]
    break;
 8011b98:	e005      	b.n	8011ba6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011b9a:	2303      	movs	r3, #3
 8011b9c:	73fb      	strb	r3, [r7, #15]
    break;
 8011b9e:	e002      	b.n	8011ba6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011ba0:	2303      	movs	r3, #3
 8011ba2:	73fb      	strb	r3, [r7, #15]
    break;
 8011ba4:	bf00      	nop
  }
  return usb_status;
 8011ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	3714      	adds	r7, #20
 8011bac:	46bd      	mov	sp, r7
 8011bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb2:	4770      	bx	lr

08011bb4 <__cvt>:
 8011bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011bb8:	ec57 6b10 	vmov	r6, r7, d0
 8011bbc:	2f00      	cmp	r7, #0
 8011bbe:	460c      	mov	r4, r1
 8011bc0:	4619      	mov	r1, r3
 8011bc2:	463b      	mov	r3, r7
 8011bc4:	bfbb      	ittet	lt
 8011bc6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011bca:	461f      	movlt	r7, r3
 8011bcc:	2300      	movge	r3, #0
 8011bce:	232d      	movlt	r3, #45	@ 0x2d
 8011bd0:	700b      	strb	r3, [r1, #0]
 8011bd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011bd4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011bd8:	4691      	mov	r9, r2
 8011bda:	f023 0820 	bic.w	r8, r3, #32
 8011bde:	bfbc      	itt	lt
 8011be0:	4632      	movlt	r2, r6
 8011be2:	4616      	movlt	r6, r2
 8011be4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011be8:	d005      	beq.n	8011bf6 <__cvt+0x42>
 8011bea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011bee:	d100      	bne.n	8011bf2 <__cvt+0x3e>
 8011bf0:	3401      	adds	r4, #1
 8011bf2:	2102      	movs	r1, #2
 8011bf4:	e000      	b.n	8011bf8 <__cvt+0x44>
 8011bf6:	2103      	movs	r1, #3
 8011bf8:	ab03      	add	r3, sp, #12
 8011bfa:	9301      	str	r3, [sp, #4]
 8011bfc:	ab02      	add	r3, sp, #8
 8011bfe:	9300      	str	r3, [sp, #0]
 8011c00:	ec47 6b10 	vmov	d0, r6, r7
 8011c04:	4653      	mov	r3, sl
 8011c06:	4622      	mov	r2, r4
 8011c08:	f000 feba 	bl	8012980 <_dtoa_r>
 8011c0c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011c10:	4605      	mov	r5, r0
 8011c12:	d119      	bne.n	8011c48 <__cvt+0x94>
 8011c14:	f019 0f01 	tst.w	r9, #1
 8011c18:	d00e      	beq.n	8011c38 <__cvt+0x84>
 8011c1a:	eb00 0904 	add.w	r9, r0, r4
 8011c1e:	2200      	movs	r2, #0
 8011c20:	2300      	movs	r3, #0
 8011c22:	4630      	mov	r0, r6
 8011c24:	4639      	mov	r1, r7
 8011c26:	f7ee ff77 	bl	8000b18 <__aeabi_dcmpeq>
 8011c2a:	b108      	cbz	r0, 8011c30 <__cvt+0x7c>
 8011c2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8011c30:	2230      	movs	r2, #48	@ 0x30
 8011c32:	9b03      	ldr	r3, [sp, #12]
 8011c34:	454b      	cmp	r3, r9
 8011c36:	d31e      	bcc.n	8011c76 <__cvt+0xc2>
 8011c38:	9b03      	ldr	r3, [sp, #12]
 8011c3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c3c:	1b5b      	subs	r3, r3, r5
 8011c3e:	4628      	mov	r0, r5
 8011c40:	6013      	str	r3, [r2, #0]
 8011c42:	b004      	add	sp, #16
 8011c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011c4c:	eb00 0904 	add.w	r9, r0, r4
 8011c50:	d1e5      	bne.n	8011c1e <__cvt+0x6a>
 8011c52:	7803      	ldrb	r3, [r0, #0]
 8011c54:	2b30      	cmp	r3, #48	@ 0x30
 8011c56:	d10a      	bne.n	8011c6e <__cvt+0xba>
 8011c58:	2200      	movs	r2, #0
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	4630      	mov	r0, r6
 8011c5e:	4639      	mov	r1, r7
 8011c60:	f7ee ff5a 	bl	8000b18 <__aeabi_dcmpeq>
 8011c64:	b918      	cbnz	r0, 8011c6e <__cvt+0xba>
 8011c66:	f1c4 0401 	rsb	r4, r4, #1
 8011c6a:	f8ca 4000 	str.w	r4, [sl]
 8011c6e:	f8da 3000 	ldr.w	r3, [sl]
 8011c72:	4499      	add	r9, r3
 8011c74:	e7d3      	b.n	8011c1e <__cvt+0x6a>
 8011c76:	1c59      	adds	r1, r3, #1
 8011c78:	9103      	str	r1, [sp, #12]
 8011c7a:	701a      	strb	r2, [r3, #0]
 8011c7c:	e7d9      	b.n	8011c32 <__cvt+0x7e>

08011c7e <__exponent>:
 8011c7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c80:	2900      	cmp	r1, #0
 8011c82:	bfba      	itte	lt
 8011c84:	4249      	neglt	r1, r1
 8011c86:	232d      	movlt	r3, #45	@ 0x2d
 8011c88:	232b      	movge	r3, #43	@ 0x2b
 8011c8a:	2909      	cmp	r1, #9
 8011c8c:	7002      	strb	r2, [r0, #0]
 8011c8e:	7043      	strb	r3, [r0, #1]
 8011c90:	dd29      	ble.n	8011ce6 <__exponent+0x68>
 8011c92:	f10d 0307 	add.w	r3, sp, #7
 8011c96:	461d      	mov	r5, r3
 8011c98:	270a      	movs	r7, #10
 8011c9a:	461a      	mov	r2, r3
 8011c9c:	fbb1 f6f7 	udiv	r6, r1, r7
 8011ca0:	fb07 1416 	mls	r4, r7, r6, r1
 8011ca4:	3430      	adds	r4, #48	@ 0x30
 8011ca6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011caa:	460c      	mov	r4, r1
 8011cac:	2c63      	cmp	r4, #99	@ 0x63
 8011cae:	f103 33ff 	add.w	r3, r3, #4294967295
 8011cb2:	4631      	mov	r1, r6
 8011cb4:	dcf1      	bgt.n	8011c9a <__exponent+0x1c>
 8011cb6:	3130      	adds	r1, #48	@ 0x30
 8011cb8:	1e94      	subs	r4, r2, #2
 8011cba:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011cbe:	1c41      	adds	r1, r0, #1
 8011cc0:	4623      	mov	r3, r4
 8011cc2:	42ab      	cmp	r3, r5
 8011cc4:	d30a      	bcc.n	8011cdc <__exponent+0x5e>
 8011cc6:	f10d 0309 	add.w	r3, sp, #9
 8011cca:	1a9b      	subs	r3, r3, r2
 8011ccc:	42ac      	cmp	r4, r5
 8011cce:	bf88      	it	hi
 8011cd0:	2300      	movhi	r3, #0
 8011cd2:	3302      	adds	r3, #2
 8011cd4:	4403      	add	r3, r0
 8011cd6:	1a18      	subs	r0, r3, r0
 8011cd8:	b003      	add	sp, #12
 8011cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cdc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011ce0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011ce4:	e7ed      	b.n	8011cc2 <__exponent+0x44>
 8011ce6:	2330      	movs	r3, #48	@ 0x30
 8011ce8:	3130      	adds	r1, #48	@ 0x30
 8011cea:	7083      	strb	r3, [r0, #2]
 8011cec:	70c1      	strb	r1, [r0, #3]
 8011cee:	1d03      	adds	r3, r0, #4
 8011cf0:	e7f1      	b.n	8011cd6 <__exponent+0x58>
	...

08011cf4 <_printf_float>:
 8011cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cf8:	b08d      	sub	sp, #52	@ 0x34
 8011cfa:	460c      	mov	r4, r1
 8011cfc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011d00:	4616      	mov	r6, r2
 8011d02:	461f      	mov	r7, r3
 8011d04:	4605      	mov	r5, r0
 8011d06:	f000 fd2b 	bl	8012760 <_localeconv_r>
 8011d0a:	6803      	ldr	r3, [r0, #0]
 8011d0c:	9304      	str	r3, [sp, #16]
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f7ee fad6 	bl	80002c0 <strlen>
 8011d14:	2300      	movs	r3, #0
 8011d16:	930a      	str	r3, [sp, #40]	@ 0x28
 8011d18:	f8d8 3000 	ldr.w	r3, [r8]
 8011d1c:	9005      	str	r0, [sp, #20]
 8011d1e:	3307      	adds	r3, #7
 8011d20:	f023 0307 	bic.w	r3, r3, #7
 8011d24:	f103 0208 	add.w	r2, r3, #8
 8011d28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011d2c:	f8d4 b000 	ldr.w	fp, [r4]
 8011d30:	f8c8 2000 	str.w	r2, [r8]
 8011d34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011d3c:	9307      	str	r3, [sp, #28]
 8011d3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8011d42:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011d46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d4a:	4b9c      	ldr	r3, [pc, #624]	@ (8011fbc <_printf_float+0x2c8>)
 8011d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8011d50:	f7ee ff14 	bl	8000b7c <__aeabi_dcmpun>
 8011d54:	bb70      	cbnz	r0, 8011db4 <_printf_float+0xc0>
 8011d56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d5a:	4b98      	ldr	r3, [pc, #608]	@ (8011fbc <_printf_float+0x2c8>)
 8011d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8011d60:	f7ee feee 	bl	8000b40 <__aeabi_dcmple>
 8011d64:	bb30      	cbnz	r0, 8011db4 <_printf_float+0xc0>
 8011d66:	2200      	movs	r2, #0
 8011d68:	2300      	movs	r3, #0
 8011d6a:	4640      	mov	r0, r8
 8011d6c:	4649      	mov	r1, r9
 8011d6e:	f7ee fedd 	bl	8000b2c <__aeabi_dcmplt>
 8011d72:	b110      	cbz	r0, 8011d7a <_printf_float+0x86>
 8011d74:	232d      	movs	r3, #45	@ 0x2d
 8011d76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d7a:	4a91      	ldr	r2, [pc, #580]	@ (8011fc0 <_printf_float+0x2cc>)
 8011d7c:	4b91      	ldr	r3, [pc, #580]	@ (8011fc4 <_printf_float+0x2d0>)
 8011d7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011d82:	bf8c      	ite	hi
 8011d84:	4690      	movhi	r8, r2
 8011d86:	4698      	movls	r8, r3
 8011d88:	2303      	movs	r3, #3
 8011d8a:	6123      	str	r3, [r4, #16]
 8011d8c:	f02b 0304 	bic.w	r3, fp, #4
 8011d90:	6023      	str	r3, [r4, #0]
 8011d92:	f04f 0900 	mov.w	r9, #0
 8011d96:	9700      	str	r7, [sp, #0]
 8011d98:	4633      	mov	r3, r6
 8011d9a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011d9c:	4621      	mov	r1, r4
 8011d9e:	4628      	mov	r0, r5
 8011da0:	f000 f9d2 	bl	8012148 <_printf_common>
 8011da4:	3001      	adds	r0, #1
 8011da6:	f040 808d 	bne.w	8011ec4 <_printf_float+0x1d0>
 8011daa:	f04f 30ff 	mov.w	r0, #4294967295
 8011dae:	b00d      	add	sp, #52	@ 0x34
 8011db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db4:	4642      	mov	r2, r8
 8011db6:	464b      	mov	r3, r9
 8011db8:	4640      	mov	r0, r8
 8011dba:	4649      	mov	r1, r9
 8011dbc:	f7ee fede 	bl	8000b7c <__aeabi_dcmpun>
 8011dc0:	b140      	cbz	r0, 8011dd4 <_printf_float+0xe0>
 8011dc2:	464b      	mov	r3, r9
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	bfbc      	itt	lt
 8011dc8:	232d      	movlt	r3, #45	@ 0x2d
 8011dca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011dce:	4a7e      	ldr	r2, [pc, #504]	@ (8011fc8 <_printf_float+0x2d4>)
 8011dd0:	4b7e      	ldr	r3, [pc, #504]	@ (8011fcc <_printf_float+0x2d8>)
 8011dd2:	e7d4      	b.n	8011d7e <_printf_float+0x8a>
 8011dd4:	6863      	ldr	r3, [r4, #4]
 8011dd6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011dda:	9206      	str	r2, [sp, #24]
 8011ddc:	1c5a      	adds	r2, r3, #1
 8011dde:	d13b      	bne.n	8011e58 <_printf_float+0x164>
 8011de0:	2306      	movs	r3, #6
 8011de2:	6063      	str	r3, [r4, #4]
 8011de4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011de8:	2300      	movs	r3, #0
 8011dea:	6022      	str	r2, [r4, #0]
 8011dec:	9303      	str	r3, [sp, #12]
 8011dee:	ab0a      	add	r3, sp, #40	@ 0x28
 8011df0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011df4:	ab09      	add	r3, sp, #36	@ 0x24
 8011df6:	9300      	str	r3, [sp, #0]
 8011df8:	6861      	ldr	r1, [r4, #4]
 8011dfa:	ec49 8b10 	vmov	d0, r8, r9
 8011dfe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011e02:	4628      	mov	r0, r5
 8011e04:	f7ff fed6 	bl	8011bb4 <__cvt>
 8011e08:	9b06      	ldr	r3, [sp, #24]
 8011e0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011e0c:	2b47      	cmp	r3, #71	@ 0x47
 8011e0e:	4680      	mov	r8, r0
 8011e10:	d129      	bne.n	8011e66 <_printf_float+0x172>
 8011e12:	1cc8      	adds	r0, r1, #3
 8011e14:	db02      	blt.n	8011e1c <_printf_float+0x128>
 8011e16:	6863      	ldr	r3, [r4, #4]
 8011e18:	4299      	cmp	r1, r3
 8011e1a:	dd41      	ble.n	8011ea0 <_printf_float+0x1ac>
 8011e1c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011e20:	fa5f fa8a 	uxtb.w	sl, sl
 8011e24:	3901      	subs	r1, #1
 8011e26:	4652      	mov	r2, sl
 8011e28:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011e2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8011e2e:	f7ff ff26 	bl	8011c7e <__exponent>
 8011e32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011e34:	1813      	adds	r3, r2, r0
 8011e36:	2a01      	cmp	r2, #1
 8011e38:	4681      	mov	r9, r0
 8011e3a:	6123      	str	r3, [r4, #16]
 8011e3c:	dc02      	bgt.n	8011e44 <_printf_float+0x150>
 8011e3e:	6822      	ldr	r2, [r4, #0]
 8011e40:	07d2      	lsls	r2, r2, #31
 8011e42:	d501      	bpl.n	8011e48 <_printf_float+0x154>
 8011e44:	3301      	adds	r3, #1
 8011e46:	6123      	str	r3, [r4, #16]
 8011e48:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d0a2      	beq.n	8011d96 <_printf_float+0xa2>
 8011e50:	232d      	movs	r3, #45	@ 0x2d
 8011e52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e56:	e79e      	b.n	8011d96 <_printf_float+0xa2>
 8011e58:	9a06      	ldr	r2, [sp, #24]
 8011e5a:	2a47      	cmp	r2, #71	@ 0x47
 8011e5c:	d1c2      	bne.n	8011de4 <_printf_float+0xf0>
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d1c0      	bne.n	8011de4 <_printf_float+0xf0>
 8011e62:	2301      	movs	r3, #1
 8011e64:	e7bd      	b.n	8011de2 <_printf_float+0xee>
 8011e66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011e6a:	d9db      	bls.n	8011e24 <_printf_float+0x130>
 8011e6c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011e70:	d118      	bne.n	8011ea4 <_printf_float+0x1b0>
 8011e72:	2900      	cmp	r1, #0
 8011e74:	6863      	ldr	r3, [r4, #4]
 8011e76:	dd0b      	ble.n	8011e90 <_printf_float+0x19c>
 8011e78:	6121      	str	r1, [r4, #16]
 8011e7a:	b913      	cbnz	r3, 8011e82 <_printf_float+0x18e>
 8011e7c:	6822      	ldr	r2, [r4, #0]
 8011e7e:	07d0      	lsls	r0, r2, #31
 8011e80:	d502      	bpl.n	8011e88 <_printf_float+0x194>
 8011e82:	3301      	adds	r3, #1
 8011e84:	440b      	add	r3, r1
 8011e86:	6123      	str	r3, [r4, #16]
 8011e88:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011e8a:	f04f 0900 	mov.w	r9, #0
 8011e8e:	e7db      	b.n	8011e48 <_printf_float+0x154>
 8011e90:	b913      	cbnz	r3, 8011e98 <_printf_float+0x1a4>
 8011e92:	6822      	ldr	r2, [r4, #0]
 8011e94:	07d2      	lsls	r2, r2, #31
 8011e96:	d501      	bpl.n	8011e9c <_printf_float+0x1a8>
 8011e98:	3302      	adds	r3, #2
 8011e9a:	e7f4      	b.n	8011e86 <_printf_float+0x192>
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	e7f2      	b.n	8011e86 <_printf_float+0x192>
 8011ea0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ea6:	4299      	cmp	r1, r3
 8011ea8:	db05      	blt.n	8011eb6 <_printf_float+0x1c2>
 8011eaa:	6823      	ldr	r3, [r4, #0]
 8011eac:	6121      	str	r1, [r4, #16]
 8011eae:	07d8      	lsls	r0, r3, #31
 8011eb0:	d5ea      	bpl.n	8011e88 <_printf_float+0x194>
 8011eb2:	1c4b      	adds	r3, r1, #1
 8011eb4:	e7e7      	b.n	8011e86 <_printf_float+0x192>
 8011eb6:	2900      	cmp	r1, #0
 8011eb8:	bfd4      	ite	le
 8011eba:	f1c1 0202 	rsble	r2, r1, #2
 8011ebe:	2201      	movgt	r2, #1
 8011ec0:	4413      	add	r3, r2
 8011ec2:	e7e0      	b.n	8011e86 <_printf_float+0x192>
 8011ec4:	6823      	ldr	r3, [r4, #0]
 8011ec6:	055a      	lsls	r2, r3, #21
 8011ec8:	d407      	bmi.n	8011eda <_printf_float+0x1e6>
 8011eca:	6923      	ldr	r3, [r4, #16]
 8011ecc:	4642      	mov	r2, r8
 8011ece:	4631      	mov	r1, r6
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	47b8      	blx	r7
 8011ed4:	3001      	adds	r0, #1
 8011ed6:	d12b      	bne.n	8011f30 <_printf_float+0x23c>
 8011ed8:	e767      	b.n	8011daa <_printf_float+0xb6>
 8011eda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011ede:	f240 80dd 	bls.w	801209c <_printf_float+0x3a8>
 8011ee2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011ee6:	2200      	movs	r2, #0
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f7ee fe15 	bl	8000b18 <__aeabi_dcmpeq>
 8011eee:	2800      	cmp	r0, #0
 8011ef0:	d033      	beq.n	8011f5a <_printf_float+0x266>
 8011ef2:	4a37      	ldr	r2, [pc, #220]	@ (8011fd0 <_printf_float+0x2dc>)
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	4631      	mov	r1, r6
 8011ef8:	4628      	mov	r0, r5
 8011efa:	47b8      	blx	r7
 8011efc:	3001      	adds	r0, #1
 8011efe:	f43f af54 	beq.w	8011daa <_printf_float+0xb6>
 8011f02:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011f06:	4543      	cmp	r3, r8
 8011f08:	db02      	blt.n	8011f10 <_printf_float+0x21c>
 8011f0a:	6823      	ldr	r3, [r4, #0]
 8011f0c:	07d8      	lsls	r0, r3, #31
 8011f0e:	d50f      	bpl.n	8011f30 <_printf_float+0x23c>
 8011f10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f14:	4631      	mov	r1, r6
 8011f16:	4628      	mov	r0, r5
 8011f18:	47b8      	blx	r7
 8011f1a:	3001      	adds	r0, #1
 8011f1c:	f43f af45 	beq.w	8011daa <_printf_float+0xb6>
 8011f20:	f04f 0900 	mov.w	r9, #0
 8011f24:	f108 38ff 	add.w	r8, r8, #4294967295
 8011f28:	f104 0a1a 	add.w	sl, r4, #26
 8011f2c:	45c8      	cmp	r8, r9
 8011f2e:	dc09      	bgt.n	8011f44 <_printf_float+0x250>
 8011f30:	6823      	ldr	r3, [r4, #0]
 8011f32:	079b      	lsls	r3, r3, #30
 8011f34:	f100 8103 	bmi.w	801213e <_printf_float+0x44a>
 8011f38:	68e0      	ldr	r0, [r4, #12]
 8011f3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f3c:	4298      	cmp	r0, r3
 8011f3e:	bfb8      	it	lt
 8011f40:	4618      	movlt	r0, r3
 8011f42:	e734      	b.n	8011dae <_printf_float+0xba>
 8011f44:	2301      	movs	r3, #1
 8011f46:	4652      	mov	r2, sl
 8011f48:	4631      	mov	r1, r6
 8011f4a:	4628      	mov	r0, r5
 8011f4c:	47b8      	blx	r7
 8011f4e:	3001      	adds	r0, #1
 8011f50:	f43f af2b 	beq.w	8011daa <_printf_float+0xb6>
 8011f54:	f109 0901 	add.w	r9, r9, #1
 8011f58:	e7e8      	b.n	8011f2c <_printf_float+0x238>
 8011f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	dc39      	bgt.n	8011fd4 <_printf_float+0x2e0>
 8011f60:	4a1b      	ldr	r2, [pc, #108]	@ (8011fd0 <_printf_float+0x2dc>)
 8011f62:	2301      	movs	r3, #1
 8011f64:	4631      	mov	r1, r6
 8011f66:	4628      	mov	r0, r5
 8011f68:	47b8      	blx	r7
 8011f6a:	3001      	adds	r0, #1
 8011f6c:	f43f af1d 	beq.w	8011daa <_printf_float+0xb6>
 8011f70:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011f74:	ea59 0303 	orrs.w	r3, r9, r3
 8011f78:	d102      	bne.n	8011f80 <_printf_float+0x28c>
 8011f7a:	6823      	ldr	r3, [r4, #0]
 8011f7c:	07d9      	lsls	r1, r3, #31
 8011f7e:	d5d7      	bpl.n	8011f30 <_printf_float+0x23c>
 8011f80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f84:	4631      	mov	r1, r6
 8011f86:	4628      	mov	r0, r5
 8011f88:	47b8      	blx	r7
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	f43f af0d 	beq.w	8011daa <_printf_float+0xb6>
 8011f90:	f04f 0a00 	mov.w	sl, #0
 8011f94:	f104 0b1a 	add.w	fp, r4, #26
 8011f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f9a:	425b      	negs	r3, r3
 8011f9c:	4553      	cmp	r3, sl
 8011f9e:	dc01      	bgt.n	8011fa4 <_printf_float+0x2b0>
 8011fa0:	464b      	mov	r3, r9
 8011fa2:	e793      	b.n	8011ecc <_printf_float+0x1d8>
 8011fa4:	2301      	movs	r3, #1
 8011fa6:	465a      	mov	r2, fp
 8011fa8:	4631      	mov	r1, r6
 8011faa:	4628      	mov	r0, r5
 8011fac:	47b8      	blx	r7
 8011fae:	3001      	adds	r0, #1
 8011fb0:	f43f aefb 	beq.w	8011daa <_printf_float+0xb6>
 8011fb4:	f10a 0a01 	add.w	sl, sl, #1
 8011fb8:	e7ee      	b.n	8011f98 <_printf_float+0x2a4>
 8011fba:	bf00      	nop
 8011fbc:	7fefffff 	.word	0x7fefffff
 8011fc0:	080165f4 	.word	0x080165f4
 8011fc4:	080165f0 	.word	0x080165f0
 8011fc8:	080165fc 	.word	0x080165fc
 8011fcc:	080165f8 	.word	0x080165f8
 8011fd0:	08016600 	.word	0x08016600
 8011fd4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011fd6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011fda:	4553      	cmp	r3, sl
 8011fdc:	bfa8      	it	ge
 8011fde:	4653      	movge	r3, sl
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	4699      	mov	r9, r3
 8011fe4:	dc36      	bgt.n	8012054 <_printf_float+0x360>
 8011fe6:	f04f 0b00 	mov.w	fp, #0
 8011fea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011fee:	f104 021a 	add.w	r2, r4, #26
 8011ff2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011ff4:	9306      	str	r3, [sp, #24]
 8011ff6:	eba3 0309 	sub.w	r3, r3, r9
 8011ffa:	455b      	cmp	r3, fp
 8011ffc:	dc31      	bgt.n	8012062 <_printf_float+0x36e>
 8011ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012000:	459a      	cmp	sl, r3
 8012002:	dc3a      	bgt.n	801207a <_printf_float+0x386>
 8012004:	6823      	ldr	r3, [r4, #0]
 8012006:	07da      	lsls	r2, r3, #31
 8012008:	d437      	bmi.n	801207a <_printf_float+0x386>
 801200a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801200c:	ebaa 0903 	sub.w	r9, sl, r3
 8012010:	9b06      	ldr	r3, [sp, #24]
 8012012:	ebaa 0303 	sub.w	r3, sl, r3
 8012016:	4599      	cmp	r9, r3
 8012018:	bfa8      	it	ge
 801201a:	4699      	movge	r9, r3
 801201c:	f1b9 0f00 	cmp.w	r9, #0
 8012020:	dc33      	bgt.n	801208a <_printf_float+0x396>
 8012022:	f04f 0800 	mov.w	r8, #0
 8012026:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801202a:	f104 0b1a 	add.w	fp, r4, #26
 801202e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012030:	ebaa 0303 	sub.w	r3, sl, r3
 8012034:	eba3 0309 	sub.w	r3, r3, r9
 8012038:	4543      	cmp	r3, r8
 801203a:	f77f af79 	ble.w	8011f30 <_printf_float+0x23c>
 801203e:	2301      	movs	r3, #1
 8012040:	465a      	mov	r2, fp
 8012042:	4631      	mov	r1, r6
 8012044:	4628      	mov	r0, r5
 8012046:	47b8      	blx	r7
 8012048:	3001      	adds	r0, #1
 801204a:	f43f aeae 	beq.w	8011daa <_printf_float+0xb6>
 801204e:	f108 0801 	add.w	r8, r8, #1
 8012052:	e7ec      	b.n	801202e <_printf_float+0x33a>
 8012054:	4642      	mov	r2, r8
 8012056:	4631      	mov	r1, r6
 8012058:	4628      	mov	r0, r5
 801205a:	47b8      	blx	r7
 801205c:	3001      	adds	r0, #1
 801205e:	d1c2      	bne.n	8011fe6 <_printf_float+0x2f2>
 8012060:	e6a3      	b.n	8011daa <_printf_float+0xb6>
 8012062:	2301      	movs	r3, #1
 8012064:	4631      	mov	r1, r6
 8012066:	4628      	mov	r0, r5
 8012068:	9206      	str	r2, [sp, #24]
 801206a:	47b8      	blx	r7
 801206c:	3001      	adds	r0, #1
 801206e:	f43f ae9c 	beq.w	8011daa <_printf_float+0xb6>
 8012072:	9a06      	ldr	r2, [sp, #24]
 8012074:	f10b 0b01 	add.w	fp, fp, #1
 8012078:	e7bb      	b.n	8011ff2 <_printf_float+0x2fe>
 801207a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801207e:	4631      	mov	r1, r6
 8012080:	4628      	mov	r0, r5
 8012082:	47b8      	blx	r7
 8012084:	3001      	adds	r0, #1
 8012086:	d1c0      	bne.n	801200a <_printf_float+0x316>
 8012088:	e68f      	b.n	8011daa <_printf_float+0xb6>
 801208a:	9a06      	ldr	r2, [sp, #24]
 801208c:	464b      	mov	r3, r9
 801208e:	4442      	add	r2, r8
 8012090:	4631      	mov	r1, r6
 8012092:	4628      	mov	r0, r5
 8012094:	47b8      	blx	r7
 8012096:	3001      	adds	r0, #1
 8012098:	d1c3      	bne.n	8012022 <_printf_float+0x32e>
 801209a:	e686      	b.n	8011daa <_printf_float+0xb6>
 801209c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80120a0:	f1ba 0f01 	cmp.w	sl, #1
 80120a4:	dc01      	bgt.n	80120aa <_printf_float+0x3b6>
 80120a6:	07db      	lsls	r3, r3, #31
 80120a8:	d536      	bpl.n	8012118 <_printf_float+0x424>
 80120aa:	2301      	movs	r3, #1
 80120ac:	4642      	mov	r2, r8
 80120ae:	4631      	mov	r1, r6
 80120b0:	4628      	mov	r0, r5
 80120b2:	47b8      	blx	r7
 80120b4:	3001      	adds	r0, #1
 80120b6:	f43f ae78 	beq.w	8011daa <_printf_float+0xb6>
 80120ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120be:	4631      	mov	r1, r6
 80120c0:	4628      	mov	r0, r5
 80120c2:	47b8      	blx	r7
 80120c4:	3001      	adds	r0, #1
 80120c6:	f43f ae70 	beq.w	8011daa <_printf_float+0xb6>
 80120ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80120ce:	2200      	movs	r2, #0
 80120d0:	2300      	movs	r3, #0
 80120d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80120d6:	f7ee fd1f 	bl	8000b18 <__aeabi_dcmpeq>
 80120da:	b9c0      	cbnz	r0, 801210e <_printf_float+0x41a>
 80120dc:	4653      	mov	r3, sl
 80120de:	f108 0201 	add.w	r2, r8, #1
 80120e2:	4631      	mov	r1, r6
 80120e4:	4628      	mov	r0, r5
 80120e6:	47b8      	blx	r7
 80120e8:	3001      	adds	r0, #1
 80120ea:	d10c      	bne.n	8012106 <_printf_float+0x412>
 80120ec:	e65d      	b.n	8011daa <_printf_float+0xb6>
 80120ee:	2301      	movs	r3, #1
 80120f0:	465a      	mov	r2, fp
 80120f2:	4631      	mov	r1, r6
 80120f4:	4628      	mov	r0, r5
 80120f6:	47b8      	blx	r7
 80120f8:	3001      	adds	r0, #1
 80120fa:	f43f ae56 	beq.w	8011daa <_printf_float+0xb6>
 80120fe:	f108 0801 	add.w	r8, r8, #1
 8012102:	45d0      	cmp	r8, sl
 8012104:	dbf3      	blt.n	80120ee <_printf_float+0x3fa>
 8012106:	464b      	mov	r3, r9
 8012108:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801210c:	e6df      	b.n	8011ece <_printf_float+0x1da>
 801210e:	f04f 0800 	mov.w	r8, #0
 8012112:	f104 0b1a 	add.w	fp, r4, #26
 8012116:	e7f4      	b.n	8012102 <_printf_float+0x40e>
 8012118:	2301      	movs	r3, #1
 801211a:	4642      	mov	r2, r8
 801211c:	e7e1      	b.n	80120e2 <_printf_float+0x3ee>
 801211e:	2301      	movs	r3, #1
 8012120:	464a      	mov	r2, r9
 8012122:	4631      	mov	r1, r6
 8012124:	4628      	mov	r0, r5
 8012126:	47b8      	blx	r7
 8012128:	3001      	adds	r0, #1
 801212a:	f43f ae3e 	beq.w	8011daa <_printf_float+0xb6>
 801212e:	f108 0801 	add.w	r8, r8, #1
 8012132:	68e3      	ldr	r3, [r4, #12]
 8012134:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012136:	1a5b      	subs	r3, r3, r1
 8012138:	4543      	cmp	r3, r8
 801213a:	dcf0      	bgt.n	801211e <_printf_float+0x42a>
 801213c:	e6fc      	b.n	8011f38 <_printf_float+0x244>
 801213e:	f04f 0800 	mov.w	r8, #0
 8012142:	f104 0919 	add.w	r9, r4, #25
 8012146:	e7f4      	b.n	8012132 <_printf_float+0x43e>

08012148 <_printf_common>:
 8012148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801214c:	4616      	mov	r6, r2
 801214e:	4698      	mov	r8, r3
 8012150:	688a      	ldr	r2, [r1, #8]
 8012152:	690b      	ldr	r3, [r1, #16]
 8012154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012158:	4293      	cmp	r3, r2
 801215a:	bfb8      	it	lt
 801215c:	4613      	movlt	r3, r2
 801215e:	6033      	str	r3, [r6, #0]
 8012160:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012164:	4607      	mov	r7, r0
 8012166:	460c      	mov	r4, r1
 8012168:	b10a      	cbz	r2, 801216e <_printf_common+0x26>
 801216a:	3301      	adds	r3, #1
 801216c:	6033      	str	r3, [r6, #0]
 801216e:	6823      	ldr	r3, [r4, #0]
 8012170:	0699      	lsls	r1, r3, #26
 8012172:	bf42      	ittt	mi
 8012174:	6833      	ldrmi	r3, [r6, #0]
 8012176:	3302      	addmi	r3, #2
 8012178:	6033      	strmi	r3, [r6, #0]
 801217a:	6825      	ldr	r5, [r4, #0]
 801217c:	f015 0506 	ands.w	r5, r5, #6
 8012180:	d106      	bne.n	8012190 <_printf_common+0x48>
 8012182:	f104 0a19 	add.w	sl, r4, #25
 8012186:	68e3      	ldr	r3, [r4, #12]
 8012188:	6832      	ldr	r2, [r6, #0]
 801218a:	1a9b      	subs	r3, r3, r2
 801218c:	42ab      	cmp	r3, r5
 801218e:	dc26      	bgt.n	80121de <_printf_common+0x96>
 8012190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012194:	6822      	ldr	r2, [r4, #0]
 8012196:	3b00      	subs	r3, #0
 8012198:	bf18      	it	ne
 801219a:	2301      	movne	r3, #1
 801219c:	0692      	lsls	r2, r2, #26
 801219e:	d42b      	bmi.n	80121f8 <_printf_common+0xb0>
 80121a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80121a4:	4641      	mov	r1, r8
 80121a6:	4638      	mov	r0, r7
 80121a8:	47c8      	blx	r9
 80121aa:	3001      	adds	r0, #1
 80121ac:	d01e      	beq.n	80121ec <_printf_common+0xa4>
 80121ae:	6823      	ldr	r3, [r4, #0]
 80121b0:	6922      	ldr	r2, [r4, #16]
 80121b2:	f003 0306 	and.w	r3, r3, #6
 80121b6:	2b04      	cmp	r3, #4
 80121b8:	bf02      	ittt	eq
 80121ba:	68e5      	ldreq	r5, [r4, #12]
 80121bc:	6833      	ldreq	r3, [r6, #0]
 80121be:	1aed      	subeq	r5, r5, r3
 80121c0:	68a3      	ldr	r3, [r4, #8]
 80121c2:	bf0c      	ite	eq
 80121c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80121c8:	2500      	movne	r5, #0
 80121ca:	4293      	cmp	r3, r2
 80121cc:	bfc4      	itt	gt
 80121ce:	1a9b      	subgt	r3, r3, r2
 80121d0:	18ed      	addgt	r5, r5, r3
 80121d2:	2600      	movs	r6, #0
 80121d4:	341a      	adds	r4, #26
 80121d6:	42b5      	cmp	r5, r6
 80121d8:	d11a      	bne.n	8012210 <_printf_common+0xc8>
 80121da:	2000      	movs	r0, #0
 80121dc:	e008      	b.n	80121f0 <_printf_common+0xa8>
 80121de:	2301      	movs	r3, #1
 80121e0:	4652      	mov	r2, sl
 80121e2:	4641      	mov	r1, r8
 80121e4:	4638      	mov	r0, r7
 80121e6:	47c8      	blx	r9
 80121e8:	3001      	adds	r0, #1
 80121ea:	d103      	bne.n	80121f4 <_printf_common+0xac>
 80121ec:	f04f 30ff 	mov.w	r0, #4294967295
 80121f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121f4:	3501      	adds	r5, #1
 80121f6:	e7c6      	b.n	8012186 <_printf_common+0x3e>
 80121f8:	18e1      	adds	r1, r4, r3
 80121fa:	1c5a      	adds	r2, r3, #1
 80121fc:	2030      	movs	r0, #48	@ 0x30
 80121fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012202:	4422      	add	r2, r4
 8012204:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012208:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801220c:	3302      	adds	r3, #2
 801220e:	e7c7      	b.n	80121a0 <_printf_common+0x58>
 8012210:	2301      	movs	r3, #1
 8012212:	4622      	mov	r2, r4
 8012214:	4641      	mov	r1, r8
 8012216:	4638      	mov	r0, r7
 8012218:	47c8      	blx	r9
 801221a:	3001      	adds	r0, #1
 801221c:	d0e6      	beq.n	80121ec <_printf_common+0xa4>
 801221e:	3601      	adds	r6, #1
 8012220:	e7d9      	b.n	80121d6 <_printf_common+0x8e>
	...

08012224 <_printf_i>:
 8012224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012228:	7e0f      	ldrb	r7, [r1, #24]
 801222a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801222c:	2f78      	cmp	r7, #120	@ 0x78
 801222e:	4691      	mov	r9, r2
 8012230:	4680      	mov	r8, r0
 8012232:	460c      	mov	r4, r1
 8012234:	469a      	mov	sl, r3
 8012236:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801223a:	d807      	bhi.n	801224c <_printf_i+0x28>
 801223c:	2f62      	cmp	r7, #98	@ 0x62
 801223e:	d80a      	bhi.n	8012256 <_printf_i+0x32>
 8012240:	2f00      	cmp	r7, #0
 8012242:	f000 80d1 	beq.w	80123e8 <_printf_i+0x1c4>
 8012246:	2f58      	cmp	r7, #88	@ 0x58
 8012248:	f000 80b8 	beq.w	80123bc <_printf_i+0x198>
 801224c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012250:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012254:	e03a      	b.n	80122cc <_printf_i+0xa8>
 8012256:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801225a:	2b15      	cmp	r3, #21
 801225c:	d8f6      	bhi.n	801224c <_printf_i+0x28>
 801225e:	a101      	add	r1, pc, #4	@ (adr r1, 8012264 <_printf_i+0x40>)
 8012260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012264:	080122bd 	.word	0x080122bd
 8012268:	080122d1 	.word	0x080122d1
 801226c:	0801224d 	.word	0x0801224d
 8012270:	0801224d 	.word	0x0801224d
 8012274:	0801224d 	.word	0x0801224d
 8012278:	0801224d 	.word	0x0801224d
 801227c:	080122d1 	.word	0x080122d1
 8012280:	0801224d 	.word	0x0801224d
 8012284:	0801224d 	.word	0x0801224d
 8012288:	0801224d 	.word	0x0801224d
 801228c:	0801224d 	.word	0x0801224d
 8012290:	080123cf 	.word	0x080123cf
 8012294:	080122fb 	.word	0x080122fb
 8012298:	08012389 	.word	0x08012389
 801229c:	0801224d 	.word	0x0801224d
 80122a0:	0801224d 	.word	0x0801224d
 80122a4:	080123f1 	.word	0x080123f1
 80122a8:	0801224d 	.word	0x0801224d
 80122ac:	080122fb 	.word	0x080122fb
 80122b0:	0801224d 	.word	0x0801224d
 80122b4:	0801224d 	.word	0x0801224d
 80122b8:	08012391 	.word	0x08012391
 80122bc:	6833      	ldr	r3, [r6, #0]
 80122be:	1d1a      	adds	r2, r3, #4
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	6032      	str	r2, [r6, #0]
 80122c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80122c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80122cc:	2301      	movs	r3, #1
 80122ce:	e09c      	b.n	801240a <_printf_i+0x1e6>
 80122d0:	6833      	ldr	r3, [r6, #0]
 80122d2:	6820      	ldr	r0, [r4, #0]
 80122d4:	1d19      	adds	r1, r3, #4
 80122d6:	6031      	str	r1, [r6, #0]
 80122d8:	0606      	lsls	r6, r0, #24
 80122da:	d501      	bpl.n	80122e0 <_printf_i+0xbc>
 80122dc:	681d      	ldr	r5, [r3, #0]
 80122de:	e003      	b.n	80122e8 <_printf_i+0xc4>
 80122e0:	0645      	lsls	r5, r0, #25
 80122e2:	d5fb      	bpl.n	80122dc <_printf_i+0xb8>
 80122e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80122e8:	2d00      	cmp	r5, #0
 80122ea:	da03      	bge.n	80122f4 <_printf_i+0xd0>
 80122ec:	232d      	movs	r3, #45	@ 0x2d
 80122ee:	426d      	negs	r5, r5
 80122f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80122f4:	4858      	ldr	r0, [pc, #352]	@ (8012458 <_printf_i+0x234>)
 80122f6:	230a      	movs	r3, #10
 80122f8:	e011      	b.n	801231e <_printf_i+0xfa>
 80122fa:	6821      	ldr	r1, [r4, #0]
 80122fc:	6833      	ldr	r3, [r6, #0]
 80122fe:	0608      	lsls	r0, r1, #24
 8012300:	f853 5b04 	ldr.w	r5, [r3], #4
 8012304:	d402      	bmi.n	801230c <_printf_i+0xe8>
 8012306:	0649      	lsls	r1, r1, #25
 8012308:	bf48      	it	mi
 801230a:	b2ad      	uxthmi	r5, r5
 801230c:	2f6f      	cmp	r7, #111	@ 0x6f
 801230e:	4852      	ldr	r0, [pc, #328]	@ (8012458 <_printf_i+0x234>)
 8012310:	6033      	str	r3, [r6, #0]
 8012312:	bf14      	ite	ne
 8012314:	230a      	movne	r3, #10
 8012316:	2308      	moveq	r3, #8
 8012318:	2100      	movs	r1, #0
 801231a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801231e:	6866      	ldr	r6, [r4, #4]
 8012320:	60a6      	str	r6, [r4, #8]
 8012322:	2e00      	cmp	r6, #0
 8012324:	db05      	blt.n	8012332 <_printf_i+0x10e>
 8012326:	6821      	ldr	r1, [r4, #0]
 8012328:	432e      	orrs	r6, r5
 801232a:	f021 0104 	bic.w	r1, r1, #4
 801232e:	6021      	str	r1, [r4, #0]
 8012330:	d04b      	beq.n	80123ca <_printf_i+0x1a6>
 8012332:	4616      	mov	r6, r2
 8012334:	fbb5 f1f3 	udiv	r1, r5, r3
 8012338:	fb03 5711 	mls	r7, r3, r1, r5
 801233c:	5dc7      	ldrb	r7, [r0, r7]
 801233e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012342:	462f      	mov	r7, r5
 8012344:	42bb      	cmp	r3, r7
 8012346:	460d      	mov	r5, r1
 8012348:	d9f4      	bls.n	8012334 <_printf_i+0x110>
 801234a:	2b08      	cmp	r3, #8
 801234c:	d10b      	bne.n	8012366 <_printf_i+0x142>
 801234e:	6823      	ldr	r3, [r4, #0]
 8012350:	07df      	lsls	r7, r3, #31
 8012352:	d508      	bpl.n	8012366 <_printf_i+0x142>
 8012354:	6923      	ldr	r3, [r4, #16]
 8012356:	6861      	ldr	r1, [r4, #4]
 8012358:	4299      	cmp	r1, r3
 801235a:	bfde      	ittt	le
 801235c:	2330      	movle	r3, #48	@ 0x30
 801235e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012362:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012366:	1b92      	subs	r2, r2, r6
 8012368:	6122      	str	r2, [r4, #16]
 801236a:	f8cd a000 	str.w	sl, [sp]
 801236e:	464b      	mov	r3, r9
 8012370:	aa03      	add	r2, sp, #12
 8012372:	4621      	mov	r1, r4
 8012374:	4640      	mov	r0, r8
 8012376:	f7ff fee7 	bl	8012148 <_printf_common>
 801237a:	3001      	adds	r0, #1
 801237c:	d14a      	bne.n	8012414 <_printf_i+0x1f0>
 801237e:	f04f 30ff 	mov.w	r0, #4294967295
 8012382:	b004      	add	sp, #16
 8012384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012388:	6823      	ldr	r3, [r4, #0]
 801238a:	f043 0320 	orr.w	r3, r3, #32
 801238e:	6023      	str	r3, [r4, #0]
 8012390:	4832      	ldr	r0, [pc, #200]	@ (801245c <_printf_i+0x238>)
 8012392:	2778      	movs	r7, #120	@ 0x78
 8012394:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012398:	6823      	ldr	r3, [r4, #0]
 801239a:	6831      	ldr	r1, [r6, #0]
 801239c:	061f      	lsls	r7, r3, #24
 801239e:	f851 5b04 	ldr.w	r5, [r1], #4
 80123a2:	d402      	bmi.n	80123aa <_printf_i+0x186>
 80123a4:	065f      	lsls	r7, r3, #25
 80123a6:	bf48      	it	mi
 80123a8:	b2ad      	uxthmi	r5, r5
 80123aa:	6031      	str	r1, [r6, #0]
 80123ac:	07d9      	lsls	r1, r3, #31
 80123ae:	bf44      	itt	mi
 80123b0:	f043 0320 	orrmi.w	r3, r3, #32
 80123b4:	6023      	strmi	r3, [r4, #0]
 80123b6:	b11d      	cbz	r5, 80123c0 <_printf_i+0x19c>
 80123b8:	2310      	movs	r3, #16
 80123ba:	e7ad      	b.n	8012318 <_printf_i+0xf4>
 80123bc:	4826      	ldr	r0, [pc, #152]	@ (8012458 <_printf_i+0x234>)
 80123be:	e7e9      	b.n	8012394 <_printf_i+0x170>
 80123c0:	6823      	ldr	r3, [r4, #0]
 80123c2:	f023 0320 	bic.w	r3, r3, #32
 80123c6:	6023      	str	r3, [r4, #0]
 80123c8:	e7f6      	b.n	80123b8 <_printf_i+0x194>
 80123ca:	4616      	mov	r6, r2
 80123cc:	e7bd      	b.n	801234a <_printf_i+0x126>
 80123ce:	6833      	ldr	r3, [r6, #0]
 80123d0:	6825      	ldr	r5, [r4, #0]
 80123d2:	6961      	ldr	r1, [r4, #20]
 80123d4:	1d18      	adds	r0, r3, #4
 80123d6:	6030      	str	r0, [r6, #0]
 80123d8:	062e      	lsls	r6, r5, #24
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	d501      	bpl.n	80123e2 <_printf_i+0x1be>
 80123de:	6019      	str	r1, [r3, #0]
 80123e0:	e002      	b.n	80123e8 <_printf_i+0x1c4>
 80123e2:	0668      	lsls	r0, r5, #25
 80123e4:	d5fb      	bpl.n	80123de <_printf_i+0x1ba>
 80123e6:	8019      	strh	r1, [r3, #0]
 80123e8:	2300      	movs	r3, #0
 80123ea:	6123      	str	r3, [r4, #16]
 80123ec:	4616      	mov	r6, r2
 80123ee:	e7bc      	b.n	801236a <_printf_i+0x146>
 80123f0:	6833      	ldr	r3, [r6, #0]
 80123f2:	1d1a      	adds	r2, r3, #4
 80123f4:	6032      	str	r2, [r6, #0]
 80123f6:	681e      	ldr	r6, [r3, #0]
 80123f8:	6862      	ldr	r2, [r4, #4]
 80123fa:	2100      	movs	r1, #0
 80123fc:	4630      	mov	r0, r6
 80123fe:	f7ed ff0f 	bl	8000220 <memchr>
 8012402:	b108      	cbz	r0, 8012408 <_printf_i+0x1e4>
 8012404:	1b80      	subs	r0, r0, r6
 8012406:	6060      	str	r0, [r4, #4]
 8012408:	6863      	ldr	r3, [r4, #4]
 801240a:	6123      	str	r3, [r4, #16]
 801240c:	2300      	movs	r3, #0
 801240e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012412:	e7aa      	b.n	801236a <_printf_i+0x146>
 8012414:	6923      	ldr	r3, [r4, #16]
 8012416:	4632      	mov	r2, r6
 8012418:	4649      	mov	r1, r9
 801241a:	4640      	mov	r0, r8
 801241c:	47d0      	blx	sl
 801241e:	3001      	adds	r0, #1
 8012420:	d0ad      	beq.n	801237e <_printf_i+0x15a>
 8012422:	6823      	ldr	r3, [r4, #0]
 8012424:	079b      	lsls	r3, r3, #30
 8012426:	d413      	bmi.n	8012450 <_printf_i+0x22c>
 8012428:	68e0      	ldr	r0, [r4, #12]
 801242a:	9b03      	ldr	r3, [sp, #12]
 801242c:	4298      	cmp	r0, r3
 801242e:	bfb8      	it	lt
 8012430:	4618      	movlt	r0, r3
 8012432:	e7a6      	b.n	8012382 <_printf_i+0x15e>
 8012434:	2301      	movs	r3, #1
 8012436:	4632      	mov	r2, r6
 8012438:	4649      	mov	r1, r9
 801243a:	4640      	mov	r0, r8
 801243c:	47d0      	blx	sl
 801243e:	3001      	adds	r0, #1
 8012440:	d09d      	beq.n	801237e <_printf_i+0x15a>
 8012442:	3501      	adds	r5, #1
 8012444:	68e3      	ldr	r3, [r4, #12]
 8012446:	9903      	ldr	r1, [sp, #12]
 8012448:	1a5b      	subs	r3, r3, r1
 801244a:	42ab      	cmp	r3, r5
 801244c:	dcf2      	bgt.n	8012434 <_printf_i+0x210>
 801244e:	e7eb      	b.n	8012428 <_printf_i+0x204>
 8012450:	2500      	movs	r5, #0
 8012452:	f104 0619 	add.w	r6, r4, #25
 8012456:	e7f5      	b.n	8012444 <_printf_i+0x220>
 8012458:	08016602 	.word	0x08016602
 801245c:	08016613 	.word	0x08016613

08012460 <std>:
 8012460:	2300      	movs	r3, #0
 8012462:	b510      	push	{r4, lr}
 8012464:	4604      	mov	r4, r0
 8012466:	e9c0 3300 	strd	r3, r3, [r0]
 801246a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801246e:	6083      	str	r3, [r0, #8]
 8012470:	8181      	strh	r1, [r0, #12]
 8012472:	6643      	str	r3, [r0, #100]	@ 0x64
 8012474:	81c2      	strh	r2, [r0, #14]
 8012476:	6183      	str	r3, [r0, #24]
 8012478:	4619      	mov	r1, r3
 801247a:	2208      	movs	r2, #8
 801247c:	305c      	adds	r0, #92	@ 0x5c
 801247e:	f000 f966 	bl	801274e <memset>
 8012482:	4b0d      	ldr	r3, [pc, #52]	@ (80124b8 <std+0x58>)
 8012484:	6263      	str	r3, [r4, #36]	@ 0x24
 8012486:	4b0d      	ldr	r3, [pc, #52]	@ (80124bc <std+0x5c>)
 8012488:	62a3      	str	r3, [r4, #40]	@ 0x28
 801248a:	4b0d      	ldr	r3, [pc, #52]	@ (80124c0 <std+0x60>)
 801248c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801248e:	4b0d      	ldr	r3, [pc, #52]	@ (80124c4 <std+0x64>)
 8012490:	6323      	str	r3, [r4, #48]	@ 0x30
 8012492:	4b0d      	ldr	r3, [pc, #52]	@ (80124c8 <std+0x68>)
 8012494:	6224      	str	r4, [r4, #32]
 8012496:	429c      	cmp	r4, r3
 8012498:	d006      	beq.n	80124a8 <std+0x48>
 801249a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801249e:	4294      	cmp	r4, r2
 80124a0:	d002      	beq.n	80124a8 <std+0x48>
 80124a2:	33d0      	adds	r3, #208	@ 0xd0
 80124a4:	429c      	cmp	r4, r3
 80124a6:	d105      	bne.n	80124b4 <std+0x54>
 80124a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80124ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124b0:	f000 b9ca 	b.w	8012848 <__retarget_lock_init_recursive>
 80124b4:	bd10      	pop	{r4, pc}
 80124b6:	bf00      	nop
 80124b8:	08012695 	.word	0x08012695
 80124bc:	080126b7 	.word	0x080126b7
 80124c0:	080126ef 	.word	0x080126ef
 80124c4:	08012713 	.word	0x08012713
 80124c8:	20003608 	.word	0x20003608

080124cc <stdio_exit_handler>:
 80124cc:	4a02      	ldr	r2, [pc, #8]	@ (80124d8 <stdio_exit_handler+0xc>)
 80124ce:	4903      	ldr	r1, [pc, #12]	@ (80124dc <stdio_exit_handler+0x10>)
 80124d0:	4803      	ldr	r0, [pc, #12]	@ (80124e0 <stdio_exit_handler+0x14>)
 80124d2:	f000 b869 	b.w	80125a8 <_fwalk_sglue>
 80124d6:	bf00      	nop
 80124d8:	200001a0 	.word	0x200001a0
 80124dc:	080141cd 	.word	0x080141cd
 80124e0:	200001b0 	.word	0x200001b0

080124e4 <cleanup_stdio>:
 80124e4:	6841      	ldr	r1, [r0, #4]
 80124e6:	4b0c      	ldr	r3, [pc, #48]	@ (8012518 <cleanup_stdio+0x34>)
 80124e8:	4299      	cmp	r1, r3
 80124ea:	b510      	push	{r4, lr}
 80124ec:	4604      	mov	r4, r0
 80124ee:	d001      	beq.n	80124f4 <cleanup_stdio+0x10>
 80124f0:	f001 fe6c 	bl	80141cc <_fflush_r>
 80124f4:	68a1      	ldr	r1, [r4, #8]
 80124f6:	4b09      	ldr	r3, [pc, #36]	@ (801251c <cleanup_stdio+0x38>)
 80124f8:	4299      	cmp	r1, r3
 80124fa:	d002      	beq.n	8012502 <cleanup_stdio+0x1e>
 80124fc:	4620      	mov	r0, r4
 80124fe:	f001 fe65 	bl	80141cc <_fflush_r>
 8012502:	68e1      	ldr	r1, [r4, #12]
 8012504:	4b06      	ldr	r3, [pc, #24]	@ (8012520 <cleanup_stdio+0x3c>)
 8012506:	4299      	cmp	r1, r3
 8012508:	d004      	beq.n	8012514 <cleanup_stdio+0x30>
 801250a:	4620      	mov	r0, r4
 801250c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012510:	f001 be5c 	b.w	80141cc <_fflush_r>
 8012514:	bd10      	pop	{r4, pc}
 8012516:	bf00      	nop
 8012518:	20003608 	.word	0x20003608
 801251c:	20003670 	.word	0x20003670
 8012520:	200036d8 	.word	0x200036d8

08012524 <global_stdio_init.part.0>:
 8012524:	b510      	push	{r4, lr}
 8012526:	4b0b      	ldr	r3, [pc, #44]	@ (8012554 <global_stdio_init.part.0+0x30>)
 8012528:	4c0b      	ldr	r4, [pc, #44]	@ (8012558 <global_stdio_init.part.0+0x34>)
 801252a:	4a0c      	ldr	r2, [pc, #48]	@ (801255c <global_stdio_init.part.0+0x38>)
 801252c:	601a      	str	r2, [r3, #0]
 801252e:	4620      	mov	r0, r4
 8012530:	2200      	movs	r2, #0
 8012532:	2104      	movs	r1, #4
 8012534:	f7ff ff94 	bl	8012460 <std>
 8012538:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801253c:	2201      	movs	r2, #1
 801253e:	2109      	movs	r1, #9
 8012540:	f7ff ff8e 	bl	8012460 <std>
 8012544:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012548:	2202      	movs	r2, #2
 801254a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801254e:	2112      	movs	r1, #18
 8012550:	f7ff bf86 	b.w	8012460 <std>
 8012554:	20003740 	.word	0x20003740
 8012558:	20003608 	.word	0x20003608
 801255c:	080124cd 	.word	0x080124cd

08012560 <__sfp_lock_acquire>:
 8012560:	4801      	ldr	r0, [pc, #4]	@ (8012568 <__sfp_lock_acquire+0x8>)
 8012562:	f000 b972 	b.w	801284a <__retarget_lock_acquire_recursive>
 8012566:	bf00      	nop
 8012568:	20003749 	.word	0x20003749

0801256c <__sfp_lock_release>:
 801256c:	4801      	ldr	r0, [pc, #4]	@ (8012574 <__sfp_lock_release+0x8>)
 801256e:	f000 b96d 	b.w	801284c <__retarget_lock_release_recursive>
 8012572:	bf00      	nop
 8012574:	20003749 	.word	0x20003749

08012578 <__sinit>:
 8012578:	b510      	push	{r4, lr}
 801257a:	4604      	mov	r4, r0
 801257c:	f7ff fff0 	bl	8012560 <__sfp_lock_acquire>
 8012580:	6a23      	ldr	r3, [r4, #32]
 8012582:	b11b      	cbz	r3, 801258c <__sinit+0x14>
 8012584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012588:	f7ff bff0 	b.w	801256c <__sfp_lock_release>
 801258c:	4b04      	ldr	r3, [pc, #16]	@ (80125a0 <__sinit+0x28>)
 801258e:	6223      	str	r3, [r4, #32]
 8012590:	4b04      	ldr	r3, [pc, #16]	@ (80125a4 <__sinit+0x2c>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d1f5      	bne.n	8012584 <__sinit+0xc>
 8012598:	f7ff ffc4 	bl	8012524 <global_stdio_init.part.0>
 801259c:	e7f2      	b.n	8012584 <__sinit+0xc>
 801259e:	bf00      	nop
 80125a0:	080124e5 	.word	0x080124e5
 80125a4:	20003740 	.word	0x20003740

080125a8 <_fwalk_sglue>:
 80125a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125ac:	4607      	mov	r7, r0
 80125ae:	4688      	mov	r8, r1
 80125b0:	4614      	mov	r4, r2
 80125b2:	2600      	movs	r6, #0
 80125b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125b8:	f1b9 0901 	subs.w	r9, r9, #1
 80125bc:	d505      	bpl.n	80125ca <_fwalk_sglue+0x22>
 80125be:	6824      	ldr	r4, [r4, #0]
 80125c0:	2c00      	cmp	r4, #0
 80125c2:	d1f7      	bne.n	80125b4 <_fwalk_sglue+0xc>
 80125c4:	4630      	mov	r0, r6
 80125c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ca:	89ab      	ldrh	r3, [r5, #12]
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d907      	bls.n	80125e0 <_fwalk_sglue+0x38>
 80125d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125d4:	3301      	adds	r3, #1
 80125d6:	d003      	beq.n	80125e0 <_fwalk_sglue+0x38>
 80125d8:	4629      	mov	r1, r5
 80125da:	4638      	mov	r0, r7
 80125dc:	47c0      	blx	r8
 80125de:	4306      	orrs	r6, r0
 80125e0:	3568      	adds	r5, #104	@ 0x68
 80125e2:	e7e9      	b.n	80125b8 <_fwalk_sglue+0x10>

080125e4 <sniprintf>:
 80125e4:	b40c      	push	{r2, r3}
 80125e6:	b530      	push	{r4, r5, lr}
 80125e8:	4b18      	ldr	r3, [pc, #96]	@ (801264c <sniprintf+0x68>)
 80125ea:	1e0c      	subs	r4, r1, #0
 80125ec:	681d      	ldr	r5, [r3, #0]
 80125ee:	b09d      	sub	sp, #116	@ 0x74
 80125f0:	da08      	bge.n	8012604 <sniprintf+0x20>
 80125f2:	238b      	movs	r3, #139	@ 0x8b
 80125f4:	602b      	str	r3, [r5, #0]
 80125f6:	f04f 30ff 	mov.w	r0, #4294967295
 80125fa:	b01d      	add	sp, #116	@ 0x74
 80125fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012600:	b002      	add	sp, #8
 8012602:	4770      	bx	lr
 8012604:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012608:	f8ad 3014 	strh.w	r3, [sp, #20]
 801260c:	f04f 0300 	mov.w	r3, #0
 8012610:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012612:	bf14      	ite	ne
 8012614:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012618:	4623      	moveq	r3, r4
 801261a:	9304      	str	r3, [sp, #16]
 801261c:	9307      	str	r3, [sp, #28]
 801261e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012622:	9002      	str	r0, [sp, #8]
 8012624:	9006      	str	r0, [sp, #24]
 8012626:	f8ad 3016 	strh.w	r3, [sp, #22]
 801262a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801262c:	ab21      	add	r3, sp, #132	@ 0x84
 801262e:	a902      	add	r1, sp, #8
 8012630:	4628      	mov	r0, r5
 8012632:	9301      	str	r3, [sp, #4]
 8012634:	f001 fc4a 	bl	8013ecc <_svfiprintf_r>
 8012638:	1c43      	adds	r3, r0, #1
 801263a:	bfbc      	itt	lt
 801263c:	238b      	movlt	r3, #139	@ 0x8b
 801263e:	602b      	strlt	r3, [r5, #0]
 8012640:	2c00      	cmp	r4, #0
 8012642:	d0da      	beq.n	80125fa <sniprintf+0x16>
 8012644:	9b02      	ldr	r3, [sp, #8]
 8012646:	2200      	movs	r2, #0
 8012648:	701a      	strb	r2, [r3, #0]
 801264a:	e7d6      	b.n	80125fa <sniprintf+0x16>
 801264c:	200001ac 	.word	0x200001ac

08012650 <siprintf>:
 8012650:	b40e      	push	{r1, r2, r3}
 8012652:	b510      	push	{r4, lr}
 8012654:	b09d      	sub	sp, #116	@ 0x74
 8012656:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012658:	9002      	str	r0, [sp, #8]
 801265a:	9006      	str	r0, [sp, #24]
 801265c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012660:	480a      	ldr	r0, [pc, #40]	@ (801268c <siprintf+0x3c>)
 8012662:	9107      	str	r1, [sp, #28]
 8012664:	9104      	str	r1, [sp, #16]
 8012666:	490a      	ldr	r1, [pc, #40]	@ (8012690 <siprintf+0x40>)
 8012668:	f853 2b04 	ldr.w	r2, [r3], #4
 801266c:	9105      	str	r1, [sp, #20]
 801266e:	2400      	movs	r4, #0
 8012670:	a902      	add	r1, sp, #8
 8012672:	6800      	ldr	r0, [r0, #0]
 8012674:	9301      	str	r3, [sp, #4]
 8012676:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012678:	f001 fc28 	bl	8013ecc <_svfiprintf_r>
 801267c:	9b02      	ldr	r3, [sp, #8]
 801267e:	701c      	strb	r4, [r3, #0]
 8012680:	b01d      	add	sp, #116	@ 0x74
 8012682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012686:	b003      	add	sp, #12
 8012688:	4770      	bx	lr
 801268a:	bf00      	nop
 801268c:	200001ac 	.word	0x200001ac
 8012690:	ffff0208 	.word	0xffff0208

08012694 <__sread>:
 8012694:	b510      	push	{r4, lr}
 8012696:	460c      	mov	r4, r1
 8012698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801269c:	f000 f886 	bl	80127ac <_read_r>
 80126a0:	2800      	cmp	r0, #0
 80126a2:	bfab      	itete	ge
 80126a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80126a6:	89a3      	ldrhlt	r3, [r4, #12]
 80126a8:	181b      	addge	r3, r3, r0
 80126aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80126ae:	bfac      	ite	ge
 80126b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80126b2:	81a3      	strhlt	r3, [r4, #12]
 80126b4:	bd10      	pop	{r4, pc}

080126b6 <__swrite>:
 80126b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126ba:	461f      	mov	r7, r3
 80126bc:	898b      	ldrh	r3, [r1, #12]
 80126be:	05db      	lsls	r3, r3, #23
 80126c0:	4605      	mov	r5, r0
 80126c2:	460c      	mov	r4, r1
 80126c4:	4616      	mov	r6, r2
 80126c6:	d505      	bpl.n	80126d4 <__swrite+0x1e>
 80126c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126cc:	2302      	movs	r3, #2
 80126ce:	2200      	movs	r2, #0
 80126d0:	f000 f85a 	bl	8012788 <_lseek_r>
 80126d4:	89a3      	ldrh	r3, [r4, #12]
 80126d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80126da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80126de:	81a3      	strh	r3, [r4, #12]
 80126e0:	4632      	mov	r2, r6
 80126e2:	463b      	mov	r3, r7
 80126e4:	4628      	mov	r0, r5
 80126e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126ea:	f000 b871 	b.w	80127d0 <_write_r>

080126ee <__sseek>:
 80126ee:	b510      	push	{r4, lr}
 80126f0:	460c      	mov	r4, r1
 80126f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126f6:	f000 f847 	bl	8012788 <_lseek_r>
 80126fa:	1c43      	adds	r3, r0, #1
 80126fc:	89a3      	ldrh	r3, [r4, #12]
 80126fe:	bf15      	itete	ne
 8012700:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012702:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012706:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801270a:	81a3      	strheq	r3, [r4, #12]
 801270c:	bf18      	it	ne
 801270e:	81a3      	strhne	r3, [r4, #12]
 8012710:	bd10      	pop	{r4, pc}

08012712 <__sclose>:
 8012712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012716:	f000 b827 	b.w	8012768 <_close_r>

0801271a <memmove>:
 801271a:	4288      	cmp	r0, r1
 801271c:	b510      	push	{r4, lr}
 801271e:	eb01 0402 	add.w	r4, r1, r2
 8012722:	d902      	bls.n	801272a <memmove+0x10>
 8012724:	4284      	cmp	r4, r0
 8012726:	4623      	mov	r3, r4
 8012728:	d807      	bhi.n	801273a <memmove+0x20>
 801272a:	1e43      	subs	r3, r0, #1
 801272c:	42a1      	cmp	r1, r4
 801272e:	d008      	beq.n	8012742 <memmove+0x28>
 8012730:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012734:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012738:	e7f8      	b.n	801272c <memmove+0x12>
 801273a:	4402      	add	r2, r0
 801273c:	4601      	mov	r1, r0
 801273e:	428a      	cmp	r2, r1
 8012740:	d100      	bne.n	8012744 <memmove+0x2a>
 8012742:	bd10      	pop	{r4, pc}
 8012744:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012748:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801274c:	e7f7      	b.n	801273e <memmove+0x24>

0801274e <memset>:
 801274e:	4402      	add	r2, r0
 8012750:	4603      	mov	r3, r0
 8012752:	4293      	cmp	r3, r2
 8012754:	d100      	bne.n	8012758 <memset+0xa>
 8012756:	4770      	bx	lr
 8012758:	f803 1b01 	strb.w	r1, [r3], #1
 801275c:	e7f9      	b.n	8012752 <memset+0x4>
	...

08012760 <_localeconv_r>:
 8012760:	4800      	ldr	r0, [pc, #0]	@ (8012764 <_localeconv_r+0x4>)
 8012762:	4770      	bx	lr
 8012764:	200002ec 	.word	0x200002ec

08012768 <_close_r>:
 8012768:	b538      	push	{r3, r4, r5, lr}
 801276a:	4d06      	ldr	r5, [pc, #24]	@ (8012784 <_close_r+0x1c>)
 801276c:	2300      	movs	r3, #0
 801276e:	4604      	mov	r4, r0
 8012770:	4608      	mov	r0, r1
 8012772:	602b      	str	r3, [r5, #0]
 8012774:	f7f1 f96a 	bl	8003a4c <_close>
 8012778:	1c43      	adds	r3, r0, #1
 801277a:	d102      	bne.n	8012782 <_close_r+0x1a>
 801277c:	682b      	ldr	r3, [r5, #0]
 801277e:	b103      	cbz	r3, 8012782 <_close_r+0x1a>
 8012780:	6023      	str	r3, [r4, #0]
 8012782:	bd38      	pop	{r3, r4, r5, pc}
 8012784:	20003744 	.word	0x20003744

08012788 <_lseek_r>:
 8012788:	b538      	push	{r3, r4, r5, lr}
 801278a:	4d07      	ldr	r5, [pc, #28]	@ (80127a8 <_lseek_r+0x20>)
 801278c:	4604      	mov	r4, r0
 801278e:	4608      	mov	r0, r1
 8012790:	4611      	mov	r1, r2
 8012792:	2200      	movs	r2, #0
 8012794:	602a      	str	r2, [r5, #0]
 8012796:	461a      	mov	r2, r3
 8012798:	f7f1 f97f 	bl	8003a9a <_lseek>
 801279c:	1c43      	adds	r3, r0, #1
 801279e:	d102      	bne.n	80127a6 <_lseek_r+0x1e>
 80127a0:	682b      	ldr	r3, [r5, #0]
 80127a2:	b103      	cbz	r3, 80127a6 <_lseek_r+0x1e>
 80127a4:	6023      	str	r3, [r4, #0]
 80127a6:	bd38      	pop	{r3, r4, r5, pc}
 80127a8:	20003744 	.word	0x20003744

080127ac <_read_r>:
 80127ac:	b538      	push	{r3, r4, r5, lr}
 80127ae:	4d07      	ldr	r5, [pc, #28]	@ (80127cc <_read_r+0x20>)
 80127b0:	4604      	mov	r4, r0
 80127b2:	4608      	mov	r0, r1
 80127b4:	4611      	mov	r1, r2
 80127b6:	2200      	movs	r2, #0
 80127b8:	602a      	str	r2, [r5, #0]
 80127ba:	461a      	mov	r2, r3
 80127bc:	f7f1 f90d 	bl	80039da <_read>
 80127c0:	1c43      	adds	r3, r0, #1
 80127c2:	d102      	bne.n	80127ca <_read_r+0x1e>
 80127c4:	682b      	ldr	r3, [r5, #0]
 80127c6:	b103      	cbz	r3, 80127ca <_read_r+0x1e>
 80127c8:	6023      	str	r3, [r4, #0]
 80127ca:	bd38      	pop	{r3, r4, r5, pc}
 80127cc:	20003744 	.word	0x20003744

080127d0 <_write_r>:
 80127d0:	b538      	push	{r3, r4, r5, lr}
 80127d2:	4d07      	ldr	r5, [pc, #28]	@ (80127f0 <_write_r+0x20>)
 80127d4:	4604      	mov	r4, r0
 80127d6:	4608      	mov	r0, r1
 80127d8:	4611      	mov	r1, r2
 80127da:	2200      	movs	r2, #0
 80127dc:	602a      	str	r2, [r5, #0]
 80127de:	461a      	mov	r2, r3
 80127e0:	f7f1 f918 	bl	8003a14 <_write>
 80127e4:	1c43      	adds	r3, r0, #1
 80127e6:	d102      	bne.n	80127ee <_write_r+0x1e>
 80127e8:	682b      	ldr	r3, [r5, #0]
 80127ea:	b103      	cbz	r3, 80127ee <_write_r+0x1e>
 80127ec:	6023      	str	r3, [r4, #0]
 80127ee:	bd38      	pop	{r3, r4, r5, pc}
 80127f0:	20003744 	.word	0x20003744

080127f4 <__errno>:
 80127f4:	4b01      	ldr	r3, [pc, #4]	@ (80127fc <__errno+0x8>)
 80127f6:	6818      	ldr	r0, [r3, #0]
 80127f8:	4770      	bx	lr
 80127fa:	bf00      	nop
 80127fc:	200001ac 	.word	0x200001ac

08012800 <__libc_init_array>:
 8012800:	b570      	push	{r4, r5, r6, lr}
 8012802:	4d0d      	ldr	r5, [pc, #52]	@ (8012838 <__libc_init_array+0x38>)
 8012804:	4c0d      	ldr	r4, [pc, #52]	@ (801283c <__libc_init_array+0x3c>)
 8012806:	1b64      	subs	r4, r4, r5
 8012808:	10a4      	asrs	r4, r4, #2
 801280a:	2600      	movs	r6, #0
 801280c:	42a6      	cmp	r6, r4
 801280e:	d109      	bne.n	8012824 <__libc_init_array+0x24>
 8012810:	4d0b      	ldr	r5, [pc, #44]	@ (8012840 <__libc_init_array+0x40>)
 8012812:	4c0c      	ldr	r4, [pc, #48]	@ (8012844 <__libc_init_array+0x44>)
 8012814:	f002 f850 	bl	80148b8 <_init>
 8012818:	1b64      	subs	r4, r4, r5
 801281a:	10a4      	asrs	r4, r4, #2
 801281c:	2600      	movs	r6, #0
 801281e:	42a6      	cmp	r6, r4
 8012820:	d105      	bne.n	801282e <__libc_init_array+0x2e>
 8012822:	bd70      	pop	{r4, r5, r6, pc}
 8012824:	f855 3b04 	ldr.w	r3, [r5], #4
 8012828:	4798      	blx	r3
 801282a:	3601      	adds	r6, #1
 801282c:	e7ee      	b.n	801280c <__libc_init_array+0xc>
 801282e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012832:	4798      	blx	r3
 8012834:	3601      	adds	r6, #1
 8012836:	e7f2      	b.n	801281e <__libc_init_array+0x1e>
 8012838:	0801696c 	.word	0x0801696c
 801283c:	0801696c 	.word	0x0801696c
 8012840:	0801696c 	.word	0x0801696c
 8012844:	08016970 	.word	0x08016970

08012848 <__retarget_lock_init_recursive>:
 8012848:	4770      	bx	lr

0801284a <__retarget_lock_acquire_recursive>:
 801284a:	4770      	bx	lr

0801284c <__retarget_lock_release_recursive>:
 801284c:	4770      	bx	lr

0801284e <memcpy>:
 801284e:	440a      	add	r2, r1
 8012850:	4291      	cmp	r1, r2
 8012852:	f100 33ff 	add.w	r3, r0, #4294967295
 8012856:	d100      	bne.n	801285a <memcpy+0xc>
 8012858:	4770      	bx	lr
 801285a:	b510      	push	{r4, lr}
 801285c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012860:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012864:	4291      	cmp	r1, r2
 8012866:	d1f9      	bne.n	801285c <memcpy+0xe>
 8012868:	bd10      	pop	{r4, pc}

0801286a <quorem>:
 801286a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801286e:	6903      	ldr	r3, [r0, #16]
 8012870:	690c      	ldr	r4, [r1, #16]
 8012872:	42a3      	cmp	r3, r4
 8012874:	4607      	mov	r7, r0
 8012876:	db7e      	blt.n	8012976 <quorem+0x10c>
 8012878:	3c01      	subs	r4, #1
 801287a:	f101 0814 	add.w	r8, r1, #20
 801287e:	00a3      	lsls	r3, r4, #2
 8012880:	f100 0514 	add.w	r5, r0, #20
 8012884:	9300      	str	r3, [sp, #0]
 8012886:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801288a:	9301      	str	r3, [sp, #4]
 801288c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012890:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012894:	3301      	adds	r3, #1
 8012896:	429a      	cmp	r2, r3
 8012898:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801289c:	fbb2 f6f3 	udiv	r6, r2, r3
 80128a0:	d32e      	bcc.n	8012900 <quorem+0x96>
 80128a2:	f04f 0a00 	mov.w	sl, #0
 80128a6:	46c4      	mov	ip, r8
 80128a8:	46ae      	mov	lr, r5
 80128aa:	46d3      	mov	fp, sl
 80128ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80128b0:	b298      	uxth	r0, r3
 80128b2:	fb06 a000 	mla	r0, r6, r0, sl
 80128b6:	0c02      	lsrs	r2, r0, #16
 80128b8:	0c1b      	lsrs	r3, r3, #16
 80128ba:	fb06 2303 	mla	r3, r6, r3, r2
 80128be:	f8de 2000 	ldr.w	r2, [lr]
 80128c2:	b280      	uxth	r0, r0
 80128c4:	b292      	uxth	r2, r2
 80128c6:	1a12      	subs	r2, r2, r0
 80128c8:	445a      	add	r2, fp
 80128ca:	f8de 0000 	ldr.w	r0, [lr]
 80128ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80128d2:	b29b      	uxth	r3, r3
 80128d4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80128d8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80128dc:	b292      	uxth	r2, r2
 80128de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80128e2:	45e1      	cmp	r9, ip
 80128e4:	f84e 2b04 	str.w	r2, [lr], #4
 80128e8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80128ec:	d2de      	bcs.n	80128ac <quorem+0x42>
 80128ee:	9b00      	ldr	r3, [sp, #0]
 80128f0:	58eb      	ldr	r3, [r5, r3]
 80128f2:	b92b      	cbnz	r3, 8012900 <quorem+0x96>
 80128f4:	9b01      	ldr	r3, [sp, #4]
 80128f6:	3b04      	subs	r3, #4
 80128f8:	429d      	cmp	r5, r3
 80128fa:	461a      	mov	r2, r3
 80128fc:	d32f      	bcc.n	801295e <quorem+0xf4>
 80128fe:	613c      	str	r4, [r7, #16]
 8012900:	4638      	mov	r0, r7
 8012902:	f001 f97f 	bl	8013c04 <__mcmp>
 8012906:	2800      	cmp	r0, #0
 8012908:	db25      	blt.n	8012956 <quorem+0xec>
 801290a:	4629      	mov	r1, r5
 801290c:	2000      	movs	r0, #0
 801290e:	f858 2b04 	ldr.w	r2, [r8], #4
 8012912:	f8d1 c000 	ldr.w	ip, [r1]
 8012916:	fa1f fe82 	uxth.w	lr, r2
 801291a:	fa1f f38c 	uxth.w	r3, ip
 801291e:	eba3 030e 	sub.w	r3, r3, lr
 8012922:	4403      	add	r3, r0
 8012924:	0c12      	lsrs	r2, r2, #16
 8012926:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801292a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801292e:	b29b      	uxth	r3, r3
 8012930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012934:	45c1      	cmp	r9, r8
 8012936:	f841 3b04 	str.w	r3, [r1], #4
 801293a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801293e:	d2e6      	bcs.n	801290e <quorem+0xa4>
 8012940:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012944:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012948:	b922      	cbnz	r2, 8012954 <quorem+0xea>
 801294a:	3b04      	subs	r3, #4
 801294c:	429d      	cmp	r5, r3
 801294e:	461a      	mov	r2, r3
 8012950:	d30b      	bcc.n	801296a <quorem+0x100>
 8012952:	613c      	str	r4, [r7, #16]
 8012954:	3601      	adds	r6, #1
 8012956:	4630      	mov	r0, r6
 8012958:	b003      	add	sp, #12
 801295a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801295e:	6812      	ldr	r2, [r2, #0]
 8012960:	3b04      	subs	r3, #4
 8012962:	2a00      	cmp	r2, #0
 8012964:	d1cb      	bne.n	80128fe <quorem+0x94>
 8012966:	3c01      	subs	r4, #1
 8012968:	e7c6      	b.n	80128f8 <quorem+0x8e>
 801296a:	6812      	ldr	r2, [r2, #0]
 801296c:	3b04      	subs	r3, #4
 801296e:	2a00      	cmp	r2, #0
 8012970:	d1ef      	bne.n	8012952 <quorem+0xe8>
 8012972:	3c01      	subs	r4, #1
 8012974:	e7ea      	b.n	801294c <quorem+0xe2>
 8012976:	2000      	movs	r0, #0
 8012978:	e7ee      	b.n	8012958 <quorem+0xee>
 801297a:	0000      	movs	r0, r0
 801297c:	0000      	movs	r0, r0
	...

08012980 <_dtoa_r>:
 8012980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012984:	69c7      	ldr	r7, [r0, #28]
 8012986:	b097      	sub	sp, #92	@ 0x5c
 8012988:	ed8d 0b04 	vstr	d0, [sp, #16]
 801298c:	ec55 4b10 	vmov	r4, r5, d0
 8012990:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012992:	9107      	str	r1, [sp, #28]
 8012994:	4681      	mov	r9, r0
 8012996:	920c      	str	r2, [sp, #48]	@ 0x30
 8012998:	9311      	str	r3, [sp, #68]	@ 0x44
 801299a:	b97f      	cbnz	r7, 80129bc <_dtoa_r+0x3c>
 801299c:	2010      	movs	r0, #16
 801299e:	f000 fe09 	bl	80135b4 <malloc>
 80129a2:	4602      	mov	r2, r0
 80129a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80129a8:	b920      	cbnz	r0, 80129b4 <_dtoa_r+0x34>
 80129aa:	4ba9      	ldr	r3, [pc, #676]	@ (8012c50 <_dtoa_r+0x2d0>)
 80129ac:	21ef      	movs	r1, #239	@ 0xef
 80129ae:	48a9      	ldr	r0, [pc, #676]	@ (8012c54 <_dtoa_r+0x2d4>)
 80129b0:	f001 fc44 	bl	801423c <__assert_func>
 80129b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80129b8:	6007      	str	r7, [r0, #0]
 80129ba:	60c7      	str	r7, [r0, #12]
 80129bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80129c0:	6819      	ldr	r1, [r3, #0]
 80129c2:	b159      	cbz	r1, 80129dc <_dtoa_r+0x5c>
 80129c4:	685a      	ldr	r2, [r3, #4]
 80129c6:	604a      	str	r2, [r1, #4]
 80129c8:	2301      	movs	r3, #1
 80129ca:	4093      	lsls	r3, r2
 80129cc:	608b      	str	r3, [r1, #8]
 80129ce:	4648      	mov	r0, r9
 80129d0:	f000 fee6 	bl	80137a0 <_Bfree>
 80129d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80129d8:	2200      	movs	r2, #0
 80129da:	601a      	str	r2, [r3, #0]
 80129dc:	1e2b      	subs	r3, r5, #0
 80129de:	bfb9      	ittee	lt
 80129e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80129e4:	9305      	strlt	r3, [sp, #20]
 80129e6:	2300      	movge	r3, #0
 80129e8:	6033      	strge	r3, [r6, #0]
 80129ea:	9f05      	ldr	r7, [sp, #20]
 80129ec:	4b9a      	ldr	r3, [pc, #616]	@ (8012c58 <_dtoa_r+0x2d8>)
 80129ee:	bfbc      	itt	lt
 80129f0:	2201      	movlt	r2, #1
 80129f2:	6032      	strlt	r2, [r6, #0]
 80129f4:	43bb      	bics	r3, r7
 80129f6:	d112      	bne.n	8012a1e <_dtoa_r+0x9e>
 80129f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80129fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80129fe:	6013      	str	r3, [r2, #0]
 8012a00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012a04:	4323      	orrs	r3, r4
 8012a06:	f000 855a 	beq.w	80134be <_dtoa_r+0xb3e>
 8012a0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012a0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012c6c <_dtoa_r+0x2ec>
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f000 855c 	beq.w	80134ce <_dtoa_r+0xb4e>
 8012a16:	f10a 0303 	add.w	r3, sl, #3
 8012a1a:	f000 bd56 	b.w	80134ca <_dtoa_r+0xb4a>
 8012a1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012a22:	2200      	movs	r2, #0
 8012a24:	ec51 0b17 	vmov	r0, r1, d7
 8012a28:	2300      	movs	r3, #0
 8012a2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012a2e:	f7ee f873 	bl	8000b18 <__aeabi_dcmpeq>
 8012a32:	4680      	mov	r8, r0
 8012a34:	b158      	cbz	r0, 8012a4e <_dtoa_r+0xce>
 8012a36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012a38:	2301      	movs	r3, #1
 8012a3a:	6013      	str	r3, [r2, #0]
 8012a3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012a3e:	b113      	cbz	r3, 8012a46 <_dtoa_r+0xc6>
 8012a40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012a42:	4b86      	ldr	r3, [pc, #536]	@ (8012c5c <_dtoa_r+0x2dc>)
 8012a44:	6013      	str	r3, [r2, #0]
 8012a46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012c70 <_dtoa_r+0x2f0>
 8012a4a:	f000 bd40 	b.w	80134ce <_dtoa_r+0xb4e>
 8012a4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012a52:	aa14      	add	r2, sp, #80	@ 0x50
 8012a54:	a915      	add	r1, sp, #84	@ 0x54
 8012a56:	4648      	mov	r0, r9
 8012a58:	f001 f984 	bl	8013d64 <__d2b>
 8012a5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012a60:	9002      	str	r0, [sp, #8]
 8012a62:	2e00      	cmp	r6, #0
 8012a64:	d078      	beq.n	8012b58 <_dtoa_r+0x1d8>
 8012a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012a70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012a78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012a7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012a80:	4619      	mov	r1, r3
 8012a82:	2200      	movs	r2, #0
 8012a84:	4b76      	ldr	r3, [pc, #472]	@ (8012c60 <_dtoa_r+0x2e0>)
 8012a86:	f7ed fc27 	bl	80002d8 <__aeabi_dsub>
 8012a8a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012c38 <_dtoa_r+0x2b8>)
 8012a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a90:	f7ed fdda 	bl	8000648 <__aeabi_dmul>
 8012a94:	a36a      	add	r3, pc, #424	@ (adr r3, 8012c40 <_dtoa_r+0x2c0>)
 8012a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a9a:	f7ed fc1f 	bl	80002dc <__adddf3>
 8012a9e:	4604      	mov	r4, r0
 8012aa0:	4630      	mov	r0, r6
 8012aa2:	460d      	mov	r5, r1
 8012aa4:	f7ed fd66 	bl	8000574 <__aeabi_i2d>
 8012aa8:	a367      	add	r3, pc, #412	@ (adr r3, 8012c48 <_dtoa_r+0x2c8>)
 8012aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aae:	f7ed fdcb 	bl	8000648 <__aeabi_dmul>
 8012ab2:	4602      	mov	r2, r0
 8012ab4:	460b      	mov	r3, r1
 8012ab6:	4620      	mov	r0, r4
 8012ab8:	4629      	mov	r1, r5
 8012aba:	f7ed fc0f 	bl	80002dc <__adddf3>
 8012abe:	4604      	mov	r4, r0
 8012ac0:	460d      	mov	r5, r1
 8012ac2:	f7ee f871 	bl	8000ba8 <__aeabi_d2iz>
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	4607      	mov	r7, r0
 8012aca:	2300      	movs	r3, #0
 8012acc:	4620      	mov	r0, r4
 8012ace:	4629      	mov	r1, r5
 8012ad0:	f7ee f82c 	bl	8000b2c <__aeabi_dcmplt>
 8012ad4:	b140      	cbz	r0, 8012ae8 <_dtoa_r+0x168>
 8012ad6:	4638      	mov	r0, r7
 8012ad8:	f7ed fd4c 	bl	8000574 <__aeabi_i2d>
 8012adc:	4622      	mov	r2, r4
 8012ade:	462b      	mov	r3, r5
 8012ae0:	f7ee f81a 	bl	8000b18 <__aeabi_dcmpeq>
 8012ae4:	b900      	cbnz	r0, 8012ae8 <_dtoa_r+0x168>
 8012ae6:	3f01      	subs	r7, #1
 8012ae8:	2f16      	cmp	r7, #22
 8012aea:	d852      	bhi.n	8012b92 <_dtoa_r+0x212>
 8012aec:	4b5d      	ldr	r3, [pc, #372]	@ (8012c64 <_dtoa_r+0x2e4>)
 8012aee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012afa:	f7ee f817 	bl	8000b2c <__aeabi_dcmplt>
 8012afe:	2800      	cmp	r0, #0
 8012b00:	d049      	beq.n	8012b96 <_dtoa_r+0x216>
 8012b02:	3f01      	subs	r7, #1
 8012b04:	2300      	movs	r3, #0
 8012b06:	9310      	str	r3, [sp, #64]	@ 0x40
 8012b08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012b0a:	1b9b      	subs	r3, r3, r6
 8012b0c:	1e5a      	subs	r2, r3, #1
 8012b0e:	bf45      	ittet	mi
 8012b10:	f1c3 0301 	rsbmi	r3, r3, #1
 8012b14:	9300      	strmi	r3, [sp, #0]
 8012b16:	2300      	movpl	r3, #0
 8012b18:	2300      	movmi	r3, #0
 8012b1a:	9206      	str	r2, [sp, #24]
 8012b1c:	bf54      	ite	pl
 8012b1e:	9300      	strpl	r3, [sp, #0]
 8012b20:	9306      	strmi	r3, [sp, #24]
 8012b22:	2f00      	cmp	r7, #0
 8012b24:	db39      	blt.n	8012b9a <_dtoa_r+0x21a>
 8012b26:	9b06      	ldr	r3, [sp, #24]
 8012b28:	970d      	str	r7, [sp, #52]	@ 0x34
 8012b2a:	443b      	add	r3, r7
 8012b2c:	9306      	str	r3, [sp, #24]
 8012b2e:	2300      	movs	r3, #0
 8012b30:	9308      	str	r3, [sp, #32]
 8012b32:	9b07      	ldr	r3, [sp, #28]
 8012b34:	2b09      	cmp	r3, #9
 8012b36:	d863      	bhi.n	8012c00 <_dtoa_r+0x280>
 8012b38:	2b05      	cmp	r3, #5
 8012b3a:	bfc4      	itt	gt
 8012b3c:	3b04      	subgt	r3, #4
 8012b3e:	9307      	strgt	r3, [sp, #28]
 8012b40:	9b07      	ldr	r3, [sp, #28]
 8012b42:	f1a3 0302 	sub.w	r3, r3, #2
 8012b46:	bfcc      	ite	gt
 8012b48:	2400      	movgt	r4, #0
 8012b4a:	2401      	movle	r4, #1
 8012b4c:	2b03      	cmp	r3, #3
 8012b4e:	d863      	bhi.n	8012c18 <_dtoa_r+0x298>
 8012b50:	e8df f003 	tbb	[pc, r3]
 8012b54:	2b375452 	.word	0x2b375452
 8012b58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012b5c:	441e      	add	r6, r3
 8012b5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012b62:	2b20      	cmp	r3, #32
 8012b64:	bfc1      	itttt	gt
 8012b66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012b6a:	409f      	lslgt	r7, r3
 8012b6c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012b70:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012b74:	bfd6      	itet	le
 8012b76:	f1c3 0320 	rsble	r3, r3, #32
 8012b7a:	ea47 0003 	orrgt.w	r0, r7, r3
 8012b7e:	fa04 f003 	lslle.w	r0, r4, r3
 8012b82:	f7ed fce7 	bl	8000554 <__aeabi_ui2d>
 8012b86:	2201      	movs	r2, #1
 8012b88:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012b8c:	3e01      	subs	r6, #1
 8012b8e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012b90:	e776      	b.n	8012a80 <_dtoa_r+0x100>
 8012b92:	2301      	movs	r3, #1
 8012b94:	e7b7      	b.n	8012b06 <_dtoa_r+0x186>
 8012b96:	9010      	str	r0, [sp, #64]	@ 0x40
 8012b98:	e7b6      	b.n	8012b08 <_dtoa_r+0x188>
 8012b9a:	9b00      	ldr	r3, [sp, #0]
 8012b9c:	1bdb      	subs	r3, r3, r7
 8012b9e:	9300      	str	r3, [sp, #0]
 8012ba0:	427b      	negs	r3, r7
 8012ba2:	9308      	str	r3, [sp, #32]
 8012ba4:	2300      	movs	r3, #0
 8012ba6:	930d      	str	r3, [sp, #52]	@ 0x34
 8012ba8:	e7c3      	b.n	8012b32 <_dtoa_r+0x1b2>
 8012baa:	2301      	movs	r3, #1
 8012bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012bb0:	eb07 0b03 	add.w	fp, r7, r3
 8012bb4:	f10b 0301 	add.w	r3, fp, #1
 8012bb8:	2b01      	cmp	r3, #1
 8012bba:	9303      	str	r3, [sp, #12]
 8012bbc:	bfb8      	it	lt
 8012bbe:	2301      	movlt	r3, #1
 8012bc0:	e006      	b.n	8012bd0 <_dtoa_r+0x250>
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	dd28      	ble.n	8012c1e <_dtoa_r+0x29e>
 8012bcc:	469b      	mov	fp, r3
 8012bce:	9303      	str	r3, [sp, #12]
 8012bd0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012bd4:	2100      	movs	r1, #0
 8012bd6:	2204      	movs	r2, #4
 8012bd8:	f102 0514 	add.w	r5, r2, #20
 8012bdc:	429d      	cmp	r5, r3
 8012bde:	d926      	bls.n	8012c2e <_dtoa_r+0x2ae>
 8012be0:	6041      	str	r1, [r0, #4]
 8012be2:	4648      	mov	r0, r9
 8012be4:	f000 fd9c 	bl	8013720 <_Balloc>
 8012be8:	4682      	mov	sl, r0
 8012bea:	2800      	cmp	r0, #0
 8012bec:	d142      	bne.n	8012c74 <_dtoa_r+0x2f4>
 8012bee:	4b1e      	ldr	r3, [pc, #120]	@ (8012c68 <_dtoa_r+0x2e8>)
 8012bf0:	4602      	mov	r2, r0
 8012bf2:	f240 11af 	movw	r1, #431	@ 0x1af
 8012bf6:	e6da      	b.n	80129ae <_dtoa_r+0x2e>
 8012bf8:	2300      	movs	r3, #0
 8012bfa:	e7e3      	b.n	8012bc4 <_dtoa_r+0x244>
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	e7d5      	b.n	8012bac <_dtoa_r+0x22c>
 8012c00:	2401      	movs	r4, #1
 8012c02:	2300      	movs	r3, #0
 8012c04:	9307      	str	r3, [sp, #28]
 8012c06:	9409      	str	r4, [sp, #36]	@ 0x24
 8012c08:	f04f 3bff 	mov.w	fp, #4294967295
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012c12:	2312      	movs	r3, #18
 8012c14:	920c      	str	r2, [sp, #48]	@ 0x30
 8012c16:	e7db      	b.n	8012bd0 <_dtoa_r+0x250>
 8012c18:	2301      	movs	r3, #1
 8012c1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c1c:	e7f4      	b.n	8012c08 <_dtoa_r+0x288>
 8012c1e:	f04f 0b01 	mov.w	fp, #1
 8012c22:	f8cd b00c 	str.w	fp, [sp, #12]
 8012c26:	465b      	mov	r3, fp
 8012c28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012c2c:	e7d0      	b.n	8012bd0 <_dtoa_r+0x250>
 8012c2e:	3101      	adds	r1, #1
 8012c30:	0052      	lsls	r2, r2, #1
 8012c32:	e7d1      	b.n	8012bd8 <_dtoa_r+0x258>
 8012c34:	f3af 8000 	nop.w
 8012c38:	636f4361 	.word	0x636f4361
 8012c3c:	3fd287a7 	.word	0x3fd287a7
 8012c40:	8b60c8b3 	.word	0x8b60c8b3
 8012c44:	3fc68a28 	.word	0x3fc68a28
 8012c48:	509f79fb 	.word	0x509f79fb
 8012c4c:	3fd34413 	.word	0x3fd34413
 8012c50:	08016631 	.word	0x08016631
 8012c54:	08016648 	.word	0x08016648
 8012c58:	7ff00000 	.word	0x7ff00000
 8012c5c:	08016601 	.word	0x08016601
 8012c60:	3ff80000 	.word	0x3ff80000
 8012c64:	08016798 	.word	0x08016798
 8012c68:	080166a0 	.word	0x080166a0
 8012c6c:	0801662d 	.word	0x0801662d
 8012c70:	08016600 	.word	0x08016600
 8012c74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012c78:	6018      	str	r0, [r3, #0]
 8012c7a:	9b03      	ldr	r3, [sp, #12]
 8012c7c:	2b0e      	cmp	r3, #14
 8012c7e:	f200 80a1 	bhi.w	8012dc4 <_dtoa_r+0x444>
 8012c82:	2c00      	cmp	r4, #0
 8012c84:	f000 809e 	beq.w	8012dc4 <_dtoa_r+0x444>
 8012c88:	2f00      	cmp	r7, #0
 8012c8a:	dd33      	ble.n	8012cf4 <_dtoa_r+0x374>
 8012c8c:	4b9c      	ldr	r3, [pc, #624]	@ (8012f00 <_dtoa_r+0x580>)
 8012c8e:	f007 020f 	and.w	r2, r7, #15
 8012c92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c96:	ed93 7b00 	vldr	d7, [r3]
 8012c9a:	05f8      	lsls	r0, r7, #23
 8012c9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012ca0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012ca4:	d516      	bpl.n	8012cd4 <_dtoa_r+0x354>
 8012ca6:	4b97      	ldr	r3, [pc, #604]	@ (8012f04 <_dtoa_r+0x584>)
 8012ca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012cac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012cb0:	f7ed fdf4 	bl	800089c <__aeabi_ddiv>
 8012cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cb8:	f004 040f 	and.w	r4, r4, #15
 8012cbc:	2603      	movs	r6, #3
 8012cbe:	4d91      	ldr	r5, [pc, #580]	@ (8012f04 <_dtoa_r+0x584>)
 8012cc0:	b954      	cbnz	r4, 8012cd8 <_dtoa_r+0x358>
 8012cc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012cca:	f7ed fde7 	bl	800089c <__aeabi_ddiv>
 8012cce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cd2:	e028      	b.n	8012d26 <_dtoa_r+0x3a6>
 8012cd4:	2602      	movs	r6, #2
 8012cd6:	e7f2      	b.n	8012cbe <_dtoa_r+0x33e>
 8012cd8:	07e1      	lsls	r1, r4, #31
 8012cda:	d508      	bpl.n	8012cee <_dtoa_r+0x36e>
 8012cdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012ce0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012ce4:	f7ed fcb0 	bl	8000648 <__aeabi_dmul>
 8012ce8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012cec:	3601      	adds	r6, #1
 8012cee:	1064      	asrs	r4, r4, #1
 8012cf0:	3508      	adds	r5, #8
 8012cf2:	e7e5      	b.n	8012cc0 <_dtoa_r+0x340>
 8012cf4:	f000 80af 	beq.w	8012e56 <_dtoa_r+0x4d6>
 8012cf8:	427c      	negs	r4, r7
 8012cfa:	4b81      	ldr	r3, [pc, #516]	@ (8012f00 <_dtoa_r+0x580>)
 8012cfc:	4d81      	ldr	r5, [pc, #516]	@ (8012f04 <_dtoa_r+0x584>)
 8012cfe:	f004 020f 	and.w	r2, r4, #15
 8012d02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012d0e:	f7ed fc9b 	bl	8000648 <__aeabi_dmul>
 8012d12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d16:	1124      	asrs	r4, r4, #4
 8012d18:	2300      	movs	r3, #0
 8012d1a:	2602      	movs	r6, #2
 8012d1c:	2c00      	cmp	r4, #0
 8012d1e:	f040 808f 	bne.w	8012e40 <_dtoa_r+0x4c0>
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d1d3      	bne.n	8012cce <_dtoa_r+0x34e>
 8012d26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012d28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	f000 8094 	beq.w	8012e5a <_dtoa_r+0x4da>
 8012d32:	4b75      	ldr	r3, [pc, #468]	@ (8012f08 <_dtoa_r+0x588>)
 8012d34:	2200      	movs	r2, #0
 8012d36:	4620      	mov	r0, r4
 8012d38:	4629      	mov	r1, r5
 8012d3a:	f7ed fef7 	bl	8000b2c <__aeabi_dcmplt>
 8012d3e:	2800      	cmp	r0, #0
 8012d40:	f000 808b 	beq.w	8012e5a <_dtoa_r+0x4da>
 8012d44:	9b03      	ldr	r3, [sp, #12]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	f000 8087 	beq.w	8012e5a <_dtoa_r+0x4da>
 8012d4c:	f1bb 0f00 	cmp.w	fp, #0
 8012d50:	dd34      	ble.n	8012dbc <_dtoa_r+0x43c>
 8012d52:	4620      	mov	r0, r4
 8012d54:	4b6d      	ldr	r3, [pc, #436]	@ (8012f0c <_dtoa_r+0x58c>)
 8012d56:	2200      	movs	r2, #0
 8012d58:	4629      	mov	r1, r5
 8012d5a:	f7ed fc75 	bl	8000648 <__aeabi_dmul>
 8012d5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d62:	f107 38ff 	add.w	r8, r7, #4294967295
 8012d66:	3601      	adds	r6, #1
 8012d68:	465c      	mov	r4, fp
 8012d6a:	4630      	mov	r0, r6
 8012d6c:	f7ed fc02 	bl	8000574 <__aeabi_i2d>
 8012d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d74:	f7ed fc68 	bl	8000648 <__aeabi_dmul>
 8012d78:	4b65      	ldr	r3, [pc, #404]	@ (8012f10 <_dtoa_r+0x590>)
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	f7ed faae 	bl	80002dc <__adddf3>
 8012d80:	4605      	mov	r5, r0
 8012d82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012d86:	2c00      	cmp	r4, #0
 8012d88:	d16a      	bne.n	8012e60 <_dtoa_r+0x4e0>
 8012d8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d8e:	4b61      	ldr	r3, [pc, #388]	@ (8012f14 <_dtoa_r+0x594>)
 8012d90:	2200      	movs	r2, #0
 8012d92:	f7ed faa1 	bl	80002d8 <__aeabi_dsub>
 8012d96:	4602      	mov	r2, r0
 8012d98:	460b      	mov	r3, r1
 8012d9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d9e:	462a      	mov	r2, r5
 8012da0:	4633      	mov	r3, r6
 8012da2:	f7ed fee1 	bl	8000b68 <__aeabi_dcmpgt>
 8012da6:	2800      	cmp	r0, #0
 8012da8:	f040 8298 	bne.w	80132dc <_dtoa_r+0x95c>
 8012dac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012db0:	462a      	mov	r2, r5
 8012db2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012db6:	f7ed feb9 	bl	8000b2c <__aeabi_dcmplt>
 8012dba:	bb38      	cbnz	r0, 8012e0c <_dtoa_r+0x48c>
 8012dbc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012dc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012dc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	f2c0 8157 	blt.w	801307a <_dtoa_r+0x6fa>
 8012dcc:	2f0e      	cmp	r7, #14
 8012dce:	f300 8154 	bgt.w	801307a <_dtoa_r+0x6fa>
 8012dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8012f00 <_dtoa_r+0x580>)
 8012dd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012dd8:	ed93 7b00 	vldr	d7, [r3]
 8012ddc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	ed8d 7b00 	vstr	d7, [sp]
 8012de4:	f280 80e5 	bge.w	8012fb2 <_dtoa_r+0x632>
 8012de8:	9b03      	ldr	r3, [sp, #12]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	f300 80e1 	bgt.w	8012fb2 <_dtoa_r+0x632>
 8012df0:	d10c      	bne.n	8012e0c <_dtoa_r+0x48c>
 8012df2:	4b48      	ldr	r3, [pc, #288]	@ (8012f14 <_dtoa_r+0x594>)
 8012df4:	2200      	movs	r2, #0
 8012df6:	ec51 0b17 	vmov	r0, r1, d7
 8012dfa:	f7ed fc25 	bl	8000648 <__aeabi_dmul>
 8012dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e02:	f7ed fea7 	bl	8000b54 <__aeabi_dcmpge>
 8012e06:	2800      	cmp	r0, #0
 8012e08:	f000 8266 	beq.w	80132d8 <_dtoa_r+0x958>
 8012e0c:	2400      	movs	r4, #0
 8012e0e:	4625      	mov	r5, r4
 8012e10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012e12:	4656      	mov	r6, sl
 8012e14:	ea6f 0803 	mvn.w	r8, r3
 8012e18:	2700      	movs	r7, #0
 8012e1a:	4621      	mov	r1, r4
 8012e1c:	4648      	mov	r0, r9
 8012e1e:	f000 fcbf 	bl	80137a0 <_Bfree>
 8012e22:	2d00      	cmp	r5, #0
 8012e24:	f000 80bd 	beq.w	8012fa2 <_dtoa_r+0x622>
 8012e28:	b12f      	cbz	r7, 8012e36 <_dtoa_r+0x4b6>
 8012e2a:	42af      	cmp	r7, r5
 8012e2c:	d003      	beq.n	8012e36 <_dtoa_r+0x4b6>
 8012e2e:	4639      	mov	r1, r7
 8012e30:	4648      	mov	r0, r9
 8012e32:	f000 fcb5 	bl	80137a0 <_Bfree>
 8012e36:	4629      	mov	r1, r5
 8012e38:	4648      	mov	r0, r9
 8012e3a:	f000 fcb1 	bl	80137a0 <_Bfree>
 8012e3e:	e0b0      	b.n	8012fa2 <_dtoa_r+0x622>
 8012e40:	07e2      	lsls	r2, r4, #31
 8012e42:	d505      	bpl.n	8012e50 <_dtoa_r+0x4d0>
 8012e44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012e48:	f7ed fbfe 	bl	8000648 <__aeabi_dmul>
 8012e4c:	3601      	adds	r6, #1
 8012e4e:	2301      	movs	r3, #1
 8012e50:	1064      	asrs	r4, r4, #1
 8012e52:	3508      	adds	r5, #8
 8012e54:	e762      	b.n	8012d1c <_dtoa_r+0x39c>
 8012e56:	2602      	movs	r6, #2
 8012e58:	e765      	b.n	8012d26 <_dtoa_r+0x3a6>
 8012e5a:	9c03      	ldr	r4, [sp, #12]
 8012e5c:	46b8      	mov	r8, r7
 8012e5e:	e784      	b.n	8012d6a <_dtoa_r+0x3ea>
 8012e60:	4b27      	ldr	r3, [pc, #156]	@ (8012f00 <_dtoa_r+0x580>)
 8012e62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012e64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012e68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012e6c:	4454      	add	r4, sl
 8012e6e:	2900      	cmp	r1, #0
 8012e70:	d054      	beq.n	8012f1c <_dtoa_r+0x59c>
 8012e72:	4929      	ldr	r1, [pc, #164]	@ (8012f18 <_dtoa_r+0x598>)
 8012e74:	2000      	movs	r0, #0
 8012e76:	f7ed fd11 	bl	800089c <__aeabi_ddiv>
 8012e7a:	4633      	mov	r3, r6
 8012e7c:	462a      	mov	r2, r5
 8012e7e:	f7ed fa2b 	bl	80002d8 <__aeabi_dsub>
 8012e82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e86:	4656      	mov	r6, sl
 8012e88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e8c:	f7ed fe8c 	bl	8000ba8 <__aeabi_d2iz>
 8012e90:	4605      	mov	r5, r0
 8012e92:	f7ed fb6f 	bl	8000574 <__aeabi_i2d>
 8012e96:	4602      	mov	r2, r0
 8012e98:	460b      	mov	r3, r1
 8012e9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e9e:	f7ed fa1b 	bl	80002d8 <__aeabi_dsub>
 8012ea2:	3530      	adds	r5, #48	@ 0x30
 8012ea4:	4602      	mov	r2, r0
 8012ea6:	460b      	mov	r3, r1
 8012ea8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012eac:	f806 5b01 	strb.w	r5, [r6], #1
 8012eb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012eb4:	f7ed fe3a 	bl	8000b2c <__aeabi_dcmplt>
 8012eb8:	2800      	cmp	r0, #0
 8012eba:	d172      	bne.n	8012fa2 <_dtoa_r+0x622>
 8012ebc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ec0:	4911      	ldr	r1, [pc, #68]	@ (8012f08 <_dtoa_r+0x588>)
 8012ec2:	2000      	movs	r0, #0
 8012ec4:	f7ed fa08 	bl	80002d8 <__aeabi_dsub>
 8012ec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012ecc:	f7ed fe2e 	bl	8000b2c <__aeabi_dcmplt>
 8012ed0:	2800      	cmp	r0, #0
 8012ed2:	f040 80b4 	bne.w	801303e <_dtoa_r+0x6be>
 8012ed6:	42a6      	cmp	r6, r4
 8012ed8:	f43f af70 	beq.w	8012dbc <_dtoa_r+0x43c>
 8012edc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8012f0c <_dtoa_r+0x58c>)
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	f7ed fbb0 	bl	8000648 <__aeabi_dmul>
 8012ee8:	4b08      	ldr	r3, [pc, #32]	@ (8012f0c <_dtoa_r+0x58c>)
 8012eea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012eee:	2200      	movs	r2, #0
 8012ef0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ef4:	f7ed fba8 	bl	8000648 <__aeabi_dmul>
 8012ef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012efc:	e7c4      	b.n	8012e88 <_dtoa_r+0x508>
 8012efe:	bf00      	nop
 8012f00:	08016798 	.word	0x08016798
 8012f04:	08016770 	.word	0x08016770
 8012f08:	3ff00000 	.word	0x3ff00000
 8012f0c:	40240000 	.word	0x40240000
 8012f10:	401c0000 	.word	0x401c0000
 8012f14:	40140000 	.word	0x40140000
 8012f18:	3fe00000 	.word	0x3fe00000
 8012f1c:	4631      	mov	r1, r6
 8012f1e:	4628      	mov	r0, r5
 8012f20:	f7ed fb92 	bl	8000648 <__aeabi_dmul>
 8012f24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012f28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012f2a:	4656      	mov	r6, sl
 8012f2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f30:	f7ed fe3a 	bl	8000ba8 <__aeabi_d2iz>
 8012f34:	4605      	mov	r5, r0
 8012f36:	f7ed fb1d 	bl	8000574 <__aeabi_i2d>
 8012f3a:	4602      	mov	r2, r0
 8012f3c:	460b      	mov	r3, r1
 8012f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f42:	f7ed f9c9 	bl	80002d8 <__aeabi_dsub>
 8012f46:	3530      	adds	r5, #48	@ 0x30
 8012f48:	f806 5b01 	strb.w	r5, [r6], #1
 8012f4c:	4602      	mov	r2, r0
 8012f4e:	460b      	mov	r3, r1
 8012f50:	42a6      	cmp	r6, r4
 8012f52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012f56:	f04f 0200 	mov.w	r2, #0
 8012f5a:	d124      	bne.n	8012fa6 <_dtoa_r+0x626>
 8012f5c:	4baf      	ldr	r3, [pc, #700]	@ (801321c <_dtoa_r+0x89c>)
 8012f5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012f62:	f7ed f9bb 	bl	80002dc <__adddf3>
 8012f66:	4602      	mov	r2, r0
 8012f68:	460b      	mov	r3, r1
 8012f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f6e:	f7ed fdfb 	bl	8000b68 <__aeabi_dcmpgt>
 8012f72:	2800      	cmp	r0, #0
 8012f74:	d163      	bne.n	801303e <_dtoa_r+0x6be>
 8012f76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012f7a:	49a8      	ldr	r1, [pc, #672]	@ (801321c <_dtoa_r+0x89c>)
 8012f7c:	2000      	movs	r0, #0
 8012f7e:	f7ed f9ab 	bl	80002d8 <__aeabi_dsub>
 8012f82:	4602      	mov	r2, r0
 8012f84:	460b      	mov	r3, r1
 8012f86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f8a:	f7ed fdcf 	bl	8000b2c <__aeabi_dcmplt>
 8012f8e:	2800      	cmp	r0, #0
 8012f90:	f43f af14 	beq.w	8012dbc <_dtoa_r+0x43c>
 8012f94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012f96:	1e73      	subs	r3, r6, #1
 8012f98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012f9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012f9e:	2b30      	cmp	r3, #48	@ 0x30
 8012fa0:	d0f8      	beq.n	8012f94 <_dtoa_r+0x614>
 8012fa2:	4647      	mov	r7, r8
 8012fa4:	e03b      	b.n	801301e <_dtoa_r+0x69e>
 8012fa6:	4b9e      	ldr	r3, [pc, #632]	@ (8013220 <_dtoa_r+0x8a0>)
 8012fa8:	f7ed fb4e 	bl	8000648 <__aeabi_dmul>
 8012fac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012fb0:	e7bc      	b.n	8012f2c <_dtoa_r+0x5ac>
 8012fb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012fb6:	4656      	mov	r6, sl
 8012fb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fbc:	4620      	mov	r0, r4
 8012fbe:	4629      	mov	r1, r5
 8012fc0:	f7ed fc6c 	bl	800089c <__aeabi_ddiv>
 8012fc4:	f7ed fdf0 	bl	8000ba8 <__aeabi_d2iz>
 8012fc8:	4680      	mov	r8, r0
 8012fca:	f7ed fad3 	bl	8000574 <__aeabi_i2d>
 8012fce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fd2:	f7ed fb39 	bl	8000648 <__aeabi_dmul>
 8012fd6:	4602      	mov	r2, r0
 8012fd8:	460b      	mov	r3, r1
 8012fda:	4620      	mov	r0, r4
 8012fdc:	4629      	mov	r1, r5
 8012fde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012fe2:	f7ed f979 	bl	80002d8 <__aeabi_dsub>
 8012fe6:	f806 4b01 	strb.w	r4, [r6], #1
 8012fea:	9d03      	ldr	r5, [sp, #12]
 8012fec:	eba6 040a 	sub.w	r4, r6, sl
 8012ff0:	42a5      	cmp	r5, r4
 8012ff2:	4602      	mov	r2, r0
 8012ff4:	460b      	mov	r3, r1
 8012ff6:	d133      	bne.n	8013060 <_dtoa_r+0x6e0>
 8012ff8:	f7ed f970 	bl	80002dc <__adddf3>
 8012ffc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013000:	4604      	mov	r4, r0
 8013002:	460d      	mov	r5, r1
 8013004:	f7ed fdb0 	bl	8000b68 <__aeabi_dcmpgt>
 8013008:	b9c0      	cbnz	r0, 801303c <_dtoa_r+0x6bc>
 801300a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801300e:	4620      	mov	r0, r4
 8013010:	4629      	mov	r1, r5
 8013012:	f7ed fd81 	bl	8000b18 <__aeabi_dcmpeq>
 8013016:	b110      	cbz	r0, 801301e <_dtoa_r+0x69e>
 8013018:	f018 0f01 	tst.w	r8, #1
 801301c:	d10e      	bne.n	801303c <_dtoa_r+0x6bc>
 801301e:	9902      	ldr	r1, [sp, #8]
 8013020:	4648      	mov	r0, r9
 8013022:	f000 fbbd 	bl	80137a0 <_Bfree>
 8013026:	2300      	movs	r3, #0
 8013028:	7033      	strb	r3, [r6, #0]
 801302a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801302c:	3701      	adds	r7, #1
 801302e:	601f      	str	r7, [r3, #0]
 8013030:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013032:	2b00      	cmp	r3, #0
 8013034:	f000 824b 	beq.w	80134ce <_dtoa_r+0xb4e>
 8013038:	601e      	str	r6, [r3, #0]
 801303a:	e248      	b.n	80134ce <_dtoa_r+0xb4e>
 801303c:	46b8      	mov	r8, r7
 801303e:	4633      	mov	r3, r6
 8013040:	461e      	mov	r6, r3
 8013042:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013046:	2a39      	cmp	r2, #57	@ 0x39
 8013048:	d106      	bne.n	8013058 <_dtoa_r+0x6d8>
 801304a:	459a      	cmp	sl, r3
 801304c:	d1f8      	bne.n	8013040 <_dtoa_r+0x6c0>
 801304e:	2230      	movs	r2, #48	@ 0x30
 8013050:	f108 0801 	add.w	r8, r8, #1
 8013054:	f88a 2000 	strb.w	r2, [sl]
 8013058:	781a      	ldrb	r2, [r3, #0]
 801305a:	3201      	adds	r2, #1
 801305c:	701a      	strb	r2, [r3, #0]
 801305e:	e7a0      	b.n	8012fa2 <_dtoa_r+0x622>
 8013060:	4b6f      	ldr	r3, [pc, #444]	@ (8013220 <_dtoa_r+0x8a0>)
 8013062:	2200      	movs	r2, #0
 8013064:	f7ed faf0 	bl	8000648 <__aeabi_dmul>
 8013068:	2200      	movs	r2, #0
 801306a:	2300      	movs	r3, #0
 801306c:	4604      	mov	r4, r0
 801306e:	460d      	mov	r5, r1
 8013070:	f7ed fd52 	bl	8000b18 <__aeabi_dcmpeq>
 8013074:	2800      	cmp	r0, #0
 8013076:	d09f      	beq.n	8012fb8 <_dtoa_r+0x638>
 8013078:	e7d1      	b.n	801301e <_dtoa_r+0x69e>
 801307a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801307c:	2a00      	cmp	r2, #0
 801307e:	f000 80ea 	beq.w	8013256 <_dtoa_r+0x8d6>
 8013082:	9a07      	ldr	r2, [sp, #28]
 8013084:	2a01      	cmp	r2, #1
 8013086:	f300 80cd 	bgt.w	8013224 <_dtoa_r+0x8a4>
 801308a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801308c:	2a00      	cmp	r2, #0
 801308e:	f000 80c1 	beq.w	8013214 <_dtoa_r+0x894>
 8013092:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013096:	9c08      	ldr	r4, [sp, #32]
 8013098:	9e00      	ldr	r6, [sp, #0]
 801309a:	9a00      	ldr	r2, [sp, #0]
 801309c:	441a      	add	r2, r3
 801309e:	9200      	str	r2, [sp, #0]
 80130a0:	9a06      	ldr	r2, [sp, #24]
 80130a2:	2101      	movs	r1, #1
 80130a4:	441a      	add	r2, r3
 80130a6:	4648      	mov	r0, r9
 80130a8:	9206      	str	r2, [sp, #24]
 80130aa:	f000 fc2d 	bl	8013908 <__i2b>
 80130ae:	4605      	mov	r5, r0
 80130b0:	b166      	cbz	r6, 80130cc <_dtoa_r+0x74c>
 80130b2:	9b06      	ldr	r3, [sp, #24]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	dd09      	ble.n	80130cc <_dtoa_r+0x74c>
 80130b8:	42b3      	cmp	r3, r6
 80130ba:	9a00      	ldr	r2, [sp, #0]
 80130bc:	bfa8      	it	ge
 80130be:	4633      	movge	r3, r6
 80130c0:	1ad2      	subs	r2, r2, r3
 80130c2:	9200      	str	r2, [sp, #0]
 80130c4:	9a06      	ldr	r2, [sp, #24]
 80130c6:	1af6      	subs	r6, r6, r3
 80130c8:	1ad3      	subs	r3, r2, r3
 80130ca:	9306      	str	r3, [sp, #24]
 80130cc:	9b08      	ldr	r3, [sp, #32]
 80130ce:	b30b      	cbz	r3, 8013114 <_dtoa_r+0x794>
 80130d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	f000 80c6 	beq.w	8013264 <_dtoa_r+0x8e4>
 80130d8:	2c00      	cmp	r4, #0
 80130da:	f000 80c0 	beq.w	801325e <_dtoa_r+0x8de>
 80130de:	4629      	mov	r1, r5
 80130e0:	4622      	mov	r2, r4
 80130e2:	4648      	mov	r0, r9
 80130e4:	f000 fcc8 	bl	8013a78 <__pow5mult>
 80130e8:	9a02      	ldr	r2, [sp, #8]
 80130ea:	4601      	mov	r1, r0
 80130ec:	4605      	mov	r5, r0
 80130ee:	4648      	mov	r0, r9
 80130f0:	f000 fc20 	bl	8013934 <__multiply>
 80130f4:	9902      	ldr	r1, [sp, #8]
 80130f6:	4680      	mov	r8, r0
 80130f8:	4648      	mov	r0, r9
 80130fa:	f000 fb51 	bl	80137a0 <_Bfree>
 80130fe:	9b08      	ldr	r3, [sp, #32]
 8013100:	1b1b      	subs	r3, r3, r4
 8013102:	9308      	str	r3, [sp, #32]
 8013104:	f000 80b1 	beq.w	801326a <_dtoa_r+0x8ea>
 8013108:	9a08      	ldr	r2, [sp, #32]
 801310a:	4641      	mov	r1, r8
 801310c:	4648      	mov	r0, r9
 801310e:	f000 fcb3 	bl	8013a78 <__pow5mult>
 8013112:	9002      	str	r0, [sp, #8]
 8013114:	2101      	movs	r1, #1
 8013116:	4648      	mov	r0, r9
 8013118:	f000 fbf6 	bl	8013908 <__i2b>
 801311c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801311e:	4604      	mov	r4, r0
 8013120:	2b00      	cmp	r3, #0
 8013122:	f000 81d8 	beq.w	80134d6 <_dtoa_r+0xb56>
 8013126:	461a      	mov	r2, r3
 8013128:	4601      	mov	r1, r0
 801312a:	4648      	mov	r0, r9
 801312c:	f000 fca4 	bl	8013a78 <__pow5mult>
 8013130:	9b07      	ldr	r3, [sp, #28]
 8013132:	2b01      	cmp	r3, #1
 8013134:	4604      	mov	r4, r0
 8013136:	f300 809f 	bgt.w	8013278 <_dtoa_r+0x8f8>
 801313a:	9b04      	ldr	r3, [sp, #16]
 801313c:	2b00      	cmp	r3, #0
 801313e:	f040 8097 	bne.w	8013270 <_dtoa_r+0x8f0>
 8013142:	9b05      	ldr	r3, [sp, #20]
 8013144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013148:	2b00      	cmp	r3, #0
 801314a:	f040 8093 	bne.w	8013274 <_dtoa_r+0x8f4>
 801314e:	9b05      	ldr	r3, [sp, #20]
 8013150:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013154:	0d1b      	lsrs	r3, r3, #20
 8013156:	051b      	lsls	r3, r3, #20
 8013158:	b133      	cbz	r3, 8013168 <_dtoa_r+0x7e8>
 801315a:	9b00      	ldr	r3, [sp, #0]
 801315c:	3301      	adds	r3, #1
 801315e:	9300      	str	r3, [sp, #0]
 8013160:	9b06      	ldr	r3, [sp, #24]
 8013162:	3301      	adds	r3, #1
 8013164:	9306      	str	r3, [sp, #24]
 8013166:	2301      	movs	r3, #1
 8013168:	9308      	str	r3, [sp, #32]
 801316a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801316c:	2b00      	cmp	r3, #0
 801316e:	f000 81b8 	beq.w	80134e2 <_dtoa_r+0xb62>
 8013172:	6923      	ldr	r3, [r4, #16]
 8013174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013178:	6918      	ldr	r0, [r3, #16]
 801317a:	f000 fb79 	bl	8013870 <__hi0bits>
 801317e:	f1c0 0020 	rsb	r0, r0, #32
 8013182:	9b06      	ldr	r3, [sp, #24]
 8013184:	4418      	add	r0, r3
 8013186:	f010 001f 	ands.w	r0, r0, #31
 801318a:	f000 8082 	beq.w	8013292 <_dtoa_r+0x912>
 801318e:	f1c0 0320 	rsb	r3, r0, #32
 8013192:	2b04      	cmp	r3, #4
 8013194:	dd73      	ble.n	801327e <_dtoa_r+0x8fe>
 8013196:	9b00      	ldr	r3, [sp, #0]
 8013198:	f1c0 001c 	rsb	r0, r0, #28
 801319c:	4403      	add	r3, r0
 801319e:	9300      	str	r3, [sp, #0]
 80131a0:	9b06      	ldr	r3, [sp, #24]
 80131a2:	4403      	add	r3, r0
 80131a4:	4406      	add	r6, r0
 80131a6:	9306      	str	r3, [sp, #24]
 80131a8:	9b00      	ldr	r3, [sp, #0]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	dd05      	ble.n	80131ba <_dtoa_r+0x83a>
 80131ae:	9902      	ldr	r1, [sp, #8]
 80131b0:	461a      	mov	r2, r3
 80131b2:	4648      	mov	r0, r9
 80131b4:	f000 fcba 	bl	8013b2c <__lshift>
 80131b8:	9002      	str	r0, [sp, #8]
 80131ba:	9b06      	ldr	r3, [sp, #24]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	dd05      	ble.n	80131cc <_dtoa_r+0x84c>
 80131c0:	4621      	mov	r1, r4
 80131c2:	461a      	mov	r2, r3
 80131c4:	4648      	mov	r0, r9
 80131c6:	f000 fcb1 	bl	8013b2c <__lshift>
 80131ca:	4604      	mov	r4, r0
 80131cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d061      	beq.n	8013296 <_dtoa_r+0x916>
 80131d2:	9802      	ldr	r0, [sp, #8]
 80131d4:	4621      	mov	r1, r4
 80131d6:	f000 fd15 	bl	8013c04 <__mcmp>
 80131da:	2800      	cmp	r0, #0
 80131dc:	da5b      	bge.n	8013296 <_dtoa_r+0x916>
 80131de:	2300      	movs	r3, #0
 80131e0:	9902      	ldr	r1, [sp, #8]
 80131e2:	220a      	movs	r2, #10
 80131e4:	4648      	mov	r0, r9
 80131e6:	f000 fafd 	bl	80137e4 <__multadd>
 80131ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131ec:	9002      	str	r0, [sp, #8]
 80131ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	f000 8177 	beq.w	80134e6 <_dtoa_r+0xb66>
 80131f8:	4629      	mov	r1, r5
 80131fa:	2300      	movs	r3, #0
 80131fc:	220a      	movs	r2, #10
 80131fe:	4648      	mov	r0, r9
 8013200:	f000 faf0 	bl	80137e4 <__multadd>
 8013204:	f1bb 0f00 	cmp.w	fp, #0
 8013208:	4605      	mov	r5, r0
 801320a:	dc6f      	bgt.n	80132ec <_dtoa_r+0x96c>
 801320c:	9b07      	ldr	r3, [sp, #28]
 801320e:	2b02      	cmp	r3, #2
 8013210:	dc49      	bgt.n	80132a6 <_dtoa_r+0x926>
 8013212:	e06b      	b.n	80132ec <_dtoa_r+0x96c>
 8013214:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013216:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801321a:	e73c      	b.n	8013096 <_dtoa_r+0x716>
 801321c:	3fe00000 	.word	0x3fe00000
 8013220:	40240000 	.word	0x40240000
 8013224:	9b03      	ldr	r3, [sp, #12]
 8013226:	1e5c      	subs	r4, r3, #1
 8013228:	9b08      	ldr	r3, [sp, #32]
 801322a:	42a3      	cmp	r3, r4
 801322c:	db09      	blt.n	8013242 <_dtoa_r+0x8c2>
 801322e:	1b1c      	subs	r4, r3, r4
 8013230:	9b03      	ldr	r3, [sp, #12]
 8013232:	2b00      	cmp	r3, #0
 8013234:	f6bf af30 	bge.w	8013098 <_dtoa_r+0x718>
 8013238:	9b00      	ldr	r3, [sp, #0]
 801323a:	9a03      	ldr	r2, [sp, #12]
 801323c:	1a9e      	subs	r6, r3, r2
 801323e:	2300      	movs	r3, #0
 8013240:	e72b      	b.n	801309a <_dtoa_r+0x71a>
 8013242:	9b08      	ldr	r3, [sp, #32]
 8013244:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013246:	9408      	str	r4, [sp, #32]
 8013248:	1ae3      	subs	r3, r4, r3
 801324a:	441a      	add	r2, r3
 801324c:	9e00      	ldr	r6, [sp, #0]
 801324e:	9b03      	ldr	r3, [sp, #12]
 8013250:	920d      	str	r2, [sp, #52]	@ 0x34
 8013252:	2400      	movs	r4, #0
 8013254:	e721      	b.n	801309a <_dtoa_r+0x71a>
 8013256:	9c08      	ldr	r4, [sp, #32]
 8013258:	9e00      	ldr	r6, [sp, #0]
 801325a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801325c:	e728      	b.n	80130b0 <_dtoa_r+0x730>
 801325e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013262:	e751      	b.n	8013108 <_dtoa_r+0x788>
 8013264:	9a08      	ldr	r2, [sp, #32]
 8013266:	9902      	ldr	r1, [sp, #8]
 8013268:	e750      	b.n	801310c <_dtoa_r+0x78c>
 801326a:	f8cd 8008 	str.w	r8, [sp, #8]
 801326e:	e751      	b.n	8013114 <_dtoa_r+0x794>
 8013270:	2300      	movs	r3, #0
 8013272:	e779      	b.n	8013168 <_dtoa_r+0x7e8>
 8013274:	9b04      	ldr	r3, [sp, #16]
 8013276:	e777      	b.n	8013168 <_dtoa_r+0x7e8>
 8013278:	2300      	movs	r3, #0
 801327a:	9308      	str	r3, [sp, #32]
 801327c:	e779      	b.n	8013172 <_dtoa_r+0x7f2>
 801327e:	d093      	beq.n	80131a8 <_dtoa_r+0x828>
 8013280:	9a00      	ldr	r2, [sp, #0]
 8013282:	331c      	adds	r3, #28
 8013284:	441a      	add	r2, r3
 8013286:	9200      	str	r2, [sp, #0]
 8013288:	9a06      	ldr	r2, [sp, #24]
 801328a:	441a      	add	r2, r3
 801328c:	441e      	add	r6, r3
 801328e:	9206      	str	r2, [sp, #24]
 8013290:	e78a      	b.n	80131a8 <_dtoa_r+0x828>
 8013292:	4603      	mov	r3, r0
 8013294:	e7f4      	b.n	8013280 <_dtoa_r+0x900>
 8013296:	9b03      	ldr	r3, [sp, #12]
 8013298:	2b00      	cmp	r3, #0
 801329a:	46b8      	mov	r8, r7
 801329c:	dc20      	bgt.n	80132e0 <_dtoa_r+0x960>
 801329e:	469b      	mov	fp, r3
 80132a0:	9b07      	ldr	r3, [sp, #28]
 80132a2:	2b02      	cmp	r3, #2
 80132a4:	dd1e      	ble.n	80132e4 <_dtoa_r+0x964>
 80132a6:	f1bb 0f00 	cmp.w	fp, #0
 80132aa:	f47f adb1 	bne.w	8012e10 <_dtoa_r+0x490>
 80132ae:	4621      	mov	r1, r4
 80132b0:	465b      	mov	r3, fp
 80132b2:	2205      	movs	r2, #5
 80132b4:	4648      	mov	r0, r9
 80132b6:	f000 fa95 	bl	80137e4 <__multadd>
 80132ba:	4601      	mov	r1, r0
 80132bc:	4604      	mov	r4, r0
 80132be:	9802      	ldr	r0, [sp, #8]
 80132c0:	f000 fca0 	bl	8013c04 <__mcmp>
 80132c4:	2800      	cmp	r0, #0
 80132c6:	f77f ada3 	ble.w	8012e10 <_dtoa_r+0x490>
 80132ca:	4656      	mov	r6, sl
 80132cc:	2331      	movs	r3, #49	@ 0x31
 80132ce:	f806 3b01 	strb.w	r3, [r6], #1
 80132d2:	f108 0801 	add.w	r8, r8, #1
 80132d6:	e59f      	b.n	8012e18 <_dtoa_r+0x498>
 80132d8:	9c03      	ldr	r4, [sp, #12]
 80132da:	46b8      	mov	r8, r7
 80132dc:	4625      	mov	r5, r4
 80132de:	e7f4      	b.n	80132ca <_dtoa_r+0x94a>
 80132e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80132e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	f000 8101 	beq.w	80134ee <_dtoa_r+0xb6e>
 80132ec:	2e00      	cmp	r6, #0
 80132ee:	dd05      	ble.n	80132fc <_dtoa_r+0x97c>
 80132f0:	4629      	mov	r1, r5
 80132f2:	4632      	mov	r2, r6
 80132f4:	4648      	mov	r0, r9
 80132f6:	f000 fc19 	bl	8013b2c <__lshift>
 80132fa:	4605      	mov	r5, r0
 80132fc:	9b08      	ldr	r3, [sp, #32]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d05c      	beq.n	80133bc <_dtoa_r+0xa3c>
 8013302:	6869      	ldr	r1, [r5, #4]
 8013304:	4648      	mov	r0, r9
 8013306:	f000 fa0b 	bl	8013720 <_Balloc>
 801330a:	4606      	mov	r6, r0
 801330c:	b928      	cbnz	r0, 801331a <_dtoa_r+0x99a>
 801330e:	4b82      	ldr	r3, [pc, #520]	@ (8013518 <_dtoa_r+0xb98>)
 8013310:	4602      	mov	r2, r0
 8013312:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013316:	f7ff bb4a 	b.w	80129ae <_dtoa_r+0x2e>
 801331a:	692a      	ldr	r2, [r5, #16]
 801331c:	3202      	adds	r2, #2
 801331e:	0092      	lsls	r2, r2, #2
 8013320:	f105 010c 	add.w	r1, r5, #12
 8013324:	300c      	adds	r0, #12
 8013326:	f7ff fa92 	bl	801284e <memcpy>
 801332a:	2201      	movs	r2, #1
 801332c:	4631      	mov	r1, r6
 801332e:	4648      	mov	r0, r9
 8013330:	f000 fbfc 	bl	8013b2c <__lshift>
 8013334:	f10a 0301 	add.w	r3, sl, #1
 8013338:	9300      	str	r3, [sp, #0]
 801333a:	eb0a 030b 	add.w	r3, sl, fp
 801333e:	9308      	str	r3, [sp, #32]
 8013340:	9b04      	ldr	r3, [sp, #16]
 8013342:	f003 0301 	and.w	r3, r3, #1
 8013346:	462f      	mov	r7, r5
 8013348:	9306      	str	r3, [sp, #24]
 801334a:	4605      	mov	r5, r0
 801334c:	9b00      	ldr	r3, [sp, #0]
 801334e:	9802      	ldr	r0, [sp, #8]
 8013350:	4621      	mov	r1, r4
 8013352:	f103 3bff 	add.w	fp, r3, #4294967295
 8013356:	f7ff fa88 	bl	801286a <quorem>
 801335a:	4603      	mov	r3, r0
 801335c:	3330      	adds	r3, #48	@ 0x30
 801335e:	9003      	str	r0, [sp, #12]
 8013360:	4639      	mov	r1, r7
 8013362:	9802      	ldr	r0, [sp, #8]
 8013364:	9309      	str	r3, [sp, #36]	@ 0x24
 8013366:	f000 fc4d 	bl	8013c04 <__mcmp>
 801336a:	462a      	mov	r2, r5
 801336c:	9004      	str	r0, [sp, #16]
 801336e:	4621      	mov	r1, r4
 8013370:	4648      	mov	r0, r9
 8013372:	f000 fc63 	bl	8013c3c <__mdiff>
 8013376:	68c2      	ldr	r2, [r0, #12]
 8013378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801337a:	4606      	mov	r6, r0
 801337c:	bb02      	cbnz	r2, 80133c0 <_dtoa_r+0xa40>
 801337e:	4601      	mov	r1, r0
 8013380:	9802      	ldr	r0, [sp, #8]
 8013382:	f000 fc3f 	bl	8013c04 <__mcmp>
 8013386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013388:	4602      	mov	r2, r0
 801338a:	4631      	mov	r1, r6
 801338c:	4648      	mov	r0, r9
 801338e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013390:	9309      	str	r3, [sp, #36]	@ 0x24
 8013392:	f000 fa05 	bl	80137a0 <_Bfree>
 8013396:	9b07      	ldr	r3, [sp, #28]
 8013398:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801339a:	9e00      	ldr	r6, [sp, #0]
 801339c:	ea42 0103 	orr.w	r1, r2, r3
 80133a0:	9b06      	ldr	r3, [sp, #24]
 80133a2:	4319      	orrs	r1, r3
 80133a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133a6:	d10d      	bne.n	80133c4 <_dtoa_r+0xa44>
 80133a8:	2b39      	cmp	r3, #57	@ 0x39
 80133aa:	d027      	beq.n	80133fc <_dtoa_r+0xa7c>
 80133ac:	9a04      	ldr	r2, [sp, #16]
 80133ae:	2a00      	cmp	r2, #0
 80133b0:	dd01      	ble.n	80133b6 <_dtoa_r+0xa36>
 80133b2:	9b03      	ldr	r3, [sp, #12]
 80133b4:	3331      	adds	r3, #49	@ 0x31
 80133b6:	f88b 3000 	strb.w	r3, [fp]
 80133ba:	e52e      	b.n	8012e1a <_dtoa_r+0x49a>
 80133bc:	4628      	mov	r0, r5
 80133be:	e7b9      	b.n	8013334 <_dtoa_r+0x9b4>
 80133c0:	2201      	movs	r2, #1
 80133c2:	e7e2      	b.n	801338a <_dtoa_r+0xa0a>
 80133c4:	9904      	ldr	r1, [sp, #16]
 80133c6:	2900      	cmp	r1, #0
 80133c8:	db04      	blt.n	80133d4 <_dtoa_r+0xa54>
 80133ca:	9807      	ldr	r0, [sp, #28]
 80133cc:	4301      	orrs	r1, r0
 80133ce:	9806      	ldr	r0, [sp, #24]
 80133d0:	4301      	orrs	r1, r0
 80133d2:	d120      	bne.n	8013416 <_dtoa_r+0xa96>
 80133d4:	2a00      	cmp	r2, #0
 80133d6:	ddee      	ble.n	80133b6 <_dtoa_r+0xa36>
 80133d8:	9902      	ldr	r1, [sp, #8]
 80133da:	9300      	str	r3, [sp, #0]
 80133dc:	2201      	movs	r2, #1
 80133de:	4648      	mov	r0, r9
 80133e0:	f000 fba4 	bl	8013b2c <__lshift>
 80133e4:	4621      	mov	r1, r4
 80133e6:	9002      	str	r0, [sp, #8]
 80133e8:	f000 fc0c 	bl	8013c04 <__mcmp>
 80133ec:	2800      	cmp	r0, #0
 80133ee:	9b00      	ldr	r3, [sp, #0]
 80133f0:	dc02      	bgt.n	80133f8 <_dtoa_r+0xa78>
 80133f2:	d1e0      	bne.n	80133b6 <_dtoa_r+0xa36>
 80133f4:	07da      	lsls	r2, r3, #31
 80133f6:	d5de      	bpl.n	80133b6 <_dtoa_r+0xa36>
 80133f8:	2b39      	cmp	r3, #57	@ 0x39
 80133fa:	d1da      	bne.n	80133b2 <_dtoa_r+0xa32>
 80133fc:	2339      	movs	r3, #57	@ 0x39
 80133fe:	f88b 3000 	strb.w	r3, [fp]
 8013402:	4633      	mov	r3, r6
 8013404:	461e      	mov	r6, r3
 8013406:	3b01      	subs	r3, #1
 8013408:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801340c:	2a39      	cmp	r2, #57	@ 0x39
 801340e:	d04e      	beq.n	80134ae <_dtoa_r+0xb2e>
 8013410:	3201      	adds	r2, #1
 8013412:	701a      	strb	r2, [r3, #0]
 8013414:	e501      	b.n	8012e1a <_dtoa_r+0x49a>
 8013416:	2a00      	cmp	r2, #0
 8013418:	dd03      	ble.n	8013422 <_dtoa_r+0xaa2>
 801341a:	2b39      	cmp	r3, #57	@ 0x39
 801341c:	d0ee      	beq.n	80133fc <_dtoa_r+0xa7c>
 801341e:	3301      	adds	r3, #1
 8013420:	e7c9      	b.n	80133b6 <_dtoa_r+0xa36>
 8013422:	9a00      	ldr	r2, [sp, #0]
 8013424:	9908      	ldr	r1, [sp, #32]
 8013426:	f802 3c01 	strb.w	r3, [r2, #-1]
 801342a:	428a      	cmp	r2, r1
 801342c:	d028      	beq.n	8013480 <_dtoa_r+0xb00>
 801342e:	9902      	ldr	r1, [sp, #8]
 8013430:	2300      	movs	r3, #0
 8013432:	220a      	movs	r2, #10
 8013434:	4648      	mov	r0, r9
 8013436:	f000 f9d5 	bl	80137e4 <__multadd>
 801343a:	42af      	cmp	r7, r5
 801343c:	9002      	str	r0, [sp, #8]
 801343e:	f04f 0300 	mov.w	r3, #0
 8013442:	f04f 020a 	mov.w	r2, #10
 8013446:	4639      	mov	r1, r7
 8013448:	4648      	mov	r0, r9
 801344a:	d107      	bne.n	801345c <_dtoa_r+0xadc>
 801344c:	f000 f9ca 	bl	80137e4 <__multadd>
 8013450:	4607      	mov	r7, r0
 8013452:	4605      	mov	r5, r0
 8013454:	9b00      	ldr	r3, [sp, #0]
 8013456:	3301      	adds	r3, #1
 8013458:	9300      	str	r3, [sp, #0]
 801345a:	e777      	b.n	801334c <_dtoa_r+0x9cc>
 801345c:	f000 f9c2 	bl	80137e4 <__multadd>
 8013460:	4629      	mov	r1, r5
 8013462:	4607      	mov	r7, r0
 8013464:	2300      	movs	r3, #0
 8013466:	220a      	movs	r2, #10
 8013468:	4648      	mov	r0, r9
 801346a:	f000 f9bb 	bl	80137e4 <__multadd>
 801346e:	4605      	mov	r5, r0
 8013470:	e7f0      	b.n	8013454 <_dtoa_r+0xad4>
 8013472:	f1bb 0f00 	cmp.w	fp, #0
 8013476:	bfcc      	ite	gt
 8013478:	465e      	movgt	r6, fp
 801347a:	2601      	movle	r6, #1
 801347c:	4456      	add	r6, sl
 801347e:	2700      	movs	r7, #0
 8013480:	9902      	ldr	r1, [sp, #8]
 8013482:	9300      	str	r3, [sp, #0]
 8013484:	2201      	movs	r2, #1
 8013486:	4648      	mov	r0, r9
 8013488:	f000 fb50 	bl	8013b2c <__lshift>
 801348c:	4621      	mov	r1, r4
 801348e:	9002      	str	r0, [sp, #8]
 8013490:	f000 fbb8 	bl	8013c04 <__mcmp>
 8013494:	2800      	cmp	r0, #0
 8013496:	dcb4      	bgt.n	8013402 <_dtoa_r+0xa82>
 8013498:	d102      	bne.n	80134a0 <_dtoa_r+0xb20>
 801349a:	9b00      	ldr	r3, [sp, #0]
 801349c:	07db      	lsls	r3, r3, #31
 801349e:	d4b0      	bmi.n	8013402 <_dtoa_r+0xa82>
 80134a0:	4633      	mov	r3, r6
 80134a2:	461e      	mov	r6, r3
 80134a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80134a8:	2a30      	cmp	r2, #48	@ 0x30
 80134aa:	d0fa      	beq.n	80134a2 <_dtoa_r+0xb22>
 80134ac:	e4b5      	b.n	8012e1a <_dtoa_r+0x49a>
 80134ae:	459a      	cmp	sl, r3
 80134b0:	d1a8      	bne.n	8013404 <_dtoa_r+0xa84>
 80134b2:	2331      	movs	r3, #49	@ 0x31
 80134b4:	f108 0801 	add.w	r8, r8, #1
 80134b8:	f88a 3000 	strb.w	r3, [sl]
 80134bc:	e4ad      	b.n	8012e1a <_dtoa_r+0x49a>
 80134be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80134c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801351c <_dtoa_r+0xb9c>
 80134c4:	b11b      	cbz	r3, 80134ce <_dtoa_r+0xb4e>
 80134c6:	f10a 0308 	add.w	r3, sl, #8
 80134ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80134cc:	6013      	str	r3, [r2, #0]
 80134ce:	4650      	mov	r0, sl
 80134d0:	b017      	add	sp, #92	@ 0x5c
 80134d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134d6:	9b07      	ldr	r3, [sp, #28]
 80134d8:	2b01      	cmp	r3, #1
 80134da:	f77f ae2e 	ble.w	801313a <_dtoa_r+0x7ba>
 80134de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80134e0:	9308      	str	r3, [sp, #32]
 80134e2:	2001      	movs	r0, #1
 80134e4:	e64d      	b.n	8013182 <_dtoa_r+0x802>
 80134e6:	f1bb 0f00 	cmp.w	fp, #0
 80134ea:	f77f aed9 	ble.w	80132a0 <_dtoa_r+0x920>
 80134ee:	4656      	mov	r6, sl
 80134f0:	9802      	ldr	r0, [sp, #8]
 80134f2:	4621      	mov	r1, r4
 80134f4:	f7ff f9b9 	bl	801286a <quorem>
 80134f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80134fc:	f806 3b01 	strb.w	r3, [r6], #1
 8013500:	eba6 020a 	sub.w	r2, r6, sl
 8013504:	4593      	cmp	fp, r2
 8013506:	ddb4      	ble.n	8013472 <_dtoa_r+0xaf2>
 8013508:	9902      	ldr	r1, [sp, #8]
 801350a:	2300      	movs	r3, #0
 801350c:	220a      	movs	r2, #10
 801350e:	4648      	mov	r0, r9
 8013510:	f000 f968 	bl	80137e4 <__multadd>
 8013514:	9002      	str	r0, [sp, #8]
 8013516:	e7eb      	b.n	80134f0 <_dtoa_r+0xb70>
 8013518:	080166a0 	.word	0x080166a0
 801351c:	08016624 	.word	0x08016624

08013520 <_free_r>:
 8013520:	b538      	push	{r3, r4, r5, lr}
 8013522:	4605      	mov	r5, r0
 8013524:	2900      	cmp	r1, #0
 8013526:	d041      	beq.n	80135ac <_free_r+0x8c>
 8013528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801352c:	1f0c      	subs	r4, r1, #4
 801352e:	2b00      	cmp	r3, #0
 8013530:	bfb8      	it	lt
 8013532:	18e4      	addlt	r4, r4, r3
 8013534:	f000 f8e8 	bl	8013708 <__malloc_lock>
 8013538:	4a1d      	ldr	r2, [pc, #116]	@ (80135b0 <_free_r+0x90>)
 801353a:	6813      	ldr	r3, [r2, #0]
 801353c:	b933      	cbnz	r3, 801354c <_free_r+0x2c>
 801353e:	6063      	str	r3, [r4, #4]
 8013540:	6014      	str	r4, [r2, #0]
 8013542:	4628      	mov	r0, r5
 8013544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013548:	f000 b8e4 	b.w	8013714 <__malloc_unlock>
 801354c:	42a3      	cmp	r3, r4
 801354e:	d908      	bls.n	8013562 <_free_r+0x42>
 8013550:	6820      	ldr	r0, [r4, #0]
 8013552:	1821      	adds	r1, r4, r0
 8013554:	428b      	cmp	r3, r1
 8013556:	bf01      	itttt	eq
 8013558:	6819      	ldreq	r1, [r3, #0]
 801355a:	685b      	ldreq	r3, [r3, #4]
 801355c:	1809      	addeq	r1, r1, r0
 801355e:	6021      	streq	r1, [r4, #0]
 8013560:	e7ed      	b.n	801353e <_free_r+0x1e>
 8013562:	461a      	mov	r2, r3
 8013564:	685b      	ldr	r3, [r3, #4]
 8013566:	b10b      	cbz	r3, 801356c <_free_r+0x4c>
 8013568:	42a3      	cmp	r3, r4
 801356a:	d9fa      	bls.n	8013562 <_free_r+0x42>
 801356c:	6811      	ldr	r1, [r2, #0]
 801356e:	1850      	adds	r0, r2, r1
 8013570:	42a0      	cmp	r0, r4
 8013572:	d10b      	bne.n	801358c <_free_r+0x6c>
 8013574:	6820      	ldr	r0, [r4, #0]
 8013576:	4401      	add	r1, r0
 8013578:	1850      	adds	r0, r2, r1
 801357a:	4283      	cmp	r3, r0
 801357c:	6011      	str	r1, [r2, #0]
 801357e:	d1e0      	bne.n	8013542 <_free_r+0x22>
 8013580:	6818      	ldr	r0, [r3, #0]
 8013582:	685b      	ldr	r3, [r3, #4]
 8013584:	6053      	str	r3, [r2, #4]
 8013586:	4408      	add	r0, r1
 8013588:	6010      	str	r0, [r2, #0]
 801358a:	e7da      	b.n	8013542 <_free_r+0x22>
 801358c:	d902      	bls.n	8013594 <_free_r+0x74>
 801358e:	230c      	movs	r3, #12
 8013590:	602b      	str	r3, [r5, #0]
 8013592:	e7d6      	b.n	8013542 <_free_r+0x22>
 8013594:	6820      	ldr	r0, [r4, #0]
 8013596:	1821      	adds	r1, r4, r0
 8013598:	428b      	cmp	r3, r1
 801359a:	bf04      	itt	eq
 801359c:	6819      	ldreq	r1, [r3, #0]
 801359e:	685b      	ldreq	r3, [r3, #4]
 80135a0:	6063      	str	r3, [r4, #4]
 80135a2:	bf04      	itt	eq
 80135a4:	1809      	addeq	r1, r1, r0
 80135a6:	6021      	streq	r1, [r4, #0]
 80135a8:	6054      	str	r4, [r2, #4]
 80135aa:	e7ca      	b.n	8013542 <_free_r+0x22>
 80135ac:	bd38      	pop	{r3, r4, r5, pc}
 80135ae:	bf00      	nop
 80135b0:	20003750 	.word	0x20003750

080135b4 <malloc>:
 80135b4:	4b02      	ldr	r3, [pc, #8]	@ (80135c0 <malloc+0xc>)
 80135b6:	4601      	mov	r1, r0
 80135b8:	6818      	ldr	r0, [r3, #0]
 80135ba:	f000 b825 	b.w	8013608 <_malloc_r>
 80135be:	bf00      	nop
 80135c0:	200001ac 	.word	0x200001ac

080135c4 <sbrk_aligned>:
 80135c4:	b570      	push	{r4, r5, r6, lr}
 80135c6:	4e0f      	ldr	r6, [pc, #60]	@ (8013604 <sbrk_aligned+0x40>)
 80135c8:	460c      	mov	r4, r1
 80135ca:	6831      	ldr	r1, [r6, #0]
 80135cc:	4605      	mov	r5, r0
 80135ce:	b911      	cbnz	r1, 80135d6 <sbrk_aligned+0x12>
 80135d0:	f000 fe24 	bl	801421c <_sbrk_r>
 80135d4:	6030      	str	r0, [r6, #0]
 80135d6:	4621      	mov	r1, r4
 80135d8:	4628      	mov	r0, r5
 80135da:	f000 fe1f 	bl	801421c <_sbrk_r>
 80135de:	1c43      	adds	r3, r0, #1
 80135e0:	d103      	bne.n	80135ea <sbrk_aligned+0x26>
 80135e2:	f04f 34ff 	mov.w	r4, #4294967295
 80135e6:	4620      	mov	r0, r4
 80135e8:	bd70      	pop	{r4, r5, r6, pc}
 80135ea:	1cc4      	adds	r4, r0, #3
 80135ec:	f024 0403 	bic.w	r4, r4, #3
 80135f0:	42a0      	cmp	r0, r4
 80135f2:	d0f8      	beq.n	80135e6 <sbrk_aligned+0x22>
 80135f4:	1a21      	subs	r1, r4, r0
 80135f6:	4628      	mov	r0, r5
 80135f8:	f000 fe10 	bl	801421c <_sbrk_r>
 80135fc:	3001      	adds	r0, #1
 80135fe:	d1f2      	bne.n	80135e6 <sbrk_aligned+0x22>
 8013600:	e7ef      	b.n	80135e2 <sbrk_aligned+0x1e>
 8013602:	bf00      	nop
 8013604:	2000374c 	.word	0x2000374c

08013608 <_malloc_r>:
 8013608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801360c:	1ccd      	adds	r5, r1, #3
 801360e:	f025 0503 	bic.w	r5, r5, #3
 8013612:	3508      	adds	r5, #8
 8013614:	2d0c      	cmp	r5, #12
 8013616:	bf38      	it	cc
 8013618:	250c      	movcc	r5, #12
 801361a:	2d00      	cmp	r5, #0
 801361c:	4606      	mov	r6, r0
 801361e:	db01      	blt.n	8013624 <_malloc_r+0x1c>
 8013620:	42a9      	cmp	r1, r5
 8013622:	d904      	bls.n	801362e <_malloc_r+0x26>
 8013624:	230c      	movs	r3, #12
 8013626:	6033      	str	r3, [r6, #0]
 8013628:	2000      	movs	r0, #0
 801362a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801362e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013704 <_malloc_r+0xfc>
 8013632:	f000 f869 	bl	8013708 <__malloc_lock>
 8013636:	f8d8 3000 	ldr.w	r3, [r8]
 801363a:	461c      	mov	r4, r3
 801363c:	bb44      	cbnz	r4, 8013690 <_malloc_r+0x88>
 801363e:	4629      	mov	r1, r5
 8013640:	4630      	mov	r0, r6
 8013642:	f7ff ffbf 	bl	80135c4 <sbrk_aligned>
 8013646:	1c43      	adds	r3, r0, #1
 8013648:	4604      	mov	r4, r0
 801364a:	d158      	bne.n	80136fe <_malloc_r+0xf6>
 801364c:	f8d8 4000 	ldr.w	r4, [r8]
 8013650:	4627      	mov	r7, r4
 8013652:	2f00      	cmp	r7, #0
 8013654:	d143      	bne.n	80136de <_malloc_r+0xd6>
 8013656:	2c00      	cmp	r4, #0
 8013658:	d04b      	beq.n	80136f2 <_malloc_r+0xea>
 801365a:	6823      	ldr	r3, [r4, #0]
 801365c:	4639      	mov	r1, r7
 801365e:	4630      	mov	r0, r6
 8013660:	eb04 0903 	add.w	r9, r4, r3
 8013664:	f000 fdda 	bl	801421c <_sbrk_r>
 8013668:	4581      	cmp	r9, r0
 801366a:	d142      	bne.n	80136f2 <_malloc_r+0xea>
 801366c:	6821      	ldr	r1, [r4, #0]
 801366e:	1a6d      	subs	r5, r5, r1
 8013670:	4629      	mov	r1, r5
 8013672:	4630      	mov	r0, r6
 8013674:	f7ff ffa6 	bl	80135c4 <sbrk_aligned>
 8013678:	3001      	adds	r0, #1
 801367a:	d03a      	beq.n	80136f2 <_malloc_r+0xea>
 801367c:	6823      	ldr	r3, [r4, #0]
 801367e:	442b      	add	r3, r5
 8013680:	6023      	str	r3, [r4, #0]
 8013682:	f8d8 3000 	ldr.w	r3, [r8]
 8013686:	685a      	ldr	r2, [r3, #4]
 8013688:	bb62      	cbnz	r2, 80136e4 <_malloc_r+0xdc>
 801368a:	f8c8 7000 	str.w	r7, [r8]
 801368e:	e00f      	b.n	80136b0 <_malloc_r+0xa8>
 8013690:	6822      	ldr	r2, [r4, #0]
 8013692:	1b52      	subs	r2, r2, r5
 8013694:	d420      	bmi.n	80136d8 <_malloc_r+0xd0>
 8013696:	2a0b      	cmp	r2, #11
 8013698:	d917      	bls.n	80136ca <_malloc_r+0xc2>
 801369a:	1961      	adds	r1, r4, r5
 801369c:	42a3      	cmp	r3, r4
 801369e:	6025      	str	r5, [r4, #0]
 80136a0:	bf18      	it	ne
 80136a2:	6059      	strne	r1, [r3, #4]
 80136a4:	6863      	ldr	r3, [r4, #4]
 80136a6:	bf08      	it	eq
 80136a8:	f8c8 1000 	streq.w	r1, [r8]
 80136ac:	5162      	str	r2, [r4, r5]
 80136ae:	604b      	str	r3, [r1, #4]
 80136b0:	4630      	mov	r0, r6
 80136b2:	f000 f82f 	bl	8013714 <__malloc_unlock>
 80136b6:	f104 000b 	add.w	r0, r4, #11
 80136ba:	1d23      	adds	r3, r4, #4
 80136bc:	f020 0007 	bic.w	r0, r0, #7
 80136c0:	1ac2      	subs	r2, r0, r3
 80136c2:	bf1c      	itt	ne
 80136c4:	1a1b      	subne	r3, r3, r0
 80136c6:	50a3      	strne	r3, [r4, r2]
 80136c8:	e7af      	b.n	801362a <_malloc_r+0x22>
 80136ca:	6862      	ldr	r2, [r4, #4]
 80136cc:	42a3      	cmp	r3, r4
 80136ce:	bf0c      	ite	eq
 80136d0:	f8c8 2000 	streq.w	r2, [r8]
 80136d4:	605a      	strne	r2, [r3, #4]
 80136d6:	e7eb      	b.n	80136b0 <_malloc_r+0xa8>
 80136d8:	4623      	mov	r3, r4
 80136da:	6864      	ldr	r4, [r4, #4]
 80136dc:	e7ae      	b.n	801363c <_malloc_r+0x34>
 80136de:	463c      	mov	r4, r7
 80136e0:	687f      	ldr	r7, [r7, #4]
 80136e2:	e7b6      	b.n	8013652 <_malloc_r+0x4a>
 80136e4:	461a      	mov	r2, r3
 80136e6:	685b      	ldr	r3, [r3, #4]
 80136e8:	42a3      	cmp	r3, r4
 80136ea:	d1fb      	bne.n	80136e4 <_malloc_r+0xdc>
 80136ec:	2300      	movs	r3, #0
 80136ee:	6053      	str	r3, [r2, #4]
 80136f0:	e7de      	b.n	80136b0 <_malloc_r+0xa8>
 80136f2:	230c      	movs	r3, #12
 80136f4:	6033      	str	r3, [r6, #0]
 80136f6:	4630      	mov	r0, r6
 80136f8:	f000 f80c 	bl	8013714 <__malloc_unlock>
 80136fc:	e794      	b.n	8013628 <_malloc_r+0x20>
 80136fe:	6005      	str	r5, [r0, #0]
 8013700:	e7d6      	b.n	80136b0 <_malloc_r+0xa8>
 8013702:	bf00      	nop
 8013704:	20003750 	.word	0x20003750

08013708 <__malloc_lock>:
 8013708:	4801      	ldr	r0, [pc, #4]	@ (8013710 <__malloc_lock+0x8>)
 801370a:	f7ff b89e 	b.w	801284a <__retarget_lock_acquire_recursive>
 801370e:	bf00      	nop
 8013710:	20003748 	.word	0x20003748

08013714 <__malloc_unlock>:
 8013714:	4801      	ldr	r0, [pc, #4]	@ (801371c <__malloc_unlock+0x8>)
 8013716:	f7ff b899 	b.w	801284c <__retarget_lock_release_recursive>
 801371a:	bf00      	nop
 801371c:	20003748 	.word	0x20003748

08013720 <_Balloc>:
 8013720:	b570      	push	{r4, r5, r6, lr}
 8013722:	69c6      	ldr	r6, [r0, #28]
 8013724:	4604      	mov	r4, r0
 8013726:	460d      	mov	r5, r1
 8013728:	b976      	cbnz	r6, 8013748 <_Balloc+0x28>
 801372a:	2010      	movs	r0, #16
 801372c:	f7ff ff42 	bl	80135b4 <malloc>
 8013730:	4602      	mov	r2, r0
 8013732:	61e0      	str	r0, [r4, #28]
 8013734:	b920      	cbnz	r0, 8013740 <_Balloc+0x20>
 8013736:	4b18      	ldr	r3, [pc, #96]	@ (8013798 <_Balloc+0x78>)
 8013738:	4818      	ldr	r0, [pc, #96]	@ (801379c <_Balloc+0x7c>)
 801373a:	216b      	movs	r1, #107	@ 0x6b
 801373c:	f000 fd7e 	bl	801423c <__assert_func>
 8013740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013744:	6006      	str	r6, [r0, #0]
 8013746:	60c6      	str	r6, [r0, #12]
 8013748:	69e6      	ldr	r6, [r4, #28]
 801374a:	68f3      	ldr	r3, [r6, #12]
 801374c:	b183      	cbz	r3, 8013770 <_Balloc+0x50>
 801374e:	69e3      	ldr	r3, [r4, #28]
 8013750:	68db      	ldr	r3, [r3, #12]
 8013752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013756:	b9b8      	cbnz	r0, 8013788 <_Balloc+0x68>
 8013758:	2101      	movs	r1, #1
 801375a:	fa01 f605 	lsl.w	r6, r1, r5
 801375e:	1d72      	adds	r2, r6, #5
 8013760:	0092      	lsls	r2, r2, #2
 8013762:	4620      	mov	r0, r4
 8013764:	f000 fd88 	bl	8014278 <_calloc_r>
 8013768:	b160      	cbz	r0, 8013784 <_Balloc+0x64>
 801376a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801376e:	e00e      	b.n	801378e <_Balloc+0x6e>
 8013770:	2221      	movs	r2, #33	@ 0x21
 8013772:	2104      	movs	r1, #4
 8013774:	4620      	mov	r0, r4
 8013776:	f000 fd7f 	bl	8014278 <_calloc_r>
 801377a:	69e3      	ldr	r3, [r4, #28]
 801377c:	60f0      	str	r0, [r6, #12]
 801377e:	68db      	ldr	r3, [r3, #12]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d1e4      	bne.n	801374e <_Balloc+0x2e>
 8013784:	2000      	movs	r0, #0
 8013786:	bd70      	pop	{r4, r5, r6, pc}
 8013788:	6802      	ldr	r2, [r0, #0]
 801378a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801378e:	2300      	movs	r3, #0
 8013790:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013794:	e7f7      	b.n	8013786 <_Balloc+0x66>
 8013796:	bf00      	nop
 8013798:	08016631 	.word	0x08016631
 801379c:	080166b1 	.word	0x080166b1

080137a0 <_Bfree>:
 80137a0:	b570      	push	{r4, r5, r6, lr}
 80137a2:	69c6      	ldr	r6, [r0, #28]
 80137a4:	4605      	mov	r5, r0
 80137a6:	460c      	mov	r4, r1
 80137a8:	b976      	cbnz	r6, 80137c8 <_Bfree+0x28>
 80137aa:	2010      	movs	r0, #16
 80137ac:	f7ff ff02 	bl	80135b4 <malloc>
 80137b0:	4602      	mov	r2, r0
 80137b2:	61e8      	str	r0, [r5, #28]
 80137b4:	b920      	cbnz	r0, 80137c0 <_Bfree+0x20>
 80137b6:	4b09      	ldr	r3, [pc, #36]	@ (80137dc <_Bfree+0x3c>)
 80137b8:	4809      	ldr	r0, [pc, #36]	@ (80137e0 <_Bfree+0x40>)
 80137ba:	218f      	movs	r1, #143	@ 0x8f
 80137bc:	f000 fd3e 	bl	801423c <__assert_func>
 80137c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80137c4:	6006      	str	r6, [r0, #0]
 80137c6:	60c6      	str	r6, [r0, #12]
 80137c8:	b13c      	cbz	r4, 80137da <_Bfree+0x3a>
 80137ca:	69eb      	ldr	r3, [r5, #28]
 80137cc:	6862      	ldr	r2, [r4, #4]
 80137ce:	68db      	ldr	r3, [r3, #12]
 80137d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80137d4:	6021      	str	r1, [r4, #0]
 80137d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80137da:	bd70      	pop	{r4, r5, r6, pc}
 80137dc:	08016631 	.word	0x08016631
 80137e0:	080166b1 	.word	0x080166b1

080137e4 <__multadd>:
 80137e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137e8:	690d      	ldr	r5, [r1, #16]
 80137ea:	4607      	mov	r7, r0
 80137ec:	460c      	mov	r4, r1
 80137ee:	461e      	mov	r6, r3
 80137f0:	f101 0c14 	add.w	ip, r1, #20
 80137f4:	2000      	movs	r0, #0
 80137f6:	f8dc 3000 	ldr.w	r3, [ip]
 80137fa:	b299      	uxth	r1, r3
 80137fc:	fb02 6101 	mla	r1, r2, r1, r6
 8013800:	0c1e      	lsrs	r6, r3, #16
 8013802:	0c0b      	lsrs	r3, r1, #16
 8013804:	fb02 3306 	mla	r3, r2, r6, r3
 8013808:	b289      	uxth	r1, r1
 801380a:	3001      	adds	r0, #1
 801380c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013810:	4285      	cmp	r5, r0
 8013812:	f84c 1b04 	str.w	r1, [ip], #4
 8013816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801381a:	dcec      	bgt.n	80137f6 <__multadd+0x12>
 801381c:	b30e      	cbz	r6, 8013862 <__multadd+0x7e>
 801381e:	68a3      	ldr	r3, [r4, #8]
 8013820:	42ab      	cmp	r3, r5
 8013822:	dc19      	bgt.n	8013858 <__multadd+0x74>
 8013824:	6861      	ldr	r1, [r4, #4]
 8013826:	4638      	mov	r0, r7
 8013828:	3101      	adds	r1, #1
 801382a:	f7ff ff79 	bl	8013720 <_Balloc>
 801382e:	4680      	mov	r8, r0
 8013830:	b928      	cbnz	r0, 801383e <__multadd+0x5a>
 8013832:	4602      	mov	r2, r0
 8013834:	4b0c      	ldr	r3, [pc, #48]	@ (8013868 <__multadd+0x84>)
 8013836:	480d      	ldr	r0, [pc, #52]	@ (801386c <__multadd+0x88>)
 8013838:	21ba      	movs	r1, #186	@ 0xba
 801383a:	f000 fcff 	bl	801423c <__assert_func>
 801383e:	6922      	ldr	r2, [r4, #16]
 8013840:	3202      	adds	r2, #2
 8013842:	f104 010c 	add.w	r1, r4, #12
 8013846:	0092      	lsls	r2, r2, #2
 8013848:	300c      	adds	r0, #12
 801384a:	f7ff f800 	bl	801284e <memcpy>
 801384e:	4621      	mov	r1, r4
 8013850:	4638      	mov	r0, r7
 8013852:	f7ff ffa5 	bl	80137a0 <_Bfree>
 8013856:	4644      	mov	r4, r8
 8013858:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801385c:	3501      	adds	r5, #1
 801385e:	615e      	str	r6, [r3, #20]
 8013860:	6125      	str	r5, [r4, #16]
 8013862:	4620      	mov	r0, r4
 8013864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013868:	080166a0 	.word	0x080166a0
 801386c:	080166b1 	.word	0x080166b1

08013870 <__hi0bits>:
 8013870:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013874:	4603      	mov	r3, r0
 8013876:	bf36      	itet	cc
 8013878:	0403      	lslcc	r3, r0, #16
 801387a:	2000      	movcs	r0, #0
 801387c:	2010      	movcc	r0, #16
 801387e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013882:	bf3c      	itt	cc
 8013884:	021b      	lslcc	r3, r3, #8
 8013886:	3008      	addcc	r0, #8
 8013888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801388c:	bf3c      	itt	cc
 801388e:	011b      	lslcc	r3, r3, #4
 8013890:	3004      	addcc	r0, #4
 8013892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013896:	bf3c      	itt	cc
 8013898:	009b      	lslcc	r3, r3, #2
 801389a:	3002      	addcc	r0, #2
 801389c:	2b00      	cmp	r3, #0
 801389e:	db05      	blt.n	80138ac <__hi0bits+0x3c>
 80138a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80138a4:	f100 0001 	add.w	r0, r0, #1
 80138a8:	bf08      	it	eq
 80138aa:	2020      	moveq	r0, #32
 80138ac:	4770      	bx	lr

080138ae <__lo0bits>:
 80138ae:	6803      	ldr	r3, [r0, #0]
 80138b0:	4602      	mov	r2, r0
 80138b2:	f013 0007 	ands.w	r0, r3, #7
 80138b6:	d00b      	beq.n	80138d0 <__lo0bits+0x22>
 80138b8:	07d9      	lsls	r1, r3, #31
 80138ba:	d421      	bmi.n	8013900 <__lo0bits+0x52>
 80138bc:	0798      	lsls	r0, r3, #30
 80138be:	bf49      	itett	mi
 80138c0:	085b      	lsrmi	r3, r3, #1
 80138c2:	089b      	lsrpl	r3, r3, #2
 80138c4:	2001      	movmi	r0, #1
 80138c6:	6013      	strmi	r3, [r2, #0]
 80138c8:	bf5c      	itt	pl
 80138ca:	6013      	strpl	r3, [r2, #0]
 80138cc:	2002      	movpl	r0, #2
 80138ce:	4770      	bx	lr
 80138d0:	b299      	uxth	r1, r3
 80138d2:	b909      	cbnz	r1, 80138d8 <__lo0bits+0x2a>
 80138d4:	0c1b      	lsrs	r3, r3, #16
 80138d6:	2010      	movs	r0, #16
 80138d8:	b2d9      	uxtb	r1, r3
 80138da:	b909      	cbnz	r1, 80138e0 <__lo0bits+0x32>
 80138dc:	3008      	adds	r0, #8
 80138de:	0a1b      	lsrs	r3, r3, #8
 80138e0:	0719      	lsls	r1, r3, #28
 80138e2:	bf04      	itt	eq
 80138e4:	091b      	lsreq	r3, r3, #4
 80138e6:	3004      	addeq	r0, #4
 80138e8:	0799      	lsls	r1, r3, #30
 80138ea:	bf04      	itt	eq
 80138ec:	089b      	lsreq	r3, r3, #2
 80138ee:	3002      	addeq	r0, #2
 80138f0:	07d9      	lsls	r1, r3, #31
 80138f2:	d403      	bmi.n	80138fc <__lo0bits+0x4e>
 80138f4:	085b      	lsrs	r3, r3, #1
 80138f6:	f100 0001 	add.w	r0, r0, #1
 80138fa:	d003      	beq.n	8013904 <__lo0bits+0x56>
 80138fc:	6013      	str	r3, [r2, #0]
 80138fe:	4770      	bx	lr
 8013900:	2000      	movs	r0, #0
 8013902:	4770      	bx	lr
 8013904:	2020      	movs	r0, #32
 8013906:	4770      	bx	lr

08013908 <__i2b>:
 8013908:	b510      	push	{r4, lr}
 801390a:	460c      	mov	r4, r1
 801390c:	2101      	movs	r1, #1
 801390e:	f7ff ff07 	bl	8013720 <_Balloc>
 8013912:	4602      	mov	r2, r0
 8013914:	b928      	cbnz	r0, 8013922 <__i2b+0x1a>
 8013916:	4b05      	ldr	r3, [pc, #20]	@ (801392c <__i2b+0x24>)
 8013918:	4805      	ldr	r0, [pc, #20]	@ (8013930 <__i2b+0x28>)
 801391a:	f240 1145 	movw	r1, #325	@ 0x145
 801391e:	f000 fc8d 	bl	801423c <__assert_func>
 8013922:	2301      	movs	r3, #1
 8013924:	6144      	str	r4, [r0, #20]
 8013926:	6103      	str	r3, [r0, #16]
 8013928:	bd10      	pop	{r4, pc}
 801392a:	bf00      	nop
 801392c:	080166a0 	.word	0x080166a0
 8013930:	080166b1 	.word	0x080166b1

08013934 <__multiply>:
 8013934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013938:	4617      	mov	r7, r2
 801393a:	690a      	ldr	r2, [r1, #16]
 801393c:	693b      	ldr	r3, [r7, #16]
 801393e:	429a      	cmp	r2, r3
 8013940:	bfa8      	it	ge
 8013942:	463b      	movge	r3, r7
 8013944:	4689      	mov	r9, r1
 8013946:	bfa4      	itt	ge
 8013948:	460f      	movge	r7, r1
 801394a:	4699      	movge	r9, r3
 801394c:	693d      	ldr	r5, [r7, #16]
 801394e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013952:	68bb      	ldr	r3, [r7, #8]
 8013954:	6879      	ldr	r1, [r7, #4]
 8013956:	eb05 060a 	add.w	r6, r5, sl
 801395a:	42b3      	cmp	r3, r6
 801395c:	b085      	sub	sp, #20
 801395e:	bfb8      	it	lt
 8013960:	3101      	addlt	r1, #1
 8013962:	f7ff fedd 	bl	8013720 <_Balloc>
 8013966:	b930      	cbnz	r0, 8013976 <__multiply+0x42>
 8013968:	4602      	mov	r2, r0
 801396a:	4b41      	ldr	r3, [pc, #260]	@ (8013a70 <__multiply+0x13c>)
 801396c:	4841      	ldr	r0, [pc, #260]	@ (8013a74 <__multiply+0x140>)
 801396e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013972:	f000 fc63 	bl	801423c <__assert_func>
 8013976:	f100 0414 	add.w	r4, r0, #20
 801397a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801397e:	4623      	mov	r3, r4
 8013980:	2200      	movs	r2, #0
 8013982:	4573      	cmp	r3, lr
 8013984:	d320      	bcc.n	80139c8 <__multiply+0x94>
 8013986:	f107 0814 	add.w	r8, r7, #20
 801398a:	f109 0114 	add.w	r1, r9, #20
 801398e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013992:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013996:	9302      	str	r3, [sp, #8]
 8013998:	1beb      	subs	r3, r5, r7
 801399a:	3b15      	subs	r3, #21
 801399c:	f023 0303 	bic.w	r3, r3, #3
 80139a0:	3304      	adds	r3, #4
 80139a2:	3715      	adds	r7, #21
 80139a4:	42bd      	cmp	r5, r7
 80139a6:	bf38      	it	cc
 80139a8:	2304      	movcc	r3, #4
 80139aa:	9301      	str	r3, [sp, #4]
 80139ac:	9b02      	ldr	r3, [sp, #8]
 80139ae:	9103      	str	r1, [sp, #12]
 80139b0:	428b      	cmp	r3, r1
 80139b2:	d80c      	bhi.n	80139ce <__multiply+0x9a>
 80139b4:	2e00      	cmp	r6, #0
 80139b6:	dd03      	ble.n	80139c0 <__multiply+0x8c>
 80139b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d055      	beq.n	8013a6c <__multiply+0x138>
 80139c0:	6106      	str	r6, [r0, #16]
 80139c2:	b005      	add	sp, #20
 80139c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139c8:	f843 2b04 	str.w	r2, [r3], #4
 80139cc:	e7d9      	b.n	8013982 <__multiply+0x4e>
 80139ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80139d2:	f1ba 0f00 	cmp.w	sl, #0
 80139d6:	d01f      	beq.n	8013a18 <__multiply+0xe4>
 80139d8:	46c4      	mov	ip, r8
 80139da:	46a1      	mov	r9, r4
 80139dc:	2700      	movs	r7, #0
 80139de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80139e2:	f8d9 3000 	ldr.w	r3, [r9]
 80139e6:	fa1f fb82 	uxth.w	fp, r2
 80139ea:	b29b      	uxth	r3, r3
 80139ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80139f0:	443b      	add	r3, r7
 80139f2:	f8d9 7000 	ldr.w	r7, [r9]
 80139f6:	0c12      	lsrs	r2, r2, #16
 80139f8:	0c3f      	lsrs	r7, r7, #16
 80139fa:	fb0a 7202 	mla	r2, sl, r2, r7
 80139fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013a02:	b29b      	uxth	r3, r3
 8013a04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a08:	4565      	cmp	r5, ip
 8013a0a:	f849 3b04 	str.w	r3, [r9], #4
 8013a0e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013a12:	d8e4      	bhi.n	80139de <__multiply+0xaa>
 8013a14:	9b01      	ldr	r3, [sp, #4]
 8013a16:	50e7      	str	r7, [r4, r3]
 8013a18:	9b03      	ldr	r3, [sp, #12]
 8013a1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013a1e:	3104      	adds	r1, #4
 8013a20:	f1b9 0f00 	cmp.w	r9, #0
 8013a24:	d020      	beq.n	8013a68 <__multiply+0x134>
 8013a26:	6823      	ldr	r3, [r4, #0]
 8013a28:	4647      	mov	r7, r8
 8013a2a:	46a4      	mov	ip, r4
 8013a2c:	f04f 0a00 	mov.w	sl, #0
 8013a30:	f8b7 b000 	ldrh.w	fp, [r7]
 8013a34:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013a38:	fb09 220b 	mla	r2, r9, fp, r2
 8013a3c:	4452      	add	r2, sl
 8013a3e:	b29b      	uxth	r3, r3
 8013a40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a44:	f84c 3b04 	str.w	r3, [ip], #4
 8013a48:	f857 3b04 	ldr.w	r3, [r7], #4
 8013a4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a50:	f8bc 3000 	ldrh.w	r3, [ip]
 8013a54:	fb09 330a 	mla	r3, r9, sl, r3
 8013a58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013a5c:	42bd      	cmp	r5, r7
 8013a5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a62:	d8e5      	bhi.n	8013a30 <__multiply+0xfc>
 8013a64:	9a01      	ldr	r2, [sp, #4]
 8013a66:	50a3      	str	r3, [r4, r2]
 8013a68:	3404      	adds	r4, #4
 8013a6a:	e79f      	b.n	80139ac <__multiply+0x78>
 8013a6c:	3e01      	subs	r6, #1
 8013a6e:	e7a1      	b.n	80139b4 <__multiply+0x80>
 8013a70:	080166a0 	.word	0x080166a0
 8013a74:	080166b1 	.word	0x080166b1

08013a78 <__pow5mult>:
 8013a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a7c:	4615      	mov	r5, r2
 8013a7e:	f012 0203 	ands.w	r2, r2, #3
 8013a82:	4607      	mov	r7, r0
 8013a84:	460e      	mov	r6, r1
 8013a86:	d007      	beq.n	8013a98 <__pow5mult+0x20>
 8013a88:	4c25      	ldr	r4, [pc, #148]	@ (8013b20 <__pow5mult+0xa8>)
 8013a8a:	3a01      	subs	r2, #1
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a92:	f7ff fea7 	bl	80137e4 <__multadd>
 8013a96:	4606      	mov	r6, r0
 8013a98:	10ad      	asrs	r5, r5, #2
 8013a9a:	d03d      	beq.n	8013b18 <__pow5mult+0xa0>
 8013a9c:	69fc      	ldr	r4, [r7, #28]
 8013a9e:	b97c      	cbnz	r4, 8013ac0 <__pow5mult+0x48>
 8013aa0:	2010      	movs	r0, #16
 8013aa2:	f7ff fd87 	bl	80135b4 <malloc>
 8013aa6:	4602      	mov	r2, r0
 8013aa8:	61f8      	str	r0, [r7, #28]
 8013aaa:	b928      	cbnz	r0, 8013ab8 <__pow5mult+0x40>
 8013aac:	4b1d      	ldr	r3, [pc, #116]	@ (8013b24 <__pow5mult+0xac>)
 8013aae:	481e      	ldr	r0, [pc, #120]	@ (8013b28 <__pow5mult+0xb0>)
 8013ab0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013ab4:	f000 fbc2 	bl	801423c <__assert_func>
 8013ab8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013abc:	6004      	str	r4, [r0, #0]
 8013abe:	60c4      	str	r4, [r0, #12]
 8013ac0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013ac4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ac8:	b94c      	cbnz	r4, 8013ade <__pow5mult+0x66>
 8013aca:	f240 2171 	movw	r1, #625	@ 0x271
 8013ace:	4638      	mov	r0, r7
 8013ad0:	f7ff ff1a 	bl	8013908 <__i2b>
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	f8c8 0008 	str.w	r0, [r8, #8]
 8013ada:	4604      	mov	r4, r0
 8013adc:	6003      	str	r3, [r0, #0]
 8013ade:	f04f 0900 	mov.w	r9, #0
 8013ae2:	07eb      	lsls	r3, r5, #31
 8013ae4:	d50a      	bpl.n	8013afc <__pow5mult+0x84>
 8013ae6:	4631      	mov	r1, r6
 8013ae8:	4622      	mov	r2, r4
 8013aea:	4638      	mov	r0, r7
 8013aec:	f7ff ff22 	bl	8013934 <__multiply>
 8013af0:	4631      	mov	r1, r6
 8013af2:	4680      	mov	r8, r0
 8013af4:	4638      	mov	r0, r7
 8013af6:	f7ff fe53 	bl	80137a0 <_Bfree>
 8013afa:	4646      	mov	r6, r8
 8013afc:	106d      	asrs	r5, r5, #1
 8013afe:	d00b      	beq.n	8013b18 <__pow5mult+0xa0>
 8013b00:	6820      	ldr	r0, [r4, #0]
 8013b02:	b938      	cbnz	r0, 8013b14 <__pow5mult+0x9c>
 8013b04:	4622      	mov	r2, r4
 8013b06:	4621      	mov	r1, r4
 8013b08:	4638      	mov	r0, r7
 8013b0a:	f7ff ff13 	bl	8013934 <__multiply>
 8013b0e:	6020      	str	r0, [r4, #0]
 8013b10:	f8c0 9000 	str.w	r9, [r0]
 8013b14:	4604      	mov	r4, r0
 8013b16:	e7e4      	b.n	8013ae2 <__pow5mult+0x6a>
 8013b18:	4630      	mov	r0, r6
 8013b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b1e:	bf00      	nop
 8013b20:	08016764 	.word	0x08016764
 8013b24:	08016631 	.word	0x08016631
 8013b28:	080166b1 	.word	0x080166b1

08013b2c <__lshift>:
 8013b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b30:	460c      	mov	r4, r1
 8013b32:	6849      	ldr	r1, [r1, #4]
 8013b34:	6923      	ldr	r3, [r4, #16]
 8013b36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b3a:	68a3      	ldr	r3, [r4, #8]
 8013b3c:	4607      	mov	r7, r0
 8013b3e:	4691      	mov	r9, r2
 8013b40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b44:	f108 0601 	add.w	r6, r8, #1
 8013b48:	42b3      	cmp	r3, r6
 8013b4a:	db0b      	blt.n	8013b64 <__lshift+0x38>
 8013b4c:	4638      	mov	r0, r7
 8013b4e:	f7ff fde7 	bl	8013720 <_Balloc>
 8013b52:	4605      	mov	r5, r0
 8013b54:	b948      	cbnz	r0, 8013b6a <__lshift+0x3e>
 8013b56:	4602      	mov	r2, r0
 8013b58:	4b28      	ldr	r3, [pc, #160]	@ (8013bfc <__lshift+0xd0>)
 8013b5a:	4829      	ldr	r0, [pc, #164]	@ (8013c00 <__lshift+0xd4>)
 8013b5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013b60:	f000 fb6c 	bl	801423c <__assert_func>
 8013b64:	3101      	adds	r1, #1
 8013b66:	005b      	lsls	r3, r3, #1
 8013b68:	e7ee      	b.n	8013b48 <__lshift+0x1c>
 8013b6a:	2300      	movs	r3, #0
 8013b6c:	f100 0114 	add.w	r1, r0, #20
 8013b70:	f100 0210 	add.w	r2, r0, #16
 8013b74:	4618      	mov	r0, r3
 8013b76:	4553      	cmp	r3, sl
 8013b78:	db33      	blt.n	8013be2 <__lshift+0xb6>
 8013b7a:	6920      	ldr	r0, [r4, #16]
 8013b7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b80:	f104 0314 	add.w	r3, r4, #20
 8013b84:	f019 091f 	ands.w	r9, r9, #31
 8013b88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013b90:	d02b      	beq.n	8013bea <__lshift+0xbe>
 8013b92:	f1c9 0e20 	rsb	lr, r9, #32
 8013b96:	468a      	mov	sl, r1
 8013b98:	2200      	movs	r2, #0
 8013b9a:	6818      	ldr	r0, [r3, #0]
 8013b9c:	fa00 f009 	lsl.w	r0, r0, r9
 8013ba0:	4310      	orrs	r0, r2
 8013ba2:	f84a 0b04 	str.w	r0, [sl], #4
 8013ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013baa:	459c      	cmp	ip, r3
 8013bac:	fa22 f20e 	lsr.w	r2, r2, lr
 8013bb0:	d8f3      	bhi.n	8013b9a <__lshift+0x6e>
 8013bb2:	ebac 0304 	sub.w	r3, ip, r4
 8013bb6:	3b15      	subs	r3, #21
 8013bb8:	f023 0303 	bic.w	r3, r3, #3
 8013bbc:	3304      	adds	r3, #4
 8013bbe:	f104 0015 	add.w	r0, r4, #21
 8013bc2:	4560      	cmp	r0, ip
 8013bc4:	bf88      	it	hi
 8013bc6:	2304      	movhi	r3, #4
 8013bc8:	50ca      	str	r2, [r1, r3]
 8013bca:	b10a      	cbz	r2, 8013bd0 <__lshift+0xa4>
 8013bcc:	f108 0602 	add.w	r6, r8, #2
 8013bd0:	3e01      	subs	r6, #1
 8013bd2:	4638      	mov	r0, r7
 8013bd4:	612e      	str	r6, [r5, #16]
 8013bd6:	4621      	mov	r1, r4
 8013bd8:	f7ff fde2 	bl	80137a0 <_Bfree>
 8013bdc:	4628      	mov	r0, r5
 8013bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013be2:	f842 0f04 	str.w	r0, [r2, #4]!
 8013be6:	3301      	adds	r3, #1
 8013be8:	e7c5      	b.n	8013b76 <__lshift+0x4a>
 8013bea:	3904      	subs	r1, #4
 8013bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bf0:	f841 2f04 	str.w	r2, [r1, #4]!
 8013bf4:	459c      	cmp	ip, r3
 8013bf6:	d8f9      	bhi.n	8013bec <__lshift+0xc0>
 8013bf8:	e7ea      	b.n	8013bd0 <__lshift+0xa4>
 8013bfa:	bf00      	nop
 8013bfc:	080166a0 	.word	0x080166a0
 8013c00:	080166b1 	.word	0x080166b1

08013c04 <__mcmp>:
 8013c04:	690a      	ldr	r2, [r1, #16]
 8013c06:	4603      	mov	r3, r0
 8013c08:	6900      	ldr	r0, [r0, #16]
 8013c0a:	1a80      	subs	r0, r0, r2
 8013c0c:	b530      	push	{r4, r5, lr}
 8013c0e:	d10e      	bne.n	8013c2e <__mcmp+0x2a>
 8013c10:	3314      	adds	r3, #20
 8013c12:	3114      	adds	r1, #20
 8013c14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013c18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013c1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013c20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013c24:	4295      	cmp	r5, r2
 8013c26:	d003      	beq.n	8013c30 <__mcmp+0x2c>
 8013c28:	d205      	bcs.n	8013c36 <__mcmp+0x32>
 8013c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8013c2e:	bd30      	pop	{r4, r5, pc}
 8013c30:	42a3      	cmp	r3, r4
 8013c32:	d3f3      	bcc.n	8013c1c <__mcmp+0x18>
 8013c34:	e7fb      	b.n	8013c2e <__mcmp+0x2a>
 8013c36:	2001      	movs	r0, #1
 8013c38:	e7f9      	b.n	8013c2e <__mcmp+0x2a>
	...

08013c3c <__mdiff>:
 8013c3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c40:	4689      	mov	r9, r1
 8013c42:	4606      	mov	r6, r0
 8013c44:	4611      	mov	r1, r2
 8013c46:	4648      	mov	r0, r9
 8013c48:	4614      	mov	r4, r2
 8013c4a:	f7ff ffdb 	bl	8013c04 <__mcmp>
 8013c4e:	1e05      	subs	r5, r0, #0
 8013c50:	d112      	bne.n	8013c78 <__mdiff+0x3c>
 8013c52:	4629      	mov	r1, r5
 8013c54:	4630      	mov	r0, r6
 8013c56:	f7ff fd63 	bl	8013720 <_Balloc>
 8013c5a:	4602      	mov	r2, r0
 8013c5c:	b928      	cbnz	r0, 8013c6a <__mdiff+0x2e>
 8013c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8013d5c <__mdiff+0x120>)
 8013c60:	f240 2137 	movw	r1, #567	@ 0x237
 8013c64:	483e      	ldr	r0, [pc, #248]	@ (8013d60 <__mdiff+0x124>)
 8013c66:	f000 fae9 	bl	801423c <__assert_func>
 8013c6a:	2301      	movs	r3, #1
 8013c6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c70:	4610      	mov	r0, r2
 8013c72:	b003      	add	sp, #12
 8013c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c78:	bfbc      	itt	lt
 8013c7a:	464b      	movlt	r3, r9
 8013c7c:	46a1      	movlt	r9, r4
 8013c7e:	4630      	mov	r0, r6
 8013c80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013c84:	bfba      	itte	lt
 8013c86:	461c      	movlt	r4, r3
 8013c88:	2501      	movlt	r5, #1
 8013c8a:	2500      	movge	r5, #0
 8013c8c:	f7ff fd48 	bl	8013720 <_Balloc>
 8013c90:	4602      	mov	r2, r0
 8013c92:	b918      	cbnz	r0, 8013c9c <__mdiff+0x60>
 8013c94:	4b31      	ldr	r3, [pc, #196]	@ (8013d5c <__mdiff+0x120>)
 8013c96:	f240 2145 	movw	r1, #581	@ 0x245
 8013c9a:	e7e3      	b.n	8013c64 <__mdiff+0x28>
 8013c9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013ca0:	6926      	ldr	r6, [r4, #16]
 8013ca2:	60c5      	str	r5, [r0, #12]
 8013ca4:	f109 0310 	add.w	r3, r9, #16
 8013ca8:	f109 0514 	add.w	r5, r9, #20
 8013cac:	f104 0e14 	add.w	lr, r4, #20
 8013cb0:	f100 0b14 	add.w	fp, r0, #20
 8013cb4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013cb8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013cbc:	9301      	str	r3, [sp, #4]
 8013cbe:	46d9      	mov	r9, fp
 8013cc0:	f04f 0c00 	mov.w	ip, #0
 8013cc4:	9b01      	ldr	r3, [sp, #4]
 8013cc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013cca:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013cce:	9301      	str	r3, [sp, #4]
 8013cd0:	fa1f f38a 	uxth.w	r3, sl
 8013cd4:	4619      	mov	r1, r3
 8013cd6:	b283      	uxth	r3, r0
 8013cd8:	1acb      	subs	r3, r1, r3
 8013cda:	0c00      	lsrs	r0, r0, #16
 8013cdc:	4463      	add	r3, ip
 8013cde:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013ce2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013ce6:	b29b      	uxth	r3, r3
 8013ce8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013cec:	4576      	cmp	r6, lr
 8013cee:	f849 3b04 	str.w	r3, [r9], #4
 8013cf2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013cf6:	d8e5      	bhi.n	8013cc4 <__mdiff+0x88>
 8013cf8:	1b33      	subs	r3, r6, r4
 8013cfa:	3b15      	subs	r3, #21
 8013cfc:	f023 0303 	bic.w	r3, r3, #3
 8013d00:	3415      	adds	r4, #21
 8013d02:	3304      	adds	r3, #4
 8013d04:	42a6      	cmp	r6, r4
 8013d06:	bf38      	it	cc
 8013d08:	2304      	movcc	r3, #4
 8013d0a:	441d      	add	r5, r3
 8013d0c:	445b      	add	r3, fp
 8013d0e:	461e      	mov	r6, r3
 8013d10:	462c      	mov	r4, r5
 8013d12:	4544      	cmp	r4, r8
 8013d14:	d30e      	bcc.n	8013d34 <__mdiff+0xf8>
 8013d16:	f108 0103 	add.w	r1, r8, #3
 8013d1a:	1b49      	subs	r1, r1, r5
 8013d1c:	f021 0103 	bic.w	r1, r1, #3
 8013d20:	3d03      	subs	r5, #3
 8013d22:	45a8      	cmp	r8, r5
 8013d24:	bf38      	it	cc
 8013d26:	2100      	movcc	r1, #0
 8013d28:	440b      	add	r3, r1
 8013d2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013d2e:	b191      	cbz	r1, 8013d56 <__mdiff+0x11a>
 8013d30:	6117      	str	r7, [r2, #16]
 8013d32:	e79d      	b.n	8013c70 <__mdiff+0x34>
 8013d34:	f854 1b04 	ldr.w	r1, [r4], #4
 8013d38:	46e6      	mov	lr, ip
 8013d3a:	0c08      	lsrs	r0, r1, #16
 8013d3c:	fa1c fc81 	uxtah	ip, ip, r1
 8013d40:	4471      	add	r1, lr
 8013d42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013d46:	b289      	uxth	r1, r1
 8013d48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013d4c:	f846 1b04 	str.w	r1, [r6], #4
 8013d50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013d54:	e7dd      	b.n	8013d12 <__mdiff+0xd6>
 8013d56:	3f01      	subs	r7, #1
 8013d58:	e7e7      	b.n	8013d2a <__mdiff+0xee>
 8013d5a:	bf00      	nop
 8013d5c:	080166a0 	.word	0x080166a0
 8013d60:	080166b1 	.word	0x080166b1

08013d64 <__d2b>:
 8013d64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013d68:	460f      	mov	r7, r1
 8013d6a:	2101      	movs	r1, #1
 8013d6c:	ec59 8b10 	vmov	r8, r9, d0
 8013d70:	4616      	mov	r6, r2
 8013d72:	f7ff fcd5 	bl	8013720 <_Balloc>
 8013d76:	4604      	mov	r4, r0
 8013d78:	b930      	cbnz	r0, 8013d88 <__d2b+0x24>
 8013d7a:	4602      	mov	r2, r0
 8013d7c:	4b23      	ldr	r3, [pc, #140]	@ (8013e0c <__d2b+0xa8>)
 8013d7e:	4824      	ldr	r0, [pc, #144]	@ (8013e10 <__d2b+0xac>)
 8013d80:	f240 310f 	movw	r1, #783	@ 0x30f
 8013d84:	f000 fa5a 	bl	801423c <__assert_func>
 8013d88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013d8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013d90:	b10d      	cbz	r5, 8013d96 <__d2b+0x32>
 8013d92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013d96:	9301      	str	r3, [sp, #4]
 8013d98:	f1b8 0300 	subs.w	r3, r8, #0
 8013d9c:	d023      	beq.n	8013de6 <__d2b+0x82>
 8013d9e:	4668      	mov	r0, sp
 8013da0:	9300      	str	r3, [sp, #0]
 8013da2:	f7ff fd84 	bl	80138ae <__lo0bits>
 8013da6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013daa:	b1d0      	cbz	r0, 8013de2 <__d2b+0x7e>
 8013dac:	f1c0 0320 	rsb	r3, r0, #32
 8013db0:	fa02 f303 	lsl.w	r3, r2, r3
 8013db4:	430b      	orrs	r3, r1
 8013db6:	40c2      	lsrs	r2, r0
 8013db8:	6163      	str	r3, [r4, #20]
 8013dba:	9201      	str	r2, [sp, #4]
 8013dbc:	9b01      	ldr	r3, [sp, #4]
 8013dbe:	61a3      	str	r3, [r4, #24]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	bf0c      	ite	eq
 8013dc4:	2201      	moveq	r2, #1
 8013dc6:	2202      	movne	r2, #2
 8013dc8:	6122      	str	r2, [r4, #16]
 8013dca:	b1a5      	cbz	r5, 8013df6 <__d2b+0x92>
 8013dcc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013dd0:	4405      	add	r5, r0
 8013dd2:	603d      	str	r5, [r7, #0]
 8013dd4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013dd8:	6030      	str	r0, [r6, #0]
 8013dda:	4620      	mov	r0, r4
 8013ddc:	b003      	add	sp, #12
 8013dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013de2:	6161      	str	r1, [r4, #20]
 8013de4:	e7ea      	b.n	8013dbc <__d2b+0x58>
 8013de6:	a801      	add	r0, sp, #4
 8013de8:	f7ff fd61 	bl	80138ae <__lo0bits>
 8013dec:	9b01      	ldr	r3, [sp, #4]
 8013dee:	6163      	str	r3, [r4, #20]
 8013df0:	3020      	adds	r0, #32
 8013df2:	2201      	movs	r2, #1
 8013df4:	e7e8      	b.n	8013dc8 <__d2b+0x64>
 8013df6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013dfa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013dfe:	6038      	str	r0, [r7, #0]
 8013e00:	6918      	ldr	r0, [r3, #16]
 8013e02:	f7ff fd35 	bl	8013870 <__hi0bits>
 8013e06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013e0a:	e7e5      	b.n	8013dd8 <__d2b+0x74>
 8013e0c:	080166a0 	.word	0x080166a0
 8013e10:	080166b1 	.word	0x080166b1

08013e14 <__ssputs_r>:
 8013e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e18:	688e      	ldr	r6, [r1, #8]
 8013e1a:	461f      	mov	r7, r3
 8013e1c:	42be      	cmp	r6, r7
 8013e1e:	680b      	ldr	r3, [r1, #0]
 8013e20:	4682      	mov	sl, r0
 8013e22:	460c      	mov	r4, r1
 8013e24:	4690      	mov	r8, r2
 8013e26:	d82d      	bhi.n	8013e84 <__ssputs_r+0x70>
 8013e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013e2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013e30:	d026      	beq.n	8013e80 <__ssputs_r+0x6c>
 8013e32:	6965      	ldr	r5, [r4, #20]
 8013e34:	6909      	ldr	r1, [r1, #16]
 8013e36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013e3a:	eba3 0901 	sub.w	r9, r3, r1
 8013e3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013e42:	1c7b      	adds	r3, r7, #1
 8013e44:	444b      	add	r3, r9
 8013e46:	106d      	asrs	r5, r5, #1
 8013e48:	429d      	cmp	r5, r3
 8013e4a:	bf38      	it	cc
 8013e4c:	461d      	movcc	r5, r3
 8013e4e:	0553      	lsls	r3, r2, #21
 8013e50:	d527      	bpl.n	8013ea2 <__ssputs_r+0x8e>
 8013e52:	4629      	mov	r1, r5
 8013e54:	f7ff fbd8 	bl	8013608 <_malloc_r>
 8013e58:	4606      	mov	r6, r0
 8013e5a:	b360      	cbz	r0, 8013eb6 <__ssputs_r+0xa2>
 8013e5c:	6921      	ldr	r1, [r4, #16]
 8013e5e:	464a      	mov	r2, r9
 8013e60:	f7fe fcf5 	bl	801284e <memcpy>
 8013e64:	89a3      	ldrh	r3, [r4, #12]
 8013e66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e6e:	81a3      	strh	r3, [r4, #12]
 8013e70:	6126      	str	r6, [r4, #16]
 8013e72:	6165      	str	r5, [r4, #20]
 8013e74:	444e      	add	r6, r9
 8013e76:	eba5 0509 	sub.w	r5, r5, r9
 8013e7a:	6026      	str	r6, [r4, #0]
 8013e7c:	60a5      	str	r5, [r4, #8]
 8013e7e:	463e      	mov	r6, r7
 8013e80:	42be      	cmp	r6, r7
 8013e82:	d900      	bls.n	8013e86 <__ssputs_r+0x72>
 8013e84:	463e      	mov	r6, r7
 8013e86:	6820      	ldr	r0, [r4, #0]
 8013e88:	4632      	mov	r2, r6
 8013e8a:	4641      	mov	r1, r8
 8013e8c:	f7fe fc45 	bl	801271a <memmove>
 8013e90:	68a3      	ldr	r3, [r4, #8]
 8013e92:	1b9b      	subs	r3, r3, r6
 8013e94:	60a3      	str	r3, [r4, #8]
 8013e96:	6823      	ldr	r3, [r4, #0]
 8013e98:	4433      	add	r3, r6
 8013e9a:	6023      	str	r3, [r4, #0]
 8013e9c:	2000      	movs	r0, #0
 8013e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ea2:	462a      	mov	r2, r5
 8013ea4:	f000 fa0e 	bl	80142c4 <_realloc_r>
 8013ea8:	4606      	mov	r6, r0
 8013eaa:	2800      	cmp	r0, #0
 8013eac:	d1e0      	bne.n	8013e70 <__ssputs_r+0x5c>
 8013eae:	6921      	ldr	r1, [r4, #16]
 8013eb0:	4650      	mov	r0, sl
 8013eb2:	f7ff fb35 	bl	8013520 <_free_r>
 8013eb6:	230c      	movs	r3, #12
 8013eb8:	f8ca 3000 	str.w	r3, [sl]
 8013ebc:	89a3      	ldrh	r3, [r4, #12]
 8013ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ec2:	81a3      	strh	r3, [r4, #12]
 8013ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8013ec8:	e7e9      	b.n	8013e9e <__ssputs_r+0x8a>
	...

08013ecc <_svfiprintf_r>:
 8013ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ed0:	4698      	mov	r8, r3
 8013ed2:	898b      	ldrh	r3, [r1, #12]
 8013ed4:	061b      	lsls	r3, r3, #24
 8013ed6:	b09d      	sub	sp, #116	@ 0x74
 8013ed8:	4607      	mov	r7, r0
 8013eda:	460d      	mov	r5, r1
 8013edc:	4614      	mov	r4, r2
 8013ede:	d510      	bpl.n	8013f02 <_svfiprintf_r+0x36>
 8013ee0:	690b      	ldr	r3, [r1, #16]
 8013ee2:	b973      	cbnz	r3, 8013f02 <_svfiprintf_r+0x36>
 8013ee4:	2140      	movs	r1, #64	@ 0x40
 8013ee6:	f7ff fb8f 	bl	8013608 <_malloc_r>
 8013eea:	6028      	str	r0, [r5, #0]
 8013eec:	6128      	str	r0, [r5, #16]
 8013eee:	b930      	cbnz	r0, 8013efe <_svfiprintf_r+0x32>
 8013ef0:	230c      	movs	r3, #12
 8013ef2:	603b      	str	r3, [r7, #0]
 8013ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8013ef8:	b01d      	add	sp, #116	@ 0x74
 8013efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013efe:	2340      	movs	r3, #64	@ 0x40
 8013f00:	616b      	str	r3, [r5, #20]
 8013f02:	2300      	movs	r3, #0
 8013f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f06:	2320      	movs	r3, #32
 8013f08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013f0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013f10:	2330      	movs	r3, #48	@ 0x30
 8013f12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80140b0 <_svfiprintf_r+0x1e4>
 8013f16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013f1a:	f04f 0901 	mov.w	r9, #1
 8013f1e:	4623      	mov	r3, r4
 8013f20:	469a      	mov	sl, r3
 8013f22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f26:	b10a      	cbz	r2, 8013f2c <_svfiprintf_r+0x60>
 8013f28:	2a25      	cmp	r2, #37	@ 0x25
 8013f2a:	d1f9      	bne.n	8013f20 <_svfiprintf_r+0x54>
 8013f2c:	ebba 0b04 	subs.w	fp, sl, r4
 8013f30:	d00b      	beq.n	8013f4a <_svfiprintf_r+0x7e>
 8013f32:	465b      	mov	r3, fp
 8013f34:	4622      	mov	r2, r4
 8013f36:	4629      	mov	r1, r5
 8013f38:	4638      	mov	r0, r7
 8013f3a:	f7ff ff6b 	bl	8013e14 <__ssputs_r>
 8013f3e:	3001      	adds	r0, #1
 8013f40:	f000 80a7 	beq.w	8014092 <_svfiprintf_r+0x1c6>
 8013f44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013f46:	445a      	add	r2, fp
 8013f48:	9209      	str	r2, [sp, #36]	@ 0x24
 8013f4a:	f89a 3000 	ldrb.w	r3, [sl]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	f000 809f 	beq.w	8014092 <_svfiprintf_r+0x1c6>
 8013f54:	2300      	movs	r3, #0
 8013f56:	f04f 32ff 	mov.w	r2, #4294967295
 8013f5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013f5e:	f10a 0a01 	add.w	sl, sl, #1
 8013f62:	9304      	str	r3, [sp, #16]
 8013f64:	9307      	str	r3, [sp, #28]
 8013f66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013f6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8013f6c:	4654      	mov	r4, sl
 8013f6e:	2205      	movs	r2, #5
 8013f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f74:	484e      	ldr	r0, [pc, #312]	@ (80140b0 <_svfiprintf_r+0x1e4>)
 8013f76:	f7ec f953 	bl	8000220 <memchr>
 8013f7a:	9a04      	ldr	r2, [sp, #16]
 8013f7c:	b9d8      	cbnz	r0, 8013fb6 <_svfiprintf_r+0xea>
 8013f7e:	06d0      	lsls	r0, r2, #27
 8013f80:	bf44      	itt	mi
 8013f82:	2320      	movmi	r3, #32
 8013f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f88:	0711      	lsls	r1, r2, #28
 8013f8a:	bf44      	itt	mi
 8013f8c:	232b      	movmi	r3, #43	@ 0x2b
 8013f8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013f92:	f89a 3000 	ldrb.w	r3, [sl]
 8013f96:	2b2a      	cmp	r3, #42	@ 0x2a
 8013f98:	d015      	beq.n	8013fc6 <_svfiprintf_r+0xfa>
 8013f9a:	9a07      	ldr	r2, [sp, #28]
 8013f9c:	4654      	mov	r4, sl
 8013f9e:	2000      	movs	r0, #0
 8013fa0:	f04f 0c0a 	mov.w	ip, #10
 8013fa4:	4621      	mov	r1, r4
 8013fa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013faa:	3b30      	subs	r3, #48	@ 0x30
 8013fac:	2b09      	cmp	r3, #9
 8013fae:	d94b      	bls.n	8014048 <_svfiprintf_r+0x17c>
 8013fb0:	b1b0      	cbz	r0, 8013fe0 <_svfiprintf_r+0x114>
 8013fb2:	9207      	str	r2, [sp, #28]
 8013fb4:	e014      	b.n	8013fe0 <_svfiprintf_r+0x114>
 8013fb6:	eba0 0308 	sub.w	r3, r0, r8
 8013fba:	fa09 f303 	lsl.w	r3, r9, r3
 8013fbe:	4313      	orrs	r3, r2
 8013fc0:	9304      	str	r3, [sp, #16]
 8013fc2:	46a2      	mov	sl, r4
 8013fc4:	e7d2      	b.n	8013f6c <_svfiprintf_r+0xa0>
 8013fc6:	9b03      	ldr	r3, [sp, #12]
 8013fc8:	1d19      	adds	r1, r3, #4
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	9103      	str	r1, [sp, #12]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	bfbb      	ittet	lt
 8013fd2:	425b      	neglt	r3, r3
 8013fd4:	f042 0202 	orrlt.w	r2, r2, #2
 8013fd8:	9307      	strge	r3, [sp, #28]
 8013fda:	9307      	strlt	r3, [sp, #28]
 8013fdc:	bfb8      	it	lt
 8013fde:	9204      	strlt	r2, [sp, #16]
 8013fe0:	7823      	ldrb	r3, [r4, #0]
 8013fe2:	2b2e      	cmp	r3, #46	@ 0x2e
 8013fe4:	d10a      	bne.n	8013ffc <_svfiprintf_r+0x130>
 8013fe6:	7863      	ldrb	r3, [r4, #1]
 8013fe8:	2b2a      	cmp	r3, #42	@ 0x2a
 8013fea:	d132      	bne.n	8014052 <_svfiprintf_r+0x186>
 8013fec:	9b03      	ldr	r3, [sp, #12]
 8013fee:	1d1a      	adds	r2, r3, #4
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	9203      	str	r2, [sp, #12]
 8013ff4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013ff8:	3402      	adds	r4, #2
 8013ffa:	9305      	str	r3, [sp, #20]
 8013ffc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80140c0 <_svfiprintf_r+0x1f4>
 8014000:	7821      	ldrb	r1, [r4, #0]
 8014002:	2203      	movs	r2, #3
 8014004:	4650      	mov	r0, sl
 8014006:	f7ec f90b 	bl	8000220 <memchr>
 801400a:	b138      	cbz	r0, 801401c <_svfiprintf_r+0x150>
 801400c:	9b04      	ldr	r3, [sp, #16]
 801400e:	eba0 000a 	sub.w	r0, r0, sl
 8014012:	2240      	movs	r2, #64	@ 0x40
 8014014:	4082      	lsls	r2, r0
 8014016:	4313      	orrs	r3, r2
 8014018:	3401      	adds	r4, #1
 801401a:	9304      	str	r3, [sp, #16]
 801401c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014020:	4824      	ldr	r0, [pc, #144]	@ (80140b4 <_svfiprintf_r+0x1e8>)
 8014022:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014026:	2206      	movs	r2, #6
 8014028:	f7ec f8fa 	bl	8000220 <memchr>
 801402c:	2800      	cmp	r0, #0
 801402e:	d036      	beq.n	801409e <_svfiprintf_r+0x1d2>
 8014030:	4b21      	ldr	r3, [pc, #132]	@ (80140b8 <_svfiprintf_r+0x1ec>)
 8014032:	bb1b      	cbnz	r3, 801407c <_svfiprintf_r+0x1b0>
 8014034:	9b03      	ldr	r3, [sp, #12]
 8014036:	3307      	adds	r3, #7
 8014038:	f023 0307 	bic.w	r3, r3, #7
 801403c:	3308      	adds	r3, #8
 801403e:	9303      	str	r3, [sp, #12]
 8014040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014042:	4433      	add	r3, r6
 8014044:	9309      	str	r3, [sp, #36]	@ 0x24
 8014046:	e76a      	b.n	8013f1e <_svfiprintf_r+0x52>
 8014048:	fb0c 3202 	mla	r2, ip, r2, r3
 801404c:	460c      	mov	r4, r1
 801404e:	2001      	movs	r0, #1
 8014050:	e7a8      	b.n	8013fa4 <_svfiprintf_r+0xd8>
 8014052:	2300      	movs	r3, #0
 8014054:	3401      	adds	r4, #1
 8014056:	9305      	str	r3, [sp, #20]
 8014058:	4619      	mov	r1, r3
 801405a:	f04f 0c0a 	mov.w	ip, #10
 801405e:	4620      	mov	r0, r4
 8014060:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014064:	3a30      	subs	r2, #48	@ 0x30
 8014066:	2a09      	cmp	r2, #9
 8014068:	d903      	bls.n	8014072 <_svfiprintf_r+0x1a6>
 801406a:	2b00      	cmp	r3, #0
 801406c:	d0c6      	beq.n	8013ffc <_svfiprintf_r+0x130>
 801406e:	9105      	str	r1, [sp, #20]
 8014070:	e7c4      	b.n	8013ffc <_svfiprintf_r+0x130>
 8014072:	fb0c 2101 	mla	r1, ip, r1, r2
 8014076:	4604      	mov	r4, r0
 8014078:	2301      	movs	r3, #1
 801407a:	e7f0      	b.n	801405e <_svfiprintf_r+0x192>
 801407c:	ab03      	add	r3, sp, #12
 801407e:	9300      	str	r3, [sp, #0]
 8014080:	462a      	mov	r2, r5
 8014082:	4b0e      	ldr	r3, [pc, #56]	@ (80140bc <_svfiprintf_r+0x1f0>)
 8014084:	a904      	add	r1, sp, #16
 8014086:	4638      	mov	r0, r7
 8014088:	f7fd fe34 	bl	8011cf4 <_printf_float>
 801408c:	1c42      	adds	r2, r0, #1
 801408e:	4606      	mov	r6, r0
 8014090:	d1d6      	bne.n	8014040 <_svfiprintf_r+0x174>
 8014092:	89ab      	ldrh	r3, [r5, #12]
 8014094:	065b      	lsls	r3, r3, #25
 8014096:	f53f af2d 	bmi.w	8013ef4 <_svfiprintf_r+0x28>
 801409a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801409c:	e72c      	b.n	8013ef8 <_svfiprintf_r+0x2c>
 801409e:	ab03      	add	r3, sp, #12
 80140a0:	9300      	str	r3, [sp, #0]
 80140a2:	462a      	mov	r2, r5
 80140a4:	4b05      	ldr	r3, [pc, #20]	@ (80140bc <_svfiprintf_r+0x1f0>)
 80140a6:	a904      	add	r1, sp, #16
 80140a8:	4638      	mov	r0, r7
 80140aa:	f7fe f8bb 	bl	8012224 <_printf_i>
 80140ae:	e7ed      	b.n	801408c <_svfiprintf_r+0x1c0>
 80140b0:	0801670a 	.word	0x0801670a
 80140b4:	08016714 	.word	0x08016714
 80140b8:	08011cf5 	.word	0x08011cf5
 80140bc:	08013e15 	.word	0x08013e15
 80140c0:	08016710 	.word	0x08016710

080140c4 <__sflush_r>:
 80140c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80140c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140cc:	0716      	lsls	r6, r2, #28
 80140ce:	4605      	mov	r5, r0
 80140d0:	460c      	mov	r4, r1
 80140d2:	d454      	bmi.n	801417e <__sflush_r+0xba>
 80140d4:	684b      	ldr	r3, [r1, #4]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	dc02      	bgt.n	80140e0 <__sflush_r+0x1c>
 80140da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80140dc:	2b00      	cmp	r3, #0
 80140de:	dd48      	ble.n	8014172 <__sflush_r+0xae>
 80140e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80140e2:	2e00      	cmp	r6, #0
 80140e4:	d045      	beq.n	8014172 <__sflush_r+0xae>
 80140e6:	2300      	movs	r3, #0
 80140e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80140ec:	682f      	ldr	r7, [r5, #0]
 80140ee:	6a21      	ldr	r1, [r4, #32]
 80140f0:	602b      	str	r3, [r5, #0]
 80140f2:	d030      	beq.n	8014156 <__sflush_r+0x92>
 80140f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80140f6:	89a3      	ldrh	r3, [r4, #12]
 80140f8:	0759      	lsls	r1, r3, #29
 80140fa:	d505      	bpl.n	8014108 <__sflush_r+0x44>
 80140fc:	6863      	ldr	r3, [r4, #4]
 80140fe:	1ad2      	subs	r2, r2, r3
 8014100:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014102:	b10b      	cbz	r3, 8014108 <__sflush_r+0x44>
 8014104:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014106:	1ad2      	subs	r2, r2, r3
 8014108:	2300      	movs	r3, #0
 801410a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801410c:	6a21      	ldr	r1, [r4, #32]
 801410e:	4628      	mov	r0, r5
 8014110:	47b0      	blx	r6
 8014112:	1c43      	adds	r3, r0, #1
 8014114:	89a3      	ldrh	r3, [r4, #12]
 8014116:	d106      	bne.n	8014126 <__sflush_r+0x62>
 8014118:	6829      	ldr	r1, [r5, #0]
 801411a:	291d      	cmp	r1, #29
 801411c:	d82b      	bhi.n	8014176 <__sflush_r+0xb2>
 801411e:	4a2a      	ldr	r2, [pc, #168]	@ (80141c8 <__sflush_r+0x104>)
 8014120:	40ca      	lsrs	r2, r1
 8014122:	07d6      	lsls	r6, r2, #31
 8014124:	d527      	bpl.n	8014176 <__sflush_r+0xb2>
 8014126:	2200      	movs	r2, #0
 8014128:	6062      	str	r2, [r4, #4]
 801412a:	04d9      	lsls	r1, r3, #19
 801412c:	6922      	ldr	r2, [r4, #16]
 801412e:	6022      	str	r2, [r4, #0]
 8014130:	d504      	bpl.n	801413c <__sflush_r+0x78>
 8014132:	1c42      	adds	r2, r0, #1
 8014134:	d101      	bne.n	801413a <__sflush_r+0x76>
 8014136:	682b      	ldr	r3, [r5, #0]
 8014138:	b903      	cbnz	r3, 801413c <__sflush_r+0x78>
 801413a:	6560      	str	r0, [r4, #84]	@ 0x54
 801413c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801413e:	602f      	str	r7, [r5, #0]
 8014140:	b1b9      	cbz	r1, 8014172 <__sflush_r+0xae>
 8014142:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014146:	4299      	cmp	r1, r3
 8014148:	d002      	beq.n	8014150 <__sflush_r+0x8c>
 801414a:	4628      	mov	r0, r5
 801414c:	f7ff f9e8 	bl	8013520 <_free_r>
 8014150:	2300      	movs	r3, #0
 8014152:	6363      	str	r3, [r4, #52]	@ 0x34
 8014154:	e00d      	b.n	8014172 <__sflush_r+0xae>
 8014156:	2301      	movs	r3, #1
 8014158:	4628      	mov	r0, r5
 801415a:	47b0      	blx	r6
 801415c:	4602      	mov	r2, r0
 801415e:	1c50      	adds	r0, r2, #1
 8014160:	d1c9      	bne.n	80140f6 <__sflush_r+0x32>
 8014162:	682b      	ldr	r3, [r5, #0]
 8014164:	2b00      	cmp	r3, #0
 8014166:	d0c6      	beq.n	80140f6 <__sflush_r+0x32>
 8014168:	2b1d      	cmp	r3, #29
 801416a:	d001      	beq.n	8014170 <__sflush_r+0xac>
 801416c:	2b16      	cmp	r3, #22
 801416e:	d11e      	bne.n	80141ae <__sflush_r+0xea>
 8014170:	602f      	str	r7, [r5, #0]
 8014172:	2000      	movs	r0, #0
 8014174:	e022      	b.n	80141bc <__sflush_r+0xf8>
 8014176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801417a:	b21b      	sxth	r3, r3
 801417c:	e01b      	b.n	80141b6 <__sflush_r+0xf2>
 801417e:	690f      	ldr	r7, [r1, #16]
 8014180:	2f00      	cmp	r7, #0
 8014182:	d0f6      	beq.n	8014172 <__sflush_r+0xae>
 8014184:	0793      	lsls	r3, r2, #30
 8014186:	680e      	ldr	r6, [r1, #0]
 8014188:	bf08      	it	eq
 801418a:	694b      	ldreq	r3, [r1, #20]
 801418c:	600f      	str	r7, [r1, #0]
 801418e:	bf18      	it	ne
 8014190:	2300      	movne	r3, #0
 8014192:	eba6 0807 	sub.w	r8, r6, r7
 8014196:	608b      	str	r3, [r1, #8]
 8014198:	f1b8 0f00 	cmp.w	r8, #0
 801419c:	dde9      	ble.n	8014172 <__sflush_r+0xae>
 801419e:	6a21      	ldr	r1, [r4, #32]
 80141a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80141a2:	4643      	mov	r3, r8
 80141a4:	463a      	mov	r2, r7
 80141a6:	4628      	mov	r0, r5
 80141a8:	47b0      	blx	r6
 80141aa:	2800      	cmp	r0, #0
 80141ac:	dc08      	bgt.n	80141c0 <__sflush_r+0xfc>
 80141ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80141b6:	81a3      	strh	r3, [r4, #12]
 80141b8:	f04f 30ff 	mov.w	r0, #4294967295
 80141bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141c0:	4407      	add	r7, r0
 80141c2:	eba8 0800 	sub.w	r8, r8, r0
 80141c6:	e7e7      	b.n	8014198 <__sflush_r+0xd4>
 80141c8:	20400001 	.word	0x20400001

080141cc <_fflush_r>:
 80141cc:	b538      	push	{r3, r4, r5, lr}
 80141ce:	690b      	ldr	r3, [r1, #16]
 80141d0:	4605      	mov	r5, r0
 80141d2:	460c      	mov	r4, r1
 80141d4:	b913      	cbnz	r3, 80141dc <_fflush_r+0x10>
 80141d6:	2500      	movs	r5, #0
 80141d8:	4628      	mov	r0, r5
 80141da:	bd38      	pop	{r3, r4, r5, pc}
 80141dc:	b118      	cbz	r0, 80141e6 <_fflush_r+0x1a>
 80141de:	6a03      	ldr	r3, [r0, #32]
 80141e0:	b90b      	cbnz	r3, 80141e6 <_fflush_r+0x1a>
 80141e2:	f7fe f9c9 	bl	8012578 <__sinit>
 80141e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d0f3      	beq.n	80141d6 <_fflush_r+0xa>
 80141ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80141f0:	07d0      	lsls	r0, r2, #31
 80141f2:	d404      	bmi.n	80141fe <_fflush_r+0x32>
 80141f4:	0599      	lsls	r1, r3, #22
 80141f6:	d402      	bmi.n	80141fe <_fflush_r+0x32>
 80141f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80141fa:	f7fe fb26 	bl	801284a <__retarget_lock_acquire_recursive>
 80141fe:	4628      	mov	r0, r5
 8014200:	4621      	mov	r1, r4
 8014202:	f7ff ff5f 	bl	80140c4 <__sflush_r>
 8014206:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014208:	07da      	lsls	r2, r3, #31
 801420a:	4605      	mov	r5, r0
 801420c:	d4e4      	bmi.n	80141d8 <_fflush_r+0xc>
 801420e:	89a3      	ldrh	r3, [r4, #12]
 8014210:	059b      	lsls	r3, r3, #22
 8014212:	d4e1      	bmi.n	80141d8 <_fflush_r+0xc>
 8014214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014216:	f7fe fb19 	bl	801284c <__retarget_lock_release_recursive>
 801421a:	e7dd      	b.n	80141d8 <_fflush_r+0xc>

0801421c <_sbrk_r>:
 801421c:	b538      	push	{r3, r4, r5, lr}
 801421e:	4d06      	ldr	r5, [pc, #24]	@ (8014238 <_sbrk_r+0x1c>)
 8014220:	2300      	movs	r3, #0
 8014222:	4604      	mov	r4, r0
 8014224:	4608      	mov	r0, r1
 8014226:	602b      	str	r3, [r5, #0]
 8014228:	f7ef fc44 	bl	8003ab4 <_sbrk>
 801422c:	1c43      	adds	r3, r0, #1
 801422e:	d102      	bne.n	8014236 <_sbrk_r+0x1a>
 8014230:	682b      	ldr	r3, [r5, #0]
 8014232:	b103      	cbz	r3, 8014236 <_sbrk_r+0x1a>
 8014234:	6023      	str	r3, [r4, #0]
 8014236:	bd38      	pop	{r3, r4, r5, pc}
 8014238:	20003744 	.word	0x20003744

0801423c <__assert_func>:
 801423c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801423e:	4614      	mov	r4, r2
 8014240:	461a      	mov	r2, r3
 8014242:	4b09      	ldr	r3, [pc, #36]	@ (8014268 <__assert_func+0x2c>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	4605      	mov	r5, r0
 8014248:	68d8      	ldr	r0, [r3, #12]
 801424a:	b14c      	cbz	r4, 8014260 <__assert_func+0x24>
 801424c:	4b07      	ldr	r3, [pc, #28]	@ (801426c <__assert_func+0x30>)
 801424e:	9100      	str	r1, [sp, #0]
 8014250:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014254:	4906      	ldr	r1, [pc, #24]	@ (8014270 <__assert_func+0x34>)
 8014256:	462b      	mov	r3, r5
 8014258:	f000 f870 	bl	801433c <fiprintf>
 801425c:	f000 f880 	bl	8014360 <abort>
 8014260:	4b04      	ldr	r3, [pc, #16]	@ (8014274 <__assert_func+0x38>)
 8014262:	461c      	mov	r4, r3
 8014264:	e7f3      	b.n	801424e <__assert_func+0x12>
 8014266:	bf00      	nop
 8014268:	200001ac 	.word	0x200001ac
 801426c:	08016725 	.word	0x08016725
 8014270:	08016732 	.word	0x08016732
 8014274:	08016760 	.word	0x08016760

08014278 <_calloc_r>:
 8014278:	b570      	push	{r4, r5, r6, lr}
 801427a:	fba1 5402 	umull	r5, r4, r1, r2
 801427e:	b934      	cbnz	r4, 801428e <_calloc_r+0x16>
 8014280:	4629      	mov	r1, r5
 8014282:	f7ff f9c1 	bl	8013608 <_malloc_r>
 8014286:	4606      	mov	r6, r0
 8014288:	b928      	cbnz	r0, 8014296 <_calloc_r+0x1e>
 801428a:	4630      	mov	r0, r6
 801428c:	bd70      	pop	{r4, r5, r6, pc}
 801428e:	220c      	movs	r2, #12
 8014290:	6002      	str	r2, [r0, #0]
 8014292:	2600      	movs	r6, #0
 8014294:	e7f9      	b.n	801428a <_calloc_r+0x12>
 8014296:	462a      	mov	r2, r5
 8014298:	4621      	mov	r1, r4
 801429a:	f7fe fa58 	bl	801274e <memset>
 801429e:	e7f4      	b.n	801428a <_calloc_r+0x12>

080142a0 <__ascii_mbtowc>:
 80142a0:	b082      	sub	sp, #8
 80142a2:	b901      	cbnz	r1, 80142a6 <__ascii_mbtowc+0x6>
 80142a4:	a901      	add	r1, sp, #4
 80142a6:	b142      	cbz	r2, 80142ba <__ascii_mbtowc+0x1a>
 80142a8:	b14b      	cbz	r3, 80142be <__ascii_mbtowc+0x1e>
 80142aa:	7813      	ldrb	r3, [r2, #0]
 80142ac:	600b      	str	r3, [r1, #0]
 80142ae:	7812      	ldrb	r2, [r2, #0]
 80142b0:	1e10      	subs	r0, r2, #0
 80142b2:	bf18      	it	ne
 80142b4:	2001      	movne	r0, #1
 80142b6:	b002      	add	sp, #8
 80142b8:	4770      	bx	lr
 80142ba:	4610      	mov	r0, r2
 80142bc:	e7fb      	b.n	80142b6 <__ascii_mbtowc+0x16>
 80142be:	f06f 0001 	mvn.w	r0, #1
 80142c2:	e7f8      	b.n	80142b6 <__ascii_mbtowc+0x16>

080142c4 <_realloc_r>:
 80142c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142c8:	4607      	mov	r7, r0
 80142ca:	4614      	mov	r4, r2
 80142cc:	460d      	mov	r5, r1
 80142ce:	b921      	cbnz	r1, 80142da <_realloc_r+0x16>
 80142d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80142d4:	4611      	mov	r1, r2
 80142d6:	f7ff b997 	b.w	8013608 <_malloc_r>
 80142da:	b92a      	cbnz	r2, 80142e8 <_realloc_r+0x24>
 80142dc:	f7ff f920 	bl	8013520 <_free_r>
 80142e0:	4625      	mov	r5, r4
 80142e2:	4628      	mov	r0, r5
 80142e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142e8:	f000 f841 	bl	801436e <_malloc_usable_size_r>
 80142ec:	4284      	cmp	r4, r0
 80142ee:	4606      	mov	r6, r0
 80142f0:	d802      	bhi.n	80142f8 <_realloc_r+0x34>
 80142f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80142f6:	d8f4      	bhi.n	80142e2 <_realloc_r+0x1e>
 80142f8:	4621      	mov	r1, r4
 80142fa:	4638      	mov	r0, r7
 80142fc:	f7ff f984 	bl	8013608 <_malloc_r>
 8014300:	4680      	mov	r8, r0
 8014302:	b908      	cbnz	r0, 8014308 <_realloc_r+0x44>
 8014304:	4645      	mov	r5, r8
 8014306:	e7ec      	b.n	80142e2 <_realloc_r+0x1e>
 8014308:	42b4      	cmp	r4, r6
 801430a:	4622      	mov	r2, r4
 801430c:	4629      	mov	r1, r5
 801430e:	bf28      	it	cs
 8014310:	4632      	movcs	r2, r6
 8014312:	f7fe fa9c 	bl	801284e <memcpy>
 8014316:	4629      	mov	r1, r5
 8014318:	4638      	mov	r0, r7
 801431a:	f7ff f901 	bl	8013520 <_free_r>
 801431e:	e7f1      	b.n	8014304 <_realloc_r+0x40>

08014320 <__ascii_wctomb>:
 8014320:	4603      	mov	r3, r0
 8014322:	4608      	mov	r0, r1
 8014324:	b141      	cbz	r1, 8014338 <__ascii_wctomb+0x18>
 8014326:	2aff      	cmp	r2, #255	@ 0xff
 8014328:	d904      	bls.n	8014334 <__ascii_wctomb+0x14>
 801432a:	228a      	movs	r2, #138	@ 0x8a
 801432c:	601a      	str	r2, [r3, #0]
 801432e:	f04f 30ff 	mov.w	r0, #4294967295
 8014332:	4770      	bx	lr
 8014334:	700a      	strb	r2, [r1, #0]
 8014336:	2001      	movs	r0, #1
 8014338:	4770      	bx	lr
	...

0801433c <fiprintf>:
 801433c:	b40e      	push	{r1, r2, r3}
 801433e:	b503      	push	{r0, r1, lr}
 8014340:	4601      	mov	r1, r0
 8014342:	ab03      	add	r3, sp, #12
 8014344:	4805      	ldr	r0, [pc, #20]	@ (801435c <fiprintf+0x20>)
 8014346:	f853 2b04 	ldr.w	r2, [r3], #4
 801434a:	6800      	ldr	r0, [r0, #0]
 801434c:	9301      	str	r3, [sp, #4]
 801434e:	f000 f83f 	bl	80143d0 <_vfiprintf_r>
 8014352:	b002      	add	sp, #8
 8014354:	f85d eb04 	ldr.w	lr, [sp], #4
 8014358:	b003      	add	sp, #12
 801435a:	4770      	bx	lr
 801435c:	200001ac 	.word	0x200001ac

08014360 <abort>:
 8014360:	b508      	push	{r3, lr}
 8014362:	2006      	movs	r0, #6
 8014364:	f000 fa08 	bl	8014778 <raise>
 8014368:	2001      	movs	r0, #1
 801436a:	f7ef fb2b 	bl	80039c4 <_exit>

0801436e <_malloc_usable_size_r>:
 801436e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014372:	1f18      	subs	r0, r3, #4
 8014374:	2b00      	cmp	r3, #0
 8014376:	bfbc      	itt	lt
 8014378:	580b      	ldrlt	r3, [r1, r0]
 801437a:	18c0      	addlt	r0, r0, r3
 801437c:	4770      	bx	lr

0801437e <__sfputc_r>:
 801437e:	6893      	ldr	r3, [r2, #8]
 8014380:	3b01      	subs	r3, #1
 8014382:	2b00      	cmp	r3, #0
 8014384:	b410      	push	{r4}
 8014386:	6093      	str	r3, [r2, #8]
 8014388:	da08      	bge.n	801439c <__sfputc_r+0x1e>
 801438a:	6994      	ldr	r4, [r2, #24]
 801438c:	42a3      	cmp	r3, r4
 801438e:	db01      	blt.n	8014394 <__sfputc_r+0x16>
 8014390:	290a      	cmp	r1, #10
 8014392:	d103      	bne.n	801439c <__sfputc_r+0x1e>
 8014394:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014398:	f000 b932 	b.w	8014600 <__swbuf_r>
 801439c:	6813      	ldr	r3, [r2, #0]
 801439e:	1c58      	adds	r0, r3, #1
 80143a0:	6010      	str	r0, [r2, #0]
 80143a2:	7019      	strb	r1, [r3, #0]
 80143a4:	4608      	mov	r0, r1
 80143a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80143aa:	4770      	bx	lr

080143ac <__sfputs_r>:
 80143ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143ae:	4606      	mov	r6, r0
 80143b0:	460f      	mov	r7, r1
 80143b2:	4614      	mov	r4, r2
 80143b4:	18d5      	adds	r5, r2, r3
 80143b6:	42ac      	cmp	r4, r5
 80143b8:	d101      	bne.n	80143be <__sfputs_r+0x12>
 80143ba:	2000      	movs	r0, #0
 80143bc:	e007      	b.n	80143ce <__sfputs_r+0x22>
 80143be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143c2:	463a      	mov	r2, r7
 80143c4:	4630      	mov	r0, r6
 80143c6:	f7ff ffda 	bl	801437e <__sfputc_r>
 80143ca:	1c43      	adds	r3, r0, #1
 80143cc:	d1f3      	bne.n	80143b6 <__sfputs_r+0xa>
 80143ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080143d0 <_vfiprintf_r>:
 80143d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143d4:	460d      	mov	r5, r1
 80143d6:	b09d      	sub	sp, #116	@ 0x74
 80143d8:	4614      	mov	r4, r2
 80143da:	4698      	mov	r8, r3
 80143dc:	4606      	mov	r6, r0
 80143de:	b118      	cbz	r0, 80143e8 <_vfiprintf_r+0x18>
 80143e0:	6a03      	ldr	r3, [r0, #32]
 80143e2:	b90b      	cbnz	r3, 80143e8 <_vfiprintf_r+0x18>
 80143e4:	f7fe f8c8 	bl	8012578 <__sinit>
 80143e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80143ea:	07d9      	lsls	r1, r3, #31
 80143ec:	d405      	bmi.n	80143fa <_vfiprintf_r+0x2a>
 80143ee:	89ab      	ldrh	r3, [r5, #12]
 80143f0:	059a      	lsls	r2, r3, #22
 80143f2:	d402      	bmi.n	80143fa <_vfiprintf_r+0x2a>
 80143f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80143f6:	f7fe fa28 	bl	801284a <__retarget_lock_acquire_recursive>
 80143fa:	89ab      	ldrh	r3, [r5, #12]
 80143fc:	071b      	lsls	r3, r3, #28
 80143fe:	d501      	bpl.n	8014404 <_vfiprintf_r+0x34>
 8014400:	692b      	ldr	r3, [r5, #16]
 8014402:	b99b      	cbnz	r3, 801442c <_vfiprintf_r+0x5c>
 8014404:	4629      	mov	r1, r5
 8014406:	4630      	mov	r0, r6
 8014408:	f000 f938 	bl	801467c <__swsetup_r>
 801440c:	b170      	cbz	r0, 801442c <_vfiprintf_r+0x5c>
 801440e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014410:	07dc      	lsls	r4, r3, #31
 8014412:	d504      	bpl.n	801441e <_vfiprintf_r+0x4e>
 8014414:	f04f 30ff 	mov.w	r0, #4294967295
 8014418:	b01d      	add	sp, #116	@ 0x74
 801441a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801441e:	89ab      	ldrh	r3, [r5, #12]
 8014420:	0598      	lsls	r0, r3, #22
 8014422:	d4f7      	bmi.n	8014414 <_vfiprintf_r+0x44>
 8014424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014426:	f7fe fa11 	bl	801284c <__retarget_lock_release_recursive>
 801442a:	e7f3      	b.n	8014414 <_vfiprintf_r+0x44>
 801442c:	2300      	movs	r3, #0
 801442e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014430:	2320      	movs	r3, #32
 8014432:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014436:	f8cd 800c 	str.w	r8, [sp, #12]
 801443a:	2330      	movs	r3, #48	@ 0x30
 801443c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80145ec <_vfiprintf_r+0x21c>
 8014440:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014444:	f04f 0901 	mov.w	r9, #1
 8014448:	4623      	mov	r3, r4
 801444a:	469a      	mov	sl, r3
 801444c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014450:	b10a      	cbz	r2, 8014456 <_vfiprintf_r+0x86>
 8014452:	2a25      	cmp	r2, #37	@ 0x25
 8014454:	d1f9      	bne.n	801444a <_vfiprintf_r+0x7a>
 8014456:	ebba 0b04 	subs.w	fp, sl, r4
 801445a:	d00b      	beq.n	8014474 <_vfiprintf_r+0xa4>
 801445c:	465b      	mov	r3, fp
 801445e:	4622      	mov	r2, r4
 8014460:	4629      	mov	r1, r5
 8014462:	4630      	mov	r0, r6
 8014464:	f7ff ffa2 	bl	80143ac <__sfputs_r>
 8014468:	3001      	adds	r0, #1
 801446a:	f000 80a7 	beq.w	80145bc <_vfiprintf_r+0x1ec>
 801446e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014470:	445a      	add	r2, fp
 8014472:	9209      	str	r2, [sp, #36]	@ 0x24
 8014474:	f89a 3000 	ldrb.w	r3, [sl]
 8014478:	2b00      	cmp	r3, #0
 801447a:	f000 809f 	beq.w	80145bc <_vfiprintf_r+0x1ec>
 801447e:	2300      	movs	r3, #0
 8014480:	f04f 32ff 	mov.w	r2, #4294967295
 8014484:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014488:	f10a 0a01 	add.w	sl, sl, #1
 801448c:	9304      	str	r3, [sp, #16]
 801448e:	9307      	str	r3, [sp, #28]
 8014490:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014494:	931a      	str	r3, [sp, #104]	@ 0x68
 8014496:	4654      	mov	r4, sl
 8014498:	2205      	movs	r2, #5
 801449a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801449e:	4853      	ldr	r0, [pc, #332]	@ (80145ec <_vfiprintf_r+0x21c>)
 80144a0:	f7eb febe 	bl	8000220 <memchr>
 80144a4:	9a04      	ldr	r2, [sp, #16]
 80144a6:	b9d8      	cbnz	r0, 80144e0 <_vfiprintf_r+0x110>
 80144a8:	06d1      	lsls	r1, r2, #27
 80144aa:	bf44      	itt	mi
 80144ac:	2320      	movmi	r3, #32
 80144ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80144b2:	0713      	lsls	r3, r2, #28
 80144b4:	bf44      	itt	mi
 80144b6:	232b      	movmi	r3, #43	@ 0x2b
 80144b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80144bc:	f89a 3000 	ldrb.w	r3, [sl]
 80144c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80144c2:	d015      	beq.n	80144f0 <_vfiprintf_r+0x120>
 80144c4:	9a07      	ldr	r2, [sp, #28]
 80144c6:	4654      	mov	r4, sl
 80144c8:	2000      	movs	r0, #0
 80144ca:	f04f 0c0a 	mov.w	ip, #10
 80144ce:	4621      	mov	r1, r4
 80144d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80144d4:	3b30      	subs	r3, #48	@ 0x30
 80144d6:	2b09      	cmp	r3, #9
 80144d8:	d94b      	bls.n	8014572 <_vfiprintf_r+0x1a2>
 80144da:	b1b0      	cbz	r0, 801450a <_vfiprintf_r+0x13a>
 80144dc:	9207      	str	r2, [sp, #28]
 80144de:	e014      	b.n	801450a <_vfiprintf_r+0x13a>
 80144e0:	eba0 0308 	sub.w	r3, r0, r8
 80144e4:	fa09 f303 	lsl.w	r3, r9, r3
 80144e8:	4313      	orrs	r3, r2
 80144ea:	9304      	str	r3, [sp, #16]
 80144ec:	46a2      	mov	sl, r4
 80144ee:	e7d2      	b.n	8014496 <_vfiprintf_r+0xc6>
 80144f0:	9b03      	ldr	r3, [sp, #12]
 80144f2:	1d19      	adds	r1, r3, #4
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	9103      	str	r1, [sp, #12]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	bfbb      	ittet	lt
 80144fc:	425b      	neglt	r3, r3
 80144fe:	f042 0202 	orrlt.w	r2, r2, #2
 8014502:	9307      	strge	r3, [sp, #28]
 8014504:	9307      	strlt	r3, [sp, #28]
 8014506:	bfb8      	it	lt
 8014508:	9204      	strlt	r2, [sp, #16]
 801450a:	7823      	ldrb	r3, [r4, #0]
 801450c:	2b2e      	cmp	r3, #46	@ 0x2e
 801450e:	d10a      	bne.n	8014526 <_vfiprintf_r+0x156>
 8014510:	7863      	ldrb	r3, [r4, #1]
 8014512:	2b2a      	cmp	r3, #42	@ 0x2a
 8014514:	d132      	bne.n	801457c <_vfiprintf_r+0x1ac>
 8014516:	9b03      	ldr	r3, [sp, #12]
 8014518:	1d1a      	adds	r2, r3, #4
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	9203      	str	r2, [sp, #12]
 801451e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014522:	3402      	adds	r4, #2
 8014524:	9305      	str	r3, [sp, #20]
 8014526:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80145fc <_vfiprintf_r+0x22c>
 801452a:	7821      	ldrb	r1, [r4, #0]
 801452c:	2203      	movs	r2, #3
 801452e:	4650      	mov	r0, sl
 8014530:	f7eb fe76 	bl	8000220 <memchr>
 8014534:	b138      	cbz	r0, 8014546 <_vfiprintf_r+0x176>
 8014536:	9b04      	ldr	r3, [sp, #16]
 8014538:	eba0 000a 	sub.w	r0, r0, sl
 801453c:	2240      	movs	r2, #64	@ 0x40
 801453e:	4082      	lsls	r2, r0
 8014540:	4313      	orrs	r3, r2
 8014542:	3401      	adds	r4, #1
 8014544:	9304      	str	r3, [sp, #16]
 8014546:	f814 1b01 	ldrb.w	r1, [r4], #1
 801454a:	4829      	ldr	r0, [pc, #164]	@ (80145f0 <_vfiprintf_r+0x220>)
 801454c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014550:	2206      	movs	r2, #6
 8014552:	f7eb fe65 	bl	8000220 <memchr>
 8014556:	2800      	cmp	r0, #0
 8014558:	d03f      	beq.n	80145da <_vfiprintf_r+0x20a>
 801455a:	4b26      	ldr	r3, [pc, #152]	@ (80145f4 <_vfiprintf_r+0x224>)
 801455c:	bb1b      	cbnz	r3, 80145a6 <_vfiprintf_r+0x1d6>
 801455e:	9b03      	ldr	r3, [sp, #12]
 8014560:	3307      	adds	r3, #7
 8014562:	f023 0307 	bic.w	r3, r3, #7
 8014566:	3308      	adds	r3, #8
 8014568:	9303      	str	r3, [sp, #12]
 801456a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801456c:	443b      	add	r3, r7
 801456e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014570:	e76a      	b.n	8014448 <_vfiprintf_r+0x78>
 8014572:	fb0c 3202 	mla	r2, ip, r2, r3
 8014576:	460c      	mov	r4, r1
 8014578:	2001      	movs	r0, #1
 801457a:	e7a8      	b.n	80144ce <_vfiprintf_r+0xfe>
 801457c:	2300      	movs	r3, #0
 801457e:	3401      	adds	r4, #1
 8014580:	9305      	str	r3, [sp, #20]
 8014582:	4619      	mov	r1, r3
 8014584:	f04f 0c0a 	mov.w	ip, #10
 8014588:	4620      	mov	r0, r4
 801458a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801458e:	3a30      	subs	r2, #48	@ 0x30
 8014590:	2a09      	cmp	r2, #9
 8014592:	d903      	bls.n	801459c <_vfiprintf_r+0x1cc>
 8014594:	2b00      	cmp	r3, #0
 8014596:	d0c6      	beq.n	8014526 <_vfiprintf_r+0x156>
 8014598:	9105      	str	r1, [sp, #20]
 801459a:	e7c4      	b.n	8014526 <_vfiprintf_r+0x156>
 801459c:	fb0c 2101 	mla	r1, ip, r1, r2
 80145a0:	4604      	mov	r4, r0
 80145a2:	2301      	movs	r3, #1
 80145a4:	e7f0      	b.n	8014588 <_vfiprintf_r+0x1b8>
 80145a6:	ab03      	add	r3, sp, #12
 80145a8:	9300      	str	r3, [sp, #0]
 80145aa:	462a      	mov	r2, r5
 80145ac:	4b12      	ldr	r3, [pc, #72]	@ (80145f8 <_vfiprintf_r+0x228>)
 80145ae:	a904      	add	r1, sp, #16
 80145b0:	4630      	mov	r0, r6
 80145b2:	f7fd fb9f 	bl	8011cf4 <_printf_float>
 80145b6:	4607      	mov	r7, r0
 80145b8:	1c78      	adds	r0, r7, #1
 80145ba:	d1d6      	bne.n	801456a <_vfiprintf_r+0x19a>
 80145bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80145be:	07d9      	lsls	r1, r3, #31
 80145c0:	d405      	bmi.n	80145ce <_vfiprintf_r+0x1fe>
 80145c2:	89ab      	ldrh	r3, [r5, #12]
 80145c4:	059a      	lsls	r2, r3, #22
 80145c6:	d402      	bmi.n	80145ce <_vfiprintf_r+0x1fe>
 80145c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80145ca:	f7fe f93f 	bl	801284c <__retarget_lock_release_recursive>
 80145ce:	89ab      	ldrh	r3, [r5, #12]
 80145d0:	065b      	lsls	r3, r3, #25
 80145d2:	f53f af1f 	bmi.w	8014414 <_vfiprintf_r+0x44>
 80145d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80145d8:	e71e      	b.n	8014418 <_vfiprintf_r+0x48>
 80145da:	ab03      	add	r3, sp, #12
 80145dc:	9300      	str	r3, [sp, #0]
 80145de:	462a      	mov	r2, r5
 80145e0:	4b05      	ldr	r3, [pc, #20]	@ (80145f8 <_vfiprintf_r+0x228>)
 80145e2:	a904      	add	r1, sp, #16
 80145e4:	4630      	mov	r0, r6
 80145e6:	f7fd fe1d 	bl	8012224 <_printf_i>
 80145ea:	e7e4      	b.n	80145b6 <_vfiprintf_r+0x1e6>
 80145ec:	0801670a 	.word	0x0801670a
 80145f0:	08016714 	.word	0x08016714
 80145f4:	08011cf5 	.word	0x08011cf5
 80145f8:	080143ad 	.word	0x080143ad
 80145fc:	08016710 	.word	0x08016710

08014600 <__swbuf_r>:
 8014600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014602:	460e      	mov	r6, r1
 8014604:	4614      	mov	r4, r2
 8014606:	4605      	mov	r5, r0
 8014608:	b118      	cbz	r0, 8014612 <__swbuf_r+0x12>
 801460a:	6a03      	ldr	r3, [r0, #32]
 801460c:	b90b      	cbnz	r3, 8014612 <__swbuf_r+0x12>
 801460e:	f7fd ffb3 	bl	8012578 <__sinit>
 8014612:	69a3      	ldr	r3, [r4, #24]
 8014614:	60a3      	str	r3, [r4, #8]
 8014616:	89a3      	ldrh	r3, [r4, #12]
 8014618:	071a      	lsls	r2, r3, #28
 801461a:	d501      	bpl.n	8014620 <__swbuf_r+0x20>
 801461c:	6923      	ldr	r3, [r4, #16]
 801461e:	b943      	cbnz	r3, 8014632 <__swbuf_r+0x32>
 8014620:	4621      	mov	r1, r4
 8014622:	4628      	mov	r0, r5
 8014624:	f000 f82a 	bl	801467c <__swsetup_r>
 8014628:	b118      	cbz	r0, 8014632 <__swbuf_r+0x32>
 801462a:	f04f 37ff 	mov.w	r7, #4294967295
 801462e:	4638      	mov	r0, r7
 8014630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014632:	6823      	ldr	r3, [r4, #0]
 8014634:	6922      	ldr	r2, [r4, #16]
 8014636:	1a98      	subs	r0, r3, r2
 8014638:	6963      	ldr	r3, [r4, #20]
 801463a:	b2f6      	uxtb	r6, r6
 801463c:	4283      	cmp	r3, r0
 801463e:	4637      	mov	r7, r6
 8014640:	dc05      	bgt.n	801464e <__swbuf_r+0x4e>
 8014642:	4621      	mov	r1, r4
 8014644:	4628      	mov	r0, r5
 8014646:	f7ff fdc1 	bl	80141cc <_fflush_r>
 801464a:	2800      	cmp	r0, #0
 801464c:	d1ed      	bne.n	801462a <__swbuf_r+0x2a>
 801464e:	68a3      	ldr	r3, [r4, #8]
 8014650:	3b01      	subs	r3, #1
 8014652:	60a3      	str	r3, [r4, #8]
 8014654:	6823      	ldr	r3, [r4, #0]
 8014656:	1c5a      	adds	r2, r3, #1
 8014658:	6022      	str	r2, [r4, #0]
 801465a:	701e      	strb	r6, [r3, #0]
 801465c:	6962      	ldr	r2, [r4, #20]
 801465e:	1c43      	adds	r3, r0, #1
 8014660:	429a      	cmp	r2, r3
 8014662:	d004      	beq.n	801466e <__swbuf_r+0x6e>
 8014664:	89a3      	ldrh	r3, [r4, #12]
 8014666:	07db      	lsls	r3, r3, #31
 8014668:	d5e1      	bpl.n	801462e <__swbuf_r+0x2e>
 801466a:	2e0a      	cmp	r6, #10
 801466c:	d1df      	bne.n	801462e <__swbuf_r+0x2e>
 801466e:	4621      	mov	r1, r4
 8014670:	4628      	mov	r0, r5
 8014672:	f7ff fdab 	bl	80141cc <_fflush_r>
 8014676:	2800      	cmp	r0, #0
 8014678:	d0d9      	beq.n	801462e <__swbuf_r+0x2e>
 801467a:	e7d6      	b.n	801462a <__swbuf_r+0x2a>

0801467c <__swsetup_r>:
 801467c:	b538      	push	{r3, r4, r5, lr}
 801467e:	4b29      	ldr	r3, [pc, #164]	@ (8014724 <__swsetup_r+0xa8>)
 8014680:	4605      	mov	r5, r0
 8014682:	6818      	ldr	r0, [r3, #0]
 8014684:	460c      	mov	r4, r1
 8014686:	b118      	cbz	r0, 8014690 <__swsetup_r+0x14>
 8014688:	6a03      	ldr	r3, [r0, #32]
 801468a:	b90b      	cbnz	r3, 8014690 <__swsetup_r+0x14>
 801468c:	f7fd ff74 	bl	8012578 <__sinit>
 8014690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014694:	0719      	lsls	r1, r3, #28
 8014696:	d422      	bmi.n	80146de <__swsetup_r+0x62>
 8014698:	06da      	lsls	r2, r3, #27
 801469a:	d407      	bmi.n	80146ac <__swsetup_r+0x30>
 801469c:	2209      	movs	r2, #9
 801469e:	602a      	str	r2, [r5, #0]
 80146a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146a4:	81a3      	strh	r3, [r4, #12]
 80146a6:	f04f 30ff 	mov.w	r0, #4294967295
 80146aa:	e033      	b.n	8014714 <__swsetup_r+0x98>
 80146ac:	0758      	lsls	r0, r3, #29
 80146ae:	d512      	bpl.n	80146d6 <__swsetup_r+0x5a>
 80146b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80146b2:	b141      	cbz	r1, 80146c6 <__swsetup_r+0x4a>
 80146b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80146b8:	4299      	cmp	r1, r3
 80146ba:	d002      	beq.n	80146c2 <__swsetup_r+0x46>
 80146bc:	4628      	mov	r0, r5
 80146be:	f7fe ff2f 	bl	8013520 <_free_r>
 80146c2:	2300      	movs	r3, #0
 80146c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80146c6:	89a3      	ldrh	r3, [r4, #12]
 80146c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80146cc:	81a3      	strh	r3, [r4, #12]
 80146ce:	2300      	movs	r3, #0
 80146d0:	6063      	str	r3, [r4, #4]
 80146d2:	6923      	ldr	r3, [r4, #16]
 80146d4:	6023      	str	r3, [r4, #0]
 80146d6:	89a3      	ldrh	r3, [r4, #12]
 80146d8:	f043 0308 	orr.w	r3, r3, #8
 80146dc:	81a3      	strh	r3, [r4, #12]
 80146de:	6923      	ldr	r3, [r4, #16]
 80146e0:	b94b      	cbnz	r3, 80146f6 <__swsetup_r+0x7a>
 80146e2:	89a3      	ldrh	r3, [r4, #12]
 80146e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80146e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80146ec:	d003      	beq.n	80146f6 <__swsetup_r+0x7a>
 80146ee:	4621      	mov	r1, r4
 80146f0:	4628      	mov	r0, r5
 80146f2:	f000 f883 	bl	80147fc <__smakebuf_r>
 80146f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146fa:	f013 0201 	ands.w	r2, r3, #1
 80146fe:	d00a      	beq.n	8014716 <__swsetup_r+0x9a>
 8014700:	2200      	movs	r2, #0
 8014702:	60a2      	str	r2, [r4, #8]
 8014704:	6962      	ldr	r2, [r4, #20]
 8014706:	4252      	negs	r2, r2
 8014708:	61a2      	str	r2, [r4, #24]
 801470a:	6922      	ldr	r2, [r4, #16]
 801470c:	b942      	cbnz	r2, 8014720 <__swsetup_r+0xa4>
 801470e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014712:	d1c5      	bne.n	80146a0 <__swsetup_r+0x24>
 8014714:	bd38      	pop	{r3, r4, r5, pc}
 8014716:	0799      	lsls	r1, r3, #30
 8014718:	bf58      	it	pl
 801471a:	6962      	ldrpl	r2, [r4, #20]
 801471c:	60a2      	str	r2, [r4, #8]
 801471e:	e7f4      	b.n	801470a <__swsetup_r+0x8e>
 8014720:	2000      	movs	r0, #0
 8014722:	e7f7      	b.n	8014714 <__swsetup_r+0x98>
 8014724:	200001ac 	.word	0x200001ac

08014728 <_raise_r>:
 8014728:	291f      	cmp	r1, #31
 801472a:	b538      	push	{r3, r4, r5, lr}
 801472c:	4605      	mov	r5, r0
 801472e:	460c      	mov	r4, r1
 8014730:	d904      	bls.n	801473c <_raise_r+0x14>
 8014732:	2316      	movs	r3, #22
 8014734:	6003      	str	r3, [r0, #0]
 8014736:	f04f 30ff 	mov.w	r0, #4294967295
 801473a:	bd38      	pop	{r3, r4, r5, pc}
 801473c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801473e:	b112      	cbz	r2, 8014746 <_raise_r+0x1e>
 8014740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014744:	b94b      	cbnz	r3, 801475a <_raise_r+0x32>
 8014746:	4628      	mov	r0, r5
 8014748:	f000 f830 	bl	80147ac <_getpid_r>
 801474c:	4622      	mov	r2, r4
 801474e:	4601      	mov	r1, r0
 8014750:	4628      	mov	r0, r5
 8014752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014756:	f000 b817 	b.w	8014788 <_kill_r>
 801475a:	2b01      	cmp	r3, #1
 801475c:	d00a      	beq.n	8014774 <_raise_r+0x4c>
 801475e:	1c59      	adds	r1, r3, #1
 8014760:	d103      	bne.n	801476a <_raise_r+0x42>
 8014762:	2316      	movs	r3, #22
 8014764:	6003      	str	r3, [r0, #0]
 8014766:	2001      	movs	r0, #1
 8014768:	e7e7      	b.n	801473a <_raise_r+0x12>
 801476a:	2100      	movs	r1, #0
 801476c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014770:	4620      	mov	r0, r4
 8014772:	4798      	blx	r3
 8014774:	2000      	movs	r0, #0
 8014776:	e7e0      	b.n	801473a <_raise_r+0x12>

08014778 <raise>:
 8014778:	4b02      	ldr	r3, [pc, #8]	@ (8014784 <raise+0xc>)
 801477a:	4601      	mov	r1, r0
 801477c:	6818      	ldr	r0, [r3, #0]
 801477e:	f7ff bfd3 	b.w	8014728 <_raise_r>
 8014782:	bf00      	nop
 8014784:	200001ac 	.word	0x200001ac

08014788 <_kill_r>:
 8014788:	b538      	push	{r3, r4, r5, lr}
 801478a:	4d07      	ldr	r5, [pc, #28]	@ (80147a8 <_kill_r+0x20>)
 801478c:	2300      	movs	r3, #0
 801478e:	4604      	mov	r4, r0
 8014790:	4608      	mov	r0, r1
 8014792:	4611      	mov	r1, r2
 8014794:	602b      	str	r3, [r5, #0]
 8014796:	f7ef f905 	bl	80039a4 <_kill>
 801479a:	1c43      	adds	r3, r0, #1
 801479c:	d102      	bne.n	80147a4 <_kill_r+0x1c>
 801479e:	682b      	ldr	r3, [r5, #0]
 80147a0:	b103      	cbz	r3, 80147a4 <_kill_r+0x1c>
 80147a2:	6023      	str	r3, [r4, #0]
 80147a4:	bd38      	pop	{r3, r4, r5, pc}
 80147a6:	bf00      	nop
 80147a8:	20003744 	.word	0x20003744

080147ac <_getpid_r>:
 80147ac:	f7ef b8f2 	b.w	8003994 <_getpid>

080147b0 <__swhatbuf_r>:
 80147b0:	b570      	push	{r4, r5, r6, lr}
 80147b2:	460c      	mov	r4, r1
 80147b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147b8:	2900      	cmp	r1, #0
 80147ba:	b096      	sub	sp, #88	@ 0x58
 80147bc:	4615      	mov	r5, r2
 80147be:	461e      	mov	r6, r3
 80147c0:	da0d      	bge.n	80147de <__swhatbuf_r+0x2e>
 80147c2:	89a3      	ldrh	r3, [r4, #12]
 80147c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80147c8:	f04f 0100 	mov.w	r1, #0
 80147cc:	bf14      	ite	ne
 80147ce:	2340      	movne	r3, #64	@ 0x40
 80147d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80147d4:	2000      	movs	r0, #0
 80147d6:	6031      	str	r1, [r6, #0]
 80147d8:	602b      	str	r3, [r5, #0]
 80147da:	b016      	add	sp, #88	@ 0x58
 80147dc:	bd70      	pop	{r4, r5, r6, pc}
 80147de:	466a      	mov	r2, sp
 80147e0:	f000 f848 	bl	8014874 <_fstat_r>
 80147e4:	2800      	cmp	r0, #0
 80147e6:	dbec      	blt.n	80147c2 <__swhatbuf_r+0x12>
 80147e8:	9901      	ldr	r1, [sp, #4]
 80147ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80147ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80147f2:	4259      	negs	r1, r3
 80147f4:	4159      	adcs	r1, r3
 80147f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80147fa:	e7eb      	b.n	80147d4 <__swhatbuf_r+0x24>

080147fc <__smakebuf_r>:
 80147fc:	898b      	ldrh	r3, [r1, #12]
 80147fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014800:	079d      	lsls	r5, r3, #30
 8014802:	4606      	mov	r6, r0
 8014804:	460c      	mov	r4, r1
 8014806:	d507      	bpl.n	8014818 <__smakebuf_r+0x1c>
 8014808:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801480c:	6023      	str	r3, [r4, #0]
 801480e:	6123      	str	r3, [r4, #16]
 8014810:	2301      	movs	r3, #1
 8014812:	6163      	str	r3, [r4, #20]
 8014814:	b003      	add	sp, #12
 8014816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014818:	ab01      	add	r3, sp, #4
 801481a:	466a      	mov	r2, sp
 801481c:	f7ff ffc8 	bl	80147b0 <__swhatbuf_r>
 8014820:	9f00      	ldr	r7, [sp, #0]
 8014822:	4605      	mov	r5, r0
 8014824:	4639      	mov	r1, r7
 8014826:	4630      	mov	r0, r6
 8014828:	f7fe feee 	bl	8013608 <_malloc_r>
 801482c:	b948      	cbnz	r0, 8014842 <__smakebuf_r+0x46>
 801482e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014832:	059a      	lsls	r2, r3, #22
 8014834:	d4ee      	bmi.n	8014814 <__smakebuf_r+0x18>
 8014836:	f023 0303 	bic.w	r3, r3, #3
 801483a:	f043 0302 	orr.w	r3, r3, #2
 801483e:	81a3      	strh	r3, [r4, #12]
 8014840:	e7e2      	b.n	8014808 <__smakebuf_r+0xc>
 8014842:	89a3      	ldrh	r3, [r4, #12]
 8014844:	6020      	str	r0, [r4, #0]
 8014846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801484a:	81a3      	strh	r3, [r4, #12]
 801484c:	9b01      	ldr	r3, [sp, #4]
 801484e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014852:	b15b      	cbz	r3, 801486c <__smakebuf_r+0x70>
 8014854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014858:	4630      	mov	r0, r6
 801485a:	f000 f81d 	bl	8014898 <_isatty_r>
 801485e:	b128      	cbz	r0, 801486c <__smakebuf_r+0x70>
 8014860:	89a3      	ldrh	r3, [r4, #12]
 8014862:	f023 0303 	bic.w	r3, r3, #3
 8014866:	f043 0301 	orr.w	r3, r3, #1
 801486a:	81a3      	strh	r3, [r4, #12]
 801486c:	89a3      	ldrh	r3, [r4, #12]
 801486e:	431d      	orrs	r5, r3
 8014870:	81a5      	strh	r5, [r4, #12]
 8014872:	e7cf      	b.n	8014814 <__smakebuf_r+0x18>

08014874 <_fstat_r>:
 8014874:	b538      	push	{r3, r4, r5, lr}
 8014876:	4d07      	ldr	r5, [pc, #28]	@ (8014894 <_fstat_r+0x20>)
 8014878:	2300      	movs	r3, #0
 801487a:	4604      	mov	r4, r0
 801487c:	4608      	mov	r0, r1
 801487e:	4611      	mov	r1, r2
 8014880:	602b      	str	r3, [r5, #0]
 8014882:	f7ef f8ef 	bl	8003a64 <_fstat>
 8014886:	1c43      	adds	r3, r0, #1
 8014888:	d102      	bne.n	8014890 <_fstat_r+0x1c>
 801488a:	682b      	ldr	r3, [r5, #0]
 801488c:	b103      	cbz	r3, 8014890 <_fstat_r+0x1c>
 801488e:	6023      	str	r3, [r4, #0]
 8014890:	bd38      	pop	{r3, r4, r5, pc}
 8014892:	bf00      	nop
 8014894:	20003744 	.word	0x20003744

08014898 <_isatty_r>:
 8014898:	b538      	push	{r3, r4, r5, lr}
 801489a:	4d06      	ldr	r5, [pc, #24]	@ (80148b4 <_isatty_r+0x1c>)
 801489c:	2300      	movs	r3, #0
 801489e:	4604      	mov	r4, r0
 80148a0:	4608      	mov	r0, r1
 80148a2:	602b      	str	r3, [r5, #0]
 80148a4:	f7ef f8ee 	bl	8003a84 <_isatty>
 80148a8:	1c43      	adds	r3, r0, #1
 80148aa:	d102      	bne.n	80148b2 <_isatty_r+0x1a>
 80148ac:	682b      	ldr	r3, [r5, #0]
 80148ae:	b103      	cbz	r3, 80148b2 <_isatty_r+0x1a>
 80148b0:	6023      	str	r3, [r4, #0]
 80148b2:	bd38      	pop	{r3, r4, r5, pc}
 80148b4:	20003744 	.word	0x20003744

080148b8 <_init>:
 80148b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148ba:	bf00      	nop
 80148bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80148be:	bc08      	pop	{r3}
 80148c0:	469e      	mov	lr, r3
 80148c2:	4770      	bx	lr

080148c4 <_fini>:
 80148c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148c6:	bf00      	nop
 80148c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80148ca:	bc08      	pop	{r3}
 80148cc:	469e      	mov	lr, r3
 80148ce:	4770      	bx	lr
