# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project 9_22_sim
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.button_decoder_bounce work.seven_seg_decoder work.syncronizer work.top
# vsim -gui work.button_decoder_bounce work.seven_seg_decoder work.syncronizer work.top 
# Start time: 20:49:40 on Sep 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv(11): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'top.MOD3'
# ** Error: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv(11): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'syncronizer'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 20:49:41 on Sep 22,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 5
