---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVSubtarget.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="RISCVSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="GISel/RISCVCallLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvcalllowering-h"
  isLocal="true" />
<IncludesListItem
  filePath="GISel/RISCVLegalizerInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvlegalizerinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCV.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscv-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVFrameLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvframelowering-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVSelectionDAGInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvselectiondaginfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVTargetMachine.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MacroFusion.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/macrofusion-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/ScheduleDAGMutation.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledagmutation-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/ErrorHandling.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVGenSubtargetInfo.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="RISCVGenMacroFusion.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="RISCVGenSearchableTables.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/riscvtuneinfotable">llvm::RISCVTuneInfoTable</a></>}>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#ae185af4e4a53e20ec8cea68f37079805">RISCVDisableUsingConstantPoolForLargeInts</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#af4f3c9694d208796cfcf6bcee4415704">RISCVMaxBuildIntsCost</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#ac353e36085897c81990a8b53271a4e7b">RISCVMinimumJumpTableEntries</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#a95e0e3aeeac4cb4a88496748b440cc81">RVVVectorLMULMax</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#ab9ec21c5fd5117ac0e580aaf2b7db545">UseAA</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#ad455ee87b0026128277a488ae02149ec">UseCCMovInsn</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#acb789929a32374155b97c8a03c7608bf">UseMIPSLoadStorePairsOpt</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;riscv-subtarget&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a85c4dac478814a1f3915f7a93bef27b0">GET&#95;RISCV&#95;MACRO&#95;FUSION&#95;PRED&#95;IMPL</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a7ae495e986b1eea9837bdd3f7bd436b2">GET&#95;RISCVTuneInfoTable&#95;IMPL</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aa7e319f7bba8b140ee2d876cc3f8308b">GET&#95;SUBTARGETINFO&#95;CTOR</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9edcf2eb5fb8161f71f0b6540ad9cf95">GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</a></>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Variables

### RISCVDisableUsingConstantPoolForLargeInts {#ae185af4e4a53e20ec8cea68f37079805}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; RISCVDisableUsingConstantPoolForLargeInts(&quot;riscv-disable-using-constant-pool-for-large-ints&quot;, cl::desc(&quot;Disable using constant pool for large integers.&quot;), cl::init(false), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00048">48</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### RISCVMaxBuildIntsCost {#af4f3c9694d208796cfcf6bcee4415704}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; RISCVMaxBuildIntsCost(&quot;riscv-max-build-ints-cost&quot;, cl::desc(&quot;The maximum cost used for building integers.&quot;), cl::init(0), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00053">53</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### RISCVMinimumJumpTableEntries {#ac353e36085897c81990a8b53271a4e7b}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; RISCVMinimumJumpTableEntries(&quot;riscv-min-jump-table-entries&quot;, cl::Hidden, cl::desc(&quot;Set minimum number of entries to use a jump table on RISCV&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00061">61</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### RVVVectorLMULMax {#a95e0e3aeeac4cb4a88496748b440cc81}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; RVVVectorLMULMax(&quot;riscv-v-fixed-length-vector-lmul-max&quot;, cl::desc(&quot;The maximum LMUL value to use for fixed length vectors. &quot; &quot;Fractional LMUL values are not supported.&quot;), cl::init(8), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### UseAA {#ab9ec21c5fd5117ac0e580aaf2b7db545}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseAA(&quot;riscv-use-aa&quot;, cl::init(true), cl::desc(&quot;Enable the use of AA during codegen.&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00058">58</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### UseCCMovInsn {#ad455ee87b0026128277a488ae02149ec}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseCCMovInsn(&quot;riscv-ccmov&quot;, cl::desc(&quot;RISCV: Use &#39;mips.ccmov&#39; instruction&quot;), cl::init(true), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00071">71</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### UseMIPSLoadStorePairsOpt {#acb789929a32374155b97c8a03c7608bf}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseMIPSLoadStorePairsOpt(&quot;mips-riscv-load-store-pairs&quot;, cl::desc(&quot;RISCV: Optimize for load-store bonding&quot;), cl::init(false), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00066">66</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;riscv-subtarget&quot;</>}>

Definition at line <a href="#l00027">27</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### GET&#95;RISCV&#95;MACRO&#95;FUSION&#95;PRED&#95;IMPL {#a85c4dac478814a1f3915f7a93bef27b0}

<MemberDefinition
  prototype={<>#define GET&#95;RISCV&#95;MACRO&#95;FUSION&#95;PRED&#95;IMPL</>}>

Definition at line <a href="#l00033">33</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### GET&#95;RISCVTuneInfoTable&#95;IMPL {#a7ae495e986b1eea9837bdd3f7bd436b2}

<MemberDefinition
  prototype={<>#define GET&#95;RISCVTuneInfoTable&#95;IMPL</>}>

Definition at line <a href="#l00038">38</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;CTOR {#aa7e319f7bba8b140ee2d876cc3f8308b}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;CTOR</>}>

Definition at line <a href="#l00030">30</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC {#a9edcf2eb5fb8161f71f0b6540ad9cf95}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</>}>

Definition at line <a href="#l00029">29</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-cpp">RISCVSubtarget.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- RISCVSubtarget.cpp - RISC-V Subtarget Information -----------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file implements the RISC-V specific subclass of TargetSubtargetInfo.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-h">RISCVSubtarget.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvcalllowering-h">GISel/RISCVCallLowering.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/gisel/riscvlegalizerinfo-h">GISel/RISCVLegalizerInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscv-h">RISCV.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvframelowering-h">RISCVFrameLowering.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvselectiondaginfo-h">RISCVSelectionDAGInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-h">RISCVTargetMachine.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/macrofusion-h">llvm/CodeGen/MacroFusion.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledagmutation-h">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h">llvm/Support/ErrorHandling.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;riscv-subtarget&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="#a9edcf2eb5fb8161f71f0b6540ad9cf95"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30" lineLink="#aa7e319f7bba8b140ee2d876cc3f8308b"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;CTOR</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;RISCVGenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33" lineLink="#a85c4dac478814a1f3915f7a93bef27b0"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;RISCV&#95;MACRO&#95;FUSION&#95;PRED&#95;IMPL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;RISCVGenMacroFusion.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/namespaces/llvm/riscvtuneinfotable"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/riscvtuneinfotable">llvm::RISCVTuneInfoTable</a> &#123;</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="#a7ae495e986b1eea9837bdd3f7bd436b2"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;RISCVTuneInfoTable&#95;IMPL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// namespace llvm::RISCVTuneInfoTable</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42" lineLink="#a95e0e3aeeac4cb4a88496748b440cc81"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#a95e0e3aeeac4cb4a88496748b440cc81">RVVVectorLMULMax</a>(</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;riscv-v-fixed-length-vector-lmul-max&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;The maximum LMUL value to use for fixed length vectors. &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal">             </Highlight><Highlight kind="stringliteral">&quot;Fractional LMUL values are not supported.&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(8), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="#ae185af4e4a53e20ec8cea68f37079805"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a> <a href="#ae185af4e4a53e20ec8cea68f37079805">RISCVDisableUsingConstantPoolForLargeInts</a>(</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;riscv-disable-using-constant-pool-for-large-ints&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Disable using constant pool for large integers.&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="#af4f3c9694d208796cfcf6bcee4415704"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#af4f3c9694d208796cfcf6bcee4415704">RISCVMaxBuildIntsCost</a>(</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;riscv-max-build-ints-cost&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;The maximum cost used for building integers.&quot;</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0),</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="#ab9ec21c5fd5117ac0e580aaf2b7db545"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a> <a href="#ab9ec21c5fd5117ac0e580aaf2b7db545">UseAA</a>(</Highlight><Highlight kind="stringliteral">&quot;riscv-use-aa&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal">                           <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Enable the use of AA during codegen.&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="#ac353e36085897c81990a8b53271a4e7b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#ac353e36085897c81990a8b53271a4e7b">RISCVMinimumJumpTableEntries</a>(</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;riscv-min-jump-table-entries&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Set minimum number of entries to use a jump table on RISCV&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="#acb789929a32374155b97c8a03c7608bf"><Highlight kind="normal">    <a href="#acb789929a32374155b97c8a03c7608bf">UseMIPSLoadStorePairsOpt</a>(</Highlight><Highlight kind="stringliteral">&quot;mips-riscv-load-store-pairs&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">                             <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;RISCV: Optimize for load-store bonding&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">                             <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="#ad455ee87b0026128277a488ae02149ec"><Highlight kind="normal">    <a href="#ad455ee87b0026128277a488ae02149ec">UseCCMovInsn</a>(</Highlight><Highlight kind="stringliteral">&quot;riscv-ccmov&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;RISCV: Use &#39;mips.ccmov&#39; instruction&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">                 <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> RISCVSubtarget::anchor() &#123;&#125;</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">RISCVSubtarget::initializeSubtargetDependencies(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">                                                <a href="/docs/api/classes/llvm/stringref">StringRef</a> TuneCPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS,</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">                                                <a href="/docs/api/classes/llvm/stringref">StringRef</a> ABIName) &#123;</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Determine default and user-specified characteristics</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Is64Bit = <a href="/docs/api/namespaces/llvm/arm/#a5667e0461a51d2c4887056c3f684c341adf1f3edb9115acb0a1e04209b7a9937b">TT</a>.isArch64Bit();</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (CPU.<a href="/docs/api/classes/llvm/stringref/#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>() || CPU == </Highlight><Highlight kind="stringliteral">&quot;generic&quot;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">    CPU = Is64Bit ? </Highlight><Highlight kind="stringliteral">&quot;generic-rv64&quot;</Highlight><Highlight kind="normal"> : </Highlight><Highlight kind="stringliteral">&quot;generic-rv32&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TuneCPU.<a href="/docs/api/classes/llvm/stringref/#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>())</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">    TuneCPU = CPU;</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">  TuneInfo = RISCVTuneInfoTable::getRISCVTuneInfo(TuneCPU);</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If there is no TuneInfo for this CPU, we fail back to generic.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!TuneInfo)</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">    TuneInfo = RISCVTuneInfoTable::getRISCVTuneInfo(</Highlight><Highlight kind="stringliteral">&quot;generic&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TuneInfo &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;TuneInfo shouldn&#39;t be nullptr!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvsubtarget/#ac1eef4715bae7fe3cc35da63667375cc">ParseSubtargetFeatures</a>(CPU, TuneCPU, FS);</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">  TargetABI = <a href="/docs/api/namespaces/llvm/riscvabi/#a28e75155ea06a5ad70d3a662be05e350">RISCVABI::computeTargetABI</a>(TT, getFeatureBits(), ABIName);</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvfeatures/#a33bd43741ac5adb4b9a36f946b927cda">RISCVFeatures::validate</a>(TT, getFeatureBits());</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a6aeedbb2a07de13359931bcfa7ac874b"><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvsubtarget/#a6aeedbb2a07de13359931bcfa7ac874b">RISCVSubtarget::RISCVSubtarget</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU,</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/stringref">StringRef</a> TuneCPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/stringref">StringRef</a> ABIName, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RVVVectorBitsMin,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">                               </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RVVVectorBitsMax,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM)</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">    : <a href="/docs/api/classes/riscvgensubtargetinfo">RISCVGenSubtargetInfo</a>(TT, CPU, TuneCPU, FS),</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">      RVVVectorBitsMin(RVVVectorBitsMin), RVVVectorBitsMax(RVVVectorBitsMax),</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">      FrameLowering(</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">          initializeSubtargetDependencies(TT, CPU, TuneCPU, FS, ABIName)),</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">      InstrInfo(&#42;this), RegInfo(getHwMode()), TLInfo(TM, &#42;this) &#123;</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvsubtarget/#a8bb587681f6e542538b71c19cd974fff">TSInfo</a> = std::make&#95;unique&lt;RISCVSelectionDAGInfo&gt;();</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvsubtarget/#ab60048f2005766cfb5cc5de074ddac07">RISCVSubtarget::~RISCVSubtarget</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/classes/llvm/riscvsubtarget/#aed42e4f48592d590ad1d0582f9a4739c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/selectiondagtargetinfo">SelectionDAGTargetInfo</a> &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#aed42e4f48592d590ad1d0582f9a4739c">RISCVSubtarget::getSelectionDAGInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a8bb587681f6e542538b71c19cd974fff">TSInfo</a>.get();</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a86cde408d11d9915b137c4e8cba0facc"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/calllowering">CallLowering</a> &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#a86cde408d11d9915b137c4e8cba0facc">RISCVSubtarget::getCallLowering</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/classes/llvm/riscvsubtarget/#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>)</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/riscvsubtarget/#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvcalllowering">RISCVCallLowering</a>(&#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#ae2af8cfe3fcf89cb957885bfc303e8ae">getTargetLowering</a>()));</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>.get();</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a88541540ee7e0ef805182d0046f14c69"><Highlight kind="normal"><a href="/docs/api/classes/llvm/instructionselector">InstructionSelector</a> &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#a88541540ee7e0ef805182d0046f14c69">RISCVSubtarget::getInstructionSelector</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/classes/llvm/riscvsubtarget/#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>) &#123;</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/riscvsubtarget/#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>.reset(<a href="/docs/api/namespaces/llvm/#a3f16e5daf8352a4a822d023810d5598e">createRISCVInstructionSelector</a>(</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">        &#42;</Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvtargetmachine">RISCVTargetMachine</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(&amp;TLInfo.getTargetMachine()),</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">        &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">, &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#a859e3da9cdb9386addfe62f056a1474e">getRegBankInfo</a>()));</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>.get();</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a0ffb2584de0f2af385367245d5d1e4ab"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/legalizerinfo">LegalizerInfo</a> &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#a0ffb2584de0f2af385367245d5d1e4ab">RISCVSubtarget::getLegalizerInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/classes/llvm/riscvsubtarget/#a18ad2fffac917c44f45036052f93168d">Legalizer</a>)</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/riscvsubtarget/#a18ad2fffac917c44f45036052f93168d">Legalizer</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvlegalizerinfo">RISCVLegalizerInfo</a>(&#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a18ad2fffac917c44f45036052f93168d">Legalizer</a>.get();</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a859e3da9cdb9386addfe62f056a1474e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvregisterbankinfo">RISCVRegisterBankInfo</a> &#42;<a href="/docs/api/classes/llvm/riscvsubtarget/#a859e3da9cdb9386addfe62f056a1474e">RISCVSubtarget::getRegBankInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/classes/llvm/riscvsubtarget/#acb5f5dfb7178df88b1aa4304d37d2422">RegBankInfo</a>)</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/riscvsubtarget/#acb5f5dfb7178df88b1aa4304d37d2422">RegBankInfo</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvregisterbankinfo">RISCVRegisterBankInfo</a>(getHwMode()));</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#acb5f5dfb7178df88b1aa4304d37d2422">RegBankInfo</a>.get();</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146" lineLink="/docs/api/classes/llvm/riscvsubtarget/#aaaa45ce52d82a76626fd2af082a6fa52"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#aaaa45ce52d82a76626fd2af082a6fa52">RISCVSubtarget::useConstantPoolForLargeInts</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !<a href="#ae185af4e4a53e20ec8cea68f37079805">RISCVDisableUsingConstantPoolForLargeInts</a>;</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a88dc8b839aabb06854d711317cbbdac8"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a88dc8b839aabb06854d711317cbbdac8">RISCVSubtarget::getMaxBuildIntsCost</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Loading integer from constant pool needs two instructions (the reason why</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the minimum cost is 2): an address calculation instruction and a load</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instruction. Usually, address calculation and instructions used for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// building integers (addi, slli, etc.) can be done in one cycle, so here we</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// set the default cost to (LoadLatency + 1) if no threshold is provided.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#af4f3c9694d208796cfcf6bcee4415704">RISCVMaxBuildIntsCost</a> == 0</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">             ? getSchedModel().LoadLatency + 1</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">             : std::max&lt;unsigned&gt;(2, <a href="#af4f3c9694d208796cfcf6bcee4415704">RISCVMaxBuildIntsCost</a>);</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/classes/llvm/riscvsubtarget/#abc8c58c51b71cc3be9ed385cd5b3023c"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#abc8c58c51b71cc3be9ed385cd5b3023c">RISCVSubtarget::getMaxRVVVectorSizeInBits</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/riscvsubtarget/#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// ZvlLen specifies the minimum required vlen. The upper bound provided by</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// riscv-v-vector-bits-max should be no less than it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RVVVectorBitsMax != 0 &amp;&amp; RVVVectorBitsMax &lt; ZvlLen)</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a7f2a3d4dcfee70225988aec53ff1e173">report&#95;fatal&#95;error</a>(</Highlight><Highlight kind="stringliteral">&quot;riscv-v-vector-bits-max specified is lower &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">                       </Highlight><Highlight kind="stringliteral">&quot;than the Zvl&#42;b limitation&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RVVVectorBitsMax;</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a6751a4e61c691a8135fd00df58004016"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a6751a4e61c691a8135fd00df58004016">RISCVSubtarget::getMinRVVVectorSizeInBits</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/riscvsubtarget/#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RVVVectorBitsMin == -1U)</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> ZvlLen;</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// ZvlLen specifies the minimum required vlen. The lower bound provided by</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// riscv-v-vector-bits-min should be no less than it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RVVVectorBitsMin != 0 &amp;&amp; RVVVectorBitsMin &lt; ZvlLen)</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a7f2a3d4dcfee70225988aec53ff1e173">report&#95;fatal&#95;error</a>(</Highlight><Highlight kind="stringliteral">&quot;riscv-v-vector-bits-min specified is lower &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">                       </Highlight><Highlight kind="stringliteral">&quot;than the Zvl&#42;b limitation&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RVVVectorBitsMin;</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a1aca129a5e6a4d7fd2f6b2e70bc6e43f"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a1aca129a5e6a4d7fd2f6b2e70bc6e43f">RISCVSubtarget::getMaxLMULForFixedLengthVectors</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/riscvsubtarget/#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="#a95e0e3aeeac4cb4a88496748b440cc81">RVVVectorLMULMax</a> &lt;= 8 &amp;&amp;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">         <a href="/docs/api/namespaces/llvm/#a617c1c04cfa1325ad04eb69339d92188">llvm::has&#95;single&#95;bit&lt;uint32&#95;t&gt;</a>(<a href="#a95e0e3aeeac4cb4a88496748b440cc81">RVVVectorLMULMax</a>) &amp;&amp;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;V extension requires a LMUL to be at most 8 and a power of 2!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ae22967d11b695d268992470debfae4b2">llvm::bit&#95;floor</a>(std::clamp&lt;unsigned&gt;(<a href="#a95e0e3aeeac4cb4a88496748b440cc81">RVVVectorLMULMax</a>, 1, 8));</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a4ad0f5d235cb1bbabac4b7534c5c264c"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a4ad0f5d235cb1bbabac4b7534c5c264c">RISCVSubtarget::useRVVForFixedLengthVectors</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">         <a href="/docs/api/classes/llvm/riscvsubtarget/#a6751a4e61c691a8135fd00df58004016">getMinRVVVectorSizeInBits</a>() &gt;= <a href="/docs/api/namespaces/llvm/riscv/#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204" lineLink="/docs/api/classes/llvm/riscvsubtarget/#ae9266d39a98a9bff394ac07b1b68a0d0"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#ae9266d39a98a9bff394ac07b1b68a0d0">RISCVSubtarget::enableSubRegLiveness</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206" lineLink="/docs/api/classes/llvm/riscvsubtarget/#aa6cb603be3295a693acde423b89740ab"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#aa6cb603be3295a693acde423b89740ab">RISCVSubtarget::enableMachinePipeliner</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> getSchedModel().hasInstrSchedModel();</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="comment">  /// Enable use of alias analysis during code generation (during MI</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="comment">  /// scheduling, DAGCombine, etc.).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a982c34f5a3a2e77f3a3bd58937bb3076"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a982c34f5a3a2e77f3a3bd58937bb3076">RISCVSubtarget::useAA</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp/#ad59a2062ef349882aa9c631277e37a74">UseAA</a>; &#125;</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a06aa72f98156d6988ba05b08f6b10bb3"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a06aa72f98156d6988ba05b08f6b10bb3">RISCVSubtarget::getMinimumJumpTableEntries</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ac353e36085897c81990a8b53271a4e7b">RISCVMinimumJumpTableEntries</a>.getNumOccurrences() &gt; 0</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">             ? <a href="#ac353e36085897c81990a8b53271a4e7b">RISCVMinimumJumpTableEntries</a></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">             : TuneInfo-&gt;MinimumJumpTableEntries;</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a8b5b05466a0b20a9ccb6ff4cf3476523"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a8b5b05466a0b20a9ccb6ff4cf3476523">RISCVSubtarget::overrideSchedPolicy</a>(<a href="/docs/api/structs/llvm/machineschedpolicy">MachineSchedPolicy</a> &amp;Policy,</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">                                         </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumRegionInstrs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Do bidirectional scheduling since it provides a more balanced scheduling</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// leading to better performance. This will increase compile time.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Disabling the latency heuristic can reduce the number of spills/reloads but</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// will cause some regressions on some cores.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a2600398bcf6d98dea6035e652870b41a">DisableLatencyHeuristic</a> = DisableLatencySchedHeuristic;</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Spilling is generally expensive on all RISC-V cores, so always enable</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// register-pressure tracking. This will increase compile time.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a86947dbacbd971019d8257dbfe60ce05"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a86947dbacbd971019d8257dbfe60ce05">RISCVSubtarget::overridePostRASchedPolicy</a>(<a href="/docs/api/structs/llvm/machineschedpolicy">MachineSchedPolicy</a> &amp;Policy,</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">                                               </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumRegionInstrs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/misched/#a76ffbaf191b81010c8e5da3c4ce028b3">MISched::Direction</a> PostRASchedDirection = <a href="/docs/api/classes/llvm/riscvsubtarget/#a560074e3f75f9c4e20f005c1848487c7">getPostRASchedDirection</a>();</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PostRASchedDirection == <a href="/docs/api/namespaces/llvm/misched/#a76ffbaf191b81010c8e5da3c4ce028b3ae89742249a15ad5696e3dcec82f0e76a">MISched::TopDown</a>) &#123;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PostRASchedDirection == <a href="/docs/api/namespaces/llvm/misched/#a76ffbaf191b81010c8e5da3c4ce028b3abd98ce24773c9ca1e3f7ce3c541e43ea">MISched::BottomUp</a>) &#123;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PostRASchedDirection == <a href="/docs/api/namespaces/llvm/misched/#a76ffbaf191b81010c8e5da3c4ce028b3aab012f17d1537ed7a7c6d45b1d2fc0e9">MISched::Bidirectional</a>) &#123;</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">    Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251" lineLink="/docs/api/classes/llvm/riscvsubtarget/#a89299d08d61f8a76dbfcc9f159b09e6e"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget/#a89299d08d61f8a76dbfcc9f159b09e6e">RISCVSubtarget::useCCMovInsn</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ad455ee87b0026128277a488ae02149ec">UseCCMovInsn</a> &amp;&amp; HasVendorXMIPSCMove;</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
