# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.testbench 
# Start time: 14:20:25 on Nov 18,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.latch(fast)
add wave testbench/d
add wave -format logic -radix binary testbench/duv/*
add wave -divider inputs
run -all
# ** Note: $stop    : ./testbench.sv(16)
#    Time: 30 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 16
# End time: 14:23:50 on Nov 18,2023, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
