Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 29 20:14:14 2025
| Host         : ARIANSHAMAE22D1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_4to16_timing_summary_routed.rpt -pb bd_4to16_timing_summary_routed.pb -rpx bd_4to16_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_4to16
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            bcode[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 3.342ns (55.531%)  route 2.676ns (44.469%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  a0_IBUF_inst/O
                         net (fo=4, routed)           1.279     2.113    a0_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     2.210 r  bcode_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.398     3.608    bcode_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.410     6.018 r  bcode_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.018    bcode[8]
    V17                                                               r  bcode[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            bcode[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.196ns (53.556%)  route 2.771ns (46.444%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  a0_IBUF_inst/O
                         net (fo=4, routed)           1.279     2.113    a0_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     2.210 r  bcode_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.493     3.703    bcode_OBUF[12]
    V16                  OBUF (Prop_obuf_I_O)         2.264     5.967 r  bcode_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.967    bcode[12]
    V16                                                               r  bcode[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            bcode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.378ns (59.914%)  route 2.260ns (40.086%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  a1_IBUF_inst/O
                         net (fo=4, routed)           1.065     1.921    a1_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.101     2.022 r  bcode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.195     3.217    bcode_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.421     5.638 r  bcode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.638    bcode[0]
    V14                                                               r  bcode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            bcode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.540ns  (logic 3.240ns (58.488%)  route 2.300ns (41.512%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  a1_IBUF_inst/O
                         net (fo=4, routed)           1.065     1.921    a1_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.097     2.018 r  bcode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.253    bcode_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         2.287     5.540 r  bcode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.540    bcode[4]
    V12                                                               r  bcode[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            bcode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.441ns (68.239%)  route 0.670ns (31.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.333     0.549    en_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.045     0.594 r  bcode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.931    bcode_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         1.180     2.111 r  bcode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.111    bcode[4]
    V12                                                               r  bcode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            bcode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.495ns (69.610%)  route 0.653ns (30.390%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.333     0.549    en_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.049     0.598 r  bcode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.320     0.918    bcode_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.231     2.148 r  bcode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.148    bcode[0]
    V14                                                               r  bcode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            bcode[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.418ns (64.090%)  route 0.794ns (35.910%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.327     0.543    en_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.045     0.588 r  bcode_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.468     1.055    bcode_OBUF[12]
    V16                  OBUF (Prop_obuf_I_O)         1.157     2.212 r  bcode_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.212    bcode[12]
    V16                                                               r  bcode[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            bcode[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.487ns (66.403%)  route 0.752ns (33.597%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.327     0.543    en_IBUF
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.048     0.591 r  bcode_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.016    bcode_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         1.223     2.240 r  bcode_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.240    bcode[8]
    V17                                                               r  bcode[8] (OUT)
  -------------------------------------------------------------------    -------------------





