
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   25.00   25.00   clock clk (fall edge)
    29    0.10    0.27    0.16   25.16 v clk (in)
                                         clk (net)
                  0.27    0.00   25.16 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.41   26.57 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  2.31    0.00   26.57 ^ en_comp (out)
                                 26.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.57   data arrival time
-----------------------------------------------------------------------------
                                 13.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _325_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.30   13.06 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.67    0.00   13.06 v _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.50    1.12   14.18 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.50    0.00   14.18 ^ vss_p_o[8] (out)
                                 14.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.18   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.30   13.06 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.67    0.00   13.06 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.50    1.12   14.18 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.50    0.00   14.18 ^ vss_p_o[3] (out)
                                 14.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.18   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.31   13.06 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.67    0.00   13.06 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.49    1.11   14.18 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.49    0.00   14.18 ^ vss_p_o[2] (out)
                                 14.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.18   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.30   13.06 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.67    0.00   13.06 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.49    1.11   14.18 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.49    0.00   14.18 ^ vss_p_o[4] (out)
                                 14.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.18   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.30   13.06 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.67    0.00   13.06 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.47    1.10   14.16 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.47    0.00   14.16 ^ vss_p_o[7] (out)
                                 14.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 25.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.30   13.06 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.67    0.00   13.06 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.46    1.10   14.16 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.46    0.00   14.16 ^ vss_p_o[6] (out)
                                 14.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 25.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.31   13.06 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.67    0.00   13.06 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.45    1.09   14.16 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.45    0.00   14.16 ^ vss_p_o[5] (out)
                                 14.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 25.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.67    0.31   13.06 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.67    0.00   13.06 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.45    1.09   14.16 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.45    0.00   14.16 ^ vss_p_o[1] (out)
                                 14.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 25.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.68    0.31   13.07 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.68    0.00   13.07 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.44    1.09   14.16 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.44    0.00   14.16 ^ vss_p_o[0] (out)
                                 14.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.16   data arrival time
-----------------------------------------------------------------------------
                                 25.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.28    1.20   12.87 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.28    0.00   12.87 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.86    1.21   14.08 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.86    0.00   14.08 v vref_z_p_o[10] (out)
                                 14.08   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.08   data arrival time
-----------------------------------------------------------------------------
                                 25.67   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.20    0.45   12.82 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.20    0.00   12.82 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.25    0.92   13.74 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  1.25    0.00   13.74 ^ en_offset_cal_o (out)
                                 13.74   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.74   data arrival time
-----------------------------------------------------------------------------
                                 26.01   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.62    0.14   12.38 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.62    0.00   12.38 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.46    0.44   12.82 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.46    0.00   12.82 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.25    0.89   13.72 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  1.25    0.00   13.72 v vref_z_p_o[8] (out)
                                 13.72   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.72   data arrival time
-----------------------------------------------------------------------------
                                 26.03   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    4.30    1.21   13.69 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  4.30    0.00   13.69 ^ vss_n_o[2] (out)
                                 13.69   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.69   data arrival time
-----------------------------------------------------------------------------
                                 26.06   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    4.22    1.20   13.67 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  4.22    0.00   13.68 ^ vss_n_o[3] (out)
                                 13.68   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.68   data arrival time
-----------------------------------------------------------------------------
                                 26.07   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.60    1.19   13.67 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  2.60    0.00   13.67 ^ vss_n_o[1] (out)
                                 13.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.67   data arrival time
-----------------------------------------------------------------------------
                                 26.08   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.59    1.19   13.67 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  2.59    0.00   13.67 ^ vss_n_o[0] (out)
                                 13.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.67   data arrival time
-----------------------------------------------------------------------------
                                 26.08   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.61    0.13   12.36 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.61    0.00   12.36 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.45   12.81 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.47    0.00   12.81 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.20    0.84   13.66 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  1.20    0.00   13.66 v vref_z_p_o[0] (out)
                                 13.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                 26.09   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.51    0.03   12.26 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.51    0.00   12.26 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.27   12.53 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.25    0.00   12.53 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.67    1.11   13.64 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.67    0.00   13.64 v vref_z_p_o[1] (out)
                                 13.64   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.64   data arrival time
-----------------------------------------------------------------------------
                                 26.11   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.49    1.15   13.63 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  2.49    0.00   13.63 ^ vss_n_o[4] (out)
                                 13.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.63   data arrival time
-----------------------------------------------------------------------------
                                 26.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.45    1.14   13.62 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  2.45    0.00   13.62 ^ vss_n_o[7] (out)
                                 13.62   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                 26.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.52    0.03   12.26 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.52    0.00   12.26 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.52    0.47   12.73 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.52    0.00   12.73 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.23    0.89   13.62 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  1.23    0.00   13.62 v vref_z_p_o[6] (out)
                                 13.62   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                 26.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.44    1.14   13.61 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  2.44    0.00   13.62 ^ vss_n_o[5] (out)
                                 13.62   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                 26.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.51    0.03   12.26 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.51    0.00   12.26 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.51    0.47   12.72 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.51    0.00   12.72 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.22    0.88   13.60 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  1.22    0.00   13.60 v vref_z_p_o[5] (out)
                                 13.60   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.60   data arrival time
-----------------------------------------------------------------------------
                                 26.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.54    0.05   12.28 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.54    0.00   12.28 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.46    0.43   12.72 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.46    0.00   12.72 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.24    0.89   13.60 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  1.24    0.00   13.60 v vref_z_p_o[7] (out)
                                 13.60   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.60   data arrival time
-----------------------------------------------------------------------------
                                 26.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.35    1.11   13.58 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  2.35    0.00   13.58 ^ vss_n_o[8] (out)
                                 13.58   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.58   data arrival time
-----------------------------------------------------------------------------
                                 26.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.41    1.10   13.58 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  2.41    0.00   13.58 ^ vss_n_o[9] (out)
                                 13.58   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.58   data arrival time
-----------------------------------------------------------------------------
                                 26.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.62    0.80   12.48 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.62    0.00   12.48 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.40    1.10   13.57 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  2.40    0.00   13.57 ^ vss_n_o[6] (out)
                                 13.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 26.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.04    2.66    1.68   12.23 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.66    0.00   12.23 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.52    0.03   12.26 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.52    0.00   12.26 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.46    0.43   12.70 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.46    0.00   12.70 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    1.21    0.87   13.57 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  1.21    0.00   13.57 v vref_z_p_o[4] (out)
                                 13.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 26.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.37    1.49   13.56 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  2.37    0.00   13.56 ^ vcm_o[0] (out)
                                 13.56   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.56   data arrival time
-----------------------------------------------------------------------------
                                 26.19   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.49   13.55 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  2.36    0.00   13.55 ^ vcm_o[4] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.49   13.55 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  2.36    0.00   13.55 ^ vcm_o[2] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.49   13.55 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  2.36    0.00   13.55 ^ vcm_o[9] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  2.36    0.00   13.55 ^ vcm_o[1] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  2.36    0.00   13.55 ^ vcm_o[3] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  2.36    0.00   13.55 ^ vcm_o[5] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  2.36    0.00   13.55 ^ vcm_o[6] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  2.36    0.00   13.55 ^ vcm_o[7] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.63   12.07 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.49    0.00   12.07 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.36    1.48   13.55 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  2.36    0.00   13.55 ^ vcm_o[8] (out)
                                 13.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.55   data arrival time
-----------------------------------------------------------------------------
                                 26.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.54    1.68   13.35 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  2.54    0.00   13.35 ^ vss_p_o[10] (out)
                                 13.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.35   data arrival time
-----------------------------------------------------------------------------
                                 26.40   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.10   10.10 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.26    0.35   10.45 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.26    0.00   10.45 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.43    0.34   10.79 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.43    0.00   10.79 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.68    0.54   11.33 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.68    0.00   11.33 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.28    0.19   11.52 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.28    0.00   11.52 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.08    2.77    1.73   13.25 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  2.77    0.00   13.25 ^ vref_z_p_o[3] (out)
                                 13.25   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.25   data arrival time
-----------------------------------------------------------------------------
                                 26.50   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.10   10.10 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.26    0.35   10.45 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.26    0.00   10.45 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.43    0.34   10.79 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.43    0.00   10.79 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.68    0.54   11.33 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.68    0.00   11.33 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.28    0.19   11.52 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.28    0.00   11.52 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.08    2.75    1.72   13.24 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  2.75    0.00   13.24 ^ vref_z_p_o[2] (out)
                                 13.24   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 26.51   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.38    0.35   12.02 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.38    0.00   12.02 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.08    1.76    1.21   13.23 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.76    0.00   13.24 v vref_z_p_o[9] (out)
                                 13.24   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 26.51   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.11    0.00   10.06 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.49   10.55 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.55 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.43   10.98 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.98 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.84    0.78   11.76 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.84    0.00   11.76 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.08    1.49    1.15   12.91 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.49    0.00   12.92 ^ vss_p_o[9] (out)
                                 12.92   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.92   data arrival time
-----------------------------------------------------------------------------
                                 26.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.21   11.44 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.38    0.00   11.44 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.08    2.37    1.48   12.91 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  2.37    0.00   12.91 ^ vcm_o[10] (out)
                                 12.91   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.91   data arrival time
-----------------------------------------------------------------------------
                                 26.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.67    0.44   11.67 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.67    0.00   11.67 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.28    1.20   12.87 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.28    0.00   12.87 ^ vss_n_o[10] (out)
                                 12.87   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.87   data arrival time
-----------------------------------------------------------------------------
                                 26.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.24    0.49   10.55 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.24    0.00   10.55 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    1.00    0.68   11.23 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  1.00    0.00   11.23 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.13    2.18    1.53   12.76 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  2.18    0.00   12.76 ^ vcm_dummy_o (out)
                                 12.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 26.99   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.15    0.06   10.06 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.15    0.00   10.06 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.12   10.18 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.13    0.00   10.18 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.08    3.82    2.29   12.47 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  3.82    0.00   12.47 ^ sample_o (out)
                                 12.47   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.47   data arrival time
-----------------------------------------------------------------------------
                                 27.28   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.09    0.00   10.04 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.37    0.81   10.85 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.37    0.00   10.85 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.45   11.30 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.15    0.00   11.30 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.84    0.78   12.08 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  0.84    0.00   12.08 v vref_z_n_o[8] (out)
                                 12.08   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.09    0.00   10.04 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.36    0.79   10.83 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.36    0.00   10.83 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.45   11.28 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.15    0.00   11.28 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    0.86    0.79   12.07 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  0.86    0.00   12.08 v vref_z_n_o[7] (out)
                                 12.08   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.11    0.00   10.05 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.26    0.49   10.54 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.26    0.00   10.54 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.43   10.97 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.15    0.00   10.97 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    0.87    0.80   11.76 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  0.87    0.00   11.77 v vref_z_n_o[1] (out)
                                 11.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 27.98   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.11    0.00   10.06 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.49   10.55 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.55 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.43   10.98 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.98 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.84    0.78   11.76 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.84    0.00   11.76 v vref_z_n_o[9] (out)
                                 11.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.76   data arrival time
-----------------------------------------------------------------------------
                                 27.99   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     3    0.02    0.41    0.23   10.23 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.41    0.00   10.23 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.18    0.44   10.67 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.18    0.00   10.67 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.25    0.92   11.59 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  1.25    0.00   11.59 ^ offset_cal_cycle (out)
                                 11.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.59   data arrival time
-----------------------------------------------------------------------------
                                 28.16   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     2    0.01    0.17    0.09   10.09 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.17    0.00   10.09 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.21    0.61   10.70 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.21    0.00   10.70 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.83    0.79   11.49 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  0.83    0.00   11.49 v vref_z_n_o[10] (out)
                                 11.49   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.49   data arrival time
-----------------------------------------------------------------------------
                                 28.26   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.10    0.00   10.05 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.68    0.47   10.52 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.68    0.00   10.52 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.32    0.92   11.44 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.32    0.00   11.45 v vref_z_n_o[0] (out)
                                 11.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.45   data arrival time
-----------------------------------------------------------------------------
                                 28.30   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.10    0.00   10.05 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.67    0.47   10.51 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.67    0.00   10.51 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.30    0.91   11.42 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.30    0.00   11.43 v vref_z_n_o[6] (out)
                                 11.43   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 28.32   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.18    0.00   10.09 ^ _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.36    0.23   10.32 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.36    0.00   10.32 v _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.61    1.09   11.41 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.61    0.00   11.41 ^ vref_z_n_o[5] (out)
                                 11.41   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.41   data arrival time
-----------------------------------------------------------------------------
                                 28.34   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.10   10.10 ^ vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.20    0.00   10.10 ^ _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.36    0.24   10.33 v _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.36    0.00   10.33 v _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.57    1.07   11.40 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.57    0.00   11.41 ^ vref_z_n_o[4] (out)
                                 11.41   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.41   data arrival time
-----------------------------------------------------------------------------
                                 28.34   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.02    0.29    0.15   10.15 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.29    0.00   10.15 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.28    0.20   10.35 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.28    0.00   10.35 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.09    1.57    1.04   11.39 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.57    0.00   11.40 ^ vref_z_n_o[2] (out)
                                 11.40   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 28.35   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.01    0.28    0.15   10.15 ^ vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.28    0.00   10.15 ^ _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.29    0.20   10.35 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.29    0.00   10.35 v _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.56    1.04   11.39 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.56    0.00   11.39 ^ vref_z_n_o[3] (out)
                                 11.39   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.39   data arrival time
-----------------------------------------------------------------------------
                                 28.36   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.46    1.00    1.00 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.46    0.00    1.00 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.60    0.72    1.72 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.60    0.00    1.72 v _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.59    0.76    2.48 v _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _039_ (net)
                  0.59    0.00    2.48 v _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.58    0.75    3.24 v _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _040_ (net)
                  0.58    0.00    3.24 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.08    4.11    2.52    5.76 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  4.11    0.00    5.76 ^ data[5] (out)
                                  5.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -5.76   data arrival time
-----------------------------------------------------------------------------
                                 33.99   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.57    0.61    1.36 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.57    0.00    1.36 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.79    2.15 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.64    0.00    2.15 v _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.38    1.61    3.76 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  2.38    0.00    3.76 ^ data[1] (out)
                                  3.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                 35.99   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.57    0.61    1.36 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.57    0.00    1.36 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.79    2.15 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.64    0.00    2.15 v _224_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.35    1.59    3.74 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  2.35    0.00    3.74 ^ data[0] (out)
                                  3.74   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                 36.01   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.46    1.00    1.00 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.46    0.00    1.00 v _247_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.50    0.66    1.66 v _247_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _046_ (net)
                  0.50    0.00    1.66 v _407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.02    0.40    0.38    2.04 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.40    0.00    2.04 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.26    0.19    2.23 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.26    0.00    2.23 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.35    1.50    3.73 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  2.35    0.00    3.73 ^ en_vcm_sw_o (out)
                                  3.73   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 36.02   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.57    0.61    1.36 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.57    0.00    1.36 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.79    2.15 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.64    0.00    2.15 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.41    1.58    3.73 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  2.41    0.00    3.73 ^ data[4] (out)
                                  3.73   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 36.02   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.57    0.61    1.36 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.57    0.00    1.36 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.79    2.15 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.64    0.00    2.15 v _230_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.40    1.58    3.73 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  2.40    0.00    3.73 ^ data[2] (out)
                                  3.73   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 36.02   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.57    0.61    1.36 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.57    0.00    1.36 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.64    0.79    2.15 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.64    0.00    2.15 v _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.08    2.40    1.58    3.73 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  2.40    0.00    3.73 ^ data[3] (out)
                                  3.73   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 36.02   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.24    3.92    2.37   12.37 ^ rst_z (in)
                                         rst_z (net)
                  3.92    0.00   12.37 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -1.10   48.65   library recovery time
                                 48.65   data required time
-----------------------------------------------------------------------------
                                 48.65   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 36.28   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.14    1.14 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.46    0.00    1.14 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.47 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.39    0.00    1.47 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     7    0.05    0.94    0.66    2.13 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _141_ (net)
                  0.94    0.00    2.13 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.17    2.30 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.31    0.00    2.30 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.09    0.88    0.86    3.16 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.88    0.00    3.17 v clk_data (out)
                                  3.17   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                 36.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.36    0.27   10.84 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.36    0.00   10.84 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.03    0.98    0.70   11.54 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.98    0.00   11.54 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.86 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.86 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   12.07 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.12    0.00   12.07 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.07   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -12.07   data arrival time
-----------------------------------------------------------------------------
                                 37.39   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.36    0.27   10.84 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.36    0.00   10.84 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.03    0.98    0.70   11.54 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.98    0.00   11.54 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.86 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00   11.86 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   12.06 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.12    0.00   12.06 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 37.40   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.36    0.27   10.84 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.36    0.00   10.84 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.03    0.98    0.70   11.54 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.98    0.00   11.54 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.86 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00   11.86 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.21   12.06 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.11    0.00   12.06 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 37.40   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.36    0.27   10.84 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.36    0.00   10.84 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.03    0.98    0.70   11.54 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.98    0.00   11.54 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.36    0.16   11.70 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.36    0.00   11.70 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.27   11.97 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.29    0.00   11.97 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.97   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -11.97   data arrival time
-----------------------------------------------------------------------------
                                 37.46   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.36    0.27   10.84 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.36    0.00   10.84 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.31    0.26   11.10 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.31    0.00   11.10 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.10   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -11.10   data arrival time
-----------------------------------------------------------------------------
                                 38.32   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.33    0.20   10.77 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.33    0.00   10.77 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.50    0.28   11.05 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.50    0.00   11.05 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.34   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.33   10.90 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.12    0.00   10.90 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.11 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.12    0.00   11.11 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 38.35   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33   10.89 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00   10.89 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.10 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.12    0.00   11.10 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.10   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.10   data arrival time
-----------------------------------------------------------------------------
                                 38.36   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33   10.89 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.11    0.00   10.89 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.10 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.12    0.00   11.10 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.10   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.10   data arrival time
-----------------------------------------------------------------------------
                                 38.36   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   10.89 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.11    0.00   10.89 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.10 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.12    0.00   11.10 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.10   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.10   data arrival time
-----------------------------------------------------------------------------
                                 38.36   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   10.89 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.11    0.00   10.89 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.10 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.12    0.00   11.10 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.10   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.10   data arrival time
-----------------------------------------------------------------------------
                                 38.36   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.06    0.97    0.57   10.57 ^ comp_p (in)
                                         comp_p (net)
                  0.97    0.00   10.57 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   10.89 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.11    0.00   10.89 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.12    0.21   11.09 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.12    0.00   11.09 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.09   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.09   data arrival time
-----------------------------------------------------------------------------
                                 38.36   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.23    0.11   10.11 ^ start (in)
                                         start (net)
                  0.23    0.00   10.11 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.13   10.24 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.26    0.00   10.24 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.32    0.23   10.48 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.32    0.00   10.48 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.48   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -10.48   data arrival time
-----------------------------------------------------------------------------
                                 38.94   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.09   10.09 ^ single_ended (in)
                                         single_ended (net)
                  0.18    0.00   10.09 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.12   10.21 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.26    0.00   10.21 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.23   10.44 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.30    0.00   10.44 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.44   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.29    3.79 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.47    0.00    3.79 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.20    3.99 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.17    0.00    3.99 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.99   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                 45.46   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.29    3.79 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.47    0.00    3.79 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.20    3.99 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.17    0.00    3.99 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.99   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                 45.46   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.29    3.79 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.47    0.00    3.79 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.20    3.99 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.17    0.00    3.99 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.99   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                 45.46   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.47    0.29    3.79 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.47    0.00    3.79 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.20    3.99 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.17    0.00    3.99 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.99   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                 45.46   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.47    0.28    3.78 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.47    0.00    3.78 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.19    3.98 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.17    0.00    3.98 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.98   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.98   data arrival time
-----------------------------------------------------------------------------
                                 45.47   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.47    0.28    3.78 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.47    0.00    3.78 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.17    0.19    3.97 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.17    0.00    3.97 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.97   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                 45.48   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.56    0.11    3.61 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.56    0.00    3.61 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.19    0.22    3.82 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.19    0.00    3.82 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.82   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                 45.62   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.29    0.11    3.62 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.29    0.00    3.62 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.20    3.82 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.20    0.00    3.82 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.82   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                 45.63   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.29    0.11    3.61 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.29    0.00    3.61 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.19    3.81 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.21    0.00    3.81 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.81   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                 45.63   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.47    0.40    2.66 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.47    0.00    2.66 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    1.07    0.84    3.50 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  1.07    0.00    3.50 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.29    0.12    3.62 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.29    0.00    3.62 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.19    0.19    3.81 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.19    0.00    3.81 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.81   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                 45.63   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _409_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     8    0.04    1.38    0.93    2.47 ^ _409_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _147_ (net)
                  1.38    0.00    2.47 ^ _410_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07    1.11    0.88    3.35 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _148_ (net)
                  1.11    0.00    3.35 ^ _477_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.37    0.13    3.48 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.37    0.00    3.48 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.15    0.17    3.65 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.15    0.00    3.65 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.65   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.65   data arrival time
-----------------------------------------------------------------------------
                                 45.80   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.04    0.77    1.33    1.33 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.77    0.00    1.33 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.99    0.80    2.13 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.99    0.00    2.13 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.17    2.30 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.31    0.00    2.30 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    2.48 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.20    0.00    2.48 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     1    0.01    0.38    0.26    2.73 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _139_ (net)
                  0.38    0.00    2.73 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.56    0.40    3.13 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.56    0.00    3.13 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.13   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.37   49.38   library setup time
                                 49.38   data required time
-----------------------------------------------------------------------------
                                 49.38   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                 46.25   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.06    0.61    0.71    2.26 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.61    0.00    2.26 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.34    2.60 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.36    0.00    2.60 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.60   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.34   49.41   library setup time
                                 49.41   data required time
-----------------------------------------------------------------------------
                                 49.41   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                 46.81   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.59    1.21    1.21 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.59    0.00    1.21 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.33    1.55 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.39    0.00    1.55 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.89    0.65    2.19 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.89    0.00    2.19 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.30    0.17    2.36 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.30    0.00    2.36 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.36   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.18   49.57   library setup time
                                 49.57   data required time
-----------------------------------------------------------------------------
                                 49.57   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 47.21   slack (MET)



worst slack corner Typical: 13.1794
