{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09849,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09961,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00150846,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00318965,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00110792,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00318965,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 19.418,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 18.354,
	"finish__design__instance__count__class:inverter": 10,
	"finish__design__instance__area__class:inverter": 5.852,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 143,
	"finish__design__instance__area__class:multi_input_combinational_cell": 185.402,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 395.808,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.340554,
	"finish__clock__skew__setup": 0.000579245,
	"finish__clock__skew__hold": 0.000579245,
	"finish__timing__drv__max_slew_limit": 0.753129,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.765728,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000333724,
	"finish__power__switching__total": 0.000113147,
	"finish__power__leakage__total": 8.4763e-06,
	"finish__power__total": 0.000455347,
	"finish__design__io": 25,
	"finish__design__die__area": 1341.39,
	"finish__design__core__area": 1155.5,
	"finish__design__instance__count": 281,
	"finish__design__instance__area": 408.576,
	"finish__design__instance__count__stdcell": 281,
	"finish__design__instance__area__stdcell": 408.576,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.353591,
	"finish__design__instance__utilization__stdcell": 0.353591,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4344,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4344,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}