m255
K4
z2
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/hw/questa_proj
vdualport_ram_v1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v
!s110 1756770133
!i10b 1
!s100 Vb6TQN4MW9c<f`J^?<KMn2
I1Kbz^CjM3OmfK9hUM02a80
Z0 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/modelsim_proj
w1756762928
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v
!i122 3
L0 40 90
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 OL;L;2024.3;79
r1
!s85 0
31
!s108 1756770133.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCvgOpt 0
vram_v1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v
Z5 !s110 1756773265
!i10b 1
!s100 d_kWPSKmDl`eQN65VGe212
IQ4S1zdW^S_B`c4EVmOhzD3
R0
w1756773058
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v
!i122 5
L0 40 66
R1
R2
r1
!s85 0
31
Z6 !s108 1756773265.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v|
!i113 0
R3
R4
vtest1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R5
!i10b 1
!s100 l3^eMGN=F@>l:eBL5zM_31
If09<LG>bzX>?dRdm7V1Gm3
S1
R0
w1756773230
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv
!i122 4
L0 7 120
R1
R2
r1
!s85 0
31
R6
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv|
!i113 0
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
