{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686809428273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686809428273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 00:10:28 2023 " "Processing started: Thu Jun 15 00:10:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686809428273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809428273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809428273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686809428567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686809428567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file not_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate_single " "Found entity 2: not_gate_single" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12to1 " "Found entity 1: mux_12to1" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434184 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mux_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file add4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add4Bit " "Found entity 1: Add4Bit" {  } { { "Add4Bit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Add4Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_logic.sv 2 2 " "Found 2 design units, including 2 entities, in source file cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic " "Found entity 1: cond_logic" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop_reset " "Found entity 2: flip_flop_reset" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module " "Found entity 1: mult_module" {  } { { "mult_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module " "Found entity 1: div_module" {  } { { "div_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module_tb " "Found entity 1: div_module_tb" {  } { { "div_module_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/div_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module_tb " "Found entity 1: mult_module_tb" {  } { { "mult_module_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Decoder " "Found entity 1: Control_Unit_Decoder" {  } { { "Control_Unit_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_image.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_image.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_Image " "Found entity 1: Processor_Image" {  } { { "Processor_Image.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_Image.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/PC_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(17) " "Verilog HDL Expression warning at ALU_Decoder.sv(17): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(50) " "Verilog HDL Expression warning at ALU_Decoder.sv(50): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(61) " "Verilog HDL Expression warning at ALU_Decoder.sv(61): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ALU_Decoder.sv(72) " "Verilog HDL Expression warning at ALU_Decoder.sv(72): truncated literal to match 2 bits" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "RegisterFile.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_ROM " "Found entity 1: Processor_ROM" {  } { { "Processor_ROM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_RAM " "Found entity 1: Processor_RAM" {  } { { "Processor_RAM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file armv4_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMV4_Processor " "Found entity 1: ARMV4_Processor" {  } { { "ARMV4_Processor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ff " "Found entity 1: simple_ff" {  } { { "simple_ff.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/simple_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend_24_to_32.sv(20) " "Verilog HDL warning at Extend_24_to_32.sv(20): extended using \"x\" or \"z\"" {  } { { "Extend_24_to_32.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_24_to_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_24_to_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend_24_to_32.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite cond_logic.sv(20) " "Verilog HDL Implicit Net warning at cond_logic.sv(20): created implicit net for \"RegWrite\"" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite cond_logic.sv(21) " "Verilog HDL Implicit Net warning at cond_logic.sv(21): created implicit net for \"MemWrite\"" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc cond_logic.sv(22) " "Verilog HDL Implicit Net warning at cond_logic.sv(22): created implicit net for \"PCSrc\"" {  } { { "cond_logic.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow cond_check.sv(7) " "Verilog HDL Implicit Net warning at cond_check.sv(7): created implicit net for \"overflow\"" {  } { { "cond_check.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_src ARMV4_Processor.sv(43) " "Verilog HDL Implicit Net warning at ARMV4_Processor.sv(43): created implicit net for \"imm_src\"" {  } { { "ARMV4_Processor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMV4_Processor " "Elaborating entity \"ARMV4_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686809434261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:rf\"" {  } { { "ARMV4_Processor.sv" "rf" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "ARMV4_Processor.sv" "alu" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_converter ALU:alu\|display_converter:hex_converter " "Elaborating entity \"display_converter\" for hierarchy \"ALU:alu\|display_converter:hex_converter\"" {  } { { "ALU.sv" "hex_converter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12to1 ALU:alu\|mux_12to1:muxresult " "Elaborating entity \"mux_12to1\" for hierarchy \"ALU:alu\|mux_12to1:muxresult\"" {  } { { "ALU.sv" "muxresult" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbits ALU:alu\|adder_nbits:adder " "Elaborating entity \"adder_nbits\" for hierarchy \"ALU:alu\|adder_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(28) " "Verilog HDL assignment warning at adder_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434302 "|ARMV4_Processor|ALU:alu|adder_nbits:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(31) " "Verilog HDL assignment warning at adder_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434302 "|ARMV4_Processor|ALU:alu|adder_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:alu\|adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"ALU:alu\|adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "adder_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_nbits ALU:alu\|substractor_nbits:substractor " "Elaborating entity \"substractor_nbits\" for hierarchy \"ALU:alu\|substractor_nbits:substractor\"" {  } { { "ALU.sv" "substractor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(28) " "Verilog HDL assignment warning at substractor_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434312 "|ARMV4_Processor|ALU:alu|substractor_nbits:substractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(31) " "Verilog HDL assignment warning at substractor_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434312 "|ARMV4_Processor|ALU:alu|substractor_nbits:substractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor ALU:alu\|substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_substractor\" for hierarchy \"ALU:alu\|substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f\"" {  } { { "substractor_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_module ALU:alu\|not_module:notmodule " "Elaborating entity \"not_module\" for hierarchy \"ALU:alu\|not_module:notmodule\"" {  } { { "ALU.sv" "notmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_single ALU:alu\|not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate " "Elaborating entity \"not_gate_single\" for hierarchy \"ALU:alu\|not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate\"" {  } { { "not_module.sv" "generate_bit_to_bit\[0\].notgate" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module ALU:alu\|and_module:andmodule " "Elaborating entity \"and_module\" for hierarchy \"ALU:alu\|and_module:andmodule\"" {  } { { "ALU.sv" "andmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_single ALU:alu\|and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand " "Elaborating entity \"and_gate_single\" for hierarchy \"ALU:alu\|and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand\"" {  } { { "and_module.sv" "generate_bit_to_bit\[0\].gateand" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module ALU:alu\|or_module:ormodule " "Elaborating entity \"or_module\" for hierarchy \"ALU:alu\|or_module:ormodule\"" {  } { { "ALU.sv" "ormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_single ALU:alu\|or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor " "Elaborating entity \"or_gate_single\" for hierarchy \"ALU:alu\|or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor\"" {  } { { "or_module.sv" "generate_bit_to_bit\[0\].gateor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module ALU:alu\|xor_module:xormodule " "Elaborating entity \"xor_module\" for hierarchy \"ALU:alu\|xor_module:xormodule\"" {  } { { "ALU.sv" "xormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_single ALU:alu\|xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor " "Elaborating entity \"xor_gate_single\" for hierarchy \"ALU:alu\|xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor\"" {  } { { "xor_module.sv" "generate_bit_to_bit\[0\].gatexor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_module ALU:alu\|mult_module:multmodule " "Elaborating entity \"mult_module\" for hierarchy \"ALU:alu\|mult_module:multmodule\"" {  } { { "ALU.sv" "multmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_module ALU:alu\|div_module:divmodule " "Elaborating entity \"div_module\" for hierarchy \"ALU:alu\|div_module:divmodule\"" {  } { { "ALU.sv" "divmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_nbits ALU:alu\|shifter_nbits:shifter " "Elaborating entity \"shifter_nbits\" for hierarchy \"ALU:alu\|shifter_nbits:shifter\"" {  } { { "ALU.sv" "shifter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shifter_nbits.sv(52) " "Verilog HDL assignment warning at shifter_nbits.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434351 "|ARMV4_Processor|ALU:alu|shifter_nbits:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_2_3 ALU:alu\|shifter_nbits:shifter\|deco_2_3:deco " "Elaborating entity \"deco_2_3\" for hierarchy \"ALU:alu\|shifter_nbits:shifter\|deco_2_3:deco\"" {  } { { "shifter_nbits.sv" "deco" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_RAM Processor_RAM:ram " "Elaborating entity \"Processor_RAM\" for hierarchy \"Processor_RAM:ram\"" {  } { { "ARMV4_Processor.sv" "ram" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor_RAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor_RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "Processor_RAM.v" "altsyncram_component" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor_RAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor_RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "Processor_RAM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor_RAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor_RAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_contents.mif " "Parameter \"init_file\" = \"RAM_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 90000 " "Parameter \"numwords_a\" = \"90000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 90000 " "Parameter \"numwords_b\" = \"90000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434397 ""}  } { { "Processor_RAM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686809434397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3p2 " "Found entity 1: altsyncram_i3p2" {  } { { "db/altsyncram_i3p2.tdf" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3p2 Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated " "Elaborating entity \"altsyncram_i3p2\" for hierarchy \"Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_oma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_oma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_oma " "Found entity 1: decode_oma" {  } { { "db/decode_oma.tdf" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/decode_oma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_oma Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated\|decode_oma:decode2 " "Elaborating entity \"decode_oma\" for hierarchy \"Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated\|decode_oma:decode2\"" {  } { { "db/altsyncram_i3p2.tdf" "decode2" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/mux_lib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated\|mux_lib:mux4 " "Elaborating entity \"mux_lib\" for hierarchy \"Processor_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_i3p2:auto_generated\|mux_lib:mux4\"" {  } { { "db/altsyncram_i3p2.tdf" "mux4" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_i3p2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_ROM Processor_ROM:rom " "Elaborating entity \"Processor_ROM\" for hierarchy \"Processor_ROM:rom\"" {  } { { "ARMV4_Processor.sv" "rom" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor_ROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor_ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "Processor_ROM.v" "altsyncram_component" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor_ROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor_ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "Processor_ROM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor_ROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor_ROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_contents.mif " "Parameter \"init_file\" = \"ROM_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686809434609 ""}  } { { "Processor_ROM.v" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686809434609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/db/altsyncram_k4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686809434646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 Processor_ROM:rom\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated " "Elaborating entity \"altsyncram_k4g1\" for hierarchy \"Processor_ROM:rom\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4Bit Add4Bit:FirstAdd4 " "Elaborating entity \"Add4Bit\" for hierarchy \"Add4Bit:FirstAdd4\"" {  } { { "ARMV4_Processor.sv" "FirstAdd4" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:muxPCSrc " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:muxPCSrc\"" {  } { { "ARMV4_Processor.sv" "muxPCSrc" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_ff simple_ff:ff " "Elaborating entity \"simple_ff\" for hierarchy \"simple_ff:ff\"" {  } { { "ARMV4_Processor.sv" "ff" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "ARMV4_Processor.sv" "CU" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434656 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCSrc Control_Unit.sv(9) " "Output port \"PCSrc\" at Control_Unit.sv(9) has no driver" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686809434656 "|ARMV4_Processor|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RegWrite Control_Unit.sv(9) " "Output port \"RegWrite\" at Control_Unit.sv(9) has no driver" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686809434656 "|ARMV4_Processor|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWrite Control_Unit.sv(9) " "Output port \"MemWrite\" at Control_Unit.sv(9) has no driver" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686809434656 "|ARMV4_Processor|Control_Unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Decoder Control_Unit:CU\|Control_Unit_Decoder:cud " "Elaborating entity \"Control_Unit_Decoder\" for hierarchy \"Control_Unit:CU\|Control_Unit_Decoder:cud\"" {  } { { "Control_Unit.sv" "cud" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic Control_Unit:CU\|Control_Unit_Decoder:cud\|PC_Logic:pc_logic " "Elaborating entity \"PC_Logic\" for hierarchy \"Control_Unit:CU\|Control_Unit_Decoder:cud\|PC_Logic:pc_logic\"" {  } { { "Control_Unit_Decoder.sv" "pc_logic" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Control_Unit:CU\|Control_Unit_Decoder:cud\|Main_Decoder:main_decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Control_Unit:CU\|Control_Unit_Decoder:cud\|Main_Decoder:main_decoder\"" {  } { { "Control_Unit_Decoder.sv" "main_decoder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Control_Unit:CU\|Control_Unit_Decoder:cud\|ALU_Decoder:alu_decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Control_Unit:CU\|Control_Unit_Decoder:cud\|ALU_Decoder:alu_decoder\"" {  } { { "Control_Unit_Decoder.sv" "alu_decoder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(41) " "Verilog HDL assignment warning at ALU_Decoder.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(45) " "Verilog HDL assignment warning at ALU_Decoder.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(52) " "Verilog HDL assignment warning at ALU_Decoder.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(56) " "Verilog HDL assignment warning at ALU_Decoder.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(63) " "Verilog HDL assignment warning at ALU_Decoder.sv(63): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(67) " "Verilog HDL assignment warning at ALU_Decoder.sv(67): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(74) " "Verilog HDL assignment warning at ALU_Decoder.sv(74): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALU_Decoder.sv(78) " "Verilog HDL assignment warning at ALU_Decoder.sv(78): truncated value with size 32 to match size of target (2)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.sv(39) " "Verilog HDL Case Statement warning at ALU_Decoder.sv(39): case item expression covers a value already covered by a previous case item" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.sv(50) " "Verilog HDL Case Statement warning at ALU_Decoder.sv(50): case item expression covers a value already covered by a previous case item" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.sv(61) " "Verilog HDL Case Statement warning at ALU_Decoder.sv(61): case item expression covers a value already covered by a previous case item" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control ALU_Decoder.sv(13) " "Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_w ALU_Decoder.sv(13) " "Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable \"flag_w\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ALU_Decoder.sv(13) " "SystemVerilog RTL Coding error at ALU_Decoder.sv(13): always_comb construct does not infer purely combinational logic." {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1686809434677 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_w\[0\] ALU_Decoder.sv(13) " "Inferred latch for \"flag_w\[0\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_w\[1\] ALU_Decoder.sv(13) " "Inferred latch for \"flag_w\[1\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[0\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[1\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 "|ARMV4_Processor|Control_Unit:CU|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Control_Unit:CU\|Control_Unit_Decoder:cud\|ALU_Decoder:alu_decoder " "Can't elaborate user hierarchy \"Control_Unit:CU\|Control_Unit_Decoder:cud\|ALU_Decoder:alu_decoder\"" {  } { { "Control_Unit_Decoder.sv" "alu_decoder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 20 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686809434677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg " "Generated suppressed messages file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686809434785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 15 00:10:34 2023 " "Processing ended: Thu Jun 15 00:10:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686809434785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686809434785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686809434785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686809434785 ""}
