# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../hdl/inc/trigger_src" -i "../../../../hdl/bundles/mDOM_trig_bundle" -i "../../../../hdl/bundles/mDOM_wvb_conf_bundle" -i "../../../../hdl/bundles/mDOM_wvb_hdr_bundle_0" -i "../../../../hdl/bundles/mDOM_wvb_hdr_bundle_1" -i "../../../../hdl/bundles/mDOM_wvb_hdr_bundle_2" -i "../../../../hdl/bundles/mDOM_bsum_bundle" -i "../../../../hdl/rev_num" -i "../../../../hdl/bundles/mDOM_wvb_hdr_bundle_3" --include "../../../../mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz" --include "../../../../mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz" --include "../../../../mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/FIFO_256_72/sim/FIFO_256_72.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_1024_22/sim/BUFFER_1024_22.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/sim/FIFO_512_108.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/sim/BUFFER_2048_22.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/sim/DIST_BUFFER_32_22.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/sim/DIST_BUFFER_128_12.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES_selectio_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES_selectio_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/sim/FIFO_1024_16.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/PULSER_OUT_DIFF/PULSER_OUT_DIFF_selectio_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/PULSER_OUT_DIFF/PULSER_OUT_DIFF.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT_selectio_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/HBUF_DDR3_PG/sim/HBUF_DDR3_PG.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/HBUF_RDOUT_DPRAM/sim/HBUF_RDOUT_DPRAM.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/sim/DIRECT_RDOUT_DPRAM.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/sim/XDOM_DDR3_PG.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/sim/FIFO_2048_32.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_clk_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz_clk_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz_clk_wiz.v" \
"../../../../mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz.v" \
"../../../../hdl/DDR3/DDR3_DPRAM_transfer.v" \
"../../../../hdl/DDR3/DDR3_pg_transfer_ctrl.v" \
"../../../../hdl/DDR3/DDR3_pg_transfer_mux.v" \
"../../../../hdl/adc3424_clk_IO/adc3424_clk_IO.v" \
"../../../../hdl/adc_discr_channel/adc_discr_channel.v" \
"../../../../hdl/afe_pulser/afe_pulser.v" \
"../../../../hdl/cmp/cmp.v" \
"../../../../hdl/crc16_64b_parallel/crc16_64b_parallel.v" \
"../../../../hdl/crc16_8b_parallel/crc16_8b_parallel.v" \
"../../../../hdl/crs_master/crs_master.v" \
"../../../../hdl/delay/delay.v" \
"../../../../hdl/delay/delay_n.v" \
"../../../../hdl/delay/delay_one.v" \
"../../../../hdl/rollingsum/deviation_detector.v" \
"../../../../hdl/discr_scaler/discr_scaler.v" \
"../../../../hdl/err_mngr/err_mngr.v" \
"../../../../hdl/fpga_temp_sync/fpga_temp_sync.v" \
"../../../../hdl/ft232r_hs/ft232r_hs.v" \
"../../../../hdl/ft232r_proc_buffered/ft232r_proc_buffered.v" \
"../../../../hdl/global_trigger/global_trigger.v" \
"../../../../hdl/hbuf_ctrl/hbuf_ctrl.v" \
"../../../../hdl/i2c_byte/i2c_byte.v" \
"../../../../hdl/i2c_master/i2c_master.v" \
"../../../../hdl/icm_time_transfer/icm_ltc_des.v" \
"../../../../hdl/icm_time_transfer/icm_time_transfer.v" \
"../../../../hdl/discr_scaler/inhibit_generator_1b.v" \
"../../../../hdl/discr_scaler/inhibit_generator_8b.v" \
"../../../../hdl/iter_integer_linear_cal/iter_integer_linear_calc.v" \
"../../../../hdl/knight_rider/knight_rider.v" \
"../../../../hdl/local_coincidence/local_coincidence.v" \
"../../../../hdl/local_time_counter/local_time_counter.v" \
"../../../../hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_in.v" \
"../../../../hdl/bundles/mDOM_bsum_bundle/mDOM_bsum_bundle_fan_out.v" \
"../../../../hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v" \
"../../../../hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_out.v" \
"../../../../hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v" \
"../../../../hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_out.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_1/mDOM_wvb_hdr_bundle_1_fan_in.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_1/mDOM_wvb_hdr_bundle_1_fan_out.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_2/mDOM_wvb_hdr_bundle_2_fan_in.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_2/mDOM_wvb_hdr_bundle_2_fan_out.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_in.v" \
"../../../../hdl/bundles/mDOM_wvb_hdr_bundle_3/mDOM_wvb_hdr_bundle_3_fan_out.v" \
"../../../../hdl/mdom_trigger/mdom_trigger.v" \
"../../../../hdl/mdommb_fw_rev1_top.v" \
"../../../../hdl/n_channel_mux/n_channel_mux.v" \
"../../../../hdl/negedge_detector/negedge_detector.v" \
"../../../../hdl/one_shot/one_shot.v" \
"../../../../hdl/periodic_trigger_gen/periodic_trigger_gen.v" \
"../../../../hdl/posedge_counter/posedge_counter.v" \
"../../../../hdl/posedge_detector/posedge_detector.v" \
"../../../../hdl/pretrigger_buffer/pretrigger_buffer.v" \
"../../../../hdl/pulse_extender/pulse_extender.v" \
"../../../../hdl/rollingsum/rollingsum_lutram.v" \
"../../../../hdl/rs232_des/rs232_des.v" \
"../../../../hdl/rs232_ser/rs232_ser.v" \
"../../../../hdl/serial_ck/serial_ck.v" \
"../../../../hdl/serial_rx/serial_rx.v" \
"../../../../hdl/serial_tx/serial_tx.v" \
"../../../../hdl/spi_master/spi_master.v" \
"../../../../hdl/sync/sync.v" \
"../../../../hdl/task_reg/task_reg.v" \
"../../../../hdl/uart_proc_hs/uart_proc_hs.v" \
"../../../../hdl/waveform_acquisition/waveform_acquisition.v" \
"../../../../hdl/waveform_buffer/waveform_buffer.v" \
"../../../../hdl/waveform_buffer_storage/waveform_buffer_storage.v" \
"../../../../hdl/waveform_buffer/wvb_overflow_ctrl.v" \
"../../../../hdl/waveform_buffer/wvb_rd_addr_ctrl.v" \
"../../../../hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_0.v" \
"../../../../hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_1.v" \
"../../../../hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_2.v" \
"../../../../hdl/wvb_reader/wvb_reader.v" \
"../../../../hdl/wvb_wr_ctrl/wvb_wr_ctrl.v" \
"../../../../hdl/xdom/xdom.v" \
"../../../../sim/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
