Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Temp_lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Temp_lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Temp_lcd"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Temp_lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/second/ByteModule.vhd" in Library work.
Architecture behavioral of Entity bytemodule is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/BusController.vhd" in Library work.
Architecture behavioral of Entity buscontroller is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/doble_dabble_module.vhd" in Library work.
Architecture behavioral of Entity double_dabble is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/Interpreter.vhd" in Library work.
Architecture combinational of Entity interpreter is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/Temp_lcd.vhf" in Library work.
Entity <temp_lcd> compiled.
Entity <temp_lcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Temp_lcd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ByteModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BusController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <double_dabble> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Interpreter> in library <work> (architecture <combinational>).

Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Temp_lcd> in library <work> (Architecture <behavioral>).
    Set user-defined property "DRIVE =  12" for instance <XLXI_4> in unit <Temp_lcd>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_4> in unit <Temp_lcd>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_4> in unit <Temp_lcd>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_4> in unit <Temp_lcd>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_4> in unit <Temp_lcd>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/second/Temp_lcd.vhf" line 263: Instantiating black box module <LCDWrite>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/second/Temp_lcd.vhf" line 297: Instantiating black box module <RotaryEnc>.
Entity <Temp_lcd> analyzed. Unit <Temp_lcd> generated.

Analyzing Entity <ByteModule> in library <work> (Architecture <behavioral>).
Entity <ByteModule> analyzed. Unit <ByteModule> generated.

Analyzing Entity <BusController> in library <work> (Architecture <behavioral>).
Entity <BusController> analyzed. Unit <BusController> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/lab/Desktop/second/Controller.vhd" line 139: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <delay_flag>
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <double_dabble> in library <work> (Architecture <behavioral>).
Entity <double_dabble> analyzed. Unit <double_dabble> generated.

Analyzing Entity <Interpreter> in library <work> (Architecture <combinational>).
Entity <Interpreter> analyzed. Unit <Interpreter> generated.

Analyzing Entity <LCD> in library <work> (Architecture <behavioral>).
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ByteModule>.
    Related source file is "C:/Users/lab/Desktop/second/ByteModule.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | n                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <Bit_out>.
    Found 3-bit up counter for signal <byte_cnt>.
    Found 8-bit register for signal <tmp_byte>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ByteModule> synthesized.


Synthesizing Unit <BusController>.
    Related source file is "C:/Users/lab/Desktop/second/BusController.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | n                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_out>.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <BusController> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/lab/Desktop/second/Controller.vhd".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 37                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | reset_slave                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <frequence>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 28                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | frequence$not0000         (positive)           |
    | Power Up State     | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Data_out>.
    Found 8-bit register for signal <Byte_out>.
    Found 1-bit register for signal <delay_flag>.
    Found 8-bit register for signal <first_byte>.
    Found 32-bit down counter for signal <freq_cnt>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <Controller> synthesized.


Synthesizing Unit <double_dabble>.
    Related source file is "C:/Users/lab/Desktop/second/doble_dabble_module.vhd".
    Found 5-bit comparator greater for signal <jds_3$cmp_gt0000> created at line 54.
    Found 5-bit comparator greater for signal <jds_3$cmp_gt0001> created at line 54.
    Found 5-bit comparator greater for signal <jds_3$cmp_gt0002> created at line 54.
    Found 5-bit comparator greater for signal <jds_3$cmp_gt0003> created at line 54.
    Found 4-bit adder for signal <jds_3_0$add0000> created at line 55.
    Found 4-bit adder for signal <jds_3_0$add0001> created at line 55.
    Found 4-bit adder for signal <jds_3_0$add0002> created at line 55.
    Found 4-bit adder for signal <jds_3_0$add0003> created at line 55.
    Found 5-bit comparator greater for signal <jds_7$cmp_gt0000> created at line 58.
    Found 4-bit adder for signal <jds_7_4$add0000> created at line 59.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <double_dabble> synthesized.


Synthesizing Unit <Interpreter>.
    Related source file is "C:/Users/lab/Desktop/second/Interpreter.vhd".
WARNING:Xst:647 - Input <DATA<14:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit adder for signal <VALUE$addsub0000>.
    Found 7-bit addsub for signal <VALUE$share0000>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Interpreter> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "C:/Users/lab/Desktop/second/LCD.vhd".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 32                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | busy                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Byte>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <LCD> synthesized.


Synthesizing Unit <Temp_lcd>.
    Related source file is "C:/Users/lab/Desktop/second/Temp_lcd.vhf".
WARNING:Xst:653 - Signal <XLXI_22_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_Cursor_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_22_Blink_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Temp_lcd> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 5
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit down counter                                   : 1
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 1
 8-bit register                                        : 4
# Comparators                                          : 5
 5-bit comparator greater                              : 5
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <XLXI_24/state/FSM> on signal <state[1:21]> with one-hot encoding.
-------------------------------------
 State      | Encoding
-------------------------------------
 busy       | 000000000000000000001
 clear      | 000000000000000000010
 clear_b    | 000000000000000000100
 sign_state | 000000000000000001000
 sign_b     | 000000000000000010000
 s_state    | 000000000000000100000
 s_b        | 000000000000001000000
 d_state    | 000000000000010000000
 d_b        | 000000000000100000000
 j_state    | 000000000001000000000
 j_b        | 000000000010000000000
 dot        | 000000000100000000000
 dot_b      | 000000001000000000000
 half_state | 000000010000000000000
 half_b     | 000000100000000000000
 deg        | 000001000000000000000
 deg_b      | 000010000000000000000
 c          | 000100000000000000000
 c_b        | 001000000000000000000
 home       | 010000000000000000000
 home_b     | 100000000000000000000
-------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <XLXI_5/frequence/FSM> on signal <frequence[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0100  | 01
 0010  | 11
 1000  | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_5/state/FSM> on signal <state[1:24]> with one-hot encoding.
--------------------------------------------
 State          | Encoding
--------------------------------------------
 reset_slave    | 000000000000000000000001
 reset_slave_b  | 000000000000000000000010
 presence       | 000000000000000000000100
 skip           | 000000000000000000001000
 skip_b         | 000000000000000000010000
 convert        | 000000000000000000100000
 convert_b      | 000000000000000001000000
 convert_wait   | 000000000000000010000000
 convert_wait_b | 000000000000000100000000
 convert_check  | 000000000000001000000000
 reset2         | 000000000000010000000000
 reset2_b       | 000000000000100000000000
 presence2      | 000000000001000000000000
 skip2          | 000000000010000000000000
 skip2_b        | 000000000100000000000000
 read_cmd       | 000000001000000000000000
 read_cmd_b     | 000000010000000000000000
 scr1           | 000000100000000000000000
 scr1_b         | 000001000000000000000000
 scr1_save      | 000010000000000000000000
 scr2           | 000100000000000000000000
 scr2_b         | 001000000000000000000000
 delay          | 100000000000000000000000
 finish         | 010000000000000000000000
--------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_3/state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 n     | 000000000001
 i1    | 000000000010
 i2    | 000000010000
 i3    | 000000100000
 i4    | 000001000000
 w1    | 000000001000
 w2    | 000010000000
 w3    | 000100000000
 r1    | 000000000100
 r2    | 001000000000
 r3    | 010000000000
 r4    | 100000000000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 n     | 000000001
 ws    | 000000100
 wb    | 000001000
 wc    | 000100000
 we    | 000010000
 rs    | 000000010
 rb    | 001000000
 rc    | 100000000
 re    | 010000000
--------------------
Reading core <LCDWrite.ngc>.
Reading core <RotaryEnc.ngc>.
Loading core <LCDWrite> for timing and area information for instance <XLXI_22>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_26>.
WARNING:Xst:1710 - FF/Latch <Byte_out_0> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Data_out_9> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Data_out_10> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Data_out_11> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Data_out_12> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Data_out_13> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Data_out_14> of sequential type is unconnected in block <XLXI_5>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 5
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit down counter                                   : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 5
 5-bit comparator greater                              : 5
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Byte_out_0> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Byte_out_3> in Unit <Controller> is equivalent to the following FF/Latch, which will be removed : <Byte_out_7> 
INFO:Xst:2261 - The FF/Latch <Byte_out_1> in Unit <Controller> is equivalent to the following 2 FFs/Latches, which will be removed : <Byte_out_4> <Byte_out_5> 

Optimizing unit <Temp_lcd> ...

Optimizing unit <ByteModule> ...

Optimizing unit <BusController> ...

Optimizing unit <Controller> ...

Optimizing unit <double_dabble> ...

Optimizing unit <Interpreter> ...

Optimizing unit <LCD> ...
WARNING:Xst:2677 - Node <XLXI_5/Data_out_14> of sequential type is unconnected in block <Temp_lcd>.
WARNING:Xst:2677 - Node <XLXI_5/Data_out_13> of sequential type is unconnected in block <Temp_lcd>.
WARNING:Xst:2677 - Node <XLXI_5/Data_out_12> of sequential type is unconnected in block <Temp_lcd>.
WARNING:Xst:2677 - Node <XLXI_5/Data_out_11> of sequential type is unconnected in block <Temp_lcd>.
WARNING:Xst:2677 - Node <XLXI_5/Data_out_10> of sequential type is unconnected in block <Temp_lcd>.
WARNING:Xst:2677 - Node <XLXI_5/Data_out_9> of sequential type is unconnected in block <Temp_lcd>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Temp_lcd, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <Res_Rst/prevDIn> in Unit <XLXI_22> is equivalent to the following FF/Latch : <Res_Rst/prevDIn_1> 
INFO:Xst:2260 - The FF/Latch <Res_Rst/prevDIn> in Unit <XLXI_22> is equivalent to the following FF/Latch : <Res_Rst/prevDIn_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 159
 Flip-Flops                                            : 159

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Temp_lcd.ngr
Top Level Output File Name         : Temp_lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 603
#      GND                         : 3
#      INV                         : 39
#      LUT1                        : 43
#      LUT2                        : 80
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 51
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 175
#      LUT4_D                      : 6
#      LUT4_L                      : 13
#      MUXCY                       : 80
#      MUXF5                       : 26
#      MUXF6                       : 1
#      OR2                         : 1
#      VCC                         : 3
#      XORCY                       : 75
# FlipFlops/Latches                : 263
#      FD                          : 53
#      FDC                         : 16
#      FDE                         : 74
#      FDR                         : 50
#      FDRE                        : 10
#      FDRS                        : 3
#      FDRSE                       : 3
#      FDS                         : 32
#      FDS_1                       : 7
#      FDSE                        : 14
#      FDSE_1                      : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      IOBUF                       : 5
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      238  out of   4656     5%  
 Number of Slice Flip Flops:            263  out of   9312     2%  
 Number of 4 input LUTs:                416  out of   9312     4%  
    Number used as logic:               414
    Number used as Shift registers:       2
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 265   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+------------------------+-------+
Control Signal                                  | Buffer(FF name)        | Load  |
------------------------------------------------+------------------------+-------+
XLXI_3/state_FSM_FFd12(XLXI_3/state_FSM_FFd12:Q)| NONE(XLXI_3/cnt_0)     | 16    |
------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.391ns (Maximum Frequency: 64.973MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 7.228ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 15.391ns (frequency: 64.973MHz)
  Total number of paths / destination ports: 5326 / 467
-------------------------------------------------------------------------
Delay:               7.695ns (Levels of Logic = 7)
  Source:            XLXI_5/Data_out_3 (FF)
  Destination:       XLXI_24/Byte_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: XLXI_5/Data_out_3 to XLXI_24/Byte_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.514   0.721  XLXI_5/Data_out_3 (XLXI_5/Data_out_3)
     LUT4_L:I0->LO         1   0.612   0.103  XLXI_23/VALUE<6>2_SW0 (N54)
     LUT4:I3->O            1   0.612   0.360  XLXI_23/VALUE<6>2 (XLXI_23/VALUE<6>_bdd0)
     LUT4:I3->O           16   0.612   0.948  XLXI_23/VALUE<6>1 (XLXN_194<6>)
     LUT4:I1->O            2   0.612   0.449  XLXI_21/D<0>71 (XLXI_21/D<0>_bdd2)
     LUT3:I1->O            1   0.612   0.000  XLXI_21/D<0>_G (N94)
     MUXF5:I1->O           2   0.278   0.383  XLXI_21/D<0> (XLXN_184<0>)
     LUT4:I3->O            1   0.612   0.000  XLXI_24/Byte_mux0004<3>301 (XLXI_24/Byte_mux0004<3>30)
     FDS_1:D                   0.268          XLXI_24/Byte_4
    ----------------------------------------
    Total                      7.695ns (4.732ns logic, 2.963ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 2)
  Source:            rot_a (PAD)
  Destination:       XLXI_26/Mshreg_regRotary_0 (FF)
  Destination Clock: CLK rising

  Data Path: rot_a to XLXI_26/Mshreg_regRotary_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  rot_a_IBUF (rot_a_IBUF)
     begin scope: 'XLXI_26'
     SRL16:D                   0.366          Mshreg_regRotary_0
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 54 / 13
-------------------------------------------------------------------------
Offset:              7.228ns (Levels of Logic = 5)
  Source:            XLXI_1/byte_cnt_0 (FF)
  Destination:       DS18S20 (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/byte_cnt_0 to DS18S20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.849  XLXI_1/byte_cnt_0 (XLXI_1/byte_cnt_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_1/Mmux_Bit_out_4 (XLXI_1/Mmux_Bit_out_4)
     MUXF5:I1->O           1   0.278   0.000  XLXI_1/Mmux_Bit_out_3_f5 (XLXI_1/Mmux_Bit_out_3_f5)
     MUXF6:I1->O           1   0.451   0.357  XLXI_1/Mmux_Bit_out_2_f6 (XLXN_1)
     MUXF5:S->O            1   0.641   0.357  XLXI_3/Bus_out_f5 (XLXN_142)
     IOBUF:T->IO               3.169          XLXI_4 (DS18S20)
    ----------------------------------------
    Total                      7.228ns (5.665ns logic, 1.563ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.68 secs
 
--> 

Total memory usage is 223576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    5 (   0 filtered)

