verilog xil_defaultlib --include "../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ipshared/ec67/hdl" --include "../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ipshared/8c62/hdl" --include "../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_processing_system7_0_0" --include "../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ipshared/c923" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_processing_system7_0_0/sim/SCS_ST_TEST_processing_system7_0_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_xlconcat_0_0/sim/SCS_ST_TEST_xlconcat_0_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_clk_wiz_0_0/SCS_ST_TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_clk_wiz_0_0/SCS_ST_TEST_clk_wiz_0_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_xlconcat_1_0/sim/SCS_ST_TEST_xlconcat_1_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_xbar_0/sim/SCS_ST_TEST_xbar_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_clk_wiz_1_0/SCS_ST_TEST_clk_wiz_1_0_clk_wiz.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_clk_wiz_1_0/SCS_ST_TEST_clk_wiz_1_0.v" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_auto_pc_0/sim/SCS_ST_TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
