
../repos/coreutils/src/date:     file format elf32-littlearm


Disassembly of section .init:

00011214 <.init>:
   11214:	push	{r3, lr}
   11218:	bl	115b8 <__snprintf_chk@plt+0x48>
   1121c:	pop	{r3, pc}

Disassembly of section .plt:

00011220 <calloc@plt-0x14>:
   11220:	push	{lr}		; (str lr, [sp, #-4]!)
   11224:	ldr	lr, [pc, #4]	; 11230 <calloc@plt-0x4>
   11228:	add	lr, pc, lr
   1122c:	ldr	pc, [lr, #8]!
   11230:	ldrdeq	r3, [r2], -r0

00011234 <calloc@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #143360	; 0x23000
   1123c:	ldr	pc, [ip, #3536]!	; 0xdd0

00011240 <fputs_unlocked@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #143360	; 0x23000
   11248:	ldr	pc, [ip, #3528]!	; 0xdc8

0001124c <raise@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #143360	; 0x23000
   11254:	ldr	pc, [ip, #3520]!	; 0xdc0

00011258 <gmtime_r@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #143360	; 0x23000
   11260:	ldr	pc, [ip, #3512]!	; 0xdb8

00011264 <__getdelim@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #143360	; 0x23000
   1126c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011270 <strcmp@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #143360	; 0x23000
   11278:	ldr	pc, [ip, #3496]!	; 0xda8

0001127c <mktime@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #143360	; 0x23000
   11284:	ldr	pc, [ip, #3488]!	; 0xda0

00011288 <fflush@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #143360	; 0x23000
   11290:	ldr	pc, [ip, #3480]!	; 0xd98

00011294 <free@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #143360	; 0x23000
   1129c:	ldr	pc, [ip, #3472]!	; 0xd90

000112a0 <clock_gettime@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #143360	; 0x23000
   112a8:	ldr	pc, [ip, #3464]!	; 0xd88

000112ac <_exit@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #143360	; 0x23000
   112b4:	ldr	pc, [ip, #3456]!	; 0xd80

000112b8 <memcpy@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #143360	; 0x23000
   112c0:	ldr	pc, [ip, #3448]!	; 0xd78

000112c4 <mbsinit@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #143360	; 0x23000
   112cc:	ldr	pc, [ip, #3440]!	; 0xd70

000112d0 <time@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #143360	; 0x23000
   112d8:	ldr	pc, [ip, #3432]!	; 0xd68

000112dc <memcmp@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #143360	; 0x23000
   112e4:	ldr	pc, [ip, #3424]!	; 0xd60

000112e8 <dcgettext@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #143360	; 0x23000
   112f0:	ldr	pc, [ip, #3416]!	; 0xd58

000112f4 <realloc@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #143360	; 0x23000
   112fc:	ldr	pc, [ip, #3408]!	; 0xd50

00011300 <localtime_r@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #143360	; 0x23000
   11308:	ldr	pc, [ip, #3400]!	; 0xd48

0001130c <textdomain@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #143360	; 0x23000
   11314:	ldr	pc, [ip, #3392]!	; 0xd40

00011318 <iswprint@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #143360	; 0x23000
   11320:	ldr	pc, [ip, #3384]!	; 0xd38

00011324 <tzset@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #143360	; 0x23000
   1132c:	ldr	pc, [ip, #3376]!	; 0xd30

00011330 <fwrite@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #143360	; 0x23000
   11338:	ldr	pc, [ip, #3368]!	; 0xd28

0001133c <lseek64@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #143360	; 0x23000
   11344:	ldr	pc, [ip, #3360]!	; 0xd20

00011348 <__ctype_get_mb_cur_max@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #143360	; 0x23000
   11350:	ldr	pc, [ip, #3352]!	; 0xd18

00011354 <__fpending@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #143360	; 0x23000
   1135c:	ldr	pc, [ip, #3344]!	; 0xd10

00011360 <mbrtowc@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #143360	; 0x23000
   11368:	ldr	pc, [ip, #3336]!	; 0xd08

0001136c <error@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #143360	; 0x23000
   11374:	ldr	pc, [ip, #3328]!	; 0xd00

00011378 <getenv@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #143360	; 0x23000
   11380:	ldr	pc, [ip, #3320]!	; 0xcf8

00011384 <malloc@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #143360	; 0x23000
   1138c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011390 <settimeofday@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #143360	; 0x23000
   11398:	ldr	pc, [ip, #3304]!	; 0xce8

0001139c <__libc_start_main@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #143360	; 0x23000
   113a4:	ldr	pc, [ip, #3296]!	; 0xce0

000113a8 <strftime@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #143360	; 0x23000
   113b0:	ldr	pc, [ip, #3288]!	; 0xcd8

000113b4 <__vfprintf_chk@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #143360	; 0x23000
   113bc:	ldr	pc, [ip, #3280]!	; 0xcd0

000113c0 <__freading@plt>:
   113c0:	add	ip, pc, #0, 12
   113c4:	add	ip, ip, #143360	; 0x23000
   113c8:	ldr	pc, [ip, #3272]!	; 0xcc8

000113cc <localtime@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #143360	; 0x23000
   113d4:	ldr	pc, [ip, #3264]!	; 0xcc0

000113d8 <__ctype_tolower_loc@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #143360	; 0x23000
   113e0:	ldr	pc, [ip, #3256]!	; 0xcb8

000113e4 <__ctype_toupper_loc@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #143360	; 0x23000
   113ec:	ldr	pc, [ip, #3248]!	; 0xcb0

000113f0 <__gmon_start__@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #143360	; 0x23000
   113f8:	ldr	pc, [ip, #3240]!	; 0xca8

000113fc <getopt_long@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #143360	; 0x23000
   11404:	ldr	pc, [ip, #3232]!	; 0xca0

00011408 <__ctype_b_loc@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #143360	; 0x23000
   11410:	ldr	pc, [ip, #3224]!	; 0xc98

00011414 <exit@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #143360	; 0x23000
   1141c:	ldr	pc, [ip, #3216]!	; 0xc90

00011420 <strlen@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #143360	; 0x23000
   11428:	ldr	pc, [ip, #3208]!	; 0xc88

0001142c <strchr@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #143360	; 0x23000
   11434:	ldr	pc, [ip, #3200]!	; 0xc80

00011438 <setenv@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #143360	; 0x23000
   11440:	ldr	pc, [ip, #3192]!	; 0xc78

00011444 <__errno_location@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #143360	; 0x23000
   1144c:	ldr	pc, [ip, #3184]!	; 0xc70

00011450 <__sprintf_chk@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #143360	; 0x23000
   11458:	ldr	pc, [ip, #3176]!	; 0xc68

0001145c <__cxa_atexit@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #143360	; 0x23000
   11464:	ldr	pc, [ip, #3168]!	; 0xc60

00011468 <clock_getres@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #143360	; 0x23000
   11470:	ldr	pc, [ip, #3160]!	; 0xc58

00011474 <memset@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #143360	; 0x23000
   1147c:	ldr	pc, [ip, #3152]!	; 0xc50

00011480 <clock_settime@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #143360	; 0x23000
   11488:	ldr	pc, [ip, #3144]!	; 0xc48

0001148c <__printf_chk@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #143360	; 0x23000
   11494:	ldr	pc, [ip, #3136]!	; 0xc40

00011498 <fileno@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #143360	; 0x23000
   114a0:	ldr	pc, [ip, #3128]!	; 0xc38

000114a4 <__fprintf_chk@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #143360	; 0x23000
   114ac:	ldr	pc, [ip, #3120]!	; 0xc30

000114b0 <fclose@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #143360	; 0x23000
   114b8:	ldr	pc, [ip, #3112]!	; 0xc28

000114bc <fseeko64@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #143360	; 0x23000
   114c4:	ldr	pc, [ip, #3104]!	; 0xc20

000114c8 <__overflow@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #143360	; 0x23000
   114d0:	ldr	pc, [ip, #3096]!	; 0xc18

000114d4 <setlocale@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #143360	; 0x23000
   114dc:	ldr	pc, [ip, #3088]!	; 0xc10

000114e0 <putenv@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #143360	; 0x23000
   114e8:	ldr	pc, [ip, #3080]!	; 0xc08

000114ec <strrchr@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #143360	; 0x23000
   114f4:	ldr	pc, [ip, #3072]!	; 0xc00

000114f8 <nl_langinfo@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #143360	; 0x23000
   11500:	ldr	pc, [ip, #3064]!	; 0xbf8

00011504 <fputc@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #143360	; 0x23000
   1150c:	ldr	pc, [ip, #3056]!	; 0xbf0

00011510 <timegm@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #143360	; 0x23000
   11518:	ldr	pc, [ip, #3048]!	; 0xbe8

0001151c <fopen64@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #143360	; 0x23000
   11524:	ldr	pc, [ip, #3040]!	; 0xbe0

00011528 <bindtextdomain@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #143360	; 0x23000
   11530:	ldr	pc, [ip, #3032]!	; 0xbd8

00011534 <__xstat64@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #143360	; 0x23000
   1153c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011540 <unsetenv@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #143360	; 0x23000
   11548:	ldr	pc, [ip, #3016]!	; 0xbc8

0001154c <fputs@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #143360	; 0x23000
   11554:	ldr	pc, [ip, #3008]!	; 0xbc0

00011558 <strncmp@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #143360	; 0x23000
   11560:	ldr	pc, [ip, #3000]!	; 0xbb8

00011564 <abort@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #143360	; 0x23000
   1156c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011570 <__snprintf_chk@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #143360	; 0x23000
   11578:	ldr	pc, [ip, #2984]!	; 0xba8

Disassembly of section .text:

0001157c <.text>:
   1157c:	mov	fp, #0
   11580:	mov	lr, #0
   11584:	pop	{r1}		; (ldr r1, [sp], #4)
   11588:	mov	r2, sp
   1158c:	push	{r2}		; (str r2, [sp, #-4]!)
   11590:	push	{r0}		; (str r0, [sp, #-4]!)
   11594:	ldr	ip, [pc, #16]	; 115ac <__snprintf_chk@plt+0x3c>
   11598:	push	{ip}		; (str ip, [sp, #-4]!)
   1159c:	ldr	r0, [pc, #12]	; 115b0 <__snprintf_chk@plt+0x40>
   115a0:	ldr	r3, [pc, #12]	; 115b4 <__snprintf_chk@plt+0x44>
   115a4:	bl	1139c <__libc_start_main@plt>
   115a8:	bl	11564 <abort@plt>
   115ac:	andeq	r1, r2, r0, asr #1
   115b0:	andeq	r1, r1, r4, asr fp
   115b4:	andeq	r1, r2, r0, rrx
   115b8:	ldr	r3, [pc, #20]	; 115d4 <__snprintf_chk@plt+0x64>
   115bc:	ldr	r2, [pc, #20]	; 115d8 <__snprintf_chk@plt+0x68>
   115c0:	add	r3, pc, r3
   115c4:	ldr	r2, [r3, r2]
   115c8:	cmp	r2, #0
   115cc:	bxeq	lr
   115d0:	b	113f0 <__gmon_start__@plt>
   115d4:	andeq	r3, r2, r8, lsr sl
   115d8:	andeq	r0, r0, r4, lsr #2
   115dc:	ldr	r0, [pc, #24]	; 115fc <__snprintf_chk@plt+0x8c>
   115e0:	ldr	r3, [pc, #24]	; 11600 <__snprintf_chk@plt+0x90>
   115e4:	cmp	r3, r0
   115e8:	bxeq	lr
   115ec:	ldr	r3, [pc, #16]	; 11604 <__snprintf_chk@plt+0x94>
   115f0:	cmp	r3, #0
   115f4:	bxeq	lr
   115f8:	bx	r3
   115fc:	andeq	r5, r3, r0, lsl #3
   11600:	andeq	r5, r3, r0, lsl #3
   11604:	andeq	r0, r0, r0
   11608:	ldr	r0, [pc, #36]	; 11634 <__snprintf_chk@plt+0xc4>
   1160c:	ldr	r1, [pc, #36]	; 11638 <__snprintf_chk@plt+0xc8>
   11610:	sub	r1, r1, r0
   11614:	asr	r1, r1, #2
   11618:	add	r1, r1, r1, lsr #31
   1161c:	asrs	r1, r1, #1
   11620:	bxeq	lr
   11624:	ldr	r3, [pc, #16]	; 1163c <__snprintf_chk@plt+0xcc>
   11628:	cmp	r3, #0
   1162c:	bxeq	lr
   11630:	bx	r3
   11634:	andeq	r5, r3, r0, lsl #3
   11638:	andeq	r5, r3, r0, lsl #3
   1163c:	andeq	r0, r0, r0
   11640:	push	{r4, lr}
   11644:	ldr	r4, [pc, #24]	; 11664 <__snprintf_chk@plt+0xf4>
   11648:	ldrb	r3, [r4]
   1164c:	cmp	r3, #0
   11650:	popne	{r4, pc}
   11654:	bl	115dc <__snprintf_chk@plt+0x6c>
   11658:	mov	r3, #1
   1165c:	strb	r3, [r4]
   11660:	pop	{r4, pc}
   11664:	andeq	r5, r3, r4, lsr #3
   11668:	b	11608 <__snprintf_chk@plt+0x98>
   1166c:	push	{fp, lr}
   11670:	mov	fp, sp
   11674:	sub	sp, sp, #56	; 0x38
   11678:	mov	r4, r0
   1167c:	cmp	r0, #0
   11680:	bne	11b10 <__snprintf_chk@plt+0x5a0>
   11684:	movw	r1, #4371	; 0x1113
   11688:	mov	r0, #0
   1168c:	mov	r2, #5
   11690:	movt	r1, #2
   11694:	bl	112e8 <dcgettext@plt>
   11698:	mov	r1, r0
   1169c:	movw	r0, #20916	; 0x51b4
   116a0:	movt	r0, #3
   116a4:	ldr	r2, [r0]
   116a8:	mov	r0, #1
   116ac:	mov	r3, r2
   116b0:	bl	1148c <__printf_chk@plt>
   116b4:	movw	r1, #4461	; 0x116d
   116b8:	mov	r0, #0
   116bc:	mov	r2, #5
   116c0:	movt	r1, #2
   116c4:	bl	112e8 <dcgettext@plt>
   116c8:	movw	r7, #20892	; 0x519c
   116cc:	movt	r7, #3
   116d0:	ldr	r1, [r7]
   116d4:	bl	11240 <fputs_unlocked@plt>
   116d8:	movw	r1, #9429	; 0x24d5
   116dc:	mov	r0, #0
   116e0:	mov	r2, #5
   116e4:	movt	r1, #2
   116e8:	bl	112e8 <dcgettext@plt>
   116ec:	ldr	r1, [r7]
   116f0:	bl	11240 <fputs_unlocked@plt>
   116f4:	movw	r1, #4532	; 0x11b4
   116f8:	mov	r0, #0
   116fc:	mov	r2, #5
   11700:	movt	r1, #2
   11704:	bl	112e8 <dcgettext@plt>
   11708:	ldr	r1, [r7]
   1170c:	bl	11240 <fputs_unlocked@plt>
   11710:	movw	r1, #4606	; 0x11fe
   11714:	mov	r0, #0
   11718:	mov	r2, #5
   1171c:	movt	r1, #2
   11720:	bl	112e8 <dcgettext@plt>
   11724:	ldr	r1, [r7]
   11728:	bl	11240 <fputs_unlocked@plt>
   1172c:	movw	r1, #4736	; 0x1280
   11730:	mov	r0, #0
   11734:	mov	r2, #5
   11738:	movt	r1, #2
   1173c:	bl	112e8 <dcgettext@plt>
   11740:	ldr	r1, [r7]
   11744:	bl	11240 <fputs_unlocked@plt>
   11748:	movw	r1, #4810	; 0x12ca
   1174c:	mov	r0, #0
   11750:	mov	r2, #5
   11754:	movt	r1, #2
   11758:	bl	112e8 <dcgettext@plt>
   1175c:	ldr	r1, [r7]
   11760:	bl	11240 <fputs_unlocked@plt>
   11764:	movw	r1, #5161	; 0x1429
   11768:	mov	r0, #0
   1176c:	mov	r2, #5
   11770:	movt	r1, #2
   11774:	bl	112e8 <dcgettext@plt>
   11778:	ldr	r1, [r7]
   1177c:	bl	11240 <fputs_unlocked@plt>
   11780:	movw	r1, #5289	; 0x14a9
   11784:	mov	r0, #0
   11788:	mov	r2, #5
   1178c:	movt	r1, #2
   11790:	bl	112e8 <dcgettext@plt>
   11794:	ldr	r1, [r7]
   11798:	bl	11240 <fputs_unlocked@plt>
   1179c:	movw	r1, #5432	; 0x1538
   117a0:	mov	r0, #0
   117a4:	mov	r2, #5
   117a8:	movt	r1, #2
   117ac:	bl	112e8 <dcgettext@plt>
   117b0:	ldr	r1, [r7]
   117b4:	bl	11240 <fputs_unlocked@plt>
   117b8:	movw	r1, #5704	; 0x1648
   117bc:	mov	r0, #0
   117c0:	mov	r2, #5
   117c4:	movt	r1, #2
   117c8:	bl	112e8 <dcgettext@plt>
   117cc:	ldr	r1, [r7]
   117d0:	bl	11240 <fputs_unlocked@plt>
   117d4:	movw	r1, #5777	; 0x1691
   117d8:	mov	r0, #0
   117dc:	mov	r2, #5
   117e0:	movt	r1, #2
   117e4:	bl	112e8 <dcgettext@plt>
   117e8:	ldr	r1, [r7]
   117ec:	bl	11240 <fputs_unlocked@plt>
   117f0:	movw	r1, #5911	; 0x1717
   117f4:	mov	r0, #0
   117f8:	mov	r2, #5
   117fc:	movt	r1, #2
   11800:	bl	112e8 <dcgettext@plt>
   11804:	ldr	r1, [r7]
   11808:	bl	11240 <fputs_unlocked@plt>
   1180c:	movw	r1, #5956	; 0x1744
   11810:	mov	r0, #0
   11814:	mov	r2, #5
   11818:	movt	r1, #2
   1181c:	bl	112e8 <dcgettext@plt>
   11820:	ldr	r1, [r7]
   11824:	bl	11240 <fputs_unlocked@plt>
   11828:	movw	r1, #6010	; 0x177a
   1182c:	mov	r0, #0
   11830:	mov	r2, #5
   11834:	movt	r1, #2
   11838:	bl	112e8 <dcgettext@plt>
   1183c:	ldr	r1, [r7]
   11840:	bl	11240 <fputs_unlocked@plt>
   11844:	movw	r1, #6141	; 0x17fd
   11848:	mov	r0, #0
   1184c:	mov	r2, #5
   11850:	movt	r1, #2
   11854:	bl	112e8 <dcgettext@plt>
   11858:	ldr	r1, [r7]
   1185c:	bl	11240 <fputs_unlocked@plt>
   11860:	movw	r1, #6353	; 0x18d1
   11864:	mov	r0, #0
   11868:	mov	r2, #5
   1186c:	movt	r1, #2
   11870:	bl	112e8 <dcgettext@plt>
   11874:	ldr	r1, [r7]
   11878:	bl	11240 <fputs_unlocked@plt>
   1187c:	movw	r1, #6526	; 0x197e
   11880:	mov	r0, #0
   11884:	mov	r2, #5
   11888:	movt	r1, #2
   1188c:	bl	112e8 <dcgettext@plt>
   11890:	ldr	r1, [r7]
   11894:	bl	11240 <fputs_unlocked@plt>
   11898:	movw	r1, #6690	; 0x1a22
   1189c:	mov	r0, #0
   118a0:	mov	r2, #5
   118a4:	movt	r1, #2
   118a8:	bl	112e8 <dcgettext@plt>
   118ac:	ldr	r1, [r7]
   118b0:	bl	11240 <fputs_unlocked@plt>
   118b4:	movw	r1, #6781	; 0x1a7d
   118b8:	mov	r0, #0
   118bc:	mov	r2, #5
   118c0:	movt	r1, #2
   118c4:	bl	112e8 <dcgettext@plt>
   118c8:	ldr	r1, [r7]
   118cc:	bl	11240 <fputs_unlocked@plt>
   118d0:	movw	r1, #6923	; 0x1b0b
   118d4:	mov	r0, #0
   118d8:	mov	r2, #5
   118dc:	movt	r1, #2
   118e0:	bl	112e8 <dcgettext@plt>
   118e4:	ldr	r1, [r7]
   118e8:	bl	11240 <fputs_unlocked@plt>
   118ec:	movw	r1, #7265	; 0x1c61
   118f0:	mov	r0, #0
   118f4:	mov	r2, #5
   118f8:	movt	r1, #2
   118fc:	bl	112e8 <dcgettext@plt>
   11900:	ldr	r1, [r7]
   11904:	bl	11240 <fputs_unlocked@plt>
   11908:	movw	r1, #7371	; 0x1ccb
   1190c:	mov	r0, #0
   11910:	mov	r2, #5
   11914:	movt	r1, #2
   11918:	bl	112e8 <dcgettext@plt>
   1191c:	ldr	r1, [r7]
   11920:	bl	11240 <fputs_unlocked@plt>
   11924:	movw	r1, #7617	; 0x1dc1
   11928:	mov	r0, #0
   1192c:	mov	r2, #5
   11930:	movt	r1, #2
   11934:	bl	112e8 <dcgettext@plt>
   11938:	ldr	r1, [r7]
   1193c:	bl	11240 <fputs_unlocked@plt>
   11940:	movw	r1, #7776	; 0x1e60
   11944:	mov	r0, #0
   11948:	mov	r2, #5
   1194c:	movt	r1, #2
   11950:	bl	112e8 <dcgettext@plt>
   11954:	ldr	r1, [r7]
   11958:	bl	11240 <fputs_unlocked@plt>
   1195c:	movw	r1, #8104	; 0x1fa8
   11960:	mov	r0, #0
   11964:	mov	r2, #5
   11968:	movt	r1, #2
   1196c:	bl	112e8 <dcgettext@plt>
   11970:	ldr	r1, [r7]
   11974:	bl	11240 <fputs_unlocked@plt>
   11978:	movw	r1, #8382	; 0x20be
   1197c:	mov	r0, #0
   11980:	mov	r2, #5
   11984:	movt	r1, #2
   11988:	bl	112e8 <dcgettext@plt>
   1198c:	ldr	r1, [r7]
   11990:	bl	11240 <fputs_unlocked@plt>
   11994:	movw	r1, #8622	; 0x21ae
   11998:	mov	r0, #0
   1199c:	mov	r2, #5
   119a0:	movt	r1, #2
   119a4:	bl	112e8 <dcgettext@plt>
   119a8:	ldr	r1, [r7]
   119ac:	bl	11240 <fputs_unlocked@plt>
   119b0:	movw	r0, #10600	; 0x2968
   119b4:	mov	r2, #48	; 0x30
   119b8:	mov	r6, sp
   119bc:	movw	r5, #9424	; 0x24d0
   119c0:	movt	r0, #2
   119c4:	movt	r5, #2
   119c8:	add	r1, r0, #32
   119cc:	add	r3, r0, #16
   119d0:	vld1.64	{d18-d19}, [r0], r2
   119d4:	vld1.64	{d16-d17}, [r1]
   119d8:	vld1.64	{d20-d21}, [r3]
   119dc:	add	r1, r6, #32
   119e0:	vldr	d22, [r0]
   119e4:	add	r0, r6, #16
   119e8:	vst1.64	{d16-d17}, [r1]
   119ec:	movw	r1, #9504	; 0x2520
   119f0:	vst1.64	{d20-d21}, [r0]
   119f4:	mov	r0, r6
   119f8:	vst1.64	{d18-d19}, [r0], r2
   119fc:	movt	r1, #2
   11a00:	vstr	d22, [r0]
   11a04:	mov	r0, r5
   11a08:	bl	11270 <strcmp@plt>
   11a0c:	cmp	r0, #0
   11a10:	ldrne	r1, [r6, #8]!
   11a14:	cmpne	r1, #0
   11a18:	bne	11a04 <__snprintf_chk@plt+0x494>
   11a1c:	ldr	r6, [r6, #4]
   11a20:	movw	r1, #9599	; 0x257f
   11a24:	mov	r0, #0
   11a28:	mov	r2, #5
   11a2c:	movt	r1, #2
   11a30:	bl	112e8 <dcgettext@plt>
   11a34:	movw	r2, #9010	; 0x2332
   11a38:	movw	r3, #9622	; 0x2596
   11a3c:	mov	r1, r0
   11a40:	mov	r0, #1
   11a44:	movt	r2, #2
   11a48:	movt	r3, #2
   11a4c:	bl	1148c <__printf_chk@plt>
   11a50:	cmp	r6, #0
   11a54:	mov	r0, #5
   11a58:	mov	r1, #0
   11a5c:	moveq	r6, r5
   11a60:	bl	114d4 <setlocale@plt>
   11a64:	cmp	r0, #0
   11a68:	beq	11aa0 <__snprintf_chk@plt+0x530>
   11a6c:	movw	r1, #9662	; 0x25be
   11a70:	mov	r2, #3
   11a74:	movt	r1, #2
   11a78:	bl	11558 <strncmp@plt>
   11a7c:	cmp	r0, #0
   11a80:	beq	11aa0 <__snprintf_chk@plt+0x530>
   11a84:	movw	r1, #9666	; 0x25c2
   11a88:	mov	r0, #0
   11a8c:	mov	r2, #5
   11a90:	movt	r1, #2
   11a94:	bl	112e8 <dcgettext@plt>
   11a98:	ldr	r1, [r7]
   11a9c:	bl	11240 <fputs_unlocked@plt>
   11aa0:	movw	r1, #9737	; 0x2609
   11aa4:	mov	r0, #0
   11aa8:	mov	r2, #5
   11aac:	movt	r1, #2
   11ab0:	bl	112e8 <dcgettext@plt>
   11ab4:	movw	r2, #9622	; 0x2596
   11ab8:	mov	r1, r0
   11abc:	mov	r0, #1
   11ac0:	mov	r3, r5
   11ac4:	movt	r2, #2
   11ac8:	bl	1148c <__printf_chk@plt>
   11acc:	movw	r1, #9764	; 0x2624
   11ad0:	mov	r0, #0
   11ad4:	mov	r2, #5
   11ad8:	movt	r1, #2
   11adc:	bl	112e8 <dcgettext@plt>
   11ae0:	movw	r3, #8955	; 0x22fb
   11ae4:	mov	r1, r0
   11ae8:	movw	r0, #9532	; 0x253c
   11aec:	cmp	r6, r5
   11af0:	mov	r2, r6
   11af4:	movt	r0, #2
   11af8:	movt	r3, #2
   11afc:	moveq	r3, r0
   11b00:	mov	r0, #1
   11b04:	bl	1148c <__printf_chk@plt>
   11b08:	mov	r0, r4
   11b0c:	bl	11414 <exit@plt>
   11b10:	movw	r0, #20880	; 0x5190
   11b14:	movw	r1, #4332	; 0x10ec
   11b18:	mov	r2, #5
   11b1c:	movt	r0, #3
   11b20:	movt	r1, #2
   11b24:	ldr	r5, [r0]
   11b28:	mov	r0, #0
   11b2c:	bl	112e8 <dcgettext@plt>
   11b30:	mov	r2, r0
   11b34:	movw	r0, #20916	; 0x51b4
   11b38:	mov	r1, #1
   11b3c:	movt	r0, #3
   11b40:	ldr	r3, [r0]
   11b44:	mov	r0, r5
   11b48:	bl	114a4 <__fprintf_chk@plt>
   11b4c:	mov	r0, r4
   11b50:	bl	11414 <exit@plt>
   11b54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b58:	add	fp, sp, #28
   11b5c:	sub	sp, sp, #180	; 0xb4
   11b60:	mov	r8, r0
   11b64:	ldr	r0, [r1]
   11b68:	mov	r5, r1
   11b6c:	bl	1c0e8 <__snprintf_chk@plt+0xab78>
   11b70:	movw	r1, #8955	; 0x22fb
   11b74:	mov	r0, #6
   11b78:	movt	r1, #2
   11b7c:	bl	114d4 <setlocale@plt>
   11b80:	movw	r4, #9014	; 0x2336
   11b84:	movw	r1, #8956	; 0x22fc
   11b88:	movt	r4, #2
   11b8c:	movt	r1, #2
   11b90:	mov	r0, r4
   11b94:	bl	11528 <bindtextdomain@plt>
   11b98:	mov	r0, r4
   11b9c:	bl	1130c <textdomain@plt>
   11ba0:	movw	r0, #11400	; 0x2c88
   11ba4:	movt	r0, #1
   11ba8:	bl	210c4 <__snprintf_chk@plt+0xfb54>
   11bac:	mov	r0, #0
   11bb0:	movw	r4, #9984	; 0x2700
   11bb4:	movw	r6, #10000	; 0x2710
   11bb8:	mov	r7, #0
   11bbc:	mov	r9, #0
   11bc0:	mov	r1, #0
   11bc4:	mov	sl, #0
   11bc8:	str	r5, [sp, #28]
   11bcc:	str	r0, [sp, #40]	; 0x28
   11bd0:	mov	r0, #0
   11bd4:	movt	r4, #2
   11bd8:	movt	r6, #2
   11bdc:	str	r0, [sp, #36]	; 0x24
   11be0:	mov	r0, #0
   11be4:	str	r0, [sp, #24]
   11be8:	mov	r0, #0
   11bec:	str	r0, [sp, #32]
   11bf0:	b	11c10 <__snprintf_chk@plt+0x6a0>
   11bf4:	movw	r0, #20904	; 0x51a8
   11bf8:	movt	r0, #3
   11bfc:	mov	r1, r0
   11c00:	ldr	r0, [r0]
   11c04:	orr	r0, r0, #1
   11c08:	str	r0, [r1]
   11c0c:	ldr	r1, [sp, #60]	; 0x3c
   11c10:	str	r1, [sp, #60]	; 0x3c
   11c14:	mov	r0, r8
   11c18:	mov	r1, r5
   11c1c:	mov	r2, r4
   11c20:	mov	r3, r6
   11c24:	str	r7, [sp]
   11c28:	bl	113fc <getopt_long@plt>
   11c2c:	cmp	r0, #255	; 0xff
   11c30:	bgt	11d74 <__snprintf_chk@plt+0x804>
   11c34:	cmp	r0, #72	; 0x48
   11c38:	ble	11ec4 <__snprintf_chk@plt+0x954>
   11c3c:	sub	r1, r0, #73	; 0x49
   11c40:	cmp	r1, #44	; 0x2c
   11c44:	bhi	1244c <__snprintf_chk@plt+0xedc>
   11c48:	movw	r0, #10572	; 0x294c
   11c4c:	add	r2, pc, #4
   11c50:	movt	r0, #2
   11c54:	ldr	pc, [r2, r1, lsl #2]
   11c58:	andeq	r1, r1, ip, lsl #26
   11c5c:	andeq	r2, r1, ip, asr #8
   11c60:	andeq	r2, r1, ip, asr #8
   11c64:	andeq	r2, r1, ip, asr #8
   11c68:	andeq	r2, r1, ip, asr #8
   11c6c:	andeq	r2, r1, ip, asr #8
   11c70:	andeq	r2, r1, ip, asr #8
   11c74:	andeq	r2, r1, ip, asr #8
   11c78:	andeq	r2, r1, ip, asr #8
   11c7c:	muleq	r1, r0, lr
   11c80:	andeq	r2, r1, ip, asr #8
   11c84:	andeq	r2, r1, ip, asr #8
   11c88:	andeq	r2, r1, ip, asr #8
   11c8c:	andeq	r2, r1, ip, asr #8
   11c90:	andeq	r2, r1, ip, asr #8
   11c94:	andeq	r2, r1, ip, asr #8
   11c98:	andeq	r2, r1, ip, asr #8
   11c9c:	andeq	r2, r1, ip, asr #8
   11ca0:	andeq	r2, r1, ip, asr #8
   11ca4:	andeq	r2, r1, ip, asr #8
   11ca8:	andeq	r2, r1, ip, asr #8
   11cac:	andeq	r2, r1, ip, asr #8
   11cb0:	andeq	r2, r1, ip, asr #8
   11cb4:	andeq	r2, r1, ip, asr #8
   11cb8:	andeq	r2, r1, ip, asr #8
   11cbc:	andeq	r2, r1, ip, asr #8
   11cc0:	andeq	r2, r1, ip, asr #8
   11cc4:	andeq	r1, r1, r8, lsl lr
   11cc8:	andeq	r2, r1, ip, asr #8
   11ccc:	andeq	r1, r1, r0, lsl #28
   11cd0:	andeq	r2, r1, ip, asr #8
   11cd4:	andeq	r2, r1, ip, asr #8
   11cd8:	andeq	r2, r1, ip, asr #8
   11cdc:	andeq	r2, r1, ip, asr #8
   11ce0:	andeq	r2, r1, ip, asr #8
   11ce4:	andeq	r2, r1, ip, asr #8
   11ce8:	andeq	r2, r1, ip, asr #8
   11cec:	andeq	r2, r1, ip, asr #8
   11cf0:	andeq	r2, r1, ip, asr #8
   11cf4:	andeq	r2, r1, ip, asr #8
   11cf8:	andeq	r2, r1, ip, asr #8
   11cfc:	andeq	r1, r1, ip, ror #28
   11d00:	andeq	r1, r1, r0, lsr lr
   11d04:	andeq	r2, r1, ip, asr #8
   11d08:	andeq	r1, r1, r0, asr lr
   11d0c:	movw	r0, #20896	; 0x51a0
   11d10:	movt	r0, #3
   11d14:	ldr	r1, [r0]
   11d18:	cmp	r1, #0
   11d1c:	beq	11e80 <__snprintf_chk@plt+0x910>
   11d20:	movw	r0, #20788	; 0x5134
   11d24:	mov	r2, #4
   11d28:	mov	r7, r9
   11d2c:	movw	r9, #10368	; 0x2880
   11d30:	movt	r0, #3
   11d34:	str	r2, [sp]
   11d38:	movw	r2, #10388	; 0x2894
   11d3c:	movt	r9, #2
   11d40:	ldr	r0, [r0]
   11d44:	movt	r2, #2
   11d48:	mov	r3, r9
   11d4c:	str	r0, [sp, #4]
   11d50:	mov	r0, #1
   11d54:	str	r0, [sp, #8]
   11d58:	movw	r0, #8991	; 0x231f
   11d5c:	movt	r0, #2
   11d60:	bl	129fc <__snprintf_chk@plt+0x148c>
   11d64:	ldr	r0, [r9, r0, lsl #2]
   11d68:	mov	r9, r7
   11d6c:	mov	r7, #0
   11d70:	b	11e84 <__snprintf_chk@plt+0x914>
   11d74:	cmp	r0, #256	; 0x100
   11d78:	beq	11bf4 <__snprintf_chk@plt+0x684>
   11d7c:	movw	r1, #257	; 0x101
   11d80:	cmp	r0, r1
   11d84:	mov	r1, #1
   11d88:	beq	11c10 <__snprintf_chk@plt+0x6a0>
   11d8c:	movw	r1, #258	; 0x102
   11d90:	cmp	r0, r1
   11d94:	bne	1244c <__snprintf_chk@plt+0xedc>
   11d98:	movw	r0, #20896	; 0x51a0
   11d9c:	mov	r2, #4
   11da0:	movt	r0, #3
   11da4:	str	r2, [sp]
   11da8:	ldr	r1, [r0]
   11dac:	movw	r0, #20788	; 0x5134
   11db0:	movt	r0, #3
   11db4:	ldr	r0, [r0]
   11db8:	str	r0, [sp, #4]
   11dbc:	mov	r0, #1
   11dc0:	str	r0, [sp, #8]
   11dc4:	movw	r0, #10388	; 0x2894
   11dc8:	movt	r0, #2
   11dcc:	add	r2, r0, #8
   11dd0:	movw	r0, #10368	; 0x2880
   11dd4:	movt	r0, #2
   11dd8:	add	r5, r0, #8
   11ddc:	movw	r0, #8980	; 0x2314
   11de0:	movt	r0, #2
   11de4:	mov	r3, r5
   11de8:	bl	129fc <__snprintf_chk@plt+0x148c>
   11dec:	ldr	r0, [r5, r0, lsl #2]
   11df0:	ldr	r5, [sp, #28]
   11df4:	movw	r1, #10272	; 0x2820
   11df8:	movt	r1, #2
   11dfc:	b	11e8c <__snprintf_chk@plt+0x91c>
   11e00:	movw	r0, #20896	; 0x51a0
   11e04:	ldr	r1, [sp, #60]	; 0x3c
   11e08:	movt	r0, #3
   11e0c:	ldr	r0, [r0]
   11e10:	str	r0, [sp, #40]	; 0x28
   11e14:	b	11c10 <__snprintf_chk@plt+0x6a0>
   11e18:	movw	r0, #20896	; 0x51a0
   11e1c:	ldr	r1, [sp, #60]	; 0x3c
   11e20:	movt	r0, #3
   11e24:	ldr	r0, [r0]
   11e28:	str	r0, [sp, #32]
   11e2c:	b	11c10 <__snprintf_chk@plt+0x6a0>
   11e30:	movw	r0, #20896	; 0x51a0
   11e34:	ldr	r1, [sp, #60]	; 0x3c
   11e38:	movt	r0, #3
   11e3c:	ldr	r0, [r0]
   11e40:	str	r0, [sp, #24]
   11e44:	mov	r0, #1
   11e48:	str	r0, [sp, #36]	; 0x24
   11e4c:	b	11c10 <__snprintf_chk@plt+0x6a0>
   11e50:	movw	r0, #9002	; 0x232a
   11e54:	movt	r0, #2
   11e58:	bl	114e0 <putenv@plt>
   11e5c:	ldr	r1, [sp, #60]	; 0x3c
   11e60:	cmp	r0, #0
   11e64:	beq	11c10 <__snprintf_chk@plt+0x6a0>
   11e68:	b	12454 <__snprintf_chk@plt+0xee4>
   11e6c:	movw	r0, #20896	; 0x51a0
   11e70:	ldr	r1, [sp, #60]	; 0x3c
   11e74:	movt	r0, #3
   11e78:	ldr	r9, [r0]
   11e7c:	b	11c10 <__snprintf_chk@plt+0x6a0>
   11e80:	mov	r0, #0
   11e84:	movw	r1, #10412	; 0x28ac
   11e88:	movt	r1, #2
   11e8c:	add	r0, r1, r0, lsl #5
   11e90:	ldr	r1, [sp, #60]	; 0x3c
   11e94:	cmp	sl, #0
   11e98:	mov	sl, r0
   11e9c:	beq	11c10 <__snprintf_chk@plt+0x6a0>
   11ea0:	movw	r1, #9040	; 0x2350
   11ea4:	mov	r0, #0
   11ea8:	mov	r2, #5
   11eac:	movt	r1, #2
   11eb0:	bl	112e8 <dcgettext@plt>
   11eb4:	mov	r2, r0
   11eb8:	mov	r0, #1
   11ebc:	mov	r1, #0
   11ec0:	bl	1136c <error@plt>
   11ec4:	cmn	r0, #1
   11ec8:	bne	123ec <__snprintf_chk@plt+0xe7c>
   11ecc:	ldr	r1, [sp, #40]	; 0x28
   11ed0:	cmp	r9, #0
   11ed4:	mov	r0, r9
   11ed8:	movwne	r0, #1
   11edc:	cmp	r1, #0
   11ee0:	ldr	r1, [sp, #60]	; 0x3c
   11ee4:	addne	r0, r0, #1
   11ee8:	and	r1, r1, #1
   11eec:	add	r1, r0, r1
   11ef0:	ldr	r0, [sp, #32]
   11ef4:	cmp	r0, #0
   11ef8:	addne	r1, r1, #1
   11efc:	cmp	r1, #2
   11f00:	bcs	12458 <__snprintf_chk@plt+0xee8>
   11f04:	ldr	r0, [sp, #36]	; 0x24
   11f08:	str	r1, [sp, #20]
   11f0c:	clz	r1, r1
   11f10:	lsr	r1, r1, #5
   11f14:	mvn	r0, r0
   11f18:	orr	r2, r0, r1
   11f1c:	tst	r2, #1
   11f20:	beq	12464 <__snprintf_chk@plt+0xef4>
   11f24:	movw	r2, #20872	; 0x5188
   11f28:	str	r9, [sp, #16]
   11f2c:	movt	r2, #3
   11f30:	ldr	r3, [r2]
   11f34:	cmp	r3, r8
   11f38:	bge	11f7c <__snprintf_chk@plt+0xa0c>
   11f3c:	add	r2, r3, #1
   11f40:	cmp	r2, r8
   11f44:	blt	124a8 <__snprintf_chk@plt+0xf38>
   11f48:	ldr	r3, [r5, r3, lsl #2]
   11f4c:	ldrb	r7, [r3]
   11f50:	cmp	r7, #43	; 0x2b
   11f54:	bne	11f74 <__snprintf_chk@plt+0xa04>
   11f58:	cmp	sl, #0
   11f5c:	bne	11ea0 <__snprintf_chk@plt+0x930>
   11f60:	movw	r0, #20872	; 0x5188
   11f64:	add	r9, r3, #1
   11f68:	movt	r0, #3
   11f6c:	str	r2, [r0]
   11f70:	b	11fc0 <__snprintf_chk@plt+0xa50>
   11f74:	tst	r0, r1
   11f78:	beq	12508 <__snprintf_chk@plt+0xf98>
   11f7c:	ldr	r0, [sp, #60]	; 0x3c
   11f80:	movw	r9, #9364	; 0x2494
   11f84:	cmp	sl, #0
   11f88:	movt	r9, #2
   11f8c:	movne	r9, sl
   11f90:	movwne	sl, #1
   11f94:	orr	r0, r0, sl
   11f98:	tst	r0, #1
   11f9c:	bne	11fc0 <__snprintf_chk@plt+0xa50>
   11fa0:	movw	r0, #108	; 0x6c
   11fa4:	movt	r0, #2
   11fa8:	bl	114f8 <nl_langinfo@plt>
   11fac:	ldrb	r1, [r0]
   11fb0:	movw	r9, #9370	; 0x249a
   11fb4:	movt	r9, #2
   11fb8:	cmp	r1, #0
   11fbc:	movne	r9, r0
   11fc0:	mov	r0, #0
   11fc4:	mov	r5, #10
   11fc8:	mov	r2, r9
   11fcc:	str	r8, [sp, #44]	; 0x2c
   11fd0:	b	11fdc <__snprintf_chk@plt+0xa6c>
   11fd4:	mov	r7, r2
   11fd8:	add	r2, r2, #1
   11fdc:	ldrb	r1, [r2]
   11fe0:	cmp	r1, #37	; 0x25
   11fe4:	beq	11ff4 <__snprintf_chk@plt+0xa84>
   11fe8:	cmp	r1, #0
   11fec:	bne	11fd4 <__snprintf_chk@plt+0xa64>
   11ff0:	b	12078 <__snprintf_chk@plt+0xb08>
   11ff4:	mov	r6, r2
   11ff8:	ldrb	r1, [r6, #1]!
   11ffc:	cmp	r1, #45	; 0x2d
   12000:	bne	11fd4 <__snprintf_chk@plt+0xa64>
   12004:	mov	r7, r2
   12008:	ldrb	r1, [r7, #2]!
   1200c:	cmp	r1, #78	; 0x4e
   12010:	bne	11fd4 <__snprintf_chk@plt+0xa64>
   12014:	cmp	r0, #0
   12018:	bne	12024 <__snprintf_chk@plt+0xab4>
   1201c:	mov	r0, r9
   12020:	bl	1f0bc <__snprintf_chk@plt+0xdb4c>
   12024:	mov	sl, r9
   12028:	str	r0, [sp, #56]	; 0x38
   1202c:	mov	r9, #0
   12030:	mov	r8, #1
   12034:	mov	r4, #10
   12038:	bl	14900 <__snprintf_chk@plt+0x3390>
   1203c:	umull	r8, r1, r8, r5
   12040:	add	r2, r9, r9, lsl #2
   12044:	sub	r4, r4, #1
   12048:	add	r9, r1, r2, lsl #1
   1204c:	subs	r1, r0, r8
   12050:	rscs	r1, r9, r0, asr #31
   12054:	bge	1203c <__snprintf_chk@plt+0xacc>
   12058:	ldr	r0, [sp, #56]	; 0x38
   1205c:	ldr	r8, [sp, #44]	; 0x2c
   12060:	sub	r2, r6, sl
   12064:	add	r1, r4, #48	; 0x30
   12068:	mov	r9, sl
   1206c:	strb	r1, [r0, r2]
   12070:	add	r2, r7, #1
   12074:	b	11fdc <__snprintf_chk@plt+0xa6c>
   12078:	cmp	r0, #0
   1207c:	movne	r9, r0
   12080:	movw	r0, #9394	; 0x24b2
   12084:	movt	r0, #2
   12088:	bl	11378 <getenv@plt>
   1208c:	str	r0, [sp, #56]	; 0x38
   12090:	bl	1ded0 <__snprintf_chk@plt+0xc960>
   12094:	ldr	r6, [sp, #40]	; 0x28
   12098:	str	r0, [sp, #52]	; 0x34
   1209c:	cmp	r6, #0
   120a0:	beq	120e4 <__snprintf_chk@plt+0xb74>
   120a4:	movw	r1, #16892	; 0x41fc
   120a8:	mov	r0, r6
   120ac:	movt	r1, #2
   120b0:	bl	11270 <strcmp@plt>
   120b4:	cmp	r0, #0
   120b8:	str	r9, [sp, #48]	; 0x30
   120bc:	beq	1213c <__snprintf_chk@plt+0xbcc>
   120c0:	movw	r1, #13764	; 0x35c4
   120c4:	mov	r0, r6
   120c8:	movt	r1, #2
   120cc:	bl	1151c <fopen64@plt>
   120d0:	ldr	r5, [sp, #52]	; 0x34
   120d4:	cmp	r0, #0
   120d8:	beq	124d8 <__snprintf_chk@plt+0xf68>
   120dc:	mov	r8, r0
   120e0:	b	12164 <__snprintf_chk@plt+0xbf4>
   120e4:	ldr	r1, [sp, #20]
   120e8:	ldr	r0, [sp, #36]	; 0x24
   120ec:	cmp	r1, #0
   120f0:	movwne	r1, #1
   120f4:	orr	r0, r0, r1
   120f8:	tst	r0, #1
   120fc:	beq	122a0 <__snprintf_chk@plt+0xd30>
   12100:	ldr	r6, [sp, #16]
   12104:	ldr	r4, [sp, #52]	; 0x34
   12108:	cmp	r6, #0
   1210c:	beq	122f4 <__snprintf_chk@plt+0xd84>
   12110:	add	r2, sp, #64	; 0x40
   12114:	mov	r0, #3
   12118:	mov	r1, r6
   1211c:	bl	11534 <__xstat64@plt>
   12120:	cmp	r0, #0
   12124:	bne	124d8 <__snprintf_chk@plt+0xf68>
   12128:	ldr	r0, [sp, #144]	; 0x90
   1212c:	ldr	r1, [sp, #148]	; 0x94
   12130:	str	r1, [fp, #-36]	; 0xffffffdc
   12134:	str	r0, [fp, #-40]	; 0xffffffd8
   12138:	b	12370 <__snprintf_chk@plt+0xe00>
   1213c:	movw	r1, #9926	; 0x26c6
   12140:	mov	r0, #0
   12144:	mov	r2, #5
   12148:	movt	r1, #2
   1214c:	bl	112e8 <dcgettext@plt>
   12150:	mov	r6, r0
   12154:	movw	r0, #20888	; 0x5198
   12158:	ldr	r5, [sp, #52]	; 0x34
   1215c:	movt	r0, #3
   12160:	ldr	r8, [r0]
   12164:	mov	r0, #0
   12168:	sub	r1, fp, #32
   1216c:	mov	r2, #10
   12170:	mov	r3, r8
   12174:	str	r6, [sp, #40]	; 0x28
   12178:	str	r0, [fp, #-32]	; 0xffffffe0
   1217c:	str	r0, [fp, #-40]	; 0xffffffd8
   12180:	sub	r0, fp, #40	; 0x28
   12184:	bl	11264 <__getdelim@plt>
   12188:	cmp	r0, #0
   1218c:	blt	12280 <__snprintf_chk@plt+0xd10>
   12190:	mov	r9, r0
   12194:	mov	sl, #1
   12198:	add	r6, sp, #64	; 0x40
   1219c:	sub	r4, fp, #40	; 0x28
   121a0:	sub	r7, fp, #32
   121a4:	str	r8, [sp, #60]	; 0x3c
   121a8:	movw	r0, #20904	; 0x51a8
   121ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   121b0:	mov	r2, #0
   121b4:	str	r5, [sp]
   121b8:	movt	r0, #3
   121bc:	ldr	r3, [r0]
   121c0:	ldr	r0, [sp, #56]	; 0x38
   121c4:	str	r0, [sp, #4]
   121c8:	mov	r0, r6
   121cc:	bl	18bfc <__snprintf_chk@plt+0x768c>
   121d0:	cmp	r0, #0
   121d4:	beq	121f4 <__snprintf_chk@plt+0xc84>
   121d8:	ldr	r1, [sp, #64]	; 0x40
   121dc:	ldr	r2, [sp, #68]	; 0x44
   121e0:	ldr	r0, [sp, #48]	; 0x30
   121e4:	mov	r3, r5
   121e8:	bl	12584 <__snprintf_chk@plt+0x1014>
   121ec:	and	sl, sl, r0
   121f0:	b	12254 <__snprintf_chk@plt+0xce4>
   121f4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   121f8:	sub	r0, r9, #1
   121fc:	mov	r8, r6
   12200:	mov	sl, #0
   12204:	ldrb	r2, [r1, r0]
   12208:	cmp	r2, #10
   1220c:	moveq	r2, #0
   12210:	strbeq	r2, [r1, r0]
   12214:	movw	r1, #9397	; 0x24b5
   12218:	mov	r0, #0
   1221c:	mov	r2, #5
   12220:	movt	r1, #2
   12224:	bl	112e8 <dcgettext@plt>
   12228:	mov	r6, r0
   1222c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12230:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12234:	mov	r3, r0
   12238:	mov	r0, #0
   1223c:	mov	r1, #0
   12240:	mov	r2, r6
   12244:	bl	1136c <error@plt>
   12248:	mov	r6, r8
   1224c:	ldr	r5, [sp, #52]	; 0x34
   12250:	ldr	r8, [sp, #60]	; 0x3c
   12254:	mov	r0, r4
   12258:	mov	r1, r7
   1225c:	mov	r2, #10
   12260:	mov	r3, r8
   12264:	bl	11264 <__getdelim@plt>
   12268:	cmp	sl, #0
   1226c:	mov	r9, r0
   12270:	movwne	sl, #1
   12274:	cmn	r0, #1
   12278:	bgt	121a8 <__snprintf_chk@plt+0xc38>
   1227c:	b	12284 <__snprintf_chk@plt+0xd14>
   12280:	mov	sl, #1
   12284:	mov	r0, r8
   12288:	bl	12d70 <__snprintf_chk@plt+0x1800>
   1228c:	cmn	r0, #1
   12290:	beq	12490 <__snprintf_chk@plt+0xf20>
   12294:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12298:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1229c:	b	123e0 <__snprintf_chk@plt+0xe70>
   122a0:	movw	r0, #20872	; 0x5188
   122a4:	movt	r0, #3
   122a8:	ldr	r0, [r0]
   122ac:	cmp	r0, r8
   122b0:	bge	122e4 <__snprintf_chk@plt+0xd74>
   122b4:	ldr	r1, [sp, #28]
   122b8:	mov	r2, #7
   122bc:	ldr	r5, [r1, r0, lsl #2]
   122c0:	sub	r0, fp, #40	; 0x28
   122c4:	mov	r1, r5
   122c8:	bl	1bd90 <__snprintf_chk@plt+0xa820>
   122cc:	ldr	r4, [sp, #52]	; 0x34
   122d0:	mov	r1, #0
   122d4:	cmp	r0, #0
   122d8:	str	r1, [fp, #-36]	; 0xffffffdc
   122dc:	bne	12380 <__snprintf_chk@plt+0xe10>
   122e0:	b	12550 <__snprintf_chk@plt+0xfe0>
   122e4:	sub	r0, fp, #40	; 0x28
   122e8:	bl	148dc <__snprintf_chk@plt+0x336c>
   122ec:	ldr	r4, [sp, #52]	; 0x34
   122f0:	b	12370 <__snprintf_chk@plt+0xe00>
   122f4:	ldr	r0, [sp, #60]	; 0x3c
   122f8:	tst	r0, #1
   122fc:	beq	12330 <__snprintf_chk@plt+0xdc0>
   12300:	bl	14900 <__snprintf_chk@plt+0x3390>
   12304:	movw	r1, #12193	; 0x2fa1
   12308:	movt	r1, #17592	; 0x44b8
   1230c:	smmul	r1, r0, r1
   12310:	asr	r2, r1, #28
   12314:	add	r1, r2, r1, lsr #31
   12318:	movw	r2, #51712	; 0xca00
   1231c:	movt	r2, #15258	; 0x3b9a
   12320:	str	r1, [fp, #-40]	; 0xffffffd8
   12324:	mls	r0, r1, r2, r0
   12328:	str	r0, [fp, #-36]	; 0xffffffdc
   1232c:	b	12370 <__snprintf_chk@plt+0xe00>
   12330:	movw	r0, #20904	; 0x51a8
   12334:	ldr	r5, [sp, #32]
   12338:	mov	r2, #0
   1233c:	str	r4, [sp]
   12340:	movt	r0, #3
   12344:	ldr	r3, [r0]
   12348:	ldr	r0, [sp, #56]	; 0x38
   1234c:	str	r0, [sp, #4]
   12350:	ldr	r0, [sp, #24]
   12354:	cmp	r0, #0
   12358:	movne	r5, r0
   1235c:	sub	r0, fp, #40	; 0x28
   12360:	mov	r1, r5
   12364:	bl	18bfc <__snprintf_chk@plt+0x768c>
   12368:	cmp	r0, #0
   1236c:	beq	12550 <__snprintf_chk@plt+0xfe0>
   12370:	ldr	r0, [sp, #36]	; 0x24
   12374:	mov	r6, #1
   12378:	tst	r0, #1
   1237c:	beq	123c8 <__snprintf_chk@plt+0xe58>
   12380:	sub	r0, fp, #40	; 0x28
   12384:	bl	1de54 <__snprintf_chk@plt+0xc8e4>
   12388:	cmp	r0, #0
   1238c:	beq	123c4 <__snprintf_chk@plt+0xe54>
   12390:	bl	11444 <__errno_location@plt>
   12394:	ldr	r5, [r0]
   12398:	movw	r1, #9413	; 0x24c5
   1239c:	mov	r0, #0
   123a0:	mov	r2, #5
   123a4:	mov	r6, #0
   123a8:	movt	r1, #2
   123ac:	bl	112e8 <dcgettext@plt>
   123b0:	mov	r2, r0
   123b4:	mov	r0, #0
   123b8:	mov	r1, r5
   123bc:	bl	1136c <error@plt>
   123c0:	b	123c8 <__snprintf_chk@plt+0xe58>
   123c4:	mov	r6, #1
   123c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   123cc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   123d0:	mov	r0, r9
   123d4:	mov	r3, r4
   123d8:	bl	12584 <__snprintf_chk@plt+0x1014>
   123dc:	and	sl, r6, r0
   123e0:	eor	r0, sl, #1
   123e4:	sub	sp, fp, #28
   123e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123ec:	cmn	r0, #3
   123f0:	bne	1243c <__snprintf_chk@plt+0xecc>
   123f4:	movw	r0, #20784	; 0x5130
   123f8:	movw	r2, #9024	; 0x2340
   123fc:	mov	r1, #0
   12400:	movt	r0, #3
   12404:	movt	r2, #2
   12408:	str	r1, [sp, #4]
   1240c:	movw	r1, #9424	; 0x24d0
   12410:	ldr	r3, [r0]
   12414:	movw	r0, #20892	; 0x519c
   12418:	str	r2, [sp]
   1241c:	movw	r2, #9010	; 0x2332
   12420:	movt	r1, #2
   12424:	movt	r0, #3
   12428:	movt	r2, #2
   1242c:	ldr	r0, [r0]
   12430:	bl	1e968 <__snprintf_chk@plt+0xd3f8>
   12434:	mov	r0, #0
   12438:	bl	11414 <exit@plt>
   1243c:	cmn	r0, #2
   12440:	bne	1244c <__snprintf_chk@plt+0xedc>
   12444:	mov	r0, #0
   12448:	bl	1166c <__snprintf_chk@plt+0xfc>
   1244c:	mov	r0, #1
   12450:	bl	1166c <__snprintf_chk@plt+0xfc>
   12454:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   12458:	movw	r1, #9074	; 0x2372
   1245c:	movt	r1, #2
   12460:	b	1246c <__snprintf_chk@plt+0xefc>
   12464:	movw	r1, #9139	; 0x23b3
   12468:	movt	r1, #2
   1246c:	mov	r0, #0
   12470:	mov	r2, #5
   12474:	bl	112e8 <dcgettext@plt>
   12478:	mov	r2, r0
   1247c:	mov	r0, #0
   12480:	mov	r1, #0
   12484:	bl	1136c <error@plt>
   12488:	mov	r0, #1
   1248c:	bl	1166c <__snprintf_chk@plt+0xfc>
   12490:	bl	11444 <__errno_location@plt>
   12494:	ldr	r4, [r0]
   12498:	ldr	r2, [sp, #40]	; 0x28
   1249c:	mov	r0, #0
   124a0:	mov	r1, #3
   124a4:	b	124ec <__snprintf_chk@plt+0xf7c>
   124a8:	movw	r1, #9202	; 0x23f2
   124ac:	mov	r0, #0
   124b0:	mov	r2, #5
   124b4:	movt	r1, #2
   124b8:	bl	112e8 <dcgettext@plt>
   124bc:	mov	r4, r0
   124c0:	movw	r0, #20872	; 0x5188
   124c4:	movt	r0, #3
   124c8:	ldr	r0, [r0]
   124cc:	add	r0, r5, r0, lsl #2
   124d0:	ldr	r0, [r0, #4]
   124d4:	b	12530 <__snprintf_chk@plt+0xfc0>
   124d8:	bl	11444 <__errno_location@plt>
   124dc:	ldr	r4, [r0]
   124e0:	mov	r0, #0
   124e4:	mov	r1, #3
   124e8:	mov	r2, r6
   124ec:	bl	1da70 <__snprintf_chk@plt+0xc500>
   124f0:	movw	r2, #10758	; 0x2a06
   124f4:	mov	r3, r0
   124f8:	mov	r0, #1
   124fc:	mov	r1, r4
   12500:	movt	r2, #2
   12504:	bl	1136c <error@plt>
   12508:	movw	r1, #9219	; 0x2403
   1250c:	mov	r0, #0
   12510:	mov	r2, #5
   12514:	movt	r1, #2
   12518:	bl	112e8 <dcgettext@plt>
   1251c:	mov	r4, r0
   12520:	movw	r0, #20872	; 0x5188
   12524:	movt	r0, #3
   12528:	ldr	r0, [r0]
   1252c:	ldr	r0, [r5, r0, lsl #2]
   12530:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12534:	mov	r3, r0
   12538:	mov	r0, #0
   1253c:	mov	r1, #0
   12540:	mov	r2, r4
   12544:	bl	1136c <error@plt>
   12548:	mov	r0, #1
   1254c:	bl	1166c <__snprintf_chk@plt+0xfc>
   12550:	movw	r1, #9397	; 0x24b5
   12554:	mov	r0, #0
   12558:	mov	r2, #5
   1255c:	movt	r1, #2
   12560:	bl	112e8 <dcgettext@plt>
   12564:	mov	r4, r0
   12568:	mov	r0, r5
   1256c:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12570:	mov	r3, r0
   12574:	mov	r0, #1
   12578:	mov	r1, #0
   1257c:	mov	r2, r4
   12580:	bl	1136c <error@plt>
   12584:	push	{r4, r5, r6, sl, fp, lr}
   12588:	add	fp, sp, #16
   1258c:	sub	sp, sp, #80	; 0x50
   12590:	mov	r5, r0
   12594:	movw	r0, #20904	; 0x51a8
   12598:	mov	r4, r3
   1259c:	str	r2, [fp, #-20]	; 0xffffffec
   125a0:	str	r1, [fp, #-24]	; 0xffffffe8
   125a4:	movt	r0, #3
   125a8:	ldrb	r0, [r0]
   125ac:	tst	r0, #1
   125b0:	beq	125e8 <__snprintf_chk@plt+0x1078>
   125b4:	movw	r1, #9941	; 0x26d5
   125b8:	mov	r0, #0
   125bc:	mov	r2, #5
   125c0:	movt	r1, #2
   125c4:	bl	112e8 <dcgettext@plt>
   125c8:	mov	r6, r0
   125cc:	mov	r0, r5
   125d0:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   125d4:	mov	r3, r0
   125d8:	mov	r0, #0
   125dc:	mov	r1, #0
   125e0:	mov	r2, r6
   125e4:	bl	1136c <error@plt>
   125e8:	sub	r1, fp, #24
   125ec:	add	r2, sp, #28
   125f0:	mov	r0, r4
   125f4:	bl	1df84 <__snprintf_chk@plt+0xca14>
   125f8:	cmp	r0, #0
   125fc:	beq	12638 <__snprintf_chk@plt+0x10c8>
   12600:	movw	r0, #10572	; 0x294c
   12604:	movt	r0, #2
   12608:	cmp	r5, r0
   1260c:	beq	12680 <__snprintf_chk@plt+0x1110>
   12610:	movw	r0, #20892	; 0x519c
   12614:	ldr	r1, [fp, #-20]	; 0xffffffec
   12618:	add	r2, sp, #28
   1261c:	mov	r3, r4
   12620:	movt	r0, #3
   12624:	ldr	r0, [r0]
   12628:	str	r1, [sp]
   1262c:	mov	r1, r5
   12630:	bl	12e68 <__snprintf_chk@plt+0x18f8>
   12634:	b	126c8 <__snprintf_chk@plt+0x1158>
   12638:	movw	r1, #9959	; 0x26e7
   1263c:	mov	r0, #0
   12640:	mov	r2, #5
   12644:	mov	r4, #0
   12648:	movt	r1, #2
   1264c:	bl	112e8 <dcgettext@plt>
   12650:	mov	r5, r0
   12654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12658:	add	r2, sp, #7
   1265c:	asr	r1, r0, #31
   12660:	bl	14998 <__snprintf_chk@plt+0x3428>
   12664:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12668:	mov	r3, r0
   1266c:	mov	r0, #0
   12670:	mov	r1, #0
   12674:	mov	r2, r5
   12678:	bl	1136c <error@plt>
   1267c:	b	126f8 <__snprintf_chk@plt+0x1188>
   12680:	movw	r1, #14609	; 0x3911
   12684:	mov	r0, #2
   12688:	movt	r1, #2
   1268c:	bl	114d4 <setlocale@plt>
   12690:	movw	r0, #20892	; 0x519c
   12694:	ldr	r1, [fp, #-20]	; 0xffffffec
   12698:	add	r2, sp, #28
   1269c:	mov	r3, r4
   126a0:	movt	r0, #3
   126a4:	ldr	r0, [r0]
   126a8:	str	r1, [sp]
   126ac:	movw	r1, #10572	; 0x294c
   126b0:	movt	r1, #2
   126b4:	bl	12e68 <__snprintf_chk@plt+0x18f8>
   126b8:	movw	r1, #8955	; 0x22fb
   126bc:	mov	r0, #2
   126c0:	movt	r1, #2
   126c4:	bl	114d4 <setlocale@plt>
   126c8:	movw	r0, #20892	; 0x519c
   126cc:	movt	r0, #3
   126d0:	ldr	r0, [r0]
   126d4:	ldr	r1, [r0, #20]
   126d8:	ldr	r2, [r0, #24]
   126dc:	cmp	r1, r2
   126e0:	bcs	12704 <__snprintf_chk@plt+0x1194>
   126e4:	add	r2, r1, #1
   126e8:	mov	r4, #1
   126ec:	str	r2, [r0, #20]
   126f0:	mov	r0, #10
   126f4:	strb	r0, [r1]
   126f8:	mov	r0, r4
   126fc:	sub	sp, fp, #16
   12700:	pop	{r4, r5, r6, sl, fp, pc}
   12704:	mov	r1, #10
   12708:	bl	114c8 <__overflow@plt>
   1270c:	mov	r4, #1
   12710:	b	126f8 <__snprintf_chk@plt+0x1188>
   12714:	mov	r0, #1
   12718:	b	1166c <__snprintf_chk@plt+0xfc>
   1271c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12720:	add	fp, sp, #28
   12724:	sub	sp, sp, #12
   12728:	mov	r4, r3
   1272c:	mov	r6, r2
   12730:	mov	r5, r1
   12734:	mov	sl, r0
   12738:	bl	11420 <strlen@plt>
   1273c:	ldr	r8, [r5]
   12740:	cmp	r8, #0
   12744:	beq	12800 <__snprintf_chk@plt+0x1290>
   12748:	mov	r7, r0
   1274c:	mov	r0, #0
   12750:	add	r9, r5, #4
   12754:	mov	r5, #0
   12758:	str	r6, [sp, #4]
   1275c:	str	r0, [sp]
   12760:	mvn	r0, #0
   12764:	str	r0, [sp, #8]
   12768:	mov	r0, r8
   1276c:	mov	r1, sl
   12770:	mov	r2, r7
   12774:	bl	11558 <strncmp@plt>
   12778:	cmp	r0, #0
   1277c:	bne	127d4 <__snprintf_chk@plt+0x1264>
   12780:	mov	r0, r8
   12784:	bl	11420 <strlen@plt>
   12788:	cmp	r0, r7
   1278c:	beq	12804 <__snprintf_chk@plt+0x1294>
   12790:	ldr	r0, [sp, #8]
   12794:	cmn	r0, #1
   12798:	beq	127d0 <__snprintf_chk@plt+0x1260>
   1279c:	ldr	r0, [sp, #4]
   127a0:	cmp	r0, #0
   127a4:	beq	127c4 <__snprintf_chk@plt+0x1254>
   127a8:	ldr	r1, [sp, #8]
   127ac:	mov	r2, r4
   127b0:	mla	r0, r1, r4, r0
   127b4:	mov	r1, r6
   127b8:	bl	112dc <memcmp@plt>
   127bc:	cmp	r0, #0
   127c0:	beq	127d4 <__snprintf_chk@plt+0x1264>
   127c4:	mov	r0, #1
   127c8:	str	r0, [sp]
   127cc:	b	127d4 <__snprintf_chk@plt+0x1264>
   127d0:	str	r5, [sp, #8]
   127d4:	ldr	r8, [r9, r5, lsl #2]
   127d8:	add	r6, r6, r4
   127dc:	add	r5, r5, #1
   127e0:	cmp	r8, #0
   127e4:	bne	12768 <__snprintf_chk@plt+0x11f8>
   127e8:	ldr	r0, [sp]
   127ec:	tst	r0, #1
   127f0:	ldr	r0, [sp, #8]
   127f4:	mvnne	r0, #1
   127f8:	sub	sp, fp, #28
   127fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12800:	mvn	r5, #0
   12804:	mov	r0, r5
   12808:	sub	sp, fp, #28
   1280c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12810:	push	{r4, r5, r6, r7, fp, lr}
   12814:	add	fp, sp, #16
   12818:	mov	r5, r0
   1281c:	ldr	r0, [r1]
   12820:	mvn	r4, #0
   12824:	cmp	r0, #0
   12828:	beq	12858 <__snprintf_chk@plt+0x12e8>
   1282c:	add	r7, r1, #4
   12830:	mov	r6, #0
   12834:	mov	r1, r5
   12838:	bl	11270 <strcmp@plt>
   1283c:	cmp	r0, #0
   12840:	moveq	r0, r6
   12844:	popeq	{r4, r5, r6, r7, fp, pc}
   12848:	ldr	r0, [r7, r6, lsl #2]
   1284c:	add	r6, r6, #1
   12850:	cmp	r0, #0
   12854:	bne	12834 <__snprintf_chk@plt+0x12c4>
   12858:	mov	r0, r4
   1285c:	pop	{r4, r5, r6, r7, fp, pc}
   12860:	push	{r4, r5, r6, sl, fp, lr}
   12864:	add	fp, sp, #16
   12868:	sub	sp, sp, #8
   1286c:	mov	r4, r1
   12870:	movw	r1, #10698	; 0x29ca
   12874:	mov	r5, r0
   12878:	movw	r0, #10671	; 0x29af
   1287c:	cmn	r2, #1
   12880:	mov	r2, #5
   12884:	movt	r0, #2
   12888:	movt	r1, #2
   1288c:	moveq	r1, r0
   12890:	mov	r0, #0
   12894:	bl	112e8 <dcgettext@plt>
   12898:	mov	r6, r0
   1289c:	mov	r0, #0
   128a0:	mov	r1, #8
   128a4:	mov	r2, r4
   128a8:	bl	1d74c <__snprintf_chk@plt+0xc1dc>
   128ac:	mov	r4, r0
   128b0:	mov	r0, #1
   128b4:	mov	r1, r5
   128b8:	bl	1dd0c <__snprintf_chk@plt+0xc79c>
   128bc:	str	r0, [sp]
   128c0:	mov	r0, #0
   128c4:	mov	r1, #0
   128c8:	mov	r2, r6
   128cc:	mov	r3, r4
   128d0:	bl	1136c <error@plt>
   128d4:	sub	sp, fp, #16
   128d8:	pop	{r4, r5, r6, sl, fp, pc}
   128dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128e0:	add	fp, sp, #28
   128e4:	sub	sp, sp, #4
   128e8:	mov	r5, r1
   128ec:	movw	r1, #10727	; 0x29e7
   128f0:	mov	sl, r2
   128f4:	mov	r7, r0
   128f8:	mov	r0, #0
   128fc:	mov	r2, #5
   12900:	mov	r8, #0
   12904:	movt	r1, #2
   12908:	bl	112e8 <dcgettext@plt>
   1290c:	movw	r4, #20880	; 0x5190
   12910:	movt	r4, #3
   12914:	ldr	r1, [r4]
   12918:	bl	11240 <fputs_unlocked@plt>
   1291c:	ldr	r6, [r7]
   12920:	cmp	r6, #0
   12924:	beq	129c4 <__snprintf_chk@plt+0x1454>
   12928:	add	r9, r7, #4
   1292c:	mov	r7, #0
   12930:	str	sl, [sp]
   12934:	cmp	r8, #0
   12938:	beq	12954 <__snprintf_chk@plt+0x13e4>
   1293c:	mov	r0, r7
   12940:	mov	r1, r5
   12944:	mov	r2, sl
   12948:	bl	112dc <memcmp@plt>
   1294c:	cmp	r0, #0
   12950:	beq	12980 <__snprintf_chk@plt+0x1410>
   12954:	ldr	r7, [r4]
   12958:	mov	r0, r6
   1295c:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12960:	movw	r2, #10748	; 0x29fc
   12964:	mov	r3, r0
   12968:	mov	r0, r7
   1296c:	mov	r1, #1
   12970:	movt	r2, #2
   12974:	bl	114a4 <__fprintf_chk@plt>
   12978:	mov	r7, r5
   1297c:	b	129b0 <__snprintf_chk@plt+0x1440>
   12980:	mov	sl, r9
   12984:	ldr	r9, [r4]
   12988:	mov	r0, r6
   1298c:	bl	1dd1c <__snprintf_chk@plt+0xc7ac>
   12990:	mov	r3, r0
   12994:	mov	r0, r9
   12998:	mov	r9, sl
   1299c:	ldr	sl, [sp]
   129a0:	movw	r2, #10756	; 0x2a04
   129a4:	mov	r1, #1
   129a8:	movt	r2, #2
   129ac:	bl	114a4 <__fprintf_chk@plt>
   129b0:	ldr	r6, [r9, -r8, lsl #2]
   129b4:	add	r5, r5, sl
   129b8:	sub	r8, r8, #1
   129bc:	cmp	r6, #0
   129c0:	bne	12934 <__snprintf_chk@plt+0x13c4>
   129c4:	ldr	r0, [r4]
   129c8:	ldr	r1, [r0, #20]
   129cc:	ldr	r2, [r0, #24]
   129d0:	cmp	r1, r2
   129d4:	addcc	r2, r1, #1
   129d8:	strcc	r2, [r0, #20]
   129dc:	movcc	r0, #10
   129e0:	strbcc	r0, [r1]
   129e4:	subcc	sp, fp, #28
   129e8:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129ec:	mov	r1, #10
   129f0:	sub	sp, fp, #28
   129f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129f8:	b	114c8 <__overflow@plt>
   129fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a00:	add	fp, sp, #28
   12a04:	sub	sp, sp, #20
   12a08:	mov	r9, r0
   12a0c:	ldr	r0, [fp, #16]
   12a10:	mov	r8, r3
   12a14:	mov	sl, r2
   12a18:	mov	r7, r1
   12a1c:	cmp	r0, #0
   12a20:	beq	12af8 <__snprintf_chk@plt+0x1588>
   12a24:	mov	r0, r7
   12a28:	str	r9, [sp, #8]
   12a2c:	str	r8, [sp, #16]
   12a30:	bl	11420 <strlen@plt>
   12a34:	ldr	r9, [sl]
   12a38:	cmp	r9, #0
   12a3c:	beq	12b38 <__snprintf_chk@plt+0x15c8>
   12a40:	str	sl, [sp, #4]
   12a44:	add	r8, sl, #4
   12a48:	ldr	sl, [sp, #16]
   12a4c:	mov	r4, r0
   12a50:	mov	r0, #0
   12a54:	mvn	r6, #0
   12a58:	mov	r5, #0
   12a5c:	str	r0, [sp, #12]
   12a60:	mov	r0, r9
   12a64:	mov	r1, r7
   12a68:	mov	r2, r4
   12a6c:	bl	11558 <strncmp@plt>
   12a70:	cmp	r0, #0
   12a74:	bne	12ac4 <__snprintf_chk@plt+0x1554>
   12a78:	mov	r0, r9
   12a7c:	bl	11420 <strlen@plt>
   12a80:	cmp	r0, r4
   12a84:	beq	12b44 <__snprintf_chk@plt+0x15d4>
   12a88:	cmn	r6, #1
   12a8c:	beq	12ac0 <__snprintf_chk@plt+0x1550>
   12a90:	ldr	r0, [sp, #16]
   12a94:	cmp	r0, #0
   12a98:	beq	12ab4 <__snprintf_chk@plt+0x1544>
   12a9c:	ldr	r2, [fp, #8]
   12aa0:	mov	r1, sl
   12aa4:	mla	r0, r6, r2, r0
   12aa8:	bl	112dc <memcmp@plt>
   12aac:	cmp	r0, #0
   12ab0:	beq	12ac4 <__snprintf_chk@plt+0x1554>
   12ab4:	mov	r0, #1
   12ab8:	str	r0, [sp, #12]
   12abc:	b	12ac4 <__snprintf_chk@plt+0x1554>
   12ac0:	mov	r6, r5
   12ac4:	ldr	r9, [r8, r5, lsl #2]
   12ac8:	ldr	r0, [fp, #8]
   12acc:	add	r5, r5, #1
   12ad0:	add	sl, sl, r0
   12ad4:	cmp	r9, #0
   12ad8:	bne	12a60 <__snprintf_chk@plt+0x14f0>
   12adc:	ldr	r0, [sp, #12]
   12ae0:	ldr	r8, [sp, #16]
   12ae4:	ldr	sl, [sp, #4]
   12ae8:	ldr	r9, [sp, #8]
   12aec:	tst	r0, #1
   12af0:	beq	12b54 <__snprintf_chk@plt+0x15e4>
   12af4:	b	12b60 <__snprintf_chk@plt+0x15f0>
   12af8:	ldr	r0, [sl]
   12afc:	movw	r4, #10671	; 0x29af
   12b00:	movt	r4, #2
   12b04:	cmp	r0, #0
   12b08:	beq	12b74 <__snprintf_chk@plt+0x1604>
   12b0c:	add	r5, sl, #4
   12b10:	mov	r6, #0
   12b14:	mov	r1, r7
   12b18:	bl	11270 <strcmp@plt>
   12b1c:	cmp	r0, #0
   12b20:	beq	12b54 <__snprintf_chk@plt+0x15e4>
   12b24:	ldr	r0, [r5, r6, lsl #2]
   12b28:	add	r6, r6, #1
   12b2c:	cmp	r0, #0
   12b30:	bne	12b14 <__snprintf_chk@plt+0x15a4>
   12b34:	b	12b74 <__snprintf_chk@plt+0x1604>
   12b38:	ldr	r8, [sp, #16]
   12b3c:	ldr	r9, [sp, #8]
   12b40:	b	12b6c <__snprintf_chk@plt+0x15fc>
   12b44:	ldr	r8, [sp, #16]
   12b48:	ldr	sl, [sp, #4]
   12b4c:	ldr	r9, [sp, #8]
   12b50:	mov	r6, r5
   12b54:	cmn	r6, #1
   12b58:	bgt	12bdc <__snprintf_chk@plt+0x166c>
   12b5c:	beq	12b6c <__snprintf_chk@plt+0x15fc>
   12b60:	movw	r4, #10698	; 0x29ca
   12b64:	movt	r4, #2
   12b68:	b	12b74 <__snprintf_chk@plt+0x1604>
   12b6c:	movw	r4, #10671	; 0x29af
   12b70:	movt	r4, #2
   12b74:	ldr	r6, [fp, #12]
   12b78:	mov	r0, #0
   12b7c:	mov	r1, r4
   12b80:	mov	r2, #5
   12b84:	bl	112e8 <dcgettext@plt>
   12b88:	mov	r4, r0
   12b8c:	mov	r0, #0
   12b90:	mov	r1, #8
   12b94:	mov	r2, r7
   12b98:	bl	1d74c <__snprintf_chk@plt+0xc1dc>
   12b9c:	mov	r5, r0
   12ba0:	mov	r0, #1
   12ba4:	mov	r1, r9
   12ba8:	bl	1dd0c <__snprintf_chk@plt+0xc79c>
   12bac:	str	r0, [sp]
   12bb0:	mov	r0, #0
   12bb4:	mov	r1, #0
   12bb8:	mov	r2, r4
   12bbc:	mov	r3, r5
   12bc0:	bl	1136c <error@plt>
   12bc4:	ldr	r2, [fp, #8]
   12bc8:	mov	r0, sl
   12bcc:	mov	r1, r8
   12bd0:	bl	128dc <__snprintf_chk@plt+0x136c>
   12bd4:	blx	r6
   12bd8:	mvn	r6, #0
   12bdc:	mov	r0, r6
   12be0:	sub	sp, fp, #28
   12be4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12be8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12bec:	add	fp, sp, #24
   12bf0:	ldr	r6, [r1]
   12bf4:	cmp	r6, #0
   12bf8:	beq	12c5c <__snprintf_chk@plt+0x16ec>
   12bfc:	mov	r8, r1
   12c00:	mov	r7, r2
   12c04:	mov	r1, r2
   12c08:	mov	r2, r3
   12c0c:	mov	r4, r3
   12c10:	mov	r9, r0
   12c14:	bl	112dc <memcmp@plt>
   12c18:	cmp	r0, #0
   12c1c:	beq	12c54 <__snprintf_chk@plt+0x16e4>
   12c20:	add	r7, r7, r4
   12c24:	add	r5, r8, #4
   12c28:	ldr	r6, [r5]
   12c2c:	cmp	r6, #0
   12c30:	beq	12c5c <__snprintf_chk@plt+0x16ec>
   12c34:	mov	r0, r9
   12c38:	mov	r1, r7
   12c3c:	mov	r2, r4
   12c40:	bl	112dc <memcmp@plt>
   12c44:	add	r7, r7, r4
   12c48:	add	r5, r5, #4
   12c4c:	cmp	r0, #0
   12c50:	bne	12c28 <__snprintf_chk@plt+0x16b8>
   12c54:	mov	r0, r6
   12c58:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12c5c:	mov	r6, #0
   12c60:	mov	r0, r6
   12c64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12c68:	movw	r1, #20908	; 0x51ac
   12c6c:	movt	r1, #3
   12c70:	str	r0, [r1]
   12c74:	bx	lr
   12c78:	movw	r1, #20912	; 0x51b0
   12c7c:	movt	r1, #3
   12c80:	strb	r0, [r1]
   12c84:	bx	lr
   12c88:	push	{r4, r5, r6, sl, fp, lr}
   12c8c:	add	fp, sp, #16
   12c90:	sub	sp, sp, #8
   12c94:	movw	r0, #20892	; 0x519c
   12c98:	movt	r0, #3
   12c9c:	ldr	r0, [r0]
   12ca0:	bl	1f218 <__snprintf_chk@plt+0xdca8>
   12ca4:	cmp	r0, #0
   12ca8:	beq	12cd0 <__snprintf_chk@plt+0x1760>
   12cac:	movw	r0, #20912	; 0x51b0
   12cb0:	movt	r0, #3
   12cb4:	ldrb	r0, [r0]
   12cb8:	cmp	r0, #0
   12cbc:	beq	12cf0 <__snprintf_chk@plt+0x1780>
   12cc0:	bl	11444 <__errno_location@plt>
   12cc4:	ldr	r0, [r0]
   12cc8:	cmp	r0, #32
   12ccc:	bne	12cf0 <__snprintf_chk@plt+0x1780>
   12cd0:	movw	r0, #20880	; 0x5190
   12cd4:	movt	r0, #3
   12cd8:	ldr	r0, [r0]
   12cdc:	bl	1f218 <__snprintf_chk@plt+0xdca8>
   12ce0:	cmp	r0, #0
   12ce4:	subeq	sp, fp, #16
   12ce8:	popeq	{r4, r5, r6, sl, fp, pc}
   12cec:	b	12d60 <__snprintf_chk@plt+0x17f0>
   12cf0:	movw	r1, #10761	; 0x2a09
   12cf4:	mov	r0, #0
   12cf8:	mov	r2, #5
   12cfc:	movt	r1, #2
   12d00:	bl	112e8 <dcgettext@plt>
   12d04:	mov	r4, r0
   12d08:	movw	r0, #20908	; 0x51ac
   12d0c:	movt	r0, #3
   12d10:	ldr	r6, [r0]
   12d14:	bl	11444 <__errno_location@plt>
   12d18:	ldr	r5, [r0]
   12d1c:	cmp	r6, #0
   12d20:	bne	12d3c <__snprintf_chk@plt+0x17cc>
   12d24:	movw	r2, #10758	; 0x2a06
   12d28:	mov	r0, #0
   12d2c:	mov	r1, r5
   12d30:	mov	r3, r4
   12d34:	movt	r2, #2
   12d38:	b	12d5c <__snprintf_chk@plt+0x17ec>
   12d3c:	mov	r0, r6
   12d40:	bl	1d994 <__snprintf_chk@plt+0xc424>
   12d44:	movw	r2, #10773	; 0x2a15
   12d48:	mov	r3, r0
   12d4c:	str	r4, [sp]
   12d50:	mov	r0, #0
   12d54:	mov	r1, r5
   12d58:	movt	r2, #2
   12d5c:	bl	1136c <error@plt>
   12d60:	movw	r0, #20792	; 0x5138
   12d64:	movt	r0, #3
   12d68:	ldr	r0, [r0]
   12d6c:	bl	112ac <_exit@plt>
   12d70:	push	{r4, r5, r6, sl, fp, lr}
   12d74:	add	fp, sp, #16
   12d78:	sub	sp, sp, #8
   12d7c:	mov	r4, r0
   12d80:	bl	11498 <fileno@plt>
   12d84:	cmn	r0, #1
   12d88:	ble	12dfc <__snprintf_chk@plt+0x188c>
   12d8c:	mov	r0, r4
   12d90:	bl	113c0 <__freading@plt>
   12d94:	cmp	r0, #0
   12d98:	beq	12dc4 <__snprintf_chk@plt+0x1854>
   12d9c:	mov	r0, r4
   12da0:	bl	11498 <fileno@plt>
   12da4:	mov	r1, #1
   12da8:	mov	r2, #0
   12dac:	mov	r3, #0
   12db0:	str	r1, [sp]
   12db4:	bl	1133c <lseek64@plt>
   12db8:	and	r0, r0, r1
   12dbc:	cmn	r0, #1
   12dc0:	beq	12dfc <__snprintf_chk@plt+0x188c>
   12dc4:	mov	r0, r4
   12dc8:	bl	12e0c <__snprintf_chk@plt+0x189c>
   12dcc:	cmp	r0, #0
   12dd0:	beq	12dfc <__snprintf_chk@plt+0x188c>
   12dd4:	bl	11444 <__errno_location@plt>
   12dd8:	ldr	r6, [r0]
   12ddc:	mov	r5, r0
   12de0:	mov	r0, r4
   12de4:	bl	114b0 <fclose@plt>
   12de8:	cmp	r6, #0
   12dec:	strne	r6, [r5]
   12df0:	mvnne	r0, #0
   12df4:	sub	sp, fp, #16
   12df8:	pop	{r4, r5, r6, sl, fp, pc}
   12dfc:	mov	r0, r4
   12e00:	sub	sp, fp, #16
   12e04:	pop	{r4, r5, r6, sl, fp, lr}
   12e08:	b	114b0 <fclose@plt>
   12e0c:	push	{r4, sl, fp, lr}
   12e10:	add	fp, sp, #8
   12e14:	sub	sp, sp, #8
   12e18:	mov	r4, r0
   12e1c:	cmp	r0, #0
   12e20:	beq	12e3c <__snprintf_chk@plt+0x18cc>
   12e24:	mov	r0, r4
   12e28:	bl	113c0 <__freading@plt>
   12e2c:	cmp	r0, #0
   12e30:	ldrbne	r0, [r4, #1]
   12e34:	tstne	r0, #1
   12e38:	bne	12e4c <__snprintf_chk@plt+0x18dc>
   12e3c:	mov	r0, r4
   12e40:	sub	sp, fp, #8
   12e44:	pop	{r4, sl, fp, lr}
   12e48:	b	11288 <fflush@plt>
   12e4c:	mov	r0, #1
   12e50:	mov	r2, #0
   12e54:	mov	r3, #0
   12e58:	str	r0, [sp]
   12e5c:	mov	r0, r4
   12e60:	bl	14838 <__snprintf_chk@plt+0x32c8>
   12e64:	b	12e3c <__snprintf_chk@plt+0x18cc>
   12e68:	push	{fp, lr}
   12e6c:	mov	fp, sp
   12e70:	sub	sp, sp, #16
   12e74:	str	r3, [sp, #8]
   12e78:	mvn	r3, #0
   12e7c:	str	r3, [sp, #4]
   12e80:	mov	r3, #0
   12e84:	str	r3, [sp]
   12e88:	ldr	r3, [fp, #8]
   12e8c:	str	r3, [sp, #12]
   12e90:	mov	r3, #0
   12e94:	bl	12ea0 <__snprintf_chk@plt+0x1930>
   12e98:	mov	sp, fp
   12e9c:	pop	{fp, pc}
   12ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ea4:	add	fp, sp, #28
   12ea8:	sub	sp, sp, #124	; 0x7c
   12eac:	sub	sp, sp, #1024	; 0x400
   12eb0:	str	r3, [sp, #80]	; 0x50
   12eb4:	mov	r4, r2
   12eb8:	mov	sl, r1
   12ebc:	mov	r7, r0
   12ec0:	bl	11444 <__errno_location@plt>
   12ec4:	mov	r2, r4
   12ec8:	movw	r3, #8955	; 0x22fb
   12ecc:	str	r0, [sp, #56]	; 0x38
   12ed0:	ldr	r1, [r2, #8]!
   12ed4:	movt	r3, #2
   12ed8:	cmp	r1, #0
   12edc:	mov	r6, r1
   12ee0:	movweq	r6, #12
   12ee4:	cmp	r1, #12
   12ee8:	subgt	r6, r1, #12
   12eec:	ldr	r1, [r2, #32]
   12ef0:	cmp	r1, #0
   12ef4:	movne	r3, r1
   12ef8:	ldr	r1, [r0]
   12efc:	str	r3, [sp, #44]	; 0x2c
   12f00:	ldrb	r3, [sl]
   12f04:	str	r1, [sp, #52]	; 0x34
   12f08:	cmp	r3, #0
   12f0c:	beq	12f74 <__snprintf_chk@plt+0x1a04>
   12f10:	sub	r0, fp, #46	; 0x2e
   12f14:	mvn	r1, #13
   12f18:	str	r6, [sp, #32]
   12f1c:	ldr	r6, [fp, #12]
   12f20:	mov	lr, #0
   12f24:	str	r2, [sp, #36]	; 0x24
   12f28:	str	r4, [sp, #68]	; 0x44
   12f2c:	str	r7, [sp, #88]	; 0x58
   12f30:	sub	r1, r1, r0
   12f34:	str	r1, [sp, #24]
   12f38:	add	r1, r0, #13
   12f3c:	add	r0, r0, #14
   12f40:	str	r1, [sp, #20]
   12f44:	add	r1, sp, #96	; 0x60
   12f48:	str	r0, [sp, #60]	; 0x3c
   12f4c:	add	r1, r1, #1
   12f50:	str	r1, [sp, #40]	; 0x28
   12f54:	add	r1, r4, #12
   12f58:	str	r1, [sp, #28]
   12f5c:	sub	r1, fp, #51	; 0x33
   12f60:	add	r2, r1, #3
   12f64:	add	r0, r1, #2
   12f68:	str	r2, [sp, #48]	; 0x30
   12f6c:	str	r0, [sp, #64]	; 0x40
   12f70:	b	12f84 <__snprintf_chk@plt+0x1a14>
   12f74:	mov	lr, #0
   12f78:	b	147dc <__snprintf_chk@plt+0x326c>
   12f7c:	mov	r8, #3
   12f80:	b	1446c <__snprintf_chk@plt+0x2efc>
   12f84:	uxtb	r1, r3
   12f88:	mov	r8, sl
   12f8c:	cmp	r1, #37	; 0x25
   12f90:	bne	12fa8 <__snprintf_chk@plt+0x1a38>
   12f94:	ldr	ip, [sp, #80]	; 0x50
   12f98:	mov	r0, #0
   12f9c:	mov	r7, #0
   12fa0:	mov	sl, r8
   12fa4:	b	13098 <__snprintf_chk@plt+0x1b28>
   12fa8:	bic	r1, r6, r6, asr #31
   12fac:	mov	r5, #1
   12fb0:	mvn	r2, lr
   12fb4:	cmp	r1, #1
   12fb8:	movhi	r5, r1
   12fbc:	cmp	r5, r2
   12fc0:	bcs	147ec <__snprintf_chk@plt+0x327c>
   12fc4:	cmp	r7, #0
   12fc8:	beq	13014 <__snprintf_chk@plt+0x1aa4>
   12fcc:	cmp	r1, #2
   12fd0:	bcc	13000 <__snprintf_chk@plt+0x1a90>
   12fd4:	mov	r9, lr
   12fd8:	sub	r4, r1, #1
   12fdc:	mov	r6, #0
   12fe0:	mov	r0, #32
   12fe4:	mov	r1, r7
   12fe8:	bl	11504 <fputc@plt>
   12fec:	add	r6, r6, #1
   12ff0:	cmp	r6, r4
   12ff4:	bcc	12fe0 <__snprintf_chk@plt+0x1a70>
   12ff8:	ldrb	r3, [r8]
   12ffc:	mov	lr, r9
   13000:	uxtb	r0, r3
   13004:	mov	r1, r7
   13008:	mov	r4, lr
   1300c:	bl	11504 <fputc@plt>
   13010:	mov	lr, r4
   13014:	add	lr, r5, lr
   13018:	mov	sl, r8
   1301c:	b	147cc <__snprintf_chk@plt+0x325c>
   13020:	mov	r0, #1
   13024:	b	13098 <__snprintf_chk@plt+0x1b28>
   13028:	add	r1, r1, #1
   1302c:	add	sl, sl, #1
   13030:	mov	r7, r9
   13034:	ldrb	r9, [sl]
   13038:	sub	r2, r9, #35	; 0x23
   1303c:	cmp	r2, #13
   13040:	bhi	13084 <__snprintf_chk@plt+0x1b14>
   13044:	add	r3, pc, #0
   13048:	ldr	pc, [r3, r2, lsl #2]
   1304c:	andeq	r3, r1, r0, lsr #32
   13050:	andeq	r3, r1, r4, lsr #1
   13054:	andeq	r3, r1, r4, lsr #1
   13058:	andeq	r3, r1, r4, lsr #1
   1305c:	andeq	r3, r1, r4, lsr #1
   13060:	andeq	r3, r1, r4, lsr #1
   13064:	andeq	r3, r1, r4, lsr #1
   13068:	andeq	r3, r1, r4, lsr #1
   1306c:	andeq	r3, r1, r8, lsr #32
   13070:	andeq	r3, r1, r4, lsr #1
   13074:	andeq	r3, r1, r8, lsr #32
   13078:	andeq	r3, r1, r4, lsr #1
   1307c:	andeq	r3, r1, r4, lsr #1
   13080:	andeq	r3, r1, r8, lsr #32
   13084:	cmp	r9, #95	; 0x5f
   13088:	beq	13028 <__snprintf_chk@plt+0x1ab8>
   1308c:	cmp	r9, #94	; 0x5e
   13090:	bne	130a4 <__snprintf_chk@plt+0x1b34>
   13094:	mov	ip, #1
   13098:	add	r1, sl, #2
   1309c:	add	sl, sl, #1
   130a0:	b	13034 <__snprintf_chk@plt+0x1ac4>
   130a4:	sub	r2, r9, #48	; 0x30
   130a8:	cmp	r2, #9
   130ac:	bhi	13138 <__snprintf_chk@plt+0x1bc8>
   130b0:	movw	r5, #52428	; 0xcccc
   130b4:	mov	r4, lr
   130b8:	mov	lr, ip
   130bc:	mov	ip, r7
   130c0:	mov	r6, #0
   130c4:	mov	r7, #-2147483648	; 0x80000000
   130c8:	str	r0, [sp, #76]	; 0x4c
   130cc:	movt	r5, #3276	; 0xccc
   130d0:	cmn	r6, #1
   130d4:	ble	130e4 <__snprintf_chk@plt+0x1b74>
   130d8:	cmp	r6, r5
   130dc:	bgt	130f4 <__snprintf_chk@plt+0x1b84>
   130e0:	b	130fc <__snprintf_chk@plt+0x1b8c>
   130e4:	beq	130fc <__snprintf_chk@plt+0x1b8c>
   130e8:	sdiv	r2, r7, r6
   130ec:	cmp	r2, #10
   130f0:	bge	130fc <__snprintf_chk@plt+0x1b8c>
   130f4:	mvn	r6, #-2147483648	; 0x80000000
   130f8:	b	13114 <__snprintf_chk@plt+0x1ba4>
   130fc:	add	r2, r6, r6, lsl #2
   13100:	lsl	r3, r2, #1
   13104:	uxtab	r0, r3, r9
   13108:	sub	r6, r0, #48	; 0x30
   1310c:	cmp	r6, r2, lsl #1
   13110:	mvnvs	r6, #-2147483648	; 0x80000000
   13114:	ldrb	r9, [r1], #1
   13118:	sub	r2, r9, #48	; 0x30
   1311c:	cmp	r2, #10
   13120:	bcc	130d0 <__snprintf_chk@plt+0x1b60>
   13124:	ldr	r0, [sp, #76]	; 0x4c
   13128:	mov	r7, ip
   1312c:	mov	ip, lr
   13130:	sub	sl, r1, #1
   13134:	mov	lr, r4
   13138:	cmp	r9, #79	; 0x4f
   1313c:	cmpne	r9, #69	; 0x45
   13140:	bne	13154 <__snprintf_chk@plt+0x1be4>
   13144:	ldrb	r1, [sl, #1]!
   13148:	cmp	r1, #122	; 0x7a
   1314c:	bls	13164 <__snprintf_chk@plt+0x1bf4>
   13150:	b	13f90 <__snprintf_chk@plt+0x2a20>
   13154:	mov	r1, r9
   13158:	mov	r9, #0
   1315c:	cmp	r1, #122	; 0x7a
   13160:	bhi	13f90 <__snprintf_chk@plt+0x2a20>
   13164:	str	r7, [sp, #92]	; 0x5c
   13168:	movw	r5, #10798	; 0x2a2e
   1316c:	add	r2, pc, #12
   13170:	mov	r7, #0
   13174:	mvn	r3, #0
   13178:	movt	r5, #2
   1317c:	ldr	pc, [r2, r1, lsl #2]
   13180:	andeq	r3, r1, r8, ror r4
   13184:	andeq	r3, r1, ip, lsl #31
   13188:	andeq	r3, r1, ip, lsl #31
   1318c:	andeq	r3, r1, ip, lsl #31
   13190:	andeq	r3, r1, ip, lsl #31
   13194:	andeq	r3, r1, ip, lsl #31
   13198:	andeq	r3, r1, ip, lsl #31
   1319c:	andeq	r3, r1, ip, lsl #31
   131a0:	andeq	r3, r1, ip, lsl #31
   131a4:	andeq	r3, r1, ip, lsl #31
   131a8:	andeq	r3, r1, ip, lsl #31
   131ac:	andeq	r3, r1, ip, lsl #31
   131b0:	andeq	r3, r1, ip, lsl #31
   131b4:	andeq	r3, r1, ip, lsl #31
   131b8:	andeq	r3, r1, ip, lsl #31
   131bc:	andeq	r3, r1, ip, lsl #31
   131c0:	andeq	r3, r1, ip, lsl #31
   131c4:	andeq	r3, r1, ip, lsl #31
   131c8:	andeq	r3, r1, ip, lsl #31
   131cc:	andeq	r3, r1, ip, lsl #31
   131d0:	andeq	r3, r1, ip, lsl #31
   131d4:	andeq	r3, r1, ip, lsl #31
   131d8:	andeq	r3, r1, ip, lsl #31
   131dc:	andeq	r3, r1, ip, lsl #31
   131e0:	andeq	r3, r1, ip, lsl #31
   131e4:	andeq	r3, r1, ip, lsl #31
   131e8:	andeq	r3, r1, ip, lsl #31
   131ec:	andeq	r3, r1, ip, lsl #31
   131f0:	andeq	r3, r1, ip, lsl #31
   131f4:	andeq	r3, r1, ip, lsl #31
   131f8:	andeq	r3, r1, ip, lsl #31
   131fc:	andeq	r3, r1, ip, lsl #31
   13200:	andeq	r3, r1, ip, lsl #31
   13204:	andeq	r3, r1, ip, lsl #31
   13208:	andeq	r3, r1, ip, lsl #31
   1320c:	andeq	r3, r1, ip, lsl #31
   13210:	andeq	r3, r1, ip, lsl #31
   13214:	andeq	r3, r1, r4, lsl #9
   13218:	andeq	r3, r1, ip, lsl #31
   1321c:	andeq	r3, r1, ip, lsl #31
   13220:	andeq	r3, r1, ip, lsl #31
   13224:	andeq	r3, r1, ip, lsl #31
   13228:	andeq	r3, r1, ip, lsl #31
   1322c:	andeq	r3, r1, ip, lsl #31
   13230:	andeq	r3, r1, ip, lsl #31
   13234:	andeq	r3, r1, ip, lsl #31
   13238:	andeq	r3, r1, ip, lsl #31
   1323c:	andeq	r3, r1, ip, lsl #31
   13240:	andeq	r3, r1, ip, lsl #31
   13244:	andeq	r3, r1, ip, lsl #31
   13248:	andeq	r3, r1, ip, lsl #31
   1324c:	andeq	r3, r1, ip, lsl #31
   13250:	andeq	r3, r1, ip, lsl #31
   13254:	andeq	r3, r1, ip, lsl #31
   13258:	andeq	r3, r1, ip, lsl #31
   1325c:	andeq	r3, r1, ip, lsl #31
   13260:	andeq	r3, r1, ip, lsl #31
   13264:	andeq	r3, r1, ip, lsl #31
   13268:	andeq	r3, r1, r4, lsl #10
   1326c:	andeq	r3, r1, ip, lsl #31
   13270:	andeq	r3, r1, ip, lsl #31
   13274:	andeq	r3, r1, ip, lsl #31
   13278:	andeq	r3, r1, ip, lsl #31
   1327c:	andeq	r3, r1, ip, lsl #31
   13280:	andeq	r3, r1, ip, lsl #31
   13284:	andeq	r3, r1, ip, ror r5
   13288:	muleq	r1, r4, r5
   1328c:	andeq	r3, r1, ip, lsr #11
   13290:	andeq	r3, r1, r0, asr #11
   13294:	andeq	r3, r1, ip, lsl #31
   13298:	ldrdeq	r3, [r1], -r4
   1329c:	andeq	r3, r1, ip, ror #6
   132a0:	andeq	r3, r1, r8, lsl #12
   132a4:	andeq	r3, r1, r8, lsl r6
   132a8:	andeq	r3, r1, ip, lsl #31
   132ac:	andeq	r3, r1, ip, lsl #31
   132b0:	andeq	r3, r1, ip, lsl #31
   132b4:	andeq	r3, r1, ip, lsr #12
   132b8:	andeq	r3, r1, r4, asr #12
   132bc:	andeq	r3, r1, ip, lsl #31
   132c0:	andeq	r3, r1, ip, ror r7
   132c4:	andeq	r3, r1, ip, lsl #31
   132c8:	andeq	r3, r1, ip, lsr #15
   132cc:	muleq	r1, r4, r7
   132d0:	andeq	r3, r1, r4, lsr #15
   132d4:	andeq	r3, r1, r8, ror #16
   132d8:	andeq	r3, r1, ip, ror #6
   132dc:	muleq	r1, r8, r8
   132e0:	andeq	r3, r1, ip, ror #17
   132e4:	andeq	r3, r1, r0, lsl #18
   132e8:	andeq	r3, r1, r0, asr #18
   132ec:	andeq	r3, r1, ip, lsl #31
   132f0:	andeq	r3, r1, ip, lsl #31
   132f4:	andeq	r3, r1, ip, lsl #31
   132f8:	andeq	r3, r1, ip, lsl #31
   132fc:	andeq	r3, r1, ip, lsl #31
   13300:	andeq	r3, r1, ip, lsl #31
   13304:	ldrdeq	r3, [r1], -r0
   13308:	andeq	r3, r1, r4, ror #8
   1330c:	andeq	r3, r1, r8, ror #19
   13310:	strdeq	r3, [r1], -ip
   13314:	andeq	r3, r1, r4, lsl sl
   13318:	andeq	r3, r1, ip, lsl #31
   1331c:	andeq	r3, r1, ip, ror #6
   13320:	andeq	r3, r1, r4, ror #8
   13324:	andeq	r3, r1, ip, lsl #31
   13328:	andeq	r3, r1, r4, lsr #20
   1332c:	andeq	r3, r1, r4, asr #20
   13330:	andeq	r3, r1, ip, asr sl
   13334:	andeq	r3, r1, r0, lsr sp
   13338:	andeq	r3, r1, ip, asr sp
   1333c:	andeq	r3, r1, ip, lsl #31
   13340:	andeq	r3, r1, r0, lsl #15
   13344:	ldrdeq	r3, [r1], -r0
   13348:	andeq	r3, r1, r0, ror #23
   1334c:	strdeq	r3, [r1], -r4
   13350:			; <UNDEFINED> instruction: 0x00013ebc
   13354:	andeq	r3, r1, r0, lsr pc
   13358:	andeq	r3, r1, ip, lsl #31
   1335c:	andeq	r3, r1, r8, ror #30
   13360:	andeq	r3, r1, r4, lsl #31
   13364:	andeq	r4, r1, r0, lsr #1
   13368:	andeq	r3, r1, r8, lsr #10
   1336c:	cmp	r9, #69	; 0x45
   13370:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13374:	ldr	r2, [sp, #68]	; 0x44
   13378:	str	lr, [sp, #84]	; 0x54
   1337c:	movw	r0, #9363	; 0x2493
   13380:	str	ip, [sp, #72]	; 0x48
   13384:	movt	r0, #37449	; 0x9249
   13388:	ldr	r5, [r2, #28]
   1338c:	ldr	r8, [r2, #24]
   13390:	ldr	lr, [r2, #20]
   13394:	movw	r2, #382	; 0x17e
   13398:	add	r2, r5, r2
   1339c:	cmp	lr, #0
   133a0:	sub	r2, r2, r8
   133a4:	smmla	r4, r2, r0, r2
   133a8:	asr	r7, r4, #2
   133ac:	add	r4, r7, r4, lsr #31
   133b0:	rsb	r4, r4, r4, lsl #3
   133b4:	sub	r2, r4, r2
   133b8:	mvn	r4, #99	; 0x63
   133bc:	add	r2, r5, r2
   133c0:	movwlt	r4, #300	; 0x12c
   133c4:	add	r2, r2, #3
   133c8:	add	r4, r4, lr
   133cc:	cmn	r2, #1
   133d0:	ble	1421c <__snprintf_chk@plt+0x2cac>
   133d4:	movw	r7, #365	; 0x16d
   133d8:	tst	r4, #3
   133dc:	bne	13420 <__snprintf_chk@plt+0x1eb0>
   133e0:	movw	r7, #34079	; 0x851f
   133e4:	mov	ip, #100	; 0x64
   133e8:	movt	r7, #20971	; 0x51eb
   133ec:	smmul	r7, r4, r7
   133f0:	asr	r3, r7, #5
   133f4:	add	r3, r3, r7, lsr #31
   133f8:	mls	ip, r3, ip, r4
   133fc:	asr	r3, r7, #7
   13400:	add	r3, r3, r7, lsr #31
   13404:	mov	r7, #400	; 0x190
   13408:	mls	r3, r3, r7, r4
   1340c:	movw	r7, #365	; 0x16d
   13410:	cmp	r3, #0
   13414:	movweq	r7, #366	; 0x16e
   13418:	cmp	ip, #0
   1341c:	movwne	r7, #366	; 0x16e
   13420:	add	r3, r8, r7
   13424:	movw	r7, #382	; 0x17e
   13428:	add	r7, r5, r7
   1342c:	mov	r5, r0
   13430:	sub	r3, r7, r3
   13434:	smmla	r3, r3, r0, r3
   13438:	asr	r7, r3, #2
   1343c:	add	r3, r7, r3, lsr #31
   13440:	movw	r7, #379	; 0x17b
   13444:	rsb	r3, r3, r3, lsl #3
   13448:	add	r3, r3, r8
   1344c:	sub	r3, r3, r7
   13450:	mov	r7, #1
   13454:	cmn	r3, #1
   13458:	movgt	r2, r3
   1345c:	eor	r3, r7, r3, lsr #31
   13460:	b	1429c <__snprintf_chk@plt+0x2d2c>
   13464:	orr	ip, r0, ip
   13468:	mov	r7, #0
   1346c:	cmp	r9, #69	; 0x45
   13470:	bne	13be0 <__snprintf_chk@plt+0x2670>
   13474:	b	13f8c <__snprintf_chk@plt+0x2a1c>
   13478:	ldr	r7, [sp, #92]	; 0x5c
   1347c:	sub	r9, sl, #1
   13480:	b	13f94 <__snprintf_chk@plt+0x2a24>
   13484:	ldr	r7, [sp, #92]	; 0x5c
   13488:	sub	r9, sl, #1
   1348c:	cmp	r9, r8
   13490:	bne	13f94 <__snprintf_chk@plt+0x2a24>
   13494:	subs	r0, r7, #45	; 0x2d
   13498:	mvn	r1, lr
   1349c:	bicne	r0, r6, r6, asr #31
   134a0:	cmp	r0, #1
   134a4:	mov	r5, r0
   134a8:	movls	r5, #1
   134ac:	cmp	r5, r1
   134b0:	bcs	147ec <__snprintf_chk@plt+0x327c>
   134b4:	ldr	r1, [sp, #88]	; 0x58
   134b8:	cmp	r1, #0
   134bc:	beq	147c4 <__snprintf_chk@plt+0x3254>
   134c0:	ldr	r7, [sp, #88]	; 0x58
   134c4:	mov	r4, lr
   134c8:	cmp	r0, #2
   134cc:	bcc	147b4 <__snprintf_chk@plt+0x3244>
   134d0:	ldr	r1, [sp, #92]	; 0x5c
   134d4:	sub	r6, r0, #1
   134d8:	uxtb	r1, r1
   134dc:	cmp	r1, #43	; 0x2b
   134e0:	cmpne	r1, #48	; 0x30
   134e4:	bne	1479c <__snprintf_chk@plt+0x322c>
   134e8:	ldr	r7, [sp, #88]	; 0x58
   134ec:	mov	r0, #48	; 0x30
   134f0:	mov	r1, r7
   134f4:	bl	11504 <fputc@plt>
   134f8:	subs	r6, r6, #1
   134fc:	bne	134ec <__snprintf_chk@plt+0x1f7c>
   13500:	b	147b4 <__snprintf_chk@plt+0x3244>
   13504:	mov	r7, #1
   13508:	b	13510 <__snprintf_chk@plt+0x1fa0>
   1350c:	add	r7, r7, #1
   13510:	ldrb	r2, [sl, r7]
   13514:	cmp	r2, #58	; 0x3a
   13518:	beq	1350c <__snprintf_chk@plt+0x1f9c>
   1351c:	cmp	r2, #122	; 0x7a
   13520:	bne	13f8c <__snprintf_chk@plt+0x2a1c>
   13524:	add	sl, sl, r7
   13528:	ldr	r3, [sp, #68]	; 0x44
   1352c:	ldr	r2, [r3, #32]
   13530:	cmp	r2, #0
   13534:	blt	14300 <__snprintf_chk@plt+0x2d90>
   13538:	ldr	r2, [r3, #36]	; 0x24
   1353c:	str	lr, [sp, #84]	; 0x54
   13540:	str	ip, [sp, #72]	; 0x48
   13544:	cmp	r2, #0
   13548:	blt	143f8 <__snprintf_chk@plt+0x2e88>
   1354c:	mov	ip, #0
   13550:	bne	143fc <__snprintf_chk@plt+0x2e8c>
   13554:	ldr	r3, [sp, #44]	; 0x2c
   13558:	ldrb	r3, [r3]
   1355c:	sub	r3, r3, #45	; 0x2d
   13560:	clz	r3, r3
   13564:	lsr	ip, r3, #5
   13568:	cmp	r7, #3
   1356c:	bls	14404 <__snprintf_chk@plt+0x2e94>
   13570:	ldr	lr, [sp, #84]	; 0x54
   13574:	ldr	ip, [sp, #72]	; 0x48
   13578:	b	13f8c <__snprintf_chk@plt+0x2a1c>
   1357c:	cmp	r9, #0
   13580:	bne	13f8c <__snprintf_chk@plt+0x2a1c>
   13584:	orr	ip, r0, ip
   13588:	mov	r7, #0
   1358c:	mov	r1, #65	; 0x41
   13590:	b	13be0 <__snprintf_chk@plt+0x2670>
   13594:	cmp	r9, #69	; 0x45
   13598:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   1359c:	orr	ip, r0, ip
   135a0:	mov	r7, #0
   135a4:	mov	r1, #66	; 0x42
   135a8:	b	13be0 <__snprintf_chk@plt+0x2670>
   135ac:	cmp	r9, #69	; 0x45
   135b0:	bne	14308 <__snprintf_chk@plt+0x2d98>
   135b4:	mov	r7, #0
   135b8:	mov	r1, #67	; 0x43
   135bc:	b	13be0 <__snprintf_chk@plt+0x2670>
   135c0:	cmp	r9, #0
   135c4:	bne	13f8c <__snprintf_chk@plt+0x2a1c>
   135c8:	movw	r5, #10780	; 0x2a1c
   135cc:	movt	r5, #2
   135d0:	b	137ac <__snprintf_chk@plt+0x223c>
   135d4:	cmp	r9, #0
   135d8:	bne	13f8c <__snprintf_chk@plt+0x2a1c>
   135dc:	ldr	r0, [sp, #92]	; 0x5c
   135e0:	movw	r5, #10789	; 0x2a25
   135e4:	movt	r5, #2
   135e8:	cmp	r0, #0
   135ec:	bne	144ec <__snprintf_chk@plt+0x2f7c>
   135f0:	cmp	r6, #0
   135f4:	bge	144ec <__snprintf_chk@plt+0x2f7c>
   135f8:	mov	r0, #43	; 0x2b
   135fc:	mov	r3, #4
   13600:	str	r0, [sp, #92]	; 0x5c
   13604:	b	137ac <__snprintf_chk@plt+0x223c>
   13608:	cmp	r9, #69	; 0x45
   1360c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13610:	ldr	r2, [sp, #36]	; 0x24
   13614:	b	13a08 <__snprintf_chk@plt+0x2498>
   13618:	cmp	r9, #69	; 0x45
   1361c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13620:	ldr	r3, [sp, #32]
   13624:	str	ip, [sp, #72]	; 0x48
   13628:	b	13a7c <__snprintf_chk@plt+0x250c>
   1362c:	cmp	r9, #69	; 0x45
   13630:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13634:	ldr	r2, [sp, #68]	; 0x44
   13638:	str	ip, [sp, #72]	; 0x48
   1363c:	ldr	r3, [r2, #4]
   13640:	b	13a7c <__snprintf_chk@plt+0x250c>
   13644:	cmp	r9, #69	; 0x45
   13648:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   1364c:	ldr	r2, [fp, #20]
   13650:	cmp	r6, #1
   13654:	mov	r7, #0
   13658:	mov	r0, #8
   1365c:	str	lr, [sp, #84]	; 0x54
   13660:	movwlt	r6, #9
   13664:	b	13684 <__snprintf_chk@plt+0x2114>
   13668:	movw	r1, #26215	; 0x6667
   1366c:	sub	r0, r0, #1
   13670:	sub	r7, r7, #1
   13674:	movt	r1, #26214	; 0x6666
   13678:	smmul	r1, r2, r1
   1367c:	asr	r2, r1, #2
   13680:	add	r2, r2, r1, lsr #31
   13684:	add	r1, r7, #9
   13688:	cmp	r6, r1
   1368c:	blt	13668 <__snprintf_chk@plt+0x20f8>
   13690:	movw	r3, #26215	; 0x6667
   13694:	cmp	r1, #2
   13698:	movt	r3, #26214	; 0x6666
   1369c:	blt	136bc <__snprintf_chk@plt+0x214c>
   136a0:	smmul	r5, r2, r3
   136a4:	asr	r4, r5, #2
   136a8:	add	r5, r4, r5, lsr #31
   136ac:	add	r5, r5, r5, lsl #2
   136b0:	sub	r5, r2, r5, lsl #1
   136b4:	cmp	r5, #0
   136b8:	beq	13668 <__snprintf_chk@plt+0x20f8>
   136bc:	mov	lr, ip
   136c0:	cmp	r1, #1
   136c4:	sub	ip, fp, #46	; 0x2e
   136c8:	blt	13700 <__snprintf_chk@plt+0x2190>
   136cc:	smmul	r5, r2, r3
   136d0:	asr	r4, r5, #2
   136d4:	add	r5, r4, r5, lsr #31
   136d8:	add	r4, r5, r5, lsl #2
   136dc:	sub	r2, r2, r4, lsl #1
   136e0:	add	r2, r2, #48	; 0x30
   136e4:	strb	r2, [ip, r0]
   136e8:	sub	r2, r0, #1
   136ec:	add	r0, r0, #1
   136f0:	cmp	r0, #1
   136f4:	mov	r0, r2
   136f8:	mov	r2, r5
   136fc:	bgt	136cc <__snprintf_chk@plt+0x215c>
   13700:	ldr	r0, [sp, #92]	; 0x5c
   13704:	cmp	r0, #0
   13708:	movweq	r0, #48	; 0x30
   1370c:	str	r0, [sp, #92]	; 0x5c
   13710:	ldr	r0, [sp, #84]	; 0x54
   13714:	mvn	r0, r0
   13718:	cmp	r1, r0
   1371c:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13720:	ldr	r0, [sp, #88]	; 0x58
   13724:	cmp	r0, #0
   13728:	beq	145bc <__snprintf_chk@plt+0x304c>
   1372c:	tst	lr, #1
   13730:	beq	145ac <__snprintf_chk@plt+0x303c>
   13734:	ldr	r8, [sp, #88]	; 0x58
   13738:	cmn	r7, #9
   1373c:	sub	r0, fp, #46	; 0x2e
   13740:	beq	145bc <__snprintf_chk@plt+0x304c>
   13744:	mov	r4, #0
   13748:	mov	r9, r0
   1374c:	bl	113e4 <__ctype_toupper_loc@plt>
   13750:	mov	r5, r0
   13754:	ldrb	r0, [r9, -r4]
   13758:	ldr	r1, [r5]
   1375c:	ldr	r0, [r1, r0, lsl #2]
   13760:	mov	r1, r8
   13764:	bl	11504 <fputc@plt>
   13768:	sub	r4, r4, #1
   1376c:	add	r0, r7, r4
   13770:	cmn	r0, #9
   13774:	bne	13754 <__snprintf_chk@plt+0x21e4>
   13778:	b	145bc <__snprintf_chk@plt+0x304c>
   1377c:	mov	r7, #1
   13780:	eor	r1, r0, #1
   13784:	orr	r7, r0, r7
   13788:	and	ip, ip, r1
   1378c:	mov	r1, #112	; 0x70
   13790:	b	13be0 <__snprintf_chk@plt+0x2670>
   13794:	cmp	r9, #69	; 0x45
   13798:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   1379c:	ldr	r2, [sp, #68]	; 0x44
   137a0:	b	13a08 <__snprintf_chk@plt+0x2498>
   137a4:	movw	r5, #17104	; 0x42d0
   137a8:	movt	r5, #2
   137ac:	ldr	r0, [sp, #92]	; 0x5c
   137b0:	str	r3, [sp, #76]	; 0x4c
   137b4:	and	r4, ip, #1
   137b8:	mov	r1, r5
   137bc:	mov	r9, lr
   137c0:	stm	sp, {r0, r3}
   137c4:	mov	r7, r0
   137c8:	ldr	r0, [fp, #16]
   137cc:	mov	r3, r4
   137d0:	ldr	r2, [sp, #68]	; 0x44
   137d4:	str	r0, [sp, #8]
   137d8:	ldr	r0, [fp, #20]
   137dc:	str	r0, [sp, #12]
   137e0:	mov	r0, #0
   137e4:	bl	12ea0 <__snprintf_chk@plt+0x1930>
   137e8:	subs	r1, r7, #45	; 0x2d
   137ec:	mvn	r2, r9
   137f0:	movne	r1, r6
   137f4:	cmp	r6, #0
   137f8:	mov	r6, r0
   137fc:	movwlt	r1, #0
   13800:	cmp	r1, r0
   13804:	movhi	r6, r1
   13808:	cmp	r6, r2
   1380c:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13810:	ldr	r2, [sp, #88]	; 0x58
   13814:	mov	lr, r9
   13818:	cmp	r2, #0
   1381c:	beq	144e0 <__snprintf_chk@plt+0x2f70>
   13820:	ldr	r8, [sp, #88]	; 0x58
   13824:	cmp	r1, r0
   13828:	str	r4, [sp, #72]	; 0x48
   1382c:	bls	144a8 <__snprintf_chk@plt+0x2f38>
   13830:	sub	r7, r1, r0
   13834:	ldr	r0, [sp, #92]	; 0x5c
   13838:	cmp	r0, #43	; 0x2b
   1383c:	cmpne	r0, #48	; 0x30
   13840:	bne	14488 <__snprintf_chk@plt+0x2f18>
   13844:	ldr	r8, [sp, #88]	; 0x58
   13848:	cmp	r7, #0
   1384c:	beq	144a8 <__snprintf_chk@plt+0x2f38>
   13850:	mov	r0, #48	; 0x30
   13854:	mov	r1, r8
   13858:	bl	11504 <fputc@plt>
   1385c:	subs	r7, r7, #1
   13860:	bne	13850 <__snprintf_chk@plt+0x22e0>
   13864:	b	144a8 <__snprintf_chk@plt+0x2f38>
   13868:	cmp	r9, #69	; 0x45
   1386c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13870:	ldr	r3, [sp, #68]	; 0x44
   13874:	str	ip, [sp, #72]	; 0x48
   13878:	ldr	r2, [r3, #24]
   1387c:	ldr	r3, [r3, #28]
   13880:	add	r3, r3, #7
   13884:	sub	r2, r3, r2
   13888:	movw	r3, #9363	; 0x2493
   1388c:	movt	r3, #37449	; 0x9249
   13890:	smmla	r2, r2, r3, r2
   13894:	b	138e0 <__snprintf_chk@plt+0x2370>
   13898:	cmp	r9, #69	; 0x45
   1389c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   138a0:	ldr	r3, [sp, #68]	; 0x44
   138a4:	str	ip, [sp, #72]	; 0x48
   138a8:	movw	ip, #9363	; 0x2493
   138ac:	mov	r7, lr
   138b0:	movt	ip, #37449	; 0x9249
   138b4:	ldr	r2, [r3, #24]
   138b8:	ldr	r3, [r3, #28]
   138bc:	add	r2, r2, #6
   138c0:	smmla	r5, r2, ip, r2
   138c4:	asr	r4, r5, #2
   138c8:	add	r5, r4, r5, lsr #31
   138cc:	rsb	r5, r5, r5, lsl #3
   138d0:	sub	r2, r5, r2
   138d4:	add	r2, r3, r2
   138d8:	add	r2, r2, #7
   138dc:	smmla	r2, r2, ip, r2
   138e0:	asr	r3, r2, #2
   138e4:	add	r3, r3, r2, lsr #31
   138e8:	b	13a7c <__snprintf_chk@plt+0x250c>
   138ec:	cmp	r9, #79	; 0x4f
   138f0:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   138f4:	mov	r7, #0
   138f8:	mov	r1, #88	; 0x58
   138fc:	b	13be0 <__snprintf_chk@plt+0x2670>
   13900:	cmp	r9, #69	; 0x45
   13904:	beq	1447c <__snprintf_chk@plt+0x2f0c>
   13908:	cmp	r9, #79	; 0x4f
   1390c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13910:	ldr	r2, [sp, #68]	; 0x44
   13914:	movw	r3, #63636	; 0xf894
   13918:	str	ip, [sp, #72]	; 0x48
   1391c:	mov	ip, #0
   13920:	mov	r8, #4
   13924:	movt	r3, #65535	; 0xffff
   13928:	ldr	r2, [r2, #20]
   1392c:	cmp	r2, r3
   13930:	movw	r3, #1900	; 0x76c
   13934:	movwlt	ip, #1
   13938:	add	r3, r2, r3
   1393c:	b	1452c <__snprintf_chk@plt+0x2fbc>
   13940:	str	r0, [sp, #76]	; 0x4c
   13944:	ldr	r0, [sp, #92]	; 0x5c
   13948:	str	ip, [sp, #72]	; 0x48
   1394c:	mov	r8, lr
   13950:	subs	r4, r0, #45	; 0x2d
   13954:	ldr	r0, [sp, #44]	; 0x2c
   13958:	bicne	r4, r6, r6, asr #31
   1395c:	bl	11420 <strlen@plt>
   13960:	cmp	r4, r0
   13964:	mov	r9, r0
   13968:	mov	r5, r0
   1396c:	mvn	r0, r8
   13970:	str	r8, [sp, #84]	; 0x54
   13974:	movhi	r9, r4
   13978:	cmp	r9, r0
   1397c:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13980:	ldr	r7, [sp, #88]	; 0x58
   13984:	cmp	r7, #0
   13988:	beq	1472c <__snprintf_chk@plt+0x31bc>
   1398c:	cmp	r4, r5
   13990:	bls	14684 <__snprintf_chk@plt+0x3114>
   13994:	ldr	r0, [sp, #92]	; 0x5c
   13998:	sub	r6, r4, r5
   1399c:	uxtb	r0, r0
   139a0:	cmp	r0, #43	; 0x2b
   139a4:	cmpne	r0, #48	; 0x30
   139a8:	bne	14664 <__snprintf_chk@plt+0x30f4>
   139ac:	ldr	r4, [sp, #88]	; 0x58
   139b0:	cmp	r6, #0
   139b4:	beq	14684 <__snprintf_chk@plt+0x3114>
   139b8:	mov	r0, #48	; 0x30
   139bc:	mov	r1, r4
   139c0:	bl	11504 <fputc@plt>
   139c4:	subs	r6, r6, #1
   139c8:	bne	139b8 <__snprintf_chk@plt+0x2448>
   139cc:	b	14684 <__snprintf_chk@plt+0x3114>
   139d0:	cmp	r9, #0
   139d4:	bne	13f8c <__snprintf_chk@plt+0x2a1c>
   139d8:	orr	ip, r0, ip
   139dc:	mov	r7, #0
   139e0:	mov	r1, #97	; 0x61
   139e4:	b	13be0 <__snprintf_chk@plt+0x2670>
   139e8:	cmp	r9, #79	; 0x4f
   139ec:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   139f0:	mov	r7, #0
   139f4:	mov	r1, #99	; 0x63
   139f8:	b	13be0 <__snprintf_chk@plt+0x2670>
   139fc:	cmp	r9, #69	; 0x45
   13a00:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13a04:	ldr	r2, [sp, #28]
   13a08:	str	ip, [sp, #72]	; 0x48
   13a0c:	ldr	r3, [r2]
   13a10:	b	13a7c <__snprintf_chk@plt+0x250c>
   13a14:	ldr	r2, [sp, #28]
   13a18:	cmp	r9, #69	; 0x45
   13a1c:	bne	13a50 <__snprintf_chk@plt+0x24e0>
   13a20:	b	13f8c <__snprintf_chk@plt+0x2a1c>
   13a24:	cmp	r9, #69	; 0x45
   13a28:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13a2c:	ldr	r2, [sp, #68]	; 0x44
   13a30:	str	ip, [sp, #72]	; 0x48
   13a34:	mov	ip, #0
   13a38:	mov	r8, #3
   13a3c:	ldr	r2, [r2, #28]
   13a40:	b	13d4c <__snprintf_chk@plt+0x27dc>
   13a44:	ldr	r2, [sp, #36]	; 0x24
   13a48:	cmp	r9, #69	; 0x45
   13a4c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13a50:	ldr	r3, [r2]
   13a54:	ldr	r7, [sp, #92]	; 0x5c
   13a58:	b	13a6c <__snprintf_chk@plt+0x24fc>
   13a5c:	ldr	r3, [sp, #32]
   13a60:	ldr	r7, [sp, #92]	; 0x5c
   13a64:	cmp	r9, #69	; 0x45
   13a68:	beq	13f90 <__snprintf_chk@plt+0x2a20>
   13a6c:	cmp	r7, #0
   13a70:	str	ip, [sp, #72]	; 0x48
   13a74:	movweq	r7, #95	; 0x5f
   13a78:	str	r7, [sp, #92]	; 0x5c
   13a7c:	mov	r8, #2
   13a80:	lsr	ip, r3, #31
   13a84:	cmp	ip, #0
   13a88:	mov	r2, #0
   13a8c:	mov	r0, #0
   13a90:	movwne	ip, #1
   13a94:	cmp	r9, #79	; 0x4f
   13a98:	moveq	r7, #0
   13a9c:	cmpeq	ip, #0
   13aa0:	beq	13bdc <__snprintf_chk@plt+0x266c>
   13aa4:	ldr	r5, [sp, #60]	; 0x3c
   13aa8:	ldr	r7, [sp, #92]	; 0x5c
   13aac:	cmp	ip, #0
   13ab0:	rsbne	r3, r3, #0
   13ab4:	tst	r2, #1
   13ab8:	asr	r2, r2, #1
   13abc:	movne	r1, #58	; 0x3a
   13ac0:	strbne	r1, [r5, #-1]!
   13ac4:	movw	r1, #52429	; 0xcccd
   13ac8:	cmp	r3, #9
   13acc:	movt	r1, #52428	; 0xcccc
   13ad0:	umull	r4, r1, r3, r1
   13ad4:	lsr	r4, r1, #3
   13ad8:	add	r1, r4, r4, lsl #2
   13adc:	sub	r1, r3, r1, lsl #1
   13ae0:	mov	r3, r4
   13ae4:	orr	r1, r1, #48	; 0x30
   13ae8:	strb	r1, [r5, #-1]!
   13aec:	bhi	13ab4 <__snprintf_chk@plt+0x2544>
   13af0:	cmp	r2, #0
   13af4:	mov	r3, r4
   13af8:	bne	13ab4 <__snprintf_chk@plt+0x2544>
   13afc:	cmp	r6, #0
   13b00:	movge	r8, r6
   13b04:	cmp	r0, #0
   13b08:	movwne	r0, #43	; 0x2b
   13b0c:	cmp	r7, #0
   13b10:	movweq	r7, #48	; 0x30
   13b14:	mov	r3, r7
   13b18:	ldr	r1, [sp, #60]	; 0x3c
   13b1c:	cmp	ip, #0
   13b20:	mov	r2, r8
   13b24:	movwne	r0, #45	; 0x2d
   13b28:	cmp	r0, #0
   13b2c:	subne	r2, r2, #1
   13b30:	sub	r9, r1, r5
   13b34:	sub	r7, r2, r9
   13b38:	cmp	r7, #1
   13b3c:	movwlt	r7, #0
   13b40:	subs	r6, r3, #45	; 0x2d
   13b44:	moveq	r7, r6
   13b48:	cmp	r0, #0
   13b4c:	beq	13cbc <__snprintf_chk@plt+0x274c>
   13b50:	str	r9, [sp, #92]	; 0x5c
   13b54:	mov	r9, r3
   13b58:	cmp	r3, #95	; 0x5f
   13b5c:	bne	13ba8 <__snprintf_chk@plt+0x2638>
   13b60:	str	r8, [sp, #76]	; 0x4c
   13b64:	ldr	r8, [sp, #88]	; 0x58
   13b68:	str	r0, [sp, #16]
   13b6c:	str	lr, [sp, #84]	; 0x54
   13b70:	cmp	r8, #0
   13b74:	cmpne	r7, #0
   13b78:	beq	13b94 <__snprintf_chk@plt+0x2624>
   13b7c:	mov	r4, r7
   13b80:	mov	r0, #32
   13b84:	mov	r1, r8
   13b88:	bl	11504 <fputc@plt>
   13b8c:	subs	r4, r4, #1
   13b90:	bne	13b80 <__snprintf_chk@plt+0x2610>
   13b94:	ldr	r8, [sp, #76]	; 0x4c
   13b98:	ldr	lr, [sp, #84]	; 0x54
   13b9c:	ldr	r0, [sp, #16]
   13ba0:	sub	r8, r8, r7
   13ba4:	add	lr, r7, lr
   13ba8:	mov	r7, r9
   13bac:	ldr	r9, [sp, #92]	; 0x5c
   13bb0:	cmn	lr, #3
   13bb4:	bhi	147ec <__snprintf_chk@plt+0x327c>
   13bb8:	ldr	r1, [sp, #88]	; 0x58
   13bbc:	cmp	r1, #0
   13bc0:	beq	13bd0 <__snprintf_chk@plt+0x2660>
   13bc4:	mov	r4, lr
   13bc8:	bl	11504 <fputc@plt>
   13bcc:	mov	lr, r4
   13bd0:	sub	r8, r8, #1
   13bd4:	add	lr, lr, #1
   13bd8:	b	13cc0 <__snprintf_chk@plt+0x2750>
   13bdc:	ldr	ip, [sp, #72]	; 0x48
   13be0:	movw	r2, #9504	; 0x2520
   13be4:	cmp	r9, #0
   13be8:	ldr	r3, [sp, #68]	; 0x44
   13bec:	mov	r0, #0
   13bf0:	mov	r4, lr
   13bf4:	str	ip, [sp, #72]	; 0x48
   13bf8:	strh	r2, [fp, #-51]	; 0xffffffcd
   13bfc:	ldr	r2, [sp, #64]	; 0x40
   13c00:	strbne	r9, [fp, #-49]	; 0xffffffcf
   13c04:	ldrne	r2, [sp, #48]	; 0x30
   13c08:	strb	r0, [r2, #1]
   13c0c:	strb	r1, [r2]
   13c10:	add	r0, sp, #96	; 0x60
   13c14:	sub	r2, fp, #51	; 0x33
   13c18:	mov	r1, #1024	; 0x400
   13c1c:	bl	113a8 <strftime@plt>
   13c20:	cmp	r0, #0
   13c24:	beq	13cb0 <__snprintf_chk@plt+0x2740>
   13c28:	mov	r2, r0
   13c2c:	ldr	r0, [sp, #92]	; 0x5c
   13c30:	mvn	r1, r4
   13c34:	sub	r5, r2, #1
   13c38:	mov	r9, r5
   13c3c:	subs	r0, r0, #45	; 0x2d
   13c40:	movne	r0, r6
   13c44:	cmp	r6, #0
   13c48:	movwlt	r0, #0
   13c4c:	cmp	r0, r5
   13c50:	movhi	r9, r0
   13c54:	cmp	r9, r1
   13c58:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13c5c:	ldr	r6, [sp, #88]	; 0x58
   13c60:	str	r4, [sp, #84]	; 0x54
   13c64:	cmp	r6, #0
   13c68:	beq	1420c <__snprintf_chk@plt+0x2c9c>
   13c6c:	cmp	r0, r5
   13c70:	str	r2, [sp, #76]	; 0x4c
   13c74:	bls	14160 <__snprintf_chk@plt+0x2bf0>
   13c78:	sub	r8, r0, r5
   13c7c:	ldr	r0, [sp, #92]	; 0x5c
   13c80:	cmp	r0, #43	; 0x2b
   13c84:	cmpne	r0, #48	; 0x30
   13c88:	bne	14140 <__snprintf_chk@plt+0x2bd0>
   13c8c:	ldr	r4, [sp, #88]	; 0x58
   13c90:	cmp	r8, #0
   13c94:	beq	14160 <__snprintf_chk@plt+0x2bf0>
   13c98:	mov	r0, #48	; 0x30
   13c9c:	mov	r1, r4
   13ca0:	bl	11504 <fputc@plt>
   13ca4:	subs	r8, r8, #1
   13ca8:	bne	13c98 <__snprintf_chk@plt+0x2728>
   13cac:	b	14160 <__snprintf_chk@plt+0x2bf0>
   13cb0:	ldr	r7, [sp, #88]	; 0x58
   13cb4:	mov	lr, r4
   13cb8:	b	147cc <__snprintf_chk@plt+0x325c>
   13cbc:	mov	r7, r3
   13cc0:	cmp	r7, #45	; 0x2d
   13cc4:	mvn	r0, lr
   13cc8:	bicne	r6, r8, r8, asr #31
   13ccc:	mov	r8, r9
   13cd0:	cmp	r6, r9
   13cd4:	movhi	r8, r6
   13cd8:	cmp	r8, r0
   13cdc:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13ce0:	mov	r0, r7
   13ce4:	ldr	r7, [sp, #88]	; 0x58
   13ce8:	str	lr, [sp, #84]	; 0x54
   13cec:	cmp	r7, #0
   13cf0:	beq	14134 <__snprintf_chk@plt+0x2bc4>
   13cf4:	cmp	r6, r9
   13cf8:	bls	140d4 <__snprintf_chk@plt+0x2b64>
   13cfc:	cmp	r0, #43	; 0x2b
   13d00:	sub	r6, r6, r9
   13d04:	cmpne	r0, #48	; 0x30
   13d08:	bne	140b4 <__snprintf_chk@plt+0x2b44>
   13d0c:	ldr	r4, [sp, #88]	; 0x58
   13d10:	cmp	r6, #0
   13d14:	beq	140d4 <__snprintf_chk@plt+0x2b64>
   13d18:	mov	r0, #48	; 0x30
   13d1c:	mov	r1, r4
   13d20:	bl	11504 <fputc@plt>
   13d24:	subs	r6, r6, #1
   13d28:	bne	13d18 <__snprintf_chk@plt+0x27a8>
   13d2c:	b	140d4 <__snprintf_chk@plt+0x2b64>
   13d30:	cmp	r9, #69	; 0x45
   13d34:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13d38:	ldr	r2, [sp, #68]	; 0x44
   13d3c:	str	ip, [sp, #72]	; 0x48
   13d40:	mov	ip, #0
   13d44:	mov	r8, #2
   13d48:	ldr	r2, [r2, #16]
   13d4c:	cmn	r2, #1
   13d50:	add	r3, r2, #1
   13d54:	movwlt	ip, #1
   13d58:	b	13a84 <__snprintf_chk@plt+0x2514>
   13d5c:	ldr	r0, [sp, #92]	; 0x5c
   13d60:	mvn	r1, lr
   13d64:	subs	r0, r0, #45	; 0x2d
   13d68:	bicne	r0, r6, r6, asr #31
   13d6c:	cmp	r0, #1
   13d70:	mov	r5, r0
   13d74:	movls	r5, #1
   13d78:	cmp	r5, r1
   13d7c:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13d80:	ldr	r1, [sp, #88]	; 0x58
   13d84:	cmp	r1, #0
   13d88:	beq	147c4 <__snprintf_chk@plt+0x3254>
   13d8c:	ldr	r7, [sp, #88]	; 0x58
   13d90:	mov	r4, lr
   13d94:	cmp	r0, #2
   13d98:	bcc	14750 <__snprintf_chk@plt+0x31e0>
   13d9c:	ldr	r1, [sp, #92]	; 0x5c
   13da0:	sub	r6, r0, #1
   13da4:	uxtb	r1, r1
   13da8:	cmp	r1, #43	; 0x2b
   13dac:	cmpne	r1, #48	; 0x30
   13db0:	bne	14738 <__snprintf_chk@plt+0x31c8>
   13db4:	ldr	r7, [sp, #88]	; 0x58
   13db8:	mov	r0, #48	; 0x30
   13dbc:	mov	r1, r7
   13dc0:	bl	11504 <fputc@plt>
   13dc4:	subs	r6, r6, #1
   13dc8:	bne	13db8 <__snprintf_chk@plt+0x2848>
   13dcc:	b	14750 <__snprintf_chk@plt+0x31e0>
   13dd0:	ldr	r2, [sp, #68]	; 0x44
   13dd4:	mov	r3, #11
   13dd8:	mov	r8, #1
   13ddc:	str	ip, [sp, #72]	; 0x48
   13de0:	mov	ip, #0
   13de4:	ldr	r2, [r2, #16]
   13de8:	mul	r2, r2, r3
   13dec:	add	r3, r8, r2, asr #5
   13df0:	b	13a84 <__snprintf_chk@plt+0x2514>
   13df4:	ldr	r2, [sp, #68]	; 0x44
   13df8:	mov	r0, #28
   13dfc:	add	r1, sp, #96	; 0x60
   13e00:	str	ip, [sp, #72]	; 0x48
   13e04:	str	lr, [sp, #84]	; 0x54
   13e08:	mov	r4, r1
   13e0c:	mov	r3, r2
   13e10:	add	r2, r2, #16
   13e14:	vld1.32	{d16-d17}, [r3], r0
   13e18:	vld1.32	{d18-d19}, [r2]
   13e1c:	add	r2, r1, #16
   13e20:	vld1.32	{d20-d21}, [r3]
   13e24:	vst1.64	{d16-d17}, [r4], r0
   13e28:	mvn	r0, #0
   13e2c:	vst1.64	{d18-d19}, [r2]
   13e30:	vst1.32	{d20-d21}, [r4]
   13e34:	str	r0, [r4]
   13e38:	ldr	r0, [fp, #16]
   13e3c:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   13e40:	ldr	r1, [r4]
   13e44:	cmp	r1, #0
   13e48:	blt	14808 <__snprintf_chk@plt+0x3298>
   13e4c:	ldr	r1, [sp, #20]
   13e50:	lsr	ip, r0, #31
   13e54:	mov	r2, r0
   13e58:	movw	r3, #26215	; 0x6667
   13e5c:	cmp	r0, #0
   13e60:	movt	r3, #26214	; 0x6666
   13e64:	smmul	r3, r2, r3
   13e68:	asr	r7, r3, #2
   13e6c:	add	r3, r7, r3, lsr #31
   13e70:	add	r7, r3, r3, lsl #2
   13e74:	sub	r7, r2, r7, lsl #1
   13e78:	add	r2, r2, #9
   13e7c:	rsblt	r7, r7, #0
   13e80:	cmp	r2, #18
   13e84:	mov	r2, r3
   13e88:	add	r7, r7, #48	; 0x30
   13e8c:	strb	r7, [r1], #-1
   13e90:	bhi	13e58 <__snprintf_chk@plt+0x28e8>
   13e94:	ldr	r3, [sp, #92]	; 0x5c
   13e98:	ldr	lr, [sp, #84]	; 0x54
   13e9c:	cmp	r6, #0
   13ea0:	add	r5, r1, #1
   13ea4:	mov	r0, #0
   13ea8:	movwlt	r6, #1
   13eac:	mov	r8, r6
   13eb0:	cmp	r3, #0
   13eb4:	movweq	r3, #48	; 0x30
   13eb8:	b	13b18 <__snprintf_chk@plt+0x25a8>
   13ebc:	ldr	r0, [sp, #92]	; 0x5c
   13ec0:	mvn	r1, lr
   13ec4:	subs	r0, r0, #45	; 0x2d
   13ec8:	bicne	r0, r6, r6, asr #31
   13ecc:	cmp	r0, #1
   13ed0:	mov	r5, r0
   13ed4:	movls	r5, #1
   13ed8:	cmp	r5, r1
   13edc:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13ee0:	ldr	r1, [sp, #88]	; 0x58
   13ee4:	cmp	r1, #0
   13ee8:	beq	147c4 <__snprintf_chk@plt+0x3254>
   13eec:	ldr	r7, [sp, #88]	; 0x58
   13ef0:	mov	r4, lr
   13ef4:	cmp	r0, #2
   13ef8:	bcc	14770 <__snprintf_chk@plt+0x3200>
   13efc:	ldr	r1, [sp, #92]	; 0x5c
   13f00:	sub	r6, r0, #1
   13f04:	uxtb	r1, r1
   13f08:	cmp	r1, #43	; 0x2b
   13f0c:	cmpne	r1, #48	; 0x30
   13f10:	bne	14758 <__snprintf_chk@plt+0x31e8>
   13f14:	ldr	r7, [sp, #88]	; 0x58
   13f18:	mov	r0, #48	; 0x30
   13f1c:	mov	r1, r7
   13f20:	bl	11504 <fputc@plt>
   13f24:	subs	r6, r6, #1
   13f28:	bne	13f18 <__snprintf_chk@plt+0x29a8>
   13f2c:	b	14770 <__snprintf_chk@plt+0x3200>
   13f30:	ldr	r2, [sp, #68]	; 0x44
   13f34:	movw	r3, #9363	; 0x2493
   13f38:	str	ip, [sp, #72]	; 0x48
   13f3c:	mov	r8, #1
   13f40:	movt	r3, #37449	; 0x9249
   13f44:	ldr	r2, [r2, #24]
   13f48:	add	r2, r2, #6
   13f4c:	smmla	r3, r2, r3, r2
   13f50:	asr	r7, r3, #2
   13f54:	add	r3, r7, r3, lsr #31
   13f58:	rsb	r3, r3, r3, lsl #3
   13f5c:	sub	r2, r2, r3
   13f60:	add	r3, r2, #1
   13f64:	b	13a80 <__snprintf_chk@plt+0x2510>
   13f68:	cmp	r9, #69	; 0x45
   13f6c:	beq	13f8c <__snprintf_chk@plt+0x2a1c>
   13f70:	ldr	r2, [sp, #68]	; 0x44
   13f74:	str	ip, [sp, #72]	; 0x48
   13f78:	mov	r8, #1
   13f7c:	ldr	r3, [r2, #24]
   13f80:	b	13a80 <__snprintf_chk@plt+0x2510>
   13f84:	cmp	r9, #79	; 0x4f
   13f88:	bne	14360 <__snprintf_chk@plt+0x2df0>
   13f8c:	ldr	r7, [sp, #92]	; 0x5c
   13f90:	mov	r9, sl
   13f94:	subs	r0, r7, #45	; 0x2d
   13f98:	sub	r1, r9, r8
   13f9c:	add	r5, r1, #1
   13fa0:	bicne	r0, r6, r6, asr #31
   13fa4:	mvn	r1, lr
   13fa8:	cmp	r0, r5
   13fac:	mov	r6, r5
   13fb0:	movhi	r6, r0
   13fb4:	cmp	r6, r1
   13fb8:	bcs	147ec <__snprintf_chk@plt+0x327c>
   13fbc:	mov	r1, r7
   13fc0:	ldr	r7, [sp, #88]	; 0x58
   13fc4:	str	lr, [sp, #84]	; 0x54
   13fc8:	cmp	r7, #0
   13fcc:	beq	14090 <__snprintf_chk@plt+0x2b20>
   13fd0:	mov	sl, ip
   13fd4:	cmp	r0, r5
   13fd8:	bls	14034 <__snprintf_chk@plt+0x2ac4>
   13fdc:	sub	r7, r0, r5
   13fe0:	uxtb	r0, r1
   13fe4:	cmp	r0, #43	; 0x2b
   13fe8:	cmpne	r0, #48	; 0x30
   13fec:	bne	14014 <__snprintf_chk@plt+0x2aa4>
   13ff0:	ldr	r4, [sp, #88]	; 0x58
   13ff4:	cmp	r7, #0
   13ff8:	beq	14034 <__snprintf_chk@plt+0x2ac4>
   13ffc:	mov	r0, #48	; 0x30
   14000:	mov	r1, r4
   14004:	bl	11504 <fputc@plt>
   14008:	subs	r7, r7, #1
   1400c:	bne	13ffc <__snprintf_chk@plt+0x2a8c>
   14010:	b	14034 <__snprintf_chk@plt+0x2ac4>
   14014:	ldr	r4, [sp, #88]	; 0x58
   14018:	cmp	r7, #0
   1401c:	beq	14034 <__snprintf_chk@plt+0x2ac4>
   14020:	mov	r0, #32
   14024:	mov	r1, r4
   14028:	bl	11504 <fputc@plt>
   1402c:	subs	r7, r7, #1
   14030:	bne	14020 <__snprintf_chk@plt+0x2ab0>
   14034:	tst	sl, #1
   14038:	beq	14078 <__snprintf_chk@plt+0x2b08>
   1403c:	ldr	r7, [sp, #88]	; 0x58
   14040:	cmp	r5, #0
   14044:	beq	14090 <__snprintf_chk@plt+0x2b20>
   14048:	sub	r0, r8, #1
   1404c:	sub	r4, r0, r9
   14050:	bl	113e4 <__ctype_toupper_loc@plt>
   14054:	mov	r5, r0
   14058:	ldrb	r0, [r8], #1
   1405c:	ldr	r1, [r5]
   14060:	ldr	r0, [r1, r0, lsl #2]
   14064:	mov	r1, r7
   14068:	bl	11504 <fputc@plt>
   1406c:	adds	r4, r4, #1
   14070:	bne	14058 <__snprintf_chk@plt+0x2ae8>
   14074:	b	14090 <__snprintf_chk@plt+0x2b20>
   14078:	ldr	r7, [sp, #88]	; 0x58
   1407c:	mov	r0, r8
   14080:	mov	r1, r5
   14084:	mov	r2, #1
   14088:	mov	r3, r7
   1408c:	bl	11330 <fwrite@plt>
   14090:	ldr	lr, [sp, #84]	; 0x54
   14094:	mov	sl, r9
   14098:	add	lr, r6, lr
   1409c:	b	147cc <__snprintf_chk@plt+0x325c>
   140a0:	cmp	r9, #69	; 0x45
   140a4:	bne	1436c <__snprintf_chk@plt+0x2dfc>
   140a8:	mov	r7, #0
   140ac:	mov	r1, #121	; 0x79
   140b0:	b	13be0 <__snprintf_chk@plt+0x2670>
   140b4:	ldr	r4, [sp, #88]	; 0x58
   140b8:	cmp	r6, #0
   140bc:	beq	140d4 <__snprintf_chk@plt+0x2b64>
   140c0:	mov	r0, #32
   140c4:	mov	r1, r4
   140c8:	bl	11504 <fputc@plt>
   140cc:	subs	r6, r6, #1
   140d0:	bne	140c0 <__snprintf_chk@plt+0x2b50>
   140d4:	ldr	r0, [sp, #72]	; 0x48
   140d8:	tst	r0, #1
   140dc:	beq	1411c <__snprintf_chk@plt+0x2bac>
   140e0:	ldr	r7, [sp, #88]	; 0x58
   140e4:	cmp	r9, #0
   140e8:	beq	14134 <__snprintf_chk@plt+0x2bc4>
   140ec:	ldr	r0, [sp, #24]
   140f0:	add	r4, r0, r5
   140f4:	bl	113e4 <__ctype_toupper_loc@plt>
   140f8:	mov	r6, r0
   140fc:	ldrb	r0, [r5], #1
   14100:	ldr	r1, [r6]
   14104:	ldr	r0, [r1, r0, lsl #2]
   14108:	mov	r1, r7
   1410c:	bl	11504 <fputc@plt>
   14110:	adds	r4, r4, #1
   14114:	bne	140fc <__snprintf_chk@plt+0x2b8c>
   14118:	b	14134 <__snprintf_chk@plt+0x2bc4>
   1411c:	ldr	r7, [sp, #88]	; 0x58
   14120:	mov	r0, r5
   14124:	mov	r1, r9
   14128:	mov	r2, #1
   1412c:	mov	r3, r7
   14130:	bl	11330 <fwrite@plt>
   14134:	ldr	lr, [sp, #84]	; 0x54
   14138:	add	lr, r8, lr
   1413c:	b	147cc <__snprintf_chk@plt+0x325c>
   14140:	ldr	r4, [sp, #88]	; 0x58
   14144:	cmp	r8, #0
   14148:	beq	14160 <__snprintf_chk@plt+0x2bf0>
   1414c:	mov	r0, #32
   14150:	mov	r1, r4
   14154:	bl	11504 <fputc@plt>
   14158:	subs	r8, r8, #1
   1415c:	bne	1414c <__snprintf_chk@plt+0x2bdc>
   14160:	tst	r7, #1
   14164:	beq	141a8 <__snprintf_chk@plt+0x2c38>
   14168:	ldr	r6, [sp, #88]	; 0x58
   1416c:	ldr	r0, [sp, #76]	; 0x4c
   14170:	cmp	r5, #0
   14174:	beq	1420c <__snprintf_chk@plt+0x2c9c>
   14178:	rsb	r4, r0, #1
   1417c:	bl	113d8 <__ctype_tolower_loc@plt>
   14180:	ldr	r7, [sp, #40]	; 0x28
   14184:	mov	r5, r0
   14188:	ldrb	r0, [r7], #1
   1418c:	ldr	r1, [r5]
   14190:	ldr	r0, [r1, r0, lsl #2]
   14194:	mov	r1, r6
   14198:	bl	11504 <fputc@plt>
   1419c:	adds	r4, r4, #1
   141a0:	bne	14188 <__snprintf_chk@plt+0x2c18>
   141a4:	b	1420c <__snprintf_chk@plt+0x2c9c>
   141a8:	ldr	r0, [sp, #72]	; 0x48
   141ac:	tst	r0, #1
   141b0:	ldr	r0, [sp, #76]	; 0x4c
   141b4:	beq	141f4 <__snprintf_chk@plt+0x2c84>
   141b8:	ldr	r6, [sp, #88]	; 0x58
   141bc:	cmp	r5, #0
   141c0:	beq	1420c <__snprintf_chk@plt+0x2c9c>
   141c4:	rsb	r4, r0, #1
   141c8:	bl	113e4 <__ctype_toupper_loc@plt>
   141cc:	ldr	r7, [sp, #40]	; 0x28
   141d0:	mov	r5, r0
   141d4:	ldrb	r0, [r7], #1
   141d8:	ldr	r1, [r5]
   141dc:	ldr	r0, [r1, r0, lsl #2]
   141e0:	mov	r1, r6
   141e4:	bl	11504 <fputc@plt>
   141e8:	adds	r4, r4, #1
   141ec:	bne	141d4 <__snprintf_chk@plt+0x2c64>
   141f0:	b	1420c <__snprintf_chk@plt+0x2c9c>
   141f4:	ldr	r6, [sp, #88]	; 0x58
   141f8:	ldr	r0, [sp, #40]	; 0x28
   141fc:	mov	r1, r5
   14200:	mov	r2, #1
   14204:	mov	r3, r6
   14208:	bl	11330 <fwrite@plt>
   1420c:	ldr	lr, [sp, #84]	; 0x54
   14210:	mov	r7, r6
   14214:	add	lr, r9, lr
   14218:	b	147cc <__snprintf_chk@plt+0x325c>
   1421c:	sub	r2, r4, #1
   14220:	movw	r4, #365	; 0x16d
   14224:	tst	r2, #3
   14228:	bne	1426c <__snprintf_chk@plt+0x2cfc>
   1422c:	movw	r4, #34079	; 0x851f
   14230:	movt	r4, #20971	; 0x51eb
   14234:	smmul	r4, r2, r4
   14238:	asr	r7, r4, #5
   1423c:	add	r3, r7, r4, lsr #31
   14240:	mov	r7, #100	; 0x64
   14244:	mls	r3, r3, r7, r2
   14248:	asr	r7, r4, #7
   1424c:	add	r4, r7, r4, lsr #31
   14250:	mov	r7, #400	; 0x190
   14254:	mls	r2, r4, r7, r2
   14258:	movw	r4, #365	; 0x16d
   1425c:	cmp	r2, #0
   14260:	movweq	r4, #366	; 0x16e
   14264:	cmp	r3, #0
   14268:	movwne	r4, #366	; 0x16e
   1426c:	add	r2, r4, r5
   14270:	movw	r4, #382	; 0x17e
   14274:	mov	r5, r0
   14278:	sub	r3, r4, r8
   1427c:	add	r2, r3, r2
   14280:	smmla	r2, r2, r0, r2
   14284:	asr	r4, r2, #2
   14288:	add	r2, r4, r2, lsr #31
   1428c:	rsb	r2, r2, r2, lsl #3
   14290:	sub	r2, r2, r3
   14294:	mvn	r3, #0
   14298:	add	r2, r2, #3
   1429c:	ldr	r4, [sp, #84]	; 0x54
   142a0:	ldr	r0, [sp, #92]	; 0x5c
   142a4:	cmp	r1, #71	; 0x47
   142a8:	beq	143ac <__snprintf_chk@plt+0x2e3c>
   142ac:	cmp	r1, #103	; 0x67
   142b0:	bne	143dc <__snprintf_chk@plt+0x2e6c>
   142b4:	movw	r2, #34079	; 0x851f
   142b8:	mov	r8, #2
   142bc:	mov	ip, #0
   142c0:	movt	r2, #20971	; 0x51eb
   142c4:	smmul	r7, lr, r2
   142c8:	asr	r5, r7, #5
   142cc:	add	r7, r5, r7, lsr #31
   142d0:	mov	r5, #100	; 0x64
   142d4:	mls	r7, r7, r5, lr
   142d8:	add	r7, r3, r7
   142dc:	smmul	r2, r7, r2
   142e0:	asr	r4, r2, #5
   142e4:	add	r2, r4, r2, lsr #31
   142e8:	mls	r2, r2, r5, r7
   142ec:	cmn	r2, #1
   142f0:	ble	144f8 <__snprintf_chk@plt+0x2f88>
   142f4:	ldr	lr, [sp, #84]	; 0x54
   142f8:	mov	r3, r2
   142fc:	b	1452c <__snprintf_chk@plt+0x2fbc>
   14300:	ldr	r7, [sp, #88]	; 0x58
   14304:	b	147cc <__snprintf_chk@plt+0x325c>
   14308:	ldr	r2, [sp, #68]	; 0x44
   1430c:	movw	r7, #63636	; 0xf894
   14310:	mov	r3, #0
   14314:	mvn	r5, #98	; 0x62
   14318:	str	ip, [sp, #72]	; 0x48
   1431c:	mov	ip, #0
   14320:	mov	r8, #2
   14324:	movt	r7, #65535	; 0xffff
   14328:	ldr	r2, [r2, #20]
   1432c:	cmp	r2, r7
   14330:	movwge	r3, #1
   14334:	cmp	r2, r7
   14338:	and	r3, r3, r2, lsr #31
   1433c:	movwlt	ip, #1
   14340:	smlabb	r3, r3, r5, r2
   14344:	movw	r5, #34079	; 0x851f
   14348:	movt	r5, #20971	; 0x51eb
   1434c:	smmul	r3, r3, r5
   14350:	asr	r5, r3, #5
   14354:	add	r3, r5, r3, lsr #31
   14358:	add	r3, r3, #19
   1435c:	b	1452c <__snprintf_chk@plt+0x2fbc>
   14360:	mov	r7, #0
   14364:	mov	r1, #120	; 0x78
   14368:	b	13be0 <__snprintf_chk@plt+0x2670>
   1436c:	ldr	r2, [sp, #68]	; 0x44
   14370:	movw	r3, #34079	; 0x851f
   14374:	str	ip, [sp, #72]	; 0x48
   14378:	mov	r8, #2
   1437c:	mov	ip, #0
   14380:	movt	r3, #20971	; 0x51eb
   14384:	ldr	r2, [r2, #20]
   14388:	smmul	r3, r2, r3
   1438c:	asr	r7, r3, #5
   14390:	add	r3, r7, r3, lsr #31
   14394:	mov	r7, #100	; 0x64
   14398:	mls	r7, r3, r7, r2
   1439c:	cmn	r7, #1
   143a0:	ble	14518 <__snprintf_chk@plt+0x2fa8>
   143a4:	mov	r3, r7
   143a8:	b	1452c <__snprintf_chk@plt+0x2fbc>
   143ac:	movw	r2, #63636	; 0xf894
   143b0:	mov	ip, #0
   143b4:	mov	r8, #4
   143b8:	movt	r2, #65535	; 0xffff
   143bc:	sub	r2, r2, r3
   143c0:	cmp	lr, r2
   143c4:	add	r2, lr, r3
   143c8:	movw	r3, #1900	; 0x76c
   143cc:	mov	lr, r4
   143d0:	movwlt	ip, #1
   143d4:	add	r3, r2, r3
   143d8:	b	14530 <__snprintf_chk@plt+0x2fc0>
   143dc:	smmla	r2, r2, r5, r2
   143e0:	mov	r8, #2
   143e4:	mov	lr, r4
   143e8:	asr	r3, r2, #2
   143ec:	add	r2, r3, r2, lsr #31
   143f0:	add	r3, r2, #1
   143f4:	b	13a80 <__snprintf_chk@plt+0x2510>
   143f8:	mov	ip, #1
   143fc:	cmp	r7, #3
   14400:	bhi	13570 <__snprintf_chk@plt+0x2000>
   14404:	movw	r3, #34953	; 0x8889
   14408:	movt	r3, #34952	; 0x8888
   1440c:	smmla	r5, r2, r3, r2
   14410:	asr	r4, r5, #5
   14414:	add	r4, r4, r5, lsr #31
   14418:	smmla	r3, r4, r3, r4
   1441c:	asr	r5, r3, #5
   14420:	add	r3, r5, r3, lsr #31
   14424:	rsb	r3, r3, r3, lsl #4
   14428:	sub	lr, r4, r3, lsl #2
   1442c:	movw	r3, #46021	; 0xb3c5
   14430:	rsb	r4, r4, r4, lsl #4
   14434:	movt	r3, #37282	; 0x91a2
   14438:	smmla	r3, r2, r3, r2
   1443c:	sub	r2, r2, r4, lsl #2
   14440:	add	r4, pc, #8
   14444:	asr	r5, r3, #11
   14448:	add	r3, r5, r3, lsr #31
   1444c:	ldr	pc, [r4, r7, lsl #2]
   14450:	andeq	r4, r1, r0, ror #8
   14454:	andeq	r4, r1, r0, lsl #15
   14458:	andeq	r4, r1, r8, lsl #11
   1445c:	andeq	r4, r1, r0, lsl #11
   14460:	mov	r2, #100	; 0x64
   14464:	mov	r8, #5
   14468:	mla	r3, r3, r2, lr
   1446c:	ldr	lr, [sp, #84]	; 0x54
   14470:	mov	r0, #1
   14474:	mov	r2, #0
   14478:	b	13a94 <__snprintf_chk@plt+0x2524>
   1447c:	mov	r7, #0
   14480:	mov	r1, #89	; 0x59
   14484:	b	13be0 <__snprintf_chk@plt+0x2670>
   14488:	ldr	r8, [sp, #88]	; 0x58
   1448c:	cmp	r7, #0
   14490:	beq	144a8 <__snprintf_chk@plt+0x2f38>
   14494:	mov	r0, #32
   14498:	mov	r1, r8
   1449c:	bl	11504 <fputc@plt>
   144a0:	subs	r7, r7, #1
   144a4:	bne	14494 <__snprintf_chk@plt+0x2f24>
   144a8:	ldr	r0, [sp, #92]	; 0x5c
   144ac:	ldr	r2, [sp, #68]	; 0x44
   144b0:	ldr	r3, [sp, #72]	; 0x48
   144b4:	mov	r1, r5
   144b8:	str	r0, [sp]
   144bc:	ldr	r0, [sp, #76]	; 0x4c
   144c0:	str	r0, [sp, #4]
   144c4:	ldr	r0, [fp, #16]
   144c8:	str	r0, [sp, #8]
   144cc:	ldr	r0, [fp, #20]
   144d0:	str	r0, [sp, #12]
   144d4:	mov	r0, r8
   144d8:	bl	12ea0 <__snprintf_chk@plt+0x1930>
   144dc:	mov	lr, r9
   144e0:	ldr	r7, [sp, #88]	; 0x58
   144e4:	add	lr, r6, lr
   144e8:	b	147cc <__snprintf_chk@plt+0x325c>
   144ec:	sub	r0, r6, #6
   144f0:	bic	r3, r0, r0, asr #31
   144f4:	b	137ac <__snprintf_chk@plt+0x223c>
   144f8:	movw	r4, #63636	; 0xf894
   144fc:	movt	r4, #65535	; 0xffff
   14500:	sub	r4, r4, r3
   14504:	add	r3, r2, #100	; 0x64
   14508:	cmp	lr, r4
   1450c:	ldr	lr, [sp, #84]	; 0x54
   14510:	rsblt	r3, r2, #0
   14514:	b	1452c <__snprintf_chk@plt+0x2fbc>
   14518:	movw	r5, #63636	; 0xf894
   1451c:	add	r3, r7, #100	; 0x64
   14520:	movt	r5, #65535	; 0xffff
   14524:	cmp	r2, r5
   14528:	rsblt	r3, r7, #0
   1452c:	ldr	r0, [sp, #92]	; 0x5c
   14530:	ldr	r2, [fp, #8]
   14534:	cmp	r0, #0
   14538:	moveq	r0, r2
   1453c:	mov	r2, #0
   14540:	mov	r4, r0
   14544:	str	r0, [sp, #92]	; 0x5c
   14548:	cmp	r0, #43	; 0x2b
   1454c:	mov	r0, #0
   14550:	bne	13a94 <__snprintf_chk@plt+0x2524>
   14554:	cmp	r8, r6
   14558:	mov	r5, #0
   1455c:	movw	r4, #9999	; 0x270f
   14560:	mov	r7, #0
   14564:	movwlt	r5, #1
   14568:	cmp	r8, #2
   1456c:	movweq	r4, #99	; 0x63
   14570:	cmp	r4, r3
   14574:	movwcc	r7, #1
   14578:	orr	r0, r5, r7
   1457c:	b	13a94 <__snprintf_chk@plt+0x2524>
   14580:	cmp	r2, #0
   14584:	beq	14778 <__snprintf_chk@plt+0x3208>
   14588:	movw	r4, #10000	; 0x2710
   1458c:	mov	r8, #9
   14590:	mov	r0, #1
   14594:	mla	r2, r3, r4, r2
   14598:	mov	r3, #100	; 0x64
   1459c:	mla	r3, lr, r3, r2
   145a0:	ldr	lr, [sp, #84]	; 0x54
   145a4:	mov	r2, #20
   145a8:	b	13a94 <__snprintf_chk@plt+0x2524>
   145ac:	ldr	r3, [sp, #88]	; 0x58
   145b0:	sub	r0, fp, #46	; 0x2e
   145b4:	mov	r2, #1
   145b8:	bl	11330 <fwrite@plt>
   145bc:	ldr	r0, [sp, #92]	; 0x5c
   145c0:	ldr	r1, [sp, #84]	; 0x54
   145c4:	mov	r5, #0
   145c8:	cmp	r0, #45	; 0x2d
   145cc:	subne	r0, r6, #9
   145d0:	subne	r0, r0, r7
   145d4:	bicne	r5, r0, r0, asr #31
   145d8:	mvn	r0, #9
   145dc:	sub	r0, r0, r1
   145e0:	sub	r0, r0, r7
   145e4:	cmp	r5, r0
   145e8:	bcs	147ec <__snprintf_chk@plt+0x327c>
   145ec:	ldr	r6, [sp, #88]	; 0x58
   145f0:	cmp	r6, #0
   145f4:	cmpne	r5, #0
   145f8:	bne	14614 <__snprintf_chk@plt+0x30a4>
   145fc:	ldr	r0, [sp, #84]	; 0x54
   14600:	add	r0, r5, r0
   14604:	add	r0, r0, r7
   14608:	mov	r7, r6
   1460c:	add	lr, r0, #9
   14610:	b	147cc <__snprintf_chk@plt+0x325c>
   14614:	ldr	r0, [sp, #92]	; 0x5c
   14618:	uxtb	r0, r0
   1461c:	cmp	r0, #43	; 0x2b
   14620:	beq	14630 <__snprintf_chk@plt+0x30c0>
   14624:	cmp	r0, #48	; 0x30
   14628:	mov	r4, r5
   1462c:	bne	1464c <__snprintf_chk@plt+0x30dc>
   14630:	mov	r4, r5
   14634:	mov	r0, #48	; 0x30
   14638:	mov	r1, r6
   1463c:	bl	11504 <fputc@plt>
   14640:	subs	r4, r4, #1
   14644:	bne	14634 <__snprintf_chk@plt+0x30c4>
   14648:	b	145fc <__snprintf_chk@plt+0x308c>
   1464c:	mov	r0, #32
   14650:	mov	r1, r6
   14654:	bl	11504 <fputc@plt>
   14658:	subs	r4, r4, #1
   1465c:	bne	1464c <__snprintf_chk@plt+0x30dc>
   14660:	b	145fc <__snprintf_chk@plt+0x308c>
   14664:	ldr	r4, [sp, #88]	; 0x58
   14668:	cmp	r6, #0
   1466c:	beq	14684 <__snprintf_chk@plt+0x3114>
   14670:	mov	r0, #32
   14674:	mov	r1, r4
   14678:	bl	11504 <fputc@plt>
   1467c:	subs	r6, r6, #1
   14680:	bne	14670 <__snprintf_chk@plt+0x3100>
   14684:	ldr	r0, [sp, #76]	; 0x4c
   14688:	tst	r0, #1
   1468c:	beq	146c8 <__snprintf_chk@plt+0x3158>
   14690:	ldr	r7, [sp, #88]	; 0x58
   14694:	cmp	r5, #0
   14698:	beq	1472c <__snprintf_chk@plt+0x31bc>
   1469c:	bl	113d8 <__ctype_tolower_loc@plt>
   146a0:	ldr	r4, [sp, #44]	; 0x2c
   146a4:	mov	r6, r0
   146a8:	ldrb	r0, [r4], #1
   146ac:	ldr	r1, [r6]
   146b0:	ldr	r0, [r1, r0, lsl #2]
   146b4:	mov	r1, r7
   146b8:	bl	11504 <fputc@plt>
   146bc:	subs	r5, r5, #1
   146c0:	bne	146a8 <__snprintf_chk@plt+0x3138>
   146c4:	b	1472c <__snprintf_chk@plt+0x31bc>
   146c8:	ldr	r1, [sp, #72]	; 0x48
   146cc:	eor	r0, r0, #1
   146d0:	and	r0, r1, r0
   146d4:	tst	r0, #1
   146d8:	beq	14714 <__snprintf_chk@plt+0x31a4>
   146dc:	ldr	r7, [sp, #88]	; 0x58
   146e0:	cmp	r5, #0
   146e4:	beq	1472c <__snprintf_chk@plt+0x31bc>
   146e8:	bl	113e4 <__ctype_toupper_loc@plt>
   146ec:	ldr	r4, [sp, #44]	; 0x2c
   146f0:	mov	r6, r0
   146f4:	ldrb	r0, [r4], #1
   146f8:	ldr	r1, [r6]
   146fc:	ldr	r0, [r1, r0, lsl #2]
   14700:	mov	r1, r7
   14704:	bl	11504 <fputc@plt>
   14708:	subs	r5, r5, #1
   1470c:	bne	146f4 <__snprintf_chk@plt+0x3184>
   14710:	b	1472c <__snprintf_chk@plt+0x31bc>
   14714:	ldr	r7, [sp, #88]	; 0x58
   14718:	ldr	r0, [sp, #44]	; 0x2c
   1471c:	mov	r1, r5
   14720:	mov	r2, #1
   14724:	mov	r3, r7
   14728:	bl	11330 <fwrite@plt>
   1472c:	ldr	lr, [sp, #84]	; 0x54
   14730:	add	lr, r9, lr
   14734:	b	147cc <__snprintf_chk@plt+0x325c>
   14738:	ldr	r7, [sp, #88]	; 0x58
   1473c:	mov	r0, #32
   14740:	mov	r1, r7
   14744:	bl	11504 <fputc@plt>
   14748:	subs	r6, r6, #1
   1474c:	bne	1473c <__snprintf_chk@plt+0x31cc>
   14750:	mov	r0, #10
   14754:	b	147b8 <__snprintf_chk@plt+0x3248>
   14758:	ldr	r7, [sp, #88]	; 0x58
   1475c:	mov	r0, #32
   14760:	mov	r1, r7
   14764:	bl	11504 <fputc@plt>
   14768:	subs	r6, r6, #1
   1476c:	bne	1475c <__snprintf_chk@plt+0x31ec>
   14770:	mov	r0, #9
   14774:	b	147b8 <__snprintf_chk@plt+0x3248>
   14778:	cmp	lr, #0
   1477c:	beq	12f7c <__snprintf_chk@plt+0x1a0c>
   14780:	mov	r2, #100	; 0x64
   14784:	mov	r8, #6
   14788:	mov	r0, #1
   1478c:	mla	r3, r3, r2, lr
   14790:	ldr	lr, [sp, #84]	; 0x54
   14794:	mov	r2, #4
   14798:	b	13a94 <__snprintf_chk@plt+0x2524>
   1479c:	ldr	r7, [sp, #88]	; 0x58
   147a0:	mov	r0, #32
   147a4:	mov	r1, r7
   147a8:	bl	11504 <fputc@plt>
   147ac:	subs	r6, r6, #1
   147b0:	bne	147a0 <__snprintf_chk@plt+0x3230>
   147b4:	ldrb	r0, [sl]
   147b8:	mov	r1, r7
   147bc:	bl	11504 <fputc@plt>
   147c0:	mov	lr, r4
   147c4:	ldr	r7, [sp, #88]	; 0x58
   147c8:	add	lr, r5, lr
   147cc:	ldrb	r3, [sl, #1]!
   147d0:	mvn	r6, #0
   147d4:	cmp	r3, #0
   147d8:	bne	12f84 <__snprintf_chk@plt+0x1a14>
   147dc:	ldr	r0, [sp, #56]	; 0x38
   147e0:	ldr	r1, [sp, #52]	; 0x34
   147e4:	str	r1, [r0]
   147e8:	b	147fc <__snprintf_chk@plt+0x328c>
   147ec:	mov	r0, #34	; 0x22
   147f0:	ldr	r1, [sp, #56]	; 0x38
   147f4:	mov	lr, #0
   147f8:	str	r0, [r1]
   147fc:	mov	r0, lr
   14800:	sub	sp, fp, #28
   14804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14808:	mov	r0, #75	; 0x4b
   1480c:	b	147f0 <__snprintf_chk@plt+0x3280>
   14810:	push	{r4, r5, r6, sl, fp, lr}
   14814:	add	fp, sp, #16
   14818:	mov	r4, r0
   1481c:	bl	11444 <__errno_location@plt>
   14820:	ldr	r6, [r0]
   14824:	mov	r5, r0
   14828:	mov	r0, r4
   1482c:	bl	11294 <free@plt>
   14830:	str	r6, [r5]
   14834:	pop	{r4, r5, r6, sl, fp, pc}
   14838:	push	{r4, r5, r6, r7, fp, lr}
   1483c:	add	fp, sp, #16
   14840:	sub	sp, sp, #8
   14844:	mov	r4, r0
   14848:	ldr	r0, [r0, #4]
   1484c:	mov	r5, r3
   14850:	mov	r6, r2
   14854:	ldr	r1, [r4, #8]
   14858:	cmp	r1, r0
   1485c:	bne	14878 <__snprintf_chk@plt+0x3308>
   14860:	ldrd	r0, [r4, #16]
   14864:	cmp	r1, r0
   14868:	bne	14878 <__snprintf_chk@plt+0x3308>
   1486c:	ldr	r0, [r4, #36]	; 0x24
   14870:	cmp	r0, #0
   14874:	beq	14890 <__snprintf_chk@plt+0x3320>
   14878:	mov	r0, r4
   1487c:	mov	r2, r6
   14880:	mov	r3, r5
   14884:	sub	sp, fp, #16
   14888:	pop	{r4, r5, r6, r7, fp, lr}
   1488c:	b	114bc <fseeko64@plt>
   14890:	ldr	r7, [fp, #8]
   14894:	mov	r0, r4
   14898:	bl	11498 <fileno@plt>
   1489c:	mov	r2, r6
   148a0:	mov	r3, r5
   148a4:	str	r7, [sp]
   148a8:	bl	1133c <lseek64@plt>
   148ac:	and	r2, r0, r1
   148b0:	cmn	r2, #1
   148b4:	mvneq	r0, #0
   148b8:	subeq	sp, fp, #16
   148bc:	popeq	{r4, r5, r6, r7, fp, pc}
   148c0:	strd	r0, [r4, #80]	; 0x50
   148c4:	ldr	r0, [r4]
   148c8:	bic	r0, r0, #16
   148cc:	str	r0, [r4]
   148d0:	mov	r0, #0
   148d4:	sub	sp, fp, #16
   148d8:	pop	{r4, r5, r6, r7, fp, pc}
   148dc:	mov	r1, r0
   148e0:	mov	r0, #0
   148e4:	b	112a0 <clock_gettime@plt>
   148e8:	push	{fp, lr}
   148ec:	mov	fp, sp
   148f0:	mov	r1, r0
   148f4:	mov	r0, #0
   148f8:	bl	112a0 <clock_gettime@plt>
   148fc:	pop	{fp, pc}
   14900:	push	{r4, r5, r6, r7, fp, lr}
   14904:	add	fp, sp, #16
   14908:	sub	sp, sp, #16
   1490c:	add	r1, sp, #8
   14910:	mov	r0, #0
   14914:	mov	r6, #0
   14918:	bl	11468 <clock_getres@plt>
   1491c:	ldr	r0, [sp, #8]
   14920:	ldr	r1, [sp, #12]
   14924:	movw	r7, #51712	; 0xca00
   14928:	movt	r7, #15258	; 0x3b9a
   1492c:	mla	r4, r0, r7, r1
   14930:	cmp	r4, #2
   14934:	blt	1498c <__snprintf_chk@plt+0x341c>
   14938:	mov	r5, sp
   1493c:	mov	r0, r5
   14940:	bl	148e8 <__snprintf_chk@plt+0x3378>
   14944:	ldr	r0, [sp, #4]
   14948:	ldr	r1, [sp]
   1494c:	cmp	r0, #0
   14950:	muleq	r0, r1, r7
   14954:	cmp	r0, #0
   14958:	beq	14978 <__snprintf_chk@plt+0x3408>
   1495c:	mov	r1, r4
   14960:	mov	r4, r0
   14964:	sdiv	r0, r1, r0
   14968:	mls	r0, r0, r4, r1
   1496c:	mov	r1, r4
   14970:	cmp	r0, #0
   14974:	bne	14960 <__snprintf_chk@plt+0x33f0>
   14978:	cmp	r4, #2
   1497c:	blt	1498c <__snprintf_chk@plt+0x341c>
   14980:	add	r6, r6, #1
   14984:	cmp	r6, #32
   14988:	bcc	1493c <__snprintf_chk@plt+0x33cc>
   1498c:	mov	r0, r4
   14990:	sub	sp, fp, #16
   14994:	pop	{r4, r5, r6, r7, fp, pc}
   14998:	push	{r4, r5, r6, sl, fp, lr}
   1499c:	add	fp, sp, #16
   149a0:	mov	r5, r0
   149a4:	mov	r0, #0
   149a8:	mov	r4, r1
   149ac:	add	r6, r2, #19
   149b0:	cmp	r1, #0
   149b4:	strb	r0, [r2, #20]
   149b8:	blt	14a08 <__snprintf_chk@plt+0x3498>
   149bc:	mov	r0, r5
   149c0:	mov	r1, r4
   149c4:	mov	r2, #10
   149c8:	mov	r3, #0
   149cc:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   149d0:	add	r2, r0, r0, lsl #2
   149d4:	sub	r2, r5, r2, lsl #1
   149d8:	add	r2, r2, #48	; 0x30
   149dc:	strb	r2, [r6], #-1
   149e0:	adds	r2, r5, #9
   149e4:	mov	r5, r0
   149e8:	adc	r3, r4, #0
   149ec:	rsbs	r2, r2, #18
   149f0:	mov	r4, r1
   149f4:	rscs	r2, r3, #0
   149f8:	bcc	149bc <__snprintf_chk@plt+0x344c>
   149fc:	add	r6, r6, #1
   14a00:	mov	r0, r6
   14a04:	pop	{r4, r5, r6, sl, fp, pc}
   14a08:	mov	r0, r5
   14a0c:	mov	r1, r4
   14a10:	mov	r2, #10
   14a14:	mov	r3, #0
   14a18:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   14a1c:	add	r2, r0, r0, lsl #2
   14a20:	rsb	r2, r5, r2, lsl #1
   14a24:	add	r2, r2, #48	; 0x30
   14a28:	strb	r2, [r6], #-1
   14a2c:	adds	r2, r5, #9
   14a30:	mov	r5, r0
   14a34:	adc	r3, r4, #0
   14a38:	rsbs	r2, r2, #18
   14a3c:	mov	r4, r1
   14a40:	rscs	r2, r3, #0
   14a44:	bcc	14a08 <__snprintf_chk@plt+0x3498>
   14a48:	mov	r0, #45	; 0x2d
   14a4c:	strb	r0, [r6]
   14a50:	mov	r0, r6
   14a54:	pop	{r4, r5, r6, sl, fp, pc}
   14a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a5c:	add	fp, sp, #28
   14a60:	sub	sp, sp, #4
   14a64:	vpush	{d8-d9}
   14a68:	sub	sp, sp, #408	; 0x198
   14a6c:	sub	sp, sp, #1024	; 0x400
   14a70:	sub	r1, fp, #72	; 0x48
   14a74:	mov	r4, r0
   14a78:	mvn	r7, #1
   14a7c:	add	sl, sp, #248	; 0xf8
   14a80:	vmov.i32	q4, #0	; 0x00000000
   14a84:	mov	r8, #0
   14a88:	mov	r9, #0
   14a8c:	add	r0, r1, #1
   14a90:	str	r0, [sp, #88]	; 0x58
   14a94:	add	r0, r1, #19
   14a98:	str	r0, [sp, #92]	; 0x5c
   14a9c:	add	r0, r4, #48	; 0x30
   14aa0:	str	r0, [sp, #100]	; 0x64
   14aa4:	add	r0, r4, #32
   14aa8:	str	r0, [sp, #108]	; 0x6c
   14aac:	add	r0, r4, #40	; 0x28
   14ab0:	str	r0, [sp, #96]	; 0x60
   14ab4:	add	r0, r4, #64	; 0x40
   14ab8:	str	r0, [sp, #168]	; 0xa8
   14abc:	add	r0, r4, #56	; 0x38
   14ac0:	str	r0, [sp, #172]	; 0xac
   14ac4:	add	r0, r4, #8
   14ac8:	str	r0, [sp, #104]	; 0x68
   14acc:	add	r0, r4, #96	; 0x60
   14ad0:	str	r0, [sp, #132]	; 0x84
   14ad4:	add	r0, r4, #104	; 0x68
   14ad8:	str	r0, [sp, #128]	; 0x80
   14adc:	add	r0, r4, #112	; 0x70
   14ae0:	str	r0, [sp, #124]	; 0x7c
   14ae4:	add	r0, r4, #120	; 0x78
   14ae8:	str	r0, [sp, #120]	; 0x78
   14aec:	add	r0, r4, #128	; 0x80
   14af0:	str	r0, [sp, #116]	; 0x74
   14af4:	add	r0, r4, #136	; 0x88
   14af8:	str	r0, [sp, #112]	; 0x70
   14afc:	add	r0, r4, #80	; 0x50
   14b00:	str	r0, [sp, #152]	; 0x98
   14b04:	add	r0, r4, #72	; 0x48
   14b08:	str	r0, [sp, #148]	; 0x94
   14b0c:	add	r0, r4, #88	; 0x58
   14b10:	str	r0, [sp, #84]	; 0x54
   14b14:	mov	r0, #0
   14b18:	strh	r0, [fp, #-112]	; 0xffffff90
   14b1c:	mov	r0, #0
   14b20:	str	r0, [sp, #136]	; 0x88
   14b24:	mov	r0, #0
   14b28:	str	r0, [sp, #140]	; 0x8c
   14b2c:	mov	r0, #0
   14b30:	str	r0, [sp, #144]	; 0x90
   14b34:	mov	r0, #0
   14b38:	str	r0, [sp, #160]	; 0xa0
   14b3c:	mov	r0, #0
   14b40:	str	r0, [sp, #164]	; 0xa4
   14b44:	mov	r0, #0
   14b48:	str	r0, [sp, #156]	; 0x9c
   14b4c:	cmp	r8, #12
   14b50:	beq	18410 <__snprintf_chk@plt+0x6ea0>
   14b54:	movw	r0, #10864	; 0x2a70
   14b58:	movt	r0, #2
   14b5c:	add	r0, r0, r8
   14b60:	ldrsb	ip, [r0]
   14b64:	cmn	ip, #93	; 0x5d
   14b68:	beq	15930 <__snprintf_chk@plt+0x43c0>
   14b6c:	cmn	r7, #2
   14b70:	bne	151fc <__snprintf_chk@plt+0x3c8c>
   14b74:	ldr	r1, [r4]
   14b78:	b	14b84 <__snprintf_chk@plt+0x3614>
   14b7c:	add	r1, r1, #1
   14b80:	str	r1, [r4]
   14b84:	ldrb	r3, [r1]
   14b88:	sub	r0, r3, #9
   14b8c:	cmp	r0, #5
   14b90:	bcc	14b7c <__snprintf_chk@plt+0x360c>
   14b94:	cmp	r3, #32
   14b98:	beq	14b7c <__snprintf_chk@plt+0x360c>
   14b9c:	sub	r0, r3, #48	; 0x30
   14ba0:	cmp	r0, #10
   14ba4:	bcs	14bb8 <__snprintf_chk@plt+0x3648>
   14ba8:	cmp	r3, #45	; 0x2d
   14bac:	cmpne	r3, #43	; 0x2b
   14bb0:	beq	14d18 <__snprintf_chk@plt+0x37a8>
   14bb4:	b	14da4 <__snprintf_chk@plt+0x3834>
   14bb8:	sub	r0, r3, #40	; 0x28
   14bbc:	cmp	r0, #82	; 0x52
   14bc0:	bhi	158d0 <__snprintf_chk@plt+0x4360>
   14bc4:	add	r2, pc, #0
   14bc8:	ldr	pc, [r2, r0, lsl #2]
   14bcc:	andeq	r4, r1, r8, asr #26
   14bd0:	ldrdeq	r5, [r1], -r0
   14bd4:	ldrdeq	r5, [r1], -r0
   14bd8:	andeq	r4, r1, r8, lsl sp
   14bdc:	ldrdeq	r5, [r1], -r0
   14be0:	andeq	r4, r1, r8, lsl sp
   14be4:	ldrdeq	r5, [r1], -r0
   14be8:	ldrdeq	r5, [r1], -r0
   14bec:	ldrdeq	r5, [r1], -r0
   14bf0:	ldrdeq	r5, [r1], -r0
   14bf4:	ldrdeq	r5, [r1], -r0
   14bf8:	ldrdeq	r5, [r1], -r0
   14bfc:	ldrdeq	r5, [r1], -r0
   14c00:	ldrdeq	r5, [r1], -r0
   14c04:	ldrdeq	r5, [r1], -r0
   14c08:	ldrdeq	r5, [r1], -r0
   14c0c:	ldrdeq	r5, [r1], -r0
   14c10:	ldrdeq	r5, [r1], -r0
   14c14:	ldrdeq	r5, [r1], -r0
   14c18:	ldrdeq	r5, [r1], -r0
   14c1c:	ldrdeq	r5, [r1], -r0
   14c20:	ldrdeq	r5, [r1], -r0
   14c24:	ldrdeq	r5, [r1], -r0
   14c28:	ldrdeq	r5, [r1], -r0
   14c2c:	ldrdeq	r5, [r1], -r0
   14c30:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c34:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c38:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c3c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c40:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c44:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c48:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c4c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c50:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c54:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c58:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c5c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c60:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c64:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c68:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c6c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c70:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c74:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c78:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c7c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c80:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c84:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c88:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c8c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c90:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c94:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14c98:	ldrdeq	r5, [r1], -r0
   14c9c:	ldrdeq	r5, [r1], -r0
   14ca0:	ldrdeq	r5, [r1], -r0
   14ca4:	ldrdeq	r5, [r1], -r0
   14ca8:	ldrdeq	r5, [r1], -r0
   14cac:	ldrdeq	r5, [r1], -r0
   14cb0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cb4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cb8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cbc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cc0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cc4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cc8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14ccc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cd0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cd4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cd8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cdc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14ce0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14ce4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14ce8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cec:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cf0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cf4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cf8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14cfc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d00:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d04:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d08:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d0c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d10:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d14:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   14d18:	add	r1, r1, #1
   14d1c:	str	r1, [r4]
   14d20:	ldrb	r2, [r1]
   14d24:	sub	r0, r2, #9
   14d28:	cmp	r0, #5
   14d2c:	bcc	14d18 <__snprintf_chk@plt+0x37a8>
   14d30:	cmp	r2, #32
   14d34:	beq	14d18 <__snprintf_chk@plt+0x37a8>
   14d38:	sub	r0, r2, #48	; 0x30
   14d3c:	cmp	r0, #9
   14d40:	bhi	14b84 <__snprintf_chk@plt+0x3614>
   14d44:	b	14d90 <__snprintf_chk@plt+0x3820>
   14d48:	mov	r0, #0
   14d4c:	mov	r2, r1
   14d50:	add	r1, r1, #1
   14d54:	str	r1, [r4]
   14d58:	ldrb	r2, [r2]
   14d5c:	cmp	r2, #40	; 0x28
   14d60:	beq	14d80 <__snprintf_chk@plt+0x3810>
   14d64:	cmp	r2, #41	; 0x29
   14d68:	beq	14d78 <__snprintf_chk@plt+0x3808>
   14d6c:	cmp	r2, #0
   14d70:	bne	14d84 <__snprintf_chk@plt+0x3814>
   14d74:	b	158e4 <__snprintf_chk@plt+0x4374>
   14d78:	sub	r0, r0, #1
   14d7c:	b	14d84 <__snprintf_chk@plt+0x3814>
   14d80:	add	r0, r0, #1
   14d84:	cmp	r0, #0
   14d88:	bne	14d4c <__snprintf_chk@plt+0x37dc>
   14d8c:	b	14b84 <__snprintf_chk@plt+0x3614>
   14d90:	cmp	r3, #45	; 0x2d
   14d94:	mov	r0, #1
   14d98:	str	r9, [sp, #192]	; 0xc0
   14d9c:	mvneq	r0, #0
   14da0:	b	14db0 <__snprintf_chk@plt+0x3840>
   14da4:	mov	r0, #0
   14da8:	mov	r2, r3
   14dac:	str	r9, [sp, #192]	; 0xc0
   14db0:	mov	r5, #0
   14db4:	mov	r3, r1
   14db8:	cmn	r5, #1
   14dbc:	ble	14dd4 <__snprintf_chk@plt+0x3864>
   14dc0:	movw	r6, #52428	; 0xcccc
   14dc4:	movt	r6, #3276	; 0xccc
   14dc8:	cmp	r5, r6
   14dcc:	ble	14de8 <__snprintf_chk@plt+0x3878>
   14dd0:	b	150bc <__snprintf_chk@plt+0x3b4c>
   14dd4:	beq	14de8 <__snprintf_chk@plt+0x3878>
   14dd8:	mov	r6, #-2147483648	; 0x80000000
   14ddc:	sdiv	r6, r6, r5
   14de0:	cmp	r6, #10
   14de4:	blt	150bc <__snprintf_chk@plt+0x3b4c>
   14de8:	mvn	r6, #47	; 0x2f
   14dec:	cmp	r0, #0
   14df0:	mov	r7, #63	; 0x3f
   14df4:	uxtab	r6, r6, r2
   14df8:	uxtb	r2, r2
   14dfc:	rsblt	r6, r2, #48	; 0x30
   14e00:	add	r2, r5, r5, lsl #2
   14e04:	add	r5, r6, r2, lsl #1
   14e08:	cmp	r5, r2, lsl #1
   14e0c:	bvs	15248 <__snprintf_chk@plt+0x3cd8>
   14e10:	ldrb	r2, [r3, #1]!
   14e14:	sub	r6, r2, #48	; 0x30
   14e18:	cmp	r6, #10
   14e1c:	bcc	14db8 <__snprintf_chk@plt+0x3848>
   14e20:	orr	r2, r2, #2
   14e24:	cmp	r2, #46	; 0x2e
   14e28:	bne	150c8 <__snprintf_chk@plt+0x3b58>
   14e2c:	ldrb	r2, [r3, #1]
   14e30:	sub	r2, r2, #48	; 0x30
   14e34:	cmp	r2, #9
   14e38:	bhi	150c8 <__snprintf_chk@plt+0x3b58>
   14e3c:	mov	r1, r3
   14e40:	str	ip, [sp, #244]	; 0xf4
   14e44:	add	r2, r2, r2, lsl #2
   14e48:	ldrb	r6, [r1, #2]!
   14e4c:	sub	r7, r6, #48	; 0x30
   14e50:	mov	r6, #2
   14e54:	cmp	r7, #10
   14e58:	movwcc	r6, #3
   14e5c:	addcc	r1, r3, #3
   14e60:	ldrb	r3, [r3, r6]
   14e64:	sub	r3, r3, #48	; 0x30
   14e68:	cmp	r3, #10
   14e6c:	str	r3, [sp, #240]	; 0xf0
   14e70:	addcc	r1, r1, #1
   14e74:	mov	r3, r1
   14e78:	ldrb	r6, [r3], #1
   14e7c:	sub	r6, r6, #48	; 0x30
   14e80:	cmp	r6, #10
   14e84:	str	r6, [sp, #236]	; 0xec
   14e88:	movcs	r3, r1
   14e8c:	mov	r1, r3
   14e90:	ldrb	r6, [r1], #1
   14e94:	sub	r6, r6, #48	; 0x30
   14e98:	cmp	r6, #10
   14e9c:	str	r6, [sp, #232]	; 0xe8
   14ea0:	movcs	r1, r3
   14ea4:	mov	r3, r1
   14ea8:	ldrb	r6, [r3], #1
   14eac:	sub	r9, r6, #48	; 0x30
   14eb0:	cmp	r9, #10
   14eb4:	movcs	r3, r1
   14eb8:	mov	r1, r3
   14ebc:	ldrb	r6, [r1], #1
   14ec0:	sub	lr, r6, #48	; 0x30
   14ec4:	cmp	lr, #10
   14ec8:	movcs	r1, r3
   14ecc:	mov	r6, r1
   14ed0:	ldrb	r3, [r6], #1
   14ed4:	sub	ip, r3, #48	; 0x30
   14ed8:	cmp	ip, #10
   14edc:	movcs	r6, r1
   14ee0:	mov	r1, r6
   14ee4:	ldrb	r3, [r1], #1
   14ee8:	sub	r3, r3, #48	; 0x30
   14eec:	cmp	r3, #10
   14ef0:	movcs	r1, r6
   14ef4:	lsl	r6, r2, #1
   14ef8:	cmp	r7, #10
   14efc:	addcc	r6, r7, r2, lsl #1
   14f00:	ldr	r7, [sp, #240]	; 0xf0
   14f04:	add	r2, r6, r6, lsl #2
   14f08:	lsl	r6, r2, #1
   14f0c:	cmp	r7, #10
   14f10:	addcc	r6, r7, r2, lsl #1
   14f14:	ldr	r7, [sp, #236]	; 0xec
   14f18:	add	r2, r6, r6, lsl #2
   14f1c:	lsl	r6, r2, #1
   14f20:	cmp	r7, #10
   14f24:	addcc	r6, r7, r2, lsl #1
   14f28:	ldr	r7, [sp, #232]	; 0xe8
   14f2c:	add	r2, r6, r6, lsl #2
   14f30:	lsl	r6, r2, #1
   14f34:	cmp	r7, #10
   14f38:	addcc	r6, r7, r2, lsl #1
   14f3c:	cmp	r9, #10
   14f40:	add	r2, r6, r6, lsl #2
   14f44:	lsl	r6, r2, #1
   14f48:	addcc	r6, r9, r2, lsl #1
   14f4c:	cmp	lr, #10
   14f50:	add	r2, r6, r6, lsl #2
   14f54:	lsl	r6, r2, #1
   14f58:	addcc	r6, lr, r2, lsl #1
   14f5c:	cmp	ip, #10
   14f60:	add	r2, r6, r6, lsl #2
   14f64:	lsl	r6, r2, #1
   14f68:	addcc	r6, ip, r2, lsl #1
   14f6c:	cmp	r3, #10
   14f70:	add	r6, r6, r6, lsl #2
   14f74:	lsl	r2, r6, #1
   14f78:	addcc	r2, r3, r6, lsl #1
   14f7c:	cmn	r0, #1
   14f80:	ble	1511c <__snprintf_chk@plt+0x3bac>
   14f84:	ldr	ip, [sp, #244]	; 0xf4
   14f88:	mov	r7, #63	; 0x3f
   14f8c:	b	1521c <__snprintf_chk@plt+0x3cac>
   14f90:	ldr	r7, [sp, #92]	; 0x5c
   14f94:	sub	r0, fp, #72	; 0x48
   14f98:	str	ip, [sp, #244]	; 0xf4
   14f9c:	mvn	ip, #96	; 0x60
   14fa0:	str	r9, [sp, #192]	; 0xc0
   14fa4:	mov	r5, r0
   14fa8:	cmp	r5, r7
   14fac:	strbcc	r3, [r5], #1
   14fb0:	ldrcc	r2, [r4]
   14fb4:	movcs	r2, r1
   14fb8:	add	r1, r2, #1
   14fbc:	str	r1, [r4]
   14fc0:	ldrb	r3, [r2, #1]
   14fc4:	mov	r2, #1
   14fc8:	sub	r6, r3, #65	; 0x41
   14fcc:	cmp	r6, #26
   14fd0:	subcs	r6, r3, #97	; 0x61
   14fd4:	cmpcs	r6, #26
   14fd8:	movcs	r2, #0
   14fdc:	cmp	r3, #46	; 0x2e
   14fe0:	beq	14fa8 <__snprintf_chk@plt+0x3a38>
   14fe4:	cmp	r2, #0
   14fe8:	bne	14fa8 <__snprintf_chk@plt+0x3a38>
   14fec:	mov	r1, #0
   14ff0:	strb	r1, [r5]
   14ff4:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   14ff8:	cmp	r3, #0
   14ffc:	beq	15024 <__snprintf_chk@plt+0x3ab4>
   15000:	ldr	r1, [sp, #88]	; 0x58
   15004:	uxtab	r2, ip, r3
   15008:	cmp	r2, #26
   1500c:	subcc	r3, r3, #32
   15010:	strb	r3, [r1, #-1]
   15014:	ldrb	r3, [r1]
   15018:	add	r1, r1, #1
   1501c:	cmp	r3, #0
   15020:	bne	15004 <__snprintf_chk@plt+0x3a94>
   15024:	movw	r1, #14178	; 0x3762
   15028:	movt	r1, #2
   1502c:	bl	11270 <strcmp@plt>
   15030:	movw	r9, #12016	; 0x2ef0
   15034:	cmp	r0, #0
   15038:	movt	r9, #2
   1503c:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15040:	movw	r1, #14181	; 0x3765
   15044:	sub	r5, fp, #72	; 0x48
   15048:	mov	r0, r5
   1504c:	movt	r1, #2
   15050:	bl	11270 <strcmp@plt>
   15054:	cmp	r0, #0
   15058:	beq	150fc <__snprintf_chk@plt+0x3b8c>
   1505c:	movw	r1, #14186	; 0x376a
   15060:	mov	r0, r5
   15064:	movt	r1, #2
   15068:	bl	11270 <strcmp@plt>
   1506c:	cmp	r0, #0
   15070:	beq	1510c <__snprintf_chk@plt+0x3b9c>
   15074:	movw	r1, #14189	; 0x376d
   15078:	mov	r0, r5
   1507c:	movt	r1, #2
   15080:	bl	11270 <strcmp@plt>
   15084:	cmp	r0, #0
   15088:	beq	15154 <__snprintf_chk@plt+0x3be4>
   1508c:	mov	r0, r5
   15090:	bl	11420 <strlen@plt>
   15094:	mov	r6, r0
   15098:	cmp	r0, #3
   1509c:	beq	15164 <__snprintf_chk@plt+0x3bf4>
   150a0:	cmp	r6, #4
   150a4:	bne	1516c <__snprintf_chk@plt+0x3bfc>
   150a8:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   150ac:	sub	r0, r0, #46	; 0x2e
   150b0:	clz	r0, r0
   150b4:	lsr	r5, r0, #5
   150b8:	b	15170 <__snprintf_chk@plt+0x3c00>
   150bc:	ldr	r9, [sp, #192]	; 0xc0
   150c0:	mov	r7, #63	; 0x3f
   150c4:	b	1524c <__snprintf_chk@plt+0x3cdc>
   150c8:	ldr	r9, [sp, #192]	; 0xc0
   150cc:	sub	r1, r3, r1
   150d0:	cmp	r0, #0
   150d4:	movw	r7, #274	; 0x112
   150d8:	lsr	r0, r0, #31
   150dc:	str	r3, [r4]
   150e0:	str	r5, [sp, #136]	; 0x88
   150e4:	str	r1, [sp, #144]	; 0x90
   150e8:	asr	r1, r5, #31
   150ec:	movweq	r7, #275	; 0x113
   150f0:	str	r0, [sp, #164]	; 0xa4
   150f4:	str	r1, [sp, #140]	; 0x8c
   150f8:	b	1524c <__snprintf_chk@plt+0x3cdc>
   150fc:	movw	r0, #12016	; 0x2ef0
   15100:	movt	r0, #2
   15104:	add	r9, r0, #12
   15108:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1510c:	movw	r0, #12016	; 0x2ef0
   15110:	movt	r0, #2
   15114:	add	r9, r0, #24
   15118:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1511c:	ldrb	r3, [r1]
   15120:	ldr	ip, [sp, #244]	; 0xf4
   15124:	mov	r7, #63	; 0x3f
   15128:	sub	r6, r3, #48	; 0x30
   1512c:	cmp	r6, #9
   15130:	bhi	1521c <__snprintf_chk@plt+0x3cac>
   15134:	uxtb	r3, r3
   15138:	cmp	r3, #48	; 0x30
   1513c:	bne	15218 <__snprintf_chk@plt+0x3ca8>
   15140:	ldrb	r3, [r1, #1]!
   15144:	sub	r6, r3, #48	; 0x30
   15148:	cmp	r6, #10
   1514c:	bcc	15134 <__snprintf_chk@plt+0x3bc4>
   15150:	b	1521c <__snprintf_chk@plt+0x3cac>
   15154:	movw	r0, #12016	; 0x2ef0
   15158:	movt	r0, #2
   1515c:	add	r9, r0, #36	; 0x24
   15160:	b	151d0 <__snprintf_chk@plt+0x3c60>
   15164:	mov	r5, #1
   15168:	b	15170 <__snprintf_chk@plt+0x3c00>
   1516c:	mov	r5, #0
   15170:	movw	r1, #14194	; 0x3772
   15174:	movw	r9, #12076	; 0x2f2c
   15178:	movt	r1, #2
   1517c:	movt	r9, #2
   15180:	sub	r0, fp, #72	; 0x48
   15184:	cmp	r5, #0
   15188:	beq	151a0 <__snprintf_chk@plt+0x3c30>
   1518c:	mov	r2, #3
   15190:	bl	11558 <strncmp@plt>
   15194:	cmp	r0, #0
   15198:	bne	151ac <__snprintf_chk@plt+0x3c3c>
   1519c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   151a0:	bl	11270 <strcmp@plt>
   151a4:	cmp	r0, #0
   151a8:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   151ac:	ldr	r1, [r9, #12]!
   151b0:	cmp	r1, #0
   151b4:	bne	15180 <__snprintf_chk@plt+0x3c10>
   151b8:	mov	r0, r4
   151bc:	sub	r1, fp, #72	; 0x48
   151c0:	bl	1bca0 <__snprintf_chk@plt+0xa730>
   151c4:	mov	r9, r0
   151c8:	cmp	r0, #0
   151cc:	beq	15298 <__snprintf_chk@plt+0x3d28>
   151d0:	ldr	r1, [r9, #8]
   151d4:	ldr	r6, [r9, #4]
   151d8:	asr	r0, r1, #31
   151dc:	str	r1, [sp, #164]	; 0xa4
   151e0:	str	r0, [sp, #160]	; 0xa0
   151e4:	mov	r0, r1
   151e8:	lsr	r0, r1, #8
   151ec:	str	r0, [sp, #156]	; 0x9c
   151f0:	ldr	r9, [sp, #192]	; 0xc0
   151f4:	ldr	ip, [sp, #244]	; 0xf4
   151f8:	mov	r7, r6
   151fc:	cmp	r7, #1
   15200:	blt	158e4 <__snprintf_chk@plt+0x4374>
   15204:	lsr	r1, r7, #1
   15208:	mov	r0, #2
   1520c:	cmp	r1, #138	; 0x8a
   15210:	bhi	158ec <__snprintf_chk@plt+0x437c>
   15214:	b	1524c <__snprintf_chk@plt+0x3cdc>
   15218:	add	r2, r2, #1
   1521c:	sub	r1, r1, #1
   15220:	ldrb	r3, [r1, #1]!
   15224:	sub	r3, r3, #48	; 0x30
   15228:	cmp	r3, #10
   1522c:	bcc	15220 <__snprintf_chk@plt+0x3cb0>
   15230:	cmn	r0, #1
   15234:	bgt	1526c <__snprintf_chk@plt+0x3cfc>
   15238:	cmp	r2, #0
   1523c:	beq	1526c <__snprintf_chk@plt+0x3cfc>
   15240:	subs	r3, r5, #1
   15244:	bvc	1525c <__snprintf_chk@plt+0x3cec>
   15248:	ldr	r9, [sp, #192]	; 0xc0
   1524c:	movw	r0, #10978	; 0x2ae2
   15250:	movt	r0, #2
   15254:	ldrb	r0, [r0, r7]
   15258:	b	158ec <__snprintf_chk@plt+0x437c>
   1525c:	movw	r5, #51712	; 0xca00
   15260:	movt	r5, #15258	; 0x3b9a
   15264:	sub	r2, r5, r2
   15268:	mov	r5, r3
   1526c:	str	r2, [sp, #160]	; 0xa0
   15270:	ldr	r9, [sp, #192]	; 0xc0
   15274:	cmp	r0, #0
   15278:	mov	r0, r5
   1527c:	mov	r7, #276	; 0x114
   15280:	str	r1, [r4]
   15284:	str	r5, [sp, #164]	; 0xa4
   15288:	lsr	r0, r5, #8
   1528c:	movweq	r7, #277	; 0x115
   15290:	str	r0, [sp, #156]	; 0x9c
   15294:	b	1524c <__snprintf_chk@plt+0x3cdc>
   15298:	movw	r1, #14033	; 0x36d1
   1529c:	sub	r0, fp, #72	; 0x48
   152a0:	movt	r1, #2
   152a4:	bl	11270 <strcmp@plt>
   152a8:	movw	r9, #12376	; 0x3058
   152ac:	cmp	r0, #0
   152b0:	movt	r9, #2
   152b4:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   152b8:	movw	r1, #14558	; 0x38de
   152bc:	sub	r0, fp, #72	; 0x48
   152c0:	movt	r1, #2
   152c4:	bl	11270 <strcmp@plt>
   152c8:	movw	r9, #12388	; 0x3064
   152cc:	cmp	r0, #0
   152d0:	movt	r9, #2
   152d4:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   152d8:	movw	r1, #14563	; 0x38e3
   152dc:	sub	r5, fp, #72	; 0x48
   152e0:	mov	r0, r5
   152e4:	movt	r1, #2
   152e8:	bl	11270 <strcmp@plt>
   152ec:	movw	r9, #12388	; 0x3064
   152f0:	cmp	r0, #0
   152f4:	movt	r9, #2
   152f8:	add	r1, r9, #12
   152fc:	beq	180a0 <__snprintf_chk@plt+0x6b30>
   15300:	str	r1, [sp, #240]	; 0xf0
   15304:	movw	r1, #14569	; 0x38e9
   15308:	mov	r0, r5
   1530c:	movt	r1, #2
   15310:	bl	11270 <strcmp@plt>
   15314:	add	r7, r9, #24
   15318:	cmp	r0, #0
   1531c:	beq	180a8 <__snprintf_chk@plt+0x6b38>
   15320:	movw	r1, #14579	; 0x38f3
   15324:	mov	r0, r5
   15328:	movt	r1, #2
   1532c:	bl	11270 <strcmp@plt>
   15330:	add	r1, r9, #36	; 0x24
   15334:	cmp	r0, #0
   15338:	beq	180a0 <__snprintf_chk@plt+0x6b30>
   1533c:	str	r1, [sp, #232]	; 0xe8
   15340:	movw	r1, #14352	; 0x3810
   15344:	mov	r0, r5
   15348:	str	r7, [sp, #236]	; 0xec
   1534c:	movt	r1, #2
   15350:	bl	11270 <strcmp@plt>
   15354:	add	r7, r9, #48	; 0x30
   15358:	cmp	r0, #0
   1535c:	beq	180a8 <__snprintf_chk@plt+0x6b38>
   15360:	movw	r1, #14584	; 0x38f8
   15364:	mov	r0, r5
   15368:	movt	r1, #2
   1536c:	bl	11270 <strcmp@plt>
   15370:	add	r1, r9, #60	; 0x3c
   15374:	cmp	r0, #0
   15378:	beq	180a0 <__snprintf_chk@plt+0x6b30>
   1537c:	str	r1, [sp, #224]	; 0xe0
   15380:	movw	r1, #14589	; 0x38fd
   15384:	mov	r0, r5
   15388:	str	r7, [sp, #228]	; 0xe4
   1538c:	movt	r1, #2
   15390:	bl	11270 <strcmp@plt>
   15394:	add	r7, r9, #72	; 0x48
   15398:	cmp	r0, #0
   1539c:	beq	180a8 <__snprintf_chk@plt+0x6b38>
   153a0:	movw	r1, #14596	; 0x3904
   153a4:	mov	r0, r5
   153a8:	movt	r1, #2
   153ac:	bl	11270 <strcmp@plt>
   153b0:	add	r1, r9, #84	; 0x54
   153b4:	cmp	r0, #0
   153b8:	beq	180a0 <__snprintf_chk@plt+0x6b30>
   153bc:	str	r1, [sp, #216]	; 0xd8
   153c0:	movw	r1, #14600	; 0x3908
   153c4:	mov	r0, r5
   153c8:	movt	r1, #2
   153cc:	bl	11270 <strcmp@plt>
   153d0:	add	r1, r9, #96	; 0x60
   153d4:	cmp	r0, #0
   153d8:	str	r1, [sp, #220]	; 0xdc
   153dc:	beq	180b0 <__snprintf_chk@plt+0x6b40>
   153e0:	movw	r1, #14607	; 0x390f
   153e4:	mov	r0, r5
   153e8:	movt	r1, #2
   153ec:	bl	11270 <strcmp@plt>
   153f0:	add	r5, r9, #108	; 0x6c
   153f4:	cmp	r0, #0
   153f8:	beq	180b8 <__snprintf_chk@plt+0x6b48>
   153fc:	sub	r1, r6, #1
   15400:	sub	r0, fp, #72	; 0x48
   15404:	ldrb	r0, [r0, r1]
   15408:	str	r1, [sp, #212]	; 0xd4
   1540c:	cmp	r0, #83	; 0x53
   15410:	bne	1554c <__snprintf_chk@plt+0x3fdc>
   15414:	ldr	r2, [sp, #212]	; 0xd4
   15418:	sub	r0, fp, #72	; 0x48
   1541c:	mov	r1, #0
   15420:	strb	r1, [r0, r2]
   15424:	movw	r1, #14558	; 0x38de
   15428:	movt	r1, #2
   1542c:	bl	11270 <strcmp@plt>
   15430:	movw	r9, #12388	; 0x3064
   15434:	cmp	r0, #0
   15438:	movt	r9, #2
   1543c:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15440:	movw	r1, #14563	; 0x38e3
   15444:	sub	r0, fp, #72	; 0x48
   15448:	movt	r1, #2
   1544c:	bl	11270 <strcmp@plt>
   15450:	ldr	r9, [sp, #240]	; 0xf0
   15454:	cmp	r0, #0
   15458:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   1545c:	movw	r1, #14569	; 0x38e9
   15460:	sub	r0, fp, #72	; 0x48
   15464:	movt	r1, #2
   15468:	bl	11270 <strcmp@plt>
   1546c:	ldr	r9, [sp, #236]	; 0xec
   15470:	cmp	r0, #0
   15474:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15478:	movw	r1, #14579	; 0x38f3
   1547c:	sub	r0, fp, #72	; 0x48
   15480:	movt	r1, #2
   15484:	bl	11270 <strcmp@plt>
   15488:	ldr	r9, [sp, #232]	; 0xe8
   1548c:	cmp	r0, #0
   15490:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15494:	movw	r1, #14352	; 0x3810
   15498:	sub	r0, fp, #72	; 0x48
   1549c:	movt	r1, #2
   154a0:	bl	11270 <strcmp@plt>
   154a4:	ldr	r9, [sp, #228]	; 0xe4
   154a8:	cmp	r0, #0
   154ac:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   154b0:	movw	r1, #14584	; 0x38f8
   154b4:	sub	r0, fp, #72	; 0x48
   154b8:	movt	r1, #2
   154bc:	bl	11270 <strcmp@plt>
   154c0:	ldr	r9, [sp, #224]	; 0xe0
   154c4:	cmp	r0, #0
   154c8:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   154cc:	movw	r1, #14589	; 0x38fd
   154d0:	sub	r0, fp, #72	; 0x48
   154d4:	movt	r1, #2
   154d8:	bl	11270 <strcmp@plt>
   154dc:	cmp	r0, #0
   154e0:	mov	r9, r7
   154e4:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   154e8:	movw	r1, #14596	; 0x3904
   154ec:	sub	r0, fp, #72	; 0x48
   154f0:	movt	r1, #2
   154f4:	bl	11270 <strcmp@plt>
   154f8:	ldr	r9, [sp, #216]	; 0xd8
   154fc:	cmp	r0, #0
   15500:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15504:	movw	r1, #14600	; 0x3908
   15508:	sub	r0, fp, #72	; 0x48
   1550c:	movt	r1, #2
   15510:	bl	11270 <strcmp@plt>
   15514:	ldr	r9, [sp, #220]	; 0xdc
   15518:	cmp	r0, #0
   1551c:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   15520:	movw	r1, #14607	; 0x390f
   15524:	sub	r0, fp, #72	; 0x48
   15528:	movt	r1, #2
   1552c:	bl	11270 <strcmp@plt>
   15530:	cmp	r0, #0
   15534:	mov	r9, r5
   15538:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   1553c:	ldr	r2, [sp, #212]	; 0xd4
   15540:	sub	r0, fp, #72	; 0x48
   15544:	mov	r1, #83	; 0x53
   15548:	strb	r1, [r0, r2]
   1554c:	movw	r1, #14611	; 0x3913
   15550:	sub	r0, fp, #72	; 0x48
   15554:	movt	r1, #2
   15558:	bl	11270 <strcmp@plt>
   1555c:	movw	r9, #12520	; 0x30e8
   15560:	cmp	r0, #0
   15564:	movt	r9, #2
   15568:	beq	151d0 <__snprintf_chk@plt+0x3c60>
   1556c:	movw	r1, #14620	; 0x391c
   15570:	sub	r0, fp, #72	; 0x48
   15574:	movt	r1, #2
   15578:	bl	11270 <strcmp@plt>
   1557c:	cmp	r0, #0
   15580:	beq	180c0 <__snprintf_chk@plt+0x6b50>
   15584:	movw	r1, #14630	; 0x3926
   15588:	sub	r0, fp, #72	; 0x48
   1558c:	movt	r1, #2
   15590:	bl	11270 <strcmp@plt>
   15594:	cmp	r0, #0
   15598:	beq	180cc <__snprintf_chk@plt+0x6b5c>
   1559c:	movw	r1, #14636	; 0x392c
   155a0:	sub	r0, fp, #72	; 0x48
   155a4:	movt	r1, #2
   155a8:	bl	11270 <strcmp@plt>
   155ac:	cmp	r0, #0
   155b0:	beq	180dc <__snprintf_chk@plt+0x6b6c>
   155b4:	movw	r1, #14640	; 0x3930
   155b8:	sub	r0, fp, #72	; 0x48
   155bc:	movt	r1, #2
   155c0:	bl	11270 <strcmp@plt>
   155c4:	cmp	r0, #0
   155c8:	beq	180ec <__snprintf_chk@plt+0x6b7c>
   155cc:	movw	r1, #14645	; 0x3935
   155d0:	sub	r0, fp, #72	; 0x48
   155d4:	movt	r1, #2
   155d8:	bl	11270 <strcmp@plt>
   155dc:	cmp	r0, #0
   155e0:	beq	180fc <__snprintf_chk@plt+0x6b8c>
   155e4:	movw	r1, #14650	; 0x393a
   155e8:	sub	r0, fp, #72	; 0x48
   155ec:	movt	r1, #2
   155f0:	bl	11270 <strcmp@plt>
   155f4:	cmp	r0, #0
   155f8:	beq	1810c <__snprintf_chk@plt+0x6b9c>
   155fc:	movw	r1, #14655	; 0x393f
   15600:	sub	r0, fp, #72	; 0x48
   15604:	movt	r1, #2
   15608:	bl	11270 <strcmp@plt>
   1560c:	cmp	r0, #0
   15610:	beq	1811c <__snprintf_chk@plt+0x6bac>
   15614:	movw	r1, #14661	; 0x3945
   15618:	sub	r0, fp, #72	; 0x48
   1561c:	movt	r1, #2
   15620:	bl	11270 <strcmp@plt>
   15624:	cmp	r0, #0
   15628:	beq	1812c <__snprintf_chk@plt+0x6bbc>
   1562c:	movw	r1, #14667	; 0x394b
   15630:	sub	r0, fp, #72	; 0x48
   15634:	movt	r1, #2
   15638:	bl	11270 <strcmp@plt>
   1563c:	cmp	r0, #0
   15640:	beq	1813c <__snprintf_chk@plt+0x6bcc>
   15644:	movw	r1, #14674	; 0x3952
   15648:	sub	r0, fp, #72	; 0x48
   1564c:	movt	r1, #2
   15650:	bl	11270 <strcmp@plt>
   15654:	cmp	r0, #0
   15658:	beq	1814c <__snprintf_chk@plt+0x6bdc>
   1565c:	movw	r1, #14680	; 0x3958
   15660:	sub	r0, fp, #72	; 0x48
   15664:	movt	r1, #2
   15668:	bl	11270 <strcmp@plt>
   1566c:	cmp	r0, #0
   15670:	beq	1815c <__snprintf_chk@plt+0x6bec>
   15674:	movw	r1, #14686	; 0x395e
   15678:	sub	r0, fp, #72	; 0x48
   1567c:	movt	r1, #2
   15680:	bl	11270 <strcmp@plt>
   15684:	cmp	r0, #0
   15688:	beq	1816c <__snprintf_chk@plt+0x6bfc>
   1568c:	movw	r1, #14694	; 0x3966
   15690:	sub	r0, fp, #72	; 0x48
   15694:	movt	r1, #2
   15698:	bl	11270 <strcmp@plt>
   1569c:	cmp	r0, #0
   156a0:	beq	1817c <__snprintf_chk@plt+0x6c0c>
   156a4:	movw	r1, #14701	; 0x396d
   156a8:	sub	r0, fp, #72	; 0x48
   156ac:	movt	r1, #2
   156b0:	bl	11270 <strcmp@plt>
   156b4:	cmp	r0, #0
   156b8:	beq	1818c <__snprintf_chk@plt+0x6c1c>
   156bc:	movw	r1, #14707	; 0x3973
   156c0:	sub	r0, fp, #72	; 0x48
   156c4:	movt	r1, #2
   156c8:	bl	11270 <strcmp@plt>
   156cc:	cmp	r0, #0
   156d0:	beq	1819c <__snprintf_chk@plt+0x6c2c>
   156d4:	movw	r1, #14713	; 0x3979
   156d8:	sub	r0, fp, #72	; 0x48
   156dc:	movt	r1, #2
   156e0:	bl	11270 <strcmp@plt>
   156e4:	cmp	r0, #0
   156e8:	beq	181ac <__snprintf_chk@plt+0x6c3c>
   156ec:	movw	r1, #14722	; 0x3982
   156f0:	sub	r0, fp, #72	; 0x48
   156f4:	movt	r1, #2
   156f8:	bl	11270 <strcmp@plt>
   156fc:	cmp	r0, #0
   15700:	beq	181bc <__snprintf_chk@plt+0x6c4c>
   15704:	movw	r1, #14730	; 0x398a
   15708:	sub	r0, fp, #72	; 0x48
   1570c:	movt	r1, #2
   15710:	bl	11270 <strcmp@plt>
   15714:	cmp	r0, #0
   15718:	beq	181cc <__snprintf_chk@plt+0x6c5c>
   1571c:	movw	r1, #14734	; 0x398e
   15720:	sub	r0, fp, #72	; 0x48
   15724:	movt	r1, #2
   15728:	bl	11270 <strcmp@plt>
   1572c:	cmp	r0, #0
   15730:	beq	181dc <__snprintf_chk@plt+0x6c6c>
   15734:	ldrb	r1, [fp, #-72]	; 0xffffffb8
   15738:	cmp	r6, #1
   1573c:	bne	181ec <__snprintf_chk@plt+0x6c7c>
   15740:	cmp	r1, #90	; 0x5a
   15744:	bhi	181f4 <__snprintf_chk@plt+0x6c84>
   15748:	movw	r9, #12772	; 0x31e4
   1574c:	add	r0, pc, #4
   15750:	movt	r9, #2
   15754:	ldr	pc, [r0, r1, lsl #2]
   15758:	andeq	r8, r1, r0, ror r2
   1575c:	strdeq	r8, [r1], -r4
   15760:	strdeq	r8, [r1], -r4
   15764:	strdeq	r8, [r1], -r4
   15768:	strdeq	r8, [r1], -r4
   1576c:	strdeq	r8, [r1], -r4
   15770:	strdeq	r8, [r1], -r4
   15774:	strdeq	r8, [r1], -r4
   15778:	strdeq	r8, [r1], -r4
   1577c:	strdeq	r8, [r1], -r4
   15780:	strdeq	r8, [r1], -r4
   15784:	strdeq	r8, [r1], -r4
   15788:	strdeq	r8, [r1], -r4
   1578c:	strdeq	r8, [r1], -r4
   15790:	strdeq	r8, [r1], -r4
   15794:	strdeq	r8, [r1], -r4
   15798:	strdeq	r8, [r1], -r4
   1579c:	strdeq	r8, [r1], -r4
   157a0:	strdeq	r8, [r1], -r4
   157a4:	strdeq	r8, [r1], -r4
   157a8:	strdeq	r8, [r1], -r4
   157ac:	strdeq	r8, [r1], -r4
   157b0:	strdeq	r8, [r1], -r4
   157b4:	strdeq	r8, [r1], -r4
   157b8:	strdeq	r8, [r1], -r4
   157bc:	strdeq	r8, [r1], -r4
   157c0:	strdeq	r8, [r1], -r4
   157c4:	strdeq	r8, [r1], -r4
   157c8:	strdeq	r8, [r1], -r4
   157cc:	strdeq	r8, [r1], -r4
   157d0:	strdeq	r8, [r1], -r4
   157d4:	strdeq	r8, [r1], -r4
   157d8:	strdeq	r8, [r1], -r4
   157dc:	strdeq	r8, [r1], -r4
   157e0:	strdeq	r8, [r1], -r4
   157e4:	strdeq	r8, [r1], -r4
   157e8:	strdeq	r8, [r1], -r4
   157ec:	strdeq	r8, [r1], -r4
   157f0:	strdeq	r8, [r1], -r4
   157f4:	strdeq	r8, [r1], -r4
   157f8:	strdeq	r8, [r1], -r4
   157fc:	strdeq	r8, [r1], -r4
   15800:	strdeq	r8, [r1], -r4
   15804:	strdeq	r8, [r1], -r4
   15808:	strdeq	r8, [r1], -r4
   1580c:	strdeq	r8, [r1], -r4
   15810:	strdeq	r8, [r1], -r4
   15814:	strdeq	r8, [r1], -r4
   15818:	strdeq	r8, [r1], -r4
   1581c:	strdeq	r8, [r1], -r4
   15820:	strdeq	r8, [r1], -r4
   15824:	strdeq	r8, [r1], -r4
   15828:	strdeq	r8, [r1], -r4
   1582c:	strdeq	r8, [r1], -r4
   15830:	strdeq	r8, [r1], -r4
   15834:	strdeq	r8, [r1], -r4
   15838:	strdeq	r8, [r1], -r4
   1583c:	strdeq	r8, [r1], -r4
   15840:	strdeq	r8, [r1], -r4
   15844:	strdeq	r8, [r1], -r4
   15848:	strdeq	r8, [r1], -r4
   1584c:	strdeq	r8, [r1], -r4
   15850:	strdeq	r8, [r1], -r4
   15854:	strdeq	r8, [r1], -r4
   15858:	strdeq	r8, [r1], -r4
   1585c:	ldrdeq	r5, [r1], -r0
   15860:	andeq	r5, r1, r4, asr #17
   15864:	andeq	r8, r1, r0, lsr #5
   15868:			; <UNDEFINED> instruction: 0x000182b0
   1586c:	andeq	r8, r1, r0, asr #5
   15870:	ldrdeq	r8, [r1], -r0
   15874:	andeq	r8, r1, r0, ror #5
   15878:	strdeq	r8, [r1], -r0
   1587c:	andeq	r8, r1, r0, lsl #6
   15880:	strdeq	r8, [r1], -r4
   15884:	andeq	r8, r1, r0, lsl r3
   15888:	andeq	r8, r1, r0, lsr #6
   1588c:	andeq	r8, r1, r0, lsr r3
   15890:	andeq	r8, r1, r0, asr #6
   15894:	andeq	r8, r1, r0, asr r3
   15898:	andeq	r8, r1, r0, ror #6
   1589c:	andeq	r8, r1, r0, ror r3
   158a0:	andeq	r8, r1, r0, lsl #7
   158a4:	muleq	r1, r0, r3
   158a8:	andeq	r8, r1, r0, lsr #7
   158ac:			; <UNDEFINED> instruction: 0x000183b0
   158b0:	andeq	r8, r1, r0, asr #7
   158b4:	ldrdeq	r8, [r1], -r0
   158b8:	andeq	r8, r1, r0, ror #7
   158bc:	strdeq	r8, [r1], -r0
   158c0:	andeq	r8, r1, r0, lsl #8
   158c4:	movw	r0, #12772	; 0x31e4
   158c8:	movt	r0, #2
   158cc:	b	15104 <__snprintf_chk@plt+0x3b94>
   158d0:	add	r0, r1, #1
   158d4:	str	r0, [r4]
   158d8:	ldrb	r7, [r1]
   158dc:	cmp	r7, #1
   158e0:	bge	15204 <__snprintf_chk@plt+0x3c94>
   158e4:	mov	r0, #0
   158e8:	mov	r7, #0
   158ec:	add	r1, r0, ip
   158f0:	cmp	r1, #112	; 0x70
   158f4:	bhi	15930 <__snprintf_chk@plt+0x43c0>
   158f8:	movw	r2, #11256	; 0x2bf8
   158fc:	movt	r2, #2
   15900:	add	r2, r2, r1
   15904:	ldrsb	r2, [r2]
   15908:	cmp	r0, r2
   1590c:	bne	15930 <__snprintf_chk@plt+0x43c0>
   15910:	movw	r0, #11369	; 0x2c69
   15914:	movt	r0, #2
   15918:	ldrb	r8, [r0, r1]
   1591c:	orr	r0, r1, #4
   15920:	cmp	r0, #111	; 0x6f
   15924:	bne	15e74 <__snprintf_chk@plt+0x4904>
   15928:	rsb	r5, r8, #0
   1592c:	b	15944 <__snprintf_chk@plt+0x43d4>
   15930:	movw	r0, #11482	; 0x2cda
   15934:	movt	r0, #2
   15938:	ldrb	r5, [r0, r8]
   1593c:	cmp	r5, #0
   15940:	beq	18418 <__snprintf_chk@plt+0x6ea8>
   15944:	movw	r0, #11596	; 0x2d4c
   15948:	str	r7, [sp, #212]	; 0xd4
   1594c:	mov	r1, sl
   15950:	movt	r0, #2
   15954:	ldrb	r7, [r0, r5]
   15958:	rsb	r0, r7, #1
   1595c:	rsb	r0, r0, r0, lsl #3
   15960:	ldr	r0, [r1, r0, lsl #3]!
   15964:	str	r0, [sp, #244]	; 0xf4
   15968:	ldr	r0, [r1, #44]	; 0x2c
   1596c:	add	lr, r1, #8
   15970:	str	r0, [sp, #220]	; 0xdc
   15974:	ldr	r0, [r1, #40]	; 0x28
   15978:	str	r0, [sp, #228]	; 0xe4
   1597c:	ldr	r0, [r1, #36]	; 0x24
   15980:	str	r0, [sp, #224]	; 0xe0
   15984:	ldr	r0, [r1, #4]
   15988:	str	r0, [sp, #240]	; 0xf0
   1598c:	ldm	lr, {r8, ip, lr}
   15990:	ldr	r0, [r1, #28]
   15994:	ldr	r6, [r1, #52]	; 0x34
   15998:	ldr	r3, [r1, #20]
   1599c:	ldr	r2, [r1, #24]
   159a0:	str	r0, [sp, #236]	; 0xec
   159a4:	ldr	r0, [r1, #32]
   159a8:	ldr	r1, [r1, #48]	; 0x30
   159ac:	str	r6, [sp, #208]	; 0xd0
   159b0:	str	r0, [sp, #232]	; 0xe8
   159b4:	sub	r0, r5, #4
   159b8:	str	r1, [sp, #216]	; 0xd8
   159bc:	cmp	r0, #87	; 0x57
   159c0:	bhi	170a4 <__snprintf_chk@plt+0x5b34>
   159c4:	add	r1, pc, #0
   159c8:	ldr	pc, [r1, r0, lsl #2]
   159cc:	andeq	r6, r1, ip, lsr #24
   159d0:	andeq	r7, r1, r4, lsr #1
   159d4:	andeq	r7, r1, r4, lsr #1
   159d8:	andeq	r6, r1, r4, asr ip
   159dc:	andeq	r6, r1, r8, asr #21
   159e0:			; <UNDEFINED> instruction: 0x00016db0
   159e4:	ldrdeq	r6, [r1], -r0
   159e8:			; <UNDEFINED> instruction: 0x00016bb4
   159ec:	andeq	r6, r1, r8, ror ip
   159f0:	muleq	r1, r0, ip
   159f4:	muleq	r1, r4, lr
   159f8:	andeq	r6, r1, r4, lsr #28
   159fc:	andeq	r7, r1, r4, lsr #1
   15a00:	andeq	r7, r1, r4, lsr #1
   15a04:	andeq	r6, r1, r4, lsr #12
   15a08:	andeq	r6, r1, ip, asr #23
   15a0c:	andeq	r6, r1, r8, asr sl
   15a10:	andeq	r7, r1, r4, lsr #1
   15a14:	andeq	r6, r1, r4, asr r5
   15a18:	muleq	r1, ip, ip
   15a1c:	andeq	r6, r1, r4, lsr sp
   15a20:	andeq	r7, r1, r4, lsr #1
   15a24:	andeq	r7, r1, r4, lsr #1
   15a28:	andeq	r6, r1, r4, lsl #30
   15a2c:	ldrdeq	r6, [r1], -r4
   15a30:	andeq	r6, r1, r8, lsl r5
   15a34:			; <UNDEFINED> instruction: 0x00016abc
   15a38:	andeq	r7, r1, r8
   15a3c:	andeq	r6, r1, r0, lsr r5
   15a40:	andeq	r6, r1, r4, asr #13
   15a44:	andeq	r6, r1, r0, lsl #11
   15a48:	andeq	r6, r1, ip, lsl ip
   15a4c:	andeq	r6, r1, r8, ror r5
   15a50:	andeq	r7, r1, r8, asr #5
   15a54:	andeq	r7, r1, r4, ror #5
   15a58:			; <UNDEFINED> instruction: 0x000166bc
   15a5c:	andeq	r6, r1, r0, ror #21
   15a60:	andeq	r6, r1, r8, asr #27
   15a64:	andeq	r6, r1, r8, lsl #22
   15a68:	andeq	r7, r1, ip, lsr r3
   15a6c:	andeq	r6, r1, r8, asr #12
   15a70:	andeq	r6, r1, r0, ror #29
   15a74:	andeq	r7, r1, r0, lsl #6
   15a78:	andeq	r6, r1, ip, ror #9
   15a7c:	andeq	r6, r1, r8, ror #27
   15a80:	andeq	r7, r1, r4, lsr #1
   15a84:	andeq	r6, r1, r8, ror r4
   15a88:	andeq	r6, r1, r0, lsl r1
   15a8c:	andeq	r5, r1, ip, lsr #22
   15a90:	andeq	r5, r1, ip, lsr #22
   15a94:			; <UNDEFINED> instruction: 0x00016fb4
   15a98:	ldrdeq	r5, [r1], -r4
   15a9c:	andeq	r6, r1, r4, ror #25
   15aa0:	andeq	r6, r1, r4, lsl #28
   15aa4:	andeq	r5, r1, r4, ror #29
   15aa8:	andeq	r6, r1, r4, lsl #2
   15aac:	ldrdeq	r6, [r1], -r0
   15ab0:	andeq	r5, r1, ip, ror #30
   15ab4:	andeq	r5, r1, r4, lsr pc
   15ab8:	andeq	r6, r1, r4, ror #28
   15abc:	andeq	r5, r1, r8, asr #30
   15ac0:			; <UNDEFINED> instruction: 0x000172b0
   15ac4:	andeq	r7, r1, r4, asr r0
   15ac8:	andeq	r5, r1, ip, asr #29
   15acc:	andeq	r7, r1, r4, asr #7
   15ad0:	andeq	r7, r1, r8, lsl r0
   15ad4:	ldrdeq	r5, [r1], -ip
   15ad8:	strdeq	r5, [r1], -r0
   15adc:	strdeq	r5, [r1], -r0
   15ae0:	andeq	r7, r1, ip, lsl #7
   15ae4:	andeq	r7, r1, r4, lsr #1
   15ae8:	ldrdeq	r5, [r1], -r4
   15aec:	andeq	r5, r1, r4, ror #29
   15af0:	andeq	r5, r1, ip, ror #30
   15af4:	andeq	r5, r1, r8, asr #30
   15af8:	andeq	r5, r1, ip, asr #29
   15afc:	ldrdeq	r5, [r1], -ip
   15b00:	andeq	r5, r1, r4, lsr pc
   15b04:	andeq	r7, r1, r4, lsr #1
   15b08:	andeq	r7, r1, r4, lsr #1
   15b0c:	andeq	r7, r1, r4, lsr #1
   15b10:	andeq	r5, r1, r4, asr pc
   15b14:	andeq	r7, r1, r4, lsr #1
   15b18:	andeq	r5, r1, r4, asr pc
   15b1c:	muleq	r1, r4, r1
   15b20:	ldrdeq	r5, [r1], -r0
   15b24:	andeq	r6, r1, r8, lsl #10
   15b28:	andeq	r6, r1, r4, asr lr
   15b2c:	add	r0, sp, #180	; 0xb4
   15b30:	str	r2, [sp, #204]	; 0xcc
   15b34:	str	r3, [sp, #200]	; 0xc8
   15b38:	str	ip, [sp, #196]	; 0xc4
   15b3c:	str	r8, [sp, #176]	; 0xb0
   15b40:	stm	r0, {r5, r7, lr}
   15b44:	str	r9, [sp, #192]	; 0xc0
   15b48:	ldr	r1, [r4, #144]	; 0x90
   15b4c:	ldr	r0, [sl, #48]	; 0x30
   15b50:	ldr	r8, [sl, #4]
   15b54:	ldr	r6, [sl, #12]
   15b58:	ldr	lr, [sl, #20]
   15b5c:	ldr	ip, [sl, #28]
   15b60:	ldr	r3, [sl, #36]	; 0x24
   15b64:	ldr	r9, [sl, #32]
   15b68:	ldr	r2, [sl, #40]	; 0x28
   15b6c:	add	r0, r1, r0
   15b70:	str	r1, [sp, #80]	; 0x50
   15b74:	ldr	r1, [sl]
   15b78:	str	r8, [sp, #72]	; 0x48
   15b7c:	str	r6, [sp, #64]	; 0x40
   15b80:	str	lr, [sp, #52]	; 0x34
   15b84:	str	ip, [sp, #40]	; 0x28
   15b88:	str	r3, [sp, #32]
   15b8c:	str	r0, [sp, #76]	; 0x4c
   15b90:	str	r1, [sp, #68]	; 0x44
   15b94:	ldr	r1, [sl, #8]
   15b98:	str	r1, [sp, #60]	; 0x3c
   15b9c:	ldr	r1, [sl, #16]
   15ba0:	str	r1, [sp, #56]	; 0x38
   15ba4:	ldr	r1, [sl, #24]
   15ba8:	str	r1, [sp, #48]	; 0x30
   15bac:	ldr	r1, [sl, #44]	; 0x2c
   15bb0:	str	r0, [r4, #144]	; 0x90
   15bb4:	ldr	r0, [sp, #112]	; 0x70
   15bb8:	str	r1, [sp, #24]
   15bbc:	ldm	r0, {r5, r7}
   15bc0:	adds	r2, r5, r2
   15bc4:	adc	r5, r7, r1
   15bc8:	stm	r0, {r2, r5}
   15bcc:	ldr	r0, [sp, #116]	; 0x74
   15bd0:	ldr	r2, [r0]
   15bd4:	ldr	r1, [r0, #4]
   15bd8:	adds	r2, r2, r9
   15bdc:	str	r1, [sp, #20]
   15be0:	adc	r9, r1, r3
   15be4:	stm	r0, {r2, r9}
   15be8:	ldr	r0, [sp, #120]	; 0x78
   15bec:	ldr	r2, [r0]
   15bf0:	ldr	r1, [r0, #4]
   15bf4:	ldr	r3, [sp, #48]	; 0x30
   15bf8:	adds	r3, r2, r3
   15bfc:	str	r1, [sp, #28]
   15c00:	adc	r2, r1, ip
   15c04:	str	r3, [r0]
   15c08:	str	r2, [r0, #4]
   15c0c:	ldr	r0, [sp, #124]	; 0x7c
   15c10:	ldr	ip, [r0]
   15c14:	ldr	r1, [r0, #4]
   15c18:	ldr	r3, [sp, #56]	; 0x38
   15c1c:	adds	ip, ip, r3
   15c20:	str	r1, [sp, #36]	; 0x24
   15c24:	adc	r1, r1, lr
   15c28:	mov	lr, #0
   15c2c:	str	r1, [sp, #44]	; 0x2c
   15c30:	str	ip, [r0]
   15c34:	str	r1, [r0, #4]
   15c38:	ldr	ip, [sp, #128]	; 0x80
   15c3c:	ldr	r3, [sp, #60]	; 0x3c
   15c40:	ldrd	r0, [ip]
   15c44:	adds	r0, r0, r3
   15c48:	str	r1, [sp, #48]	; 0x30
   15c4c:	adc	r1, r1, r6
   15c50:	str	r1, [sp, #56]	; 0x38
   15c54:	strd	r0, [ip]
   15c58:	ldr	ip, [sp, #132]	; 0x84
   15c5c:	ldr	r3, [sp, #68]	; 0x44
   15c60:	ldrd	r0, [ip]
   15c64:	adds	r0, r0, r3
   15c68:	str	r1, [sp, #60]	; 0x3c
   15c6c:	adc	r3, r1, r8
   15c70:	cmn	r7, #1
   15c74:	mov	r1, #0
   15c78:	mov	r7, #0
   15c7c:	mov	r8, #0
   15c80:	str	r3, [sp, #68]	; 0x44
   15c84:	stm	ip, {r0, r3}
   15c88:	mov	r3, #0
   15c8c:	mov	r0, #0
   15c90:	mov	ip, #0
   15c94:	movwgt	r3, #1
   15c98:	cmn	r5, #1
   15c9c:	mov	r5, #0
   15ca0:	movwgt	r0, #1
   15ca4:	str	r3, [sp, #16]
   15ca8:	subs	r0, r3, r0
   15cac:	ldr	r3, [sp, #76]	; 0x4c
   15cb0:	movwne	r0, #1
   15cb4:	str	r0, [sp, #12]
   15cb8:	ldr	r0, [sp, #24]
   15cbc:	cmn	r0, #1
   15cc0:	mov	r0, #0
   15cc4:	movwgt	r0, #1
   15cc8:	str	r0, [sp, #24]
   15ccc:	ldr	r0, [sp, #20]
   15cd0:	cmn	r0, #1
   15cd4:	mov	r0, #0
   15cd8:	movwgt	r1, #1
   15cdc:	cmn	r9, #1
   15ce0:	mov	r9, #0
   15ce4:	movwgt	r0, #1
   15ce8:	str	r1, [sp, #20]
   15cec:	subs	r0, r1, r0
   15cf0:	mov	r1, #0
   15cf4:	movwne	r0, #1
   15cf8:	str	r0, [sp, #8]
   15cfc:	ldr	r0, [sp, #32]
   15d00:	cmn	r0, #1
   15d04:	mov	r0, #0
   15d08:	movwgt	r0, #1
   15d0c:	str	r0, [sp, #32]
   15d10:	ldr	r0, [sp, #28]
   15d14:	cmn	r0, #1
   15d18:	mov	r0, #0
   15d1c:	movwgt	r7, #1
   15d20:	cmn	r2, #1
   15d24:	mov	r2, #0
   15d28:	movwgt	r0, #1
   15d2c:	subs	r0, r7, r0
   15d30:	movwne	r0, #1
   15d34:	str	r0, [sp, #28]
   15d38:	ldr	r0, [sp, #40]	; 0x28
   15d3c:	cmn	r0, #1
   15d40:	ldr	r0, [sp, #36]	; 0x24
   15d44:	movwgt	lr, #1
   15d48:	cmn	r0, #1
   15d4c:	ldr	r0, [sp, #44]	; 0x2c
   15d50:	movwgt	r9, #1
   15d54:	cmn	r0, #1
   15d58:	mov	r0, #0
   15d5c:	movwgt	r0, #1
   15d60:	subs	r0, r9, r0
   15d64:	movwne	r0, #1
   15d68:	str	r0, [sp, #44]	; 0x2c
   15d6c:	ldr	r0, [sp, #52]	; 0x34
   15d70:	cmn	r0, #1
   15d74:	ldr	r0, [sp, #48]	; 0x30
   15d78:	movwgt	ip, #1
   15d7c:	cmn	r0, #1
   15d80:	ldr	r0, [sp, #56]	; 0x38
   15d84:	movwgt	r2, #1
   15d88:	cmn	r0, #1
   15d8c:	ldr	r0, [sp, #64]	; 0x40
   15d90:	movwgt	r1, #1
   15d94:	subs	r6, r2, r1
   15d98:	mov	r1, #0
   15d9c:	movwne	r6, #1
   15da0:	cmn	r0, #1
   15da4:	ldr	r0, [sp, #60]	; 0x3c
   15da8:	movwgt	r8, #1
   15dac:	cmn	r0, #1
   15db0:	ldr	r0, [sp, #68]	; 0x44
   15db4:	movwgt	r5, #1
   15db8:	cmn	r0, #1
   15dbc:	ldr	r0, [sp, #72]	; 0x48
   15dc0:	movwgt	r1, #1
   15dc4:	subs	r1, r5, r1
   15dc8:	movwne	r1, #1
   15dcc:	cmn	r0, #1
   15dd0:	mov	r0, #0
   15dd4:	movwgt	r0, #1
   15dd8:	str	r0, [sp, #72]	; 0x48
   15ddc:	ldr	r0, [sp, #80]	; 0x50
   15de0:	cmp	r3, r0
   15de4:	bvs	18418 <__snprintf_chk@plt+0x6ea8>
   15de8:	ldr	r0, [sp, #16]
   15dec:	ldr	r3, [sp, #24]
   15df0:	sub	r0, r0, r3
   15df4:	ldr	r3, [sp, #12]
   15df8:	clz	r0, r0
   15dfc:	lsr	r0, r0, #5
   15e00:	ands	r0, r0, r3
   15e04:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   15e08:	ldr	r0, [sp, #20]
   15e0c:	ldr	r3, [sp, #32]
   15e10:	sub	r0, r0, r3
   15e14:	ldr	r3, [sp, #8]
   15e18:	clz	r0, r0
   15e1c:	lsr	r0, r0, #5
   15e20:	ands	r0, r0, r3
   15e24:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   15e28:	ldr	r3, [sp, #28]
   15e2c:	sub	r0, r7, lr
   15e30:	clz	r0, r0
   15e34:	lsr	r0, r0, #5
   15e38:	ands	r0, r0, r3
   15e3c:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   15e40:	ldr	r3, [sp, #44]	; 0x2c
   15e44:	sub	r0, r9, ip
   15e48:	clz	r0, r0
   15e4c:	lsr	r0, r0, #5
   15e50:	ands	r0, r0, r3
   15e54:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   15e58:	sub	r0, r2, r8
   15e5c:	clz	r0, r0
   15e60:	lsr	r0, r0, #5
   15e64:	ands	r0, r0, r6
   15e68:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   15e6c:	ldr	r0, [sp, #72]	; 0x48
   15e70:	b	16450 <__snprintf_chk@plt+0x4ee0>
   15e74:	ldr	r0, [sp, #164]	; 0xa4
   15e78:	ldr	r1, [sp, #156]	; 0x9c
   15e7c:	mvn	r7, #1
   15e80:	uxtb	r0, r0
   15e84:	orr	r0, r0, r1, lsl #8
   15e88:	str	r0, [sl, #56]!	; 0x38
   15e8c:	ldr	r0, [sp, #160]	; 0xa0
   15e90:	str	r0, [sl, #4]
   15e94:	ldr	r0, [sp, #136]	; 0x88
   15e98:	str	r0, [sl, #8]
   15e9c:	ldr	r0, [sp, #140]	; 0x8c
   15ea0:	str	r0, [sl, #12]
   15ea4:	ldr	r0, [sp, #144]	; 0x90
   15ea8:	str	r0, [sl, #16]
   15eac:	mov	r0, #0
   15eb0:	str	r0, [sl, #52]	; 0x34
   15eb4:	add	r0, sl, #36	; 0x24
   15eb8:	vst1.32	{d8-d9}, [r0]
   15ebc:	add	r0, sl, #20
   15ec0:	vst1.32	{d8-d9}, [r0]
   15ec4:	mov	r0, r9
   15ec8:	b	17178 <__snprintf_chk@plt+0x5c08>
   15ecc:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   15ed0:	b	17058 <__snprintf_chk@plt+0x5ae8>
   15ed4:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   15ed8:	b	16fb8 <__snprintf_chk@plt+0x5a48>
   15edc:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   15ee0:	b	1701c <__snprintf_chk@plt+0x5aac>
   15ee4:	ldr	r8, [sl, #-48]	; 0xffffffd0
   15ee8:	ldr	ip, [sl, #-44]	; 0xffffffd4
   15eec:	b	16e0c <__snprintf_chk@plt+0x589c>
   15ef0:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   15ef4:	mov	r8, #0
   15ef8:	mov	ip, #0
   15efc:	mov	lr, #0
   15f00:	mov	r3, #0
   15f04:	mov	r2, #0
   15f08:	str	r0, [sp, #228]	; 0xe4
   15f0c:	asr	r0, r0, #31
   15f10:	str	r1, [sp, #216]	; 0xd8
   15f14:	str	r0, [sp, #220]	; 0xdc
   15f18:	mov	r0, #0
   15f1c:	str	r0, [sp, #236]	; 0xec
   15f20:	mov	r0, #0
   15f24:	str	r0, [sp, #232]	; 0xe8
   15f28:	mov	r0, #0
   15f2c:	str	r0, [sp, #224]	; 0xe0
   15f30:	b	17094 <__snprintf_chk@plt+0x5b24>
   15f34:	ldr	lr, [sl]
   15f38:	ldr	r3, [sl, #4]
   15f3c:	mov	r8, #0
   15f40:	mov	ip, #0
   15f44:	b	16e14 <__snprintf_chk@plt+0x58a4>
   15f48:	ldr	r2, [sl, #-48]	; 0xffffffd0
   15f4c:	ldr	r0, [sl, #-44]	; 0xffffffd4
   15f50:	b	16e6c <__snprintf_chk@plt+0x58fc>
   15f54:	ldrd	r0, [sl, #8]
   15f58:	str	r0, [sp, #244]	; 0xf4
   15f5c:	adds	r0, r0, #-2147483648	; 0x80000000
   15f60:	adcs	r0, r1, #0
   15f64:	beq	1709c <__snprintf_chk@plt+0x5b2c>
   15f68:	b	18418 <__snprintf_chk@plt+0x6ea8>
   15f6c:	ldrd	r2, [sl]
   15f70:	str	r9, [sp, #192]	; 0xc0
   15f74:	str	r7, [sp, #184]	; 0xb8
   15f78:	str	r5, [sp, #180]	; 0xb4
   15f7c:	cmn	r3, #1
   15f80:	ble	173ec <__snprintf_chk@plt+0x5e7c>
   15f84:	ldr	r5, [sl, #-48]	; 0xffffffd0
   15f88:	ldr	r7, [sl, #-44]	; 0xffffffd4
   15f8c:	orrs	r0, r2, r3
   15f90:	beq	160f8 <__snprintf_chk@plt+0x4b88>
   15f94:	cmn	r7, #1
   15f98:	ble	174e4 <__snprintf_chk@plt+0x5f74>
   15f9c:	mvn	r0, #0
   15fa0:	mvn	r1, #-2147483648	; 0x80000000
   15fa4:	mov	r8, r2
   15fa8:	mov	r6, r3
   15fac:	bl	20eec <__snprintf_chk@plt+0xf97c>
   15fb0:	subs	r0, r0, r5
   15fb4:	mov	r3, r6
   15fb8:	mov	r2, r8
   15fbc:	mov	r6, r5
   15fc0:	mov	r8, r7
   15fc4:	sbcs	r0, r1, r7
   15fc8:	bge	1756c <__snprintf_chk@plt+0x5ffc>
   15fcc:	b	18418 <__snprintf_chk@plt+0x6ea8>
   15fd0:	ldr	r0, [sl, #-40]	; 0xffffffd8
   15fd4:	sub	r1, sl, #56	; 0x38
   15fd8:	str	r9, [sp, #192]	; 0xc0
   15fdc:	str	r8, [sp, #176]	; 0xb0
   15fe0:	vld1.64	{d16-d17}, [r1]
   15fe4:	add	r1, sp, #180	; 0xb4
   15fe8:	str	r0, [sp, #80]	; 0x50
   15fec:	ldr	r0, [r4, #156]	; 0x9c
   15ff0:	stm	r1, {r5, r7, lr}
   15ff4:	str	ip, [sp, #196]	; 0xc4
   15ff8:	str	r3, [sp, #200]	; 0xc8
   15ffc:	str	r2, [sp, #204]	; 0xcc
   16000:	cmp	r0, #0
   16004:	beq	16040 <__snprintf_chk@plt+0x4ad0>
   16008:	ldr	r1, [sp, #100]	; 0x64
   1600c:	ldr	r1, [r1]
   16010:	cmp	r1, #0
   16014:	bne	16040 <__snprintf_chk@plt+0x4ad0>
   16018:	ldrb	r1, [r4, #153]	; 0x99
   1601c:	cmp	r1, #0
   16020:	bne	16040 <__snprintf_chk@plt+0x4ad0>
   16024:	ldr	r1, [sp, #80]	; 0x50
   16028:	ldr	r6, [sl, #-36]	; 0xffffffdc
   1602c:	cmp	r1, #2
   16030:	bgt	1805c <__snprintf_chk@plt+0x6aec>
   16034:	ldr	r2, [r4, #172]	; 0xac
   16038:	cmp	r2, #0
   1603c:	bne	1805c <__snprintf_chk@plt+0x6aec>
   16040:	ldr	r9, [sp, #80]	; 0x50
   16044:	cmp	r9, #5
   16048:	blt	1747c <__snprintf_chk@plt+0x5f0c>
   1604c:	add	r0, r0, #1
   16050:	vmov.32	r5, d17[1]
   16054:	vmov.32	r7, d17[0]
   16058:	mov	r2, #100	; 0x64
   1605c:	mov	r3, #0
   16060:	mov	r6, #100	; 0x64
   16064:	str	r0, [r4, #156]	; 0x9c
   16068:	mov	r0, r7
   1606c:	mov	r1, r5
   16070:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   16074:	umull	r2, r3, r0, r6
   16078:	mla	r3, r1, r6, r3
   1607c:	ldr	r6, [sp, #168]	; 0xa8
   16080:	subs	r2, r7, r2
   16084:	sbc	r3, r5, r3
   16088:	strd	r2, [r6]
   1608c:	mov	r2, #100	; 0x64
   16090:	mov	r3, #0
   16094:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   16098:	mov	r0, r2
   1609c:	ldr	r2, [sp, #172]	; 0xac
   160a0:	mov	r1, r3
   160a4:	mov	r3, #0
   160a8:	strd	r0, [r2]
   160ac:	mov	r0, r7
   160b0:	mov	r1, r5
   160b4:	movw	r2, #10000	; 0x2710
   160b8:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   160bc:	ldr	r2, [sp, #96]	; 0x60
   160c0:	strd	r0, [r2]
   160c4:	sub	r0, r9, #4
   160c8:	str	r0, [r4, #48]	; 0x30
   160cc:	b	17948 <__snprintf_chk@plt+0x63d8>
   160d0:	ldrd	r2, [sl]
   160d4:	str	r9, [sp, #192]	; 0xc0
   160d8:	str	r7, [sp, #184]	; 0xb8
   160dc:	str	r5, [sp, #180]	; 0xb4
   160e0:	cmn	r3, #1
   160e4:	ble	17534 <__snprintf_chk@plt+0x5fc4>
   160e8:	ldr	r5, [sl, #-56]	; 0xffffffc8
   160ec:	ldr	r7, [sl, #-52]	; 0xffffffcc
   160f0:	orrs	r0, r2, r3
   160f4:	bne	15f94 <__snprintf_chk@plt+0x4a24>
   160f8:	mov	r6, r5
   160fc:	mov	r8, r7
   16100:	b	1756c <__snprintf_chk@plt+0x5ffc>
   16104:	mov	ip, #0
   16108:	mov	r8, #1
   1610c:	b	16e0c <__snprintf_chk@plt+0x589c>
   16110:	add	r0, sp, #180	; 0xb4
   16114:	str	r2, [sp, #204]	; 0xcc
   16118:	str	r3, [sp, #200]	; 0xc8
   1611c:	str	ip, [sp, #196]	; 0xc4
   16120:	str	r8, [sp, #176]	; 0xb0
   16124:	stm	r0, {r5, r7, lr}
   16128:	str	r9, [sp, #192]	; 0xc0
   1612c:	ldr	r0, [sl, #-56]	; 0xffffffc8
   16130:	ldr	r3, [sl]
   16134:	ldr	r9, [sl, #-12]
   16138:	ldr	r7, [r4, #144]	; 0x90
   1613c:	ldr	r1, [sl, #-16]
   16140:	ldr	r5, [sl, #-20]	; 0xffffffec
   16144:	ldr	r8, [sl, #-24]	; 0xffffffe8
   16148:	ldr	r6, [sl, #-40]	; 0xffffffd8
   1614c:	ldr	ip, [sl, #-32]	; 0xffffffe0
   16150:	ldr	lr, [sl, #-28]	; 0xffffffe4
   16154:	str	r0, [sp, #64]	; 0x40
   16158:	ldr	r0, [sl, #-52]	; 0xffffffcc
   1615c:	cmn	r3, #1
   16160:	str	r7, [sp, #68]	; 0x44
   16164:	str	r9, [sp, #56]	; 0x38
   16168:	str	r0, [sp, #76]	; 0x4c
   1616c:	ldr	r0, [sl, #-48]	; 0xffffffd0
   16170:	str	r0, [sp, #60]	; 0x3c
   16174:	ldr	r0, [sl, #-44]	; 0xffffffd4
   16178:	str	r0, [sp, #72]	; 0x48
   1617c:	ldr	r0, [sl, #-36]	; 0xffffffdc
   16180:	str	r0, [sp, #80]	; 0x50
   16184:	ldr	r0, [sl, #-8]
   16188:	ble	175d4 <__snprintf_chk@plt+0x6064>
   1618c:	ldr	r2, [sp, #112]	; 0x70
   16190:	add	r0, r7, r0
   16194:	str	r0, [sp, #52]	; 0x34
   16198:	str	r0, [r4, #144]	; 0x90
   1619c:	ldm	r2, {r0, r3}
   161a0:	adds	r0, r0, r1
   161a4:	adc	r7, r3, r9
   161a8:	mov	r9, r6
   161ac:	stm	r2, {r0, r7}
   161b0:	ldr	r6, [sp, #116]	; 0x74
   161b4:	ldrd	r0, [r6]
   161b8:	str	r5, [sp, #32]
   161bc:	adds	r2, r0, r8
   161c0:	str	r1, [sp, #28]
   161c4:	adc	r5, r1, r5
   161c8:	stm	r6, {r2, r5}
   161cc:	ldr	r8, [sp, #120]	; 0x78
   161d0:	ldm	r8, {r2, r6}
   161d4:	str	lr, [sp, #40]	; 0x28
   161d8:	adds	r2, r2, ip
   161dc:	adc	lr, r6, lr
   161e0:	stm	r8, {r2, lr}
   161e4:	ldr	r8, [sp, #124]	; 0x7c
   161e8:	ldr	r2, [r8]
   161ec:	ldr	r1, [r8, #4]
   161f0:	ldr	r0, [sp, #80]	; 0x50
   161f4:	adds	r2, r2, r9
   161f8:	str	r1, [sp, #36]	; 0x24
   161fc:	mov	r9, #0
   16200:	adc	r0, r1, r0
   16204:	str	r0, [sp, #44]	; 0x2c
   16208:	str	r2, [r8]
   1620c:	str	r0, [r8, #4]
   16210:	ldr	ip, [sp, #128]	; 0x80
   16214:	ldr	r2, [ip]
   16218:	ldr	r1, [ip, #4]
   1621c:	ldr	r0, [sp, #60]	; 0x3c
   16220:	adds	r2, r2, r0
   16224:	ldr	r0, [sp, #72]	; 0x48
   16228:	str	r1, [sp, #48]	; 0x30
   1622c:	adc	r8, r1, r0
   16230:	stm	ip, {r2, r8}
   16234:	ldr	ip, [sp, #132]	; 0x84
   16238:	ldr	r2, [ip]
   1623c:	ldr	r1, [ip, #4]
   16240:	ldr	r0, [sp, #64]	; 0x40
   16244:	adds	r2, r2, r0
   16248:	ldr	r0, [sp, #76]	; 0x4c
   1624c:	str	r1, [sp, #60]	; 0x3c
   16250:	adc	r0, r1, r0
   16254:	cmn	r3, #1
   16258:	mov	r1, #0
   1625c:	mov	r3, #0
   16260:	str	r0, [sp, #64]	; 0x40
   16264:	str	r2, [ip]
   16268:	mov	r2, #0
   1626c:	str	r0, [ip, #4]
   16270:	mov	ip, #0
   16274:	movwgt	r2, #1
   16278:	cmn	r7, #1
   1627c:	mov	r7, #0
   16280:	movwgt	r1, #1
   16284:	str	r2, [sp, #24]
   16288:	subs	r0, r2, r1
   1628c:	mov	r1, #0
   16290:	mov	r2, #0
   16294:	movwne	r0, #1
   16298:	str	r0, [sp, #20]
   1629c:	ldr	r0, [sp, #56]	; 0x38
   162a0:	cmn	r0, #1
   162a4:	mov	r0, #0
   162a8:	movwgt	r0, #1
   162ac:	str	r0, [sp, #56]	; 0x38
   162b0:	ldr	r0, [sp, #28]
   162b4:	cmn	r0, #1
   162b8:	mov	r0, #0
   162bc:	movwgt	r1, #1
   162c0:	cmn	r5, #1
   162c4:	mov	r5, #0
   162c8:	movwgt	r0, #1
   162cc:	str	r1, [sp, #28]
   162d0:	subs	r0, r1, r0
   162d4:	mov	r1, #0
   162d8:	movwne	r0, #1
   162dc:	str	r0, [sp, #16]
   162e0:	ldr	r0, [sp, #32]
   162e4:	cmn	r0, #1
   162e8:	mov	r0, #0
   162ec:	movwgt	r0, #1
   162f0:	cmn	r6, #1
   162f4:	str	r0, [sp, #32]
   162f8:	movwgt	r2, #1
   162fc:	cmn	lr, #1
   16300:	mov	r0, #0
   16304:	mov	lr, #0
   16308:	movwgt	r0, #1
   1630c:	subs	r0, r2, r0
   16310:	movwne	r0, #1
   16314:	str	r0, [sp, #12]
   16318:	ldr	r0, [sp, #40]	; 0x28
   1631c:	cmn	r0, #1
   16320:	ldr	r0, [sp, #36]	; 0x24
   16324:	movwgt	lr, #1
   16328:	cmn	r0, #1
   1632c:	ldr	r0, [sp, #44]	; 0x2c
   16330:	movwgt	r9, #1
   16334:	cmn	r0, #1
   16338:	mov	r0, #0
   1633c:	movwgt	r0, #1
   16340:	subs	r0, r9, r0
   16344:	movwne	r0, #1
   16348:	str	r0, [sp, #44]	; 0x2c
   1634c:	ldr	r0, [sp, #80]	; 0x50
   16350:	cmn	r0, #1
   16354:	ldr	r0, [sp, #48]	; 0x30
   16358:	movwgt	r3, #1
   1635c:	cmn	r0, #1
   16360:	ldr	r0, [sp, #72]	; 0x48
   16364:	movwgt	ip, #1
   16368:	cmn	r8, #1
   1636c:	mov	r8, #0
   16370:	movwgt	r1, #1
   16374:	subs	r6, ip, r1
   16378:	mov	r1, #0
   1637c:	movwne	r6, #1
   16380:	cmn	r0, #1
   16384:	ldr	r0, [sp, #60]	; 0x3c
   16388:	movwgt	r8, #1
   1638c:	cmn	r0, #1
   16390:	ldr	r0, [sp, #64]	; 0x40
   16394:	movwgt	r5, #1
   16398:	cmn	r0, #1
   1639c:	ldr	r0, [sp, #76]	; 0x4c
   163a0:	movwgt	r1, #1
   163a4:	subs	r1, r5, r1
   163a8:	movwne	r1, #1
   163ac:	cmn	r0, #1
   163b0:	ldr	r0, [sp, #52]	; 0x34
   163b4:	movwgt	r7, #1
   163b8:	str	r7, [sp, #80]	; 0x50
   163bc:	ldr	r7, [sp, #68]	; 0x44
   163c0:	cmp	r0, r7
   163c4:	bvs	18418 <__snprintf_chk@plt+0x6ea8>
   163c8:	ldr	r0, [sp, #24]
   163cc:	ldr	r7, [sp, #56]	; 0x38
   163d0:	sub	r0, r0, r7
   163d4:	ldr	r7, [sp, #20]
   163d8:	clz	r0, r0
   163dc:	lsr	r0, r0, #5
   163e0:	ands	r0, r0, r7
   163e4:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   163e8:	ldr	r0, [sp, #28]
   163ec:	ldr	r7, [sp, #32]
   163f0:	sub	r0, r0, r7
   163f4:	ldr	r7, [sp, #16]
   163f8:	clz	r0, r0
   163fc:	lsr	r0, r0, #5
   16400:	ands	r0, r0, r7
   16404:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   16408:	sub	r0, r2, lr
   1640c:	ldr	r2, [sp, #12]
   16410:	clz	r0, r0
   16414:	lsr	r0, r0, #5
   16418:	ands	r0, r0, r2
   1641c:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   16420:	ldr	r2, [sp, #44]	; 0x2c
   16424:	sub	r0, r9, r3
   16428:	clz	r0, r0
   1642c:	lsr	r0, r0, #5
   16430:	ands	r0, r0, r2
   16434:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   16438:	sub	r0, ip, r8
   1643c:	clz	r0, r0
   16440:	lsr	r0, r0, #5
   16444:	ands	r0, r0, r6
   16448:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   1644c:	ldr	r0, [sp, #80]	; 0x50
   16450:	sub	r0, r5, r0
   16454:	ldr	r9, [sp, #192]	; 0xc0
   16458:	ldr	r7, [sp, #184]	; 0xb8
   1645c:	ldr	r5, [sp, #180]	; 0xb4
   16460:	ldr	r8, [sp, #176]	; 0xb0
   16464:	clz	r0, r0
   16468:	lsr	r0, r0, #5
   1646c:	ands	r0, r0, r1
   16470:	ldr	lr, [sp, #188]	; 0xbc
   16474:	b	17c88 <__snprintf_chk@plt+0x6718>
   16478:	sub	r0, sl, #112	; 0x70
   1647c:	vldr	d18, [sl, #-96]	; 0xffffffa0
   16480:	str	r2, [sp, #204]	; 0xcc
   16484:	ldr	r2, [sp, #172]	; 0xac
   16488:	str	r3, [sp, #200]	; 0xc8
   1648c:	vld1.64	{d16-d17}, [r0]
   16490:	ldr	r0, [sp, #108]	; 0x6c
   16494:	vst1.64	{d16-d17}, [r0]!
   16498:	vstr	d18, [r0]
   1649c:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   164a0:	rsbs	r0, r0, #0
   164a4:	rsc	r3, r1, #0
   164a8:	and	r1, r1, r3
   164ac:	stm	r2, {r0, r3}
   164b0:	mov	r0, #1
   164b4:	cmp	r1, #0
   164b8:	blt	18424 <__snprintf_chk@plt+0x6eb4>
   164bc:	ldrd	r0, [sl, #8]
   164c0:	ldr	r2, [sp, #168]	; 0xa8
   164c4:	rsbs	r0, r0, #0
   164c8:	rsc	r3, r1, #0
   164cc:	stm	r2, {r0, r3}
   164d0:	and	r1, r1, r3
   164d4:	mov	r0, #1
   164d8:	ldr	r3, [sp, #200]	; 0xc8
   164dc:	ldr	r2, [sp, #204]	; 0xcc
   164e0:	cmp	r1, #0
   164e4:	bge	170a4 <__snprintf_chk@plt+0x5b34>
   164e8:	b	18424 <__snprintf_chk@plt+0x6eb4>
   164ec:	str	r2, [sp, #204]	; 0xcc
   164f0:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   164f4:	ldr	r2, [sp, #168]	; 0xa8
   164f8:	strd	r0, [r2]
   164fc:	ldrd	r0, [sl]
   16500:	ldr	r2, [sp, #172]	; 0xac
   16504:	b	16ef8 <__snprintf_chk@plt+0x5988>
   16508:	mvn	r0, #0
   1650c:	str	r0, [sp, #244]	; 0xf4
   16510:	mvn	r0, #0
   16514:	b	170a0 <__snprintf_chk@plt+0x5b30>
   16518:	mov	r0, #1
   1651c:	str	r0, [r4, #20]
   16520:	ldr	r0, [r4, #168]	; 0xa8
   16524:	add	r0, r0, #1
   16528:	str	r0, [r4, #168]	; 0xa8
   1652c:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16530:	add	r0, sp, #180	; 0xb4
   16534:	str	r2, [sp, #204]	; 0xcc
   16538:	str	r3, [sp, #200]	; 0xc8
   1653c:	str	ip, [sp, #196]	; 0xc4
   16540:	str	r8, [sp, #176]	; 0xb0
   16544:	stm	r0, {r5, r7, lr}
   16548:	str	r9, [sp, #192]	; 0xc0
   1654c:	ldr	r0, [sl, #-56]	; 0xffffffc8
   16550:	b	166e8 <__snprintf_chk@plt+0x5178>
   16554:	str	r2, [sp, #204]	; 0xcc
   16558:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   1655c:	ldr	r2, [sp, #148]	; 0x94
   16560:	vmov.i32	q8, #0	; 0x00000000
   16564:	strd	r0, [r2]
   16568:	ldr	r2, [sp, #204]	; 0xcc
   1656c:	ldr	r0, [sp, #152]	; 0x98
   16570:	vst1.64	{d16-d17}, [r0]
   16574:	b	16da4 <__snprintf_chk@plt+0x5834>
   16578:	ldr	r0, [sl, #-56]	; 0xffffffc8
   1657c:	b	16c20 <__snprintf_chk@plt+0x56b0>
   16580:	ldr	r1, [sl, #-40]	; 0xffffffd8
   16584:	ldr	r6, [sl, #4]
   16588:	str	r9, [sp, #192]	; 0xc0
   1658c:	ldr	r0, [sl, #-48]	; 0xffffffd0
   16590:	ldr	r9, [sl, #-44]	; 0xffffffd4
   16594:	str	r2, [sp, #204]	; 0xcc
   16598:	mov	r2, #0
   1659c:	str	r8, [sp, #176]	; 0xb0
   165a0:	mov	r8, #100	; 0x64
   165a4:	str	lr, [sp, #188]	; 0xbc
   165a8:	str	ip, [sp, #196]	; 0xc4
   165ac:	str	r3, [sp, #200]	; 0xc8
   165b0:	cmp	r1, #3
   165b4:	mov	r1, #0
   165b8:	movwlt	r1, #1
   165bc:	cmp	r6, #0
   165c0:	movwlt	r2, #1
   165c4:	ands	r1, r2, r1
   165c8:	mov	r2, r9
   165cc:	umull	r9, r1, r0, r8
   165d0:	mlane	r2, r2, r8, r1
   165d4:	moveq	r9, r0
   165d8:	cmn	r6, #1
   165dc:	ble	17870 <__snprintf_chk@plt+0x6300>
   165e0:	ldr	r0, [sl, #-56]	; 0xffffffc8
   165e4:	ldr	ip, [sl]
   165e8:	cmn	r2, #1
   165ec:	str	r7, [sp, #184]	; 0xb8
   165f0:	str	r5, [sp, #180]	; 0xb4
   165f4:	str	r0, [sp, #80]	; 0x50
   165f8:	ble	17d1c <__snprintf_chk@plt+0x67ac>
   165fc:	movw	r1, #8738	; 0x2222
   16600:	movw	r0, #8738	; 0x2222
   16604:	mov	r3, #1
   16608:	mov	r5, r9
   1660c:	movt	r1, #8738	; 0x2222
   16610:	movt	r0, #546	; 0x222
   16614:	subs	r1, r1, r9
   16618:	sbcs	r0, r0, r2
   1661c:	bge	17d2c <__snprintf_chk@plt+0x67bc>
   16620:	b	17dc4 <__snprintf_chk@plt+0x6854>
   16624:	str	r2, [sp, #204]	; 0xcc
   16628:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   1662c:	ldr	r2, [sp, #148]	; 0x94
   16630:	vmov.i32	q8, #0	; 0x00000000
   16634:	strd	r0, [r2]
   16638:	ldr	r2, [sp, #204]	; 0xcc
   1663c:	ldr	r0, [sp, #152]	; 0x98
   16640:	vst1.64	{d16-d17}, [r0]
   16644:	b	16c10 <__snprintf_chk@plt+0x56a0>
   16648:	str	r2, [sp, #204]	; 0xcc
   1664c:	ldrd	r0, [sl, #-112]	; 0xffffff90
   16650:	ldr	r2, [sp, #172]	; 0xac
   16654:	str	r3, [sp, #200]	; 0xc8
   16658:	strd	r0, [r2]
   1665c:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   16660:	ldr	r2, [sp, #168]	; 0xa8
   16664:	rsbs	r0, r0, #0
   16668:	rsc	r3, r1, #0
   1666c:	and	r1, r1, r3
   16670:	stm	r2, {r0, r3}
   16674:	mov	r0, #1
   16678:	cmp	r1, #0
   1667c:	blt	18424 <__snprintf_chk@plt+0x6eb4>
   16680:	ldrd	r0, [sl, #8]
   16684:	ldr	r2, [sp, #96]	; 0x60
   16688:	rsbs	r0, r0, #0
   1668c:	rsc	r3, r1, #0
   16690:	stm	r2, {r0, r3}
   16694:	and	r1, r1, r3
   16698:	mov	r0, #1
   1669c:	ldr	r3, [sp, #200]	; 0xc8
   166a0:	ldr	r2, [sp, #204]	; 0xcc
   166a4:	cmp	r1, #0
   166a8:	blt	18424 <__snprintf_chk@plt+0x6eb4>
   166ac:	ldr	r0, [sl, #16]
   166b0:	ldr	r1, [sp, #100]	; 0x64
   166b4:	str	r0, [r1]
   166b8:	b	170a4 <__snprintf_chk@plt+0x5b34>
   166bc:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   166c0:	b	16ae4 <__snprintf_chk@plt+0x5574>
   166c4:	add	r0, sp, #180	; 0xb4
   166c8:	str	r2, [sp, #204]	; 0xcc
   166cc:	str	r3, [sp, #200]	; 0xc8
   166d0:	str	ip, [sp, #196]	; 0xc4
   166d4:	str	r8, [sp, #176]	; 0xb0
   166d8:	stm	r0, {r5, r7, lr}
   166dc:	movw	r0, #40336	; 0x9d90
   166e0:	str	r9, [sp, #192]	; 0xc0
   166e4:	movt	r0, #65535	; 0xffff
   166e8:	str	r0, [r4, #24]
   166ec:	ldr	r1, [r4, #144]	; 0x90
   166f0:	ldr	r0, [sl, #48]	; 0x30
   166f4:	ldr	r8, [sl, #4]
   166f8:	ldr	r6, [sl, #12]
   166fc:	ldr	lr, [sl, #20]
   16700:	ldr	ip, [sl, #28]
   16704:	ldr	r3, [sl, #36]	; 0x24
   16708:	ldr	r9, [sl, #32]
   1670c:	ldr	r2, [sl, #40]	; 0x28
   16710:	add	r0, r1, r0
   16714:	str	r1, [sp, #80]	; 0x50
   16718:	ldr	r1, [sl]
   1671c:	str	r8, [sp, #72]	; 0x48
   16720:	str	r6, [sp, #64]	; 0x40
   16724:	str	lr, [sp, #52]	; 0x34
   16728:	str	ip, [sp, #40]	; 0x28
   1672c:	str	r3, [sp, #32]
   16730:	str	r0, [sp, #76]	; 0x4c
   16734:	str	r1, [sp, #68]	; 0x44
   16738:	ldr	r1, [sl, #8]
   1673c:	str	r1, [sp, #60]	; 0x3c
   16740:	ldr	r1, [sl, #16]
   16744:	str	r1, [sp, #56]	; 0x38
   16748:	ldr	r1, [sl, #24]
   1674c:	str	r1, [sp, #48]	; 0x30
   16750:	ldr	r1, [sl, #44]	; 0x2c
   16754:	str	r0, [r4, #144]	; 0x90
   16758:	ldr	r0, [sp, #112]	; 0x70
   1675c:	str	r1, [sp, #24]
   16760:	ldm	r0, {r5, r7}
   16764:	adds	r2, r5, r2
   16768:	adc	r5, r7, r1
   1676c:	stm	r0, {r2, r5}
   16770:	ldr	r0, [sp, #116]	; 0x74
   16774:	ldr	r2, [r0]
   16778:	ldr	r1, [r0, #4]
   1677c:	adds	r2, r2, r9
   16780:	str	r1, [sp, #20]
   16784:	adc	r9, r1, r3
   16788:	stm	r0, {r2, r9}
   1678c:	ldr	r0, [sp, #120]	; 0x78
   16790:	ldr	r2, [r0]
   16794:	ldr	r1, [r0, #4]
   16798:	ldr	r3, [sp, #48]	; 0x30
   1679c:	adds	r3, r2, r3
   167a0:	str	r1, [sp, #28]
   167a4:	adc	r2, r1, ip
   167a8:	str	r3, [r0]
   167ac:	str	r2, [r0, #4]
   167b0:	ldr	r0, [sp, #124]	; 0x7c
   167b4:	ldr	ip, [r0]
   167b8:	ldr	r1, [r0, #4]
   167bc:	ldr	r3, [sp, #56]	; 0x38
   167c0:	adds	ip, ip, r3
   167c4:	str	r1, [sp, #36]	; 0x24
   167c8:	adc	r1, r1, lr
   167cc:	mov	lr, #0
   167d0:	str	r1, [sp, #44]	; 0x2c
   167d4:	str	ip, [r0]
   167d8:	str	r1, [r0, #4]
   167dc:	ldr	ip, [sp, #128]	; 0x80
   167e0:	ldr	r3, [sp, #60]	; 0x3c
   167e4:	ldrd	r0, [ip]
   167e8:	adds	r0, r0, r3
   167ec:	str	r1, [sp, #48]	; 0x30
   167f0:	adc	r1, r1, r6
   167f4:	str	r1, [sp, #56]	; 0x38
   167f8:	strd	r0, [ip]
   167fc:	ldr	ip, [sp, #132]	; 0x84
   16800:	ldr	r3, [sp, #68]	; 0x44
   16804:	ldrd	r0, [ip]
   16808:	adds	r0, r0, r3
   1680c:	str	r1, [sp, #60]	; 0x3c
   16810:	adc	r3, r1, r8
   16814:	cmn	r7, #1
   16818:	mov	r1, #0
   1681c:	mov	r7, #0
   16820:	mov	r8, #0
   16824:	str	r3, [sp, #68]	; 0x44
   16828:	stm	ip, {r0, r3}
   1682c:	mov	r3, #0
   16830:	mov	r0, #0
   16834:	mov	ip, #0
   16838:	movwgt	r3, #1
   1683c:	cmn	r5, #1
   16840:	mov	r5, #0
   16844:	movwgt	r0, #1
   16848:	str	r3, [sp, #16]
   1684c:	subs	r0, r3, r0
   16850:	ldr	r3, [sp, #76]	; 0x4c
   16854:	movwne	r0, #1
   16858:	str	r0, [sp, #12]
   1685c:	ldr	r0, [sp, #24]
   16860:	cmn	r0, #1
   16864:	mov	r0, #0
   16868:	movwgt	r0, #1
   1686c:	str	r0, [sp, #24]
   16870:	ldr	r0, [sp, #20]
   16874:	cmn	r0, #1
   16878:	mov	r0, #0
   1687c:	movwgt	r1, #1
   16880:	cmn	r9, #1
   16884:	mov	r9, #0
   16888:	movwgt	r0, #1
   1688c:	str	r1, [sp, #20]
   16890:	subs	r0, r1, r0
   16894:	mov	r1, #0
   16898:	movwne	r0, #1
   1689c:	str	r0, [sp, #8]
   168a0:	ldr	r0, [sp, #32]
   168a4:	cmn	r0, #1
   168a8:	mov	r0, #0
   168ac:	movwgt	r0, #1
   168b0:	str	r0, [sp, #32]
   168b4:	ldr	r0, [sp, #28]
   168b8:	cmn	r0, #1
   168bc:	mov	r0, #0
   168c0:	movwgt	r7, #1
   168c4:	cmn	r2, #1
   168c8:	mov	r2, #0
   168cc:	movwgt	r0, #1
   168d0:	subs	r0, r7, r0
   168d4:	movwne	r0, #1
   168d8:	str	r0, [sp, #28]
   168dc:	ldr	r0, [sp, #40]	; 0x28
   168e0:	cmn	r0, #1
   168e4:	ldr	r0, [sp, #36]	; 0x24
   168e8:	movwgt	lr, #1
   168ec:	cmn	r0, #1
   168f0:	ldr	r0, [sp, #44]	; 0x2c
   168f4:	movwgt	r9, #1
   168f8:	cmn	r0, #1
   168fc:	mov	r0, #0
   16900:	movwgt	r0, #1
   16904:	subs	r0, r9, r0
   16908:	movwne	r0, #1
   1690c:	str	r0, [sp, #44]	; 0x2c
   16910:	ldr	r0, [sp, #52]	; 0x34
   16914:	cmn	r0, #1
   16918:	ldr	r0, [sp, #48]	; 0x30
   1691c:	movwgt	ip, #1
   16920:	cmn	r0, #1
   16924:	ldr	r0, [sp, #56]	; 0x38
   16928:	movwgt	r2, #1
   1692c:	cmn	r0, #1
   16930:	ldr	r0, [sp, #64]	; 0x40
   16934:	movwgt	r1, #1
   16938:	subs	r6, r2, r1
   1693c:	mov	r1, #0
   16940:	movwne	r6, #1
   16944:	cmn	r0, #1
   16948:	ldr	r0, [sp, #60]	; 0x3c
   1694c:	movwgt	r8, #1
   16950:	cmn	r0, #1
   16954:	ldr	r0, [sp, #68]	; 0x44
   16958:	movwgt	r5, #1
   1695c:	cmn	r0, #1
   16960:	ldr	r0, [sp, #72]	; 0x48
   16964:	movwgt	r1, #1
   16968:	subs	r1, r5, r1
   1696c:	movwne	r1, #1
   16970:	cmn	r0, #1
   16974:	mov	r0, #0
   16978:	movwgt	r0, #1
   1697c:	str	r0, [sp, #72]	; 0x48
   16980:	ldr	r0, [sp, #80]	; 0x50
   16984:	cmp	r3, r0
   16988:	bvs	18418 <__snprintf_chk@plt+0x6ea8>
   1698c:	ldr	r0, [sp, #16]
   16990:	ldr	r3, [sp, #24]
   16994:	sub	r0, r0, r3
   16998:	ldr	r3, [sp, #12]
   1699c:	clz	r0, r0
   169a0:	lsr	r0, r0, #5
   169a4:	ands	r0, r0, r3
   169a8:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   169ac:	ldr	r0, [sp, #20]
   169b0:	ldr	r3, [sp, #32]
   169b4:	sub	r0, r0, r3
   169b8:	ldr	r3, [sp, #8]
   169bc:	clz	r0, r0
   169c0:	lsr	r0, r0, #5
   169c4:	ands	r0, r0, r3
   169c8:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   169cc:	ldr	r3, [sp, #28]
   169d0:	sub	r0, r7, lr
   169d4:	clz	r0, r0
   169d8:	lsr	r0, r0, #5
   169dc:	ands	r0, r0, r3
   169e0:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   169e4:	ldr	r3, [sp, #44]	; 0x2c
   169e8:	sub	r0, r9, ip
   169ec:	clz	r0, r0
   169f0:	lsr	r0, r0, #5
   169f4:	ands	r0, r0, r3
   169f8:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   169fc:	sub	r0, r2, r8
   16a00:	clz	r0, r0
   16a04:	lsr	r0, r0, #5
   16a08:	ands	r0, r0, r6
   16a0c:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   16a10:	ldr	r0, [sp, #72]	; 0x48
   16a14:	ldr	r9, [sp, #192]	; 0xc0
   16a18:	ldr	r7, [sp, #184]	; 0xb8
   16a1c:	ldr	r8, [sp, #176]	; 0xb0
   16a20:	sub	r0, r5, r0
   16a24:	ldr	r5, [sp, #180]	; 0xb4
   16a28:	clz	r0, r0
   16a2c:	lsr	r0, r0, #5
   16a30:	ands	r0, r0, r1
   16a34:	mov	r0, #1
   16a38:	bne	18424 <__snprintf_chk@plt+0x6eb4>
   16a3c:	movw	r1, #13750	; 0x35b6
   16a40:	mov	r0, #1
   16a44:	mov	r2, #5
   16a48:	strb	r0, [r4, #153]	; 0x99
   16a4c:	movt	r1, #2
   16a50:	mov	r0, #0
   16a54:	b	16e44 <__snprintf_chk@plt+0x58d4>
   16a58:	add	r0, sp, #180	; 0xb4
   16a5c:	stm	r0, {r5, r7, lr}
   16a60:	str	r2, [sp, #204]	; 0xcc
   16a64:	mov	lr, r3
   16a68:	mov	r7, ip
   16a6c:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   16a70:	ldr	r2, [sl, #-272]	; 0xfffffef0
   16a74:	ldr	r3, [sl, #-268]	; 0xfffffef4
   16a78:	str	r1, [sp, #76]	; 0x4c
   16a7c:	str	r0, [sp, #80]	; 0x50
   16a80:	ldr	r6, [sl, #-160]	; 0xffffff60
   16a84:	ldr	r5, [sl, #-156]	; 0xffffff64
   16a88:	ldr	r0, [sp, #148]	; 0x94
   16a8c:	strd	r2, [r0]
   16a90:	mov	r3, lr
   16a94:	add	lr, sp, #180	; 0xb4
   16a98:	ldr	r2, [sp, #152]	; 0x98
   16a9c:	str	r6, [r2]
   16aa0:	str	r5, [r2, #4]
   16aa4:	ldr	r0, [sp, #80]	; 0x50
   16aa8:	ldr	r1, [sp, #76]	; 0x4c
   16aac:	ldr	r2, [sp, #204]	; 0xcc
   16ab0:	strd	r0, [r4, #88]	; 0x58
   16ab4:	ldm	lr, {r5, r7, lr}
   16ab8:	b	16c10 <__snprintf_chk@plt+0x56a0>
   16abc:	ldr	r0, [sl]
   16ac0:	str	r0, [r4, #24]
   16ac4:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16ac8:	ldr	r0, [r4, #172]	; 0xac
   16acc:	movw	r1, #13730	; 0x35a2
   16ad0:	movt	r1, #2
   16ad4:	add	r0, r0, #1
   16ad8:	str	r0, [r4, #172]	; 0xac
   16adc:	b	16e9c <__snprintf_chk@plt+0x592c>
   16ae0:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   16ae4:	str	r2, [sp, #204]	; 0xcc
   16ae8:	ldr	r2, [sp, #104]	; 0x68
   16aec:	strd	r0, [r2]
   16af0:	mov	r1, #1
   16af4:	ldr	r0, [sl]
   16af8:	ldr	r2, [sp, #204]	; 0xcc
   16afc:	strb	r1, [r4, #188]	; 0xbc
   16b00:	str	r0, [r4, #16]
   16b04:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16b08:	ldr	r6, [sl, #-208]	; 0xffffff30
   16b0c:	ldrb	r0, [r4, #181]	; 0xb5
   16b10:	str	r8, [sp, #176]	; 0xb0
   16b14:	str	r9, [sp, #192]	; 0xc0
   16b18:	str	r2, [sp, #204]	; 0xcc
   16b1c:	cmp	r6, #4
   16b20:	blt	17434 <__snprintf_chk@plt+0x5ec4>
   16b24:	str	r5, [sp, #180]	; 0xb4
   16b28:	sub	r5, sl, #224	; 0xe0
   16b2c:	cmp	r0, #0
   16b30:	str	r7, [sp, #184]	; 0xb8
   16b34:	beq	16b78 <__snprintf_chk@plt+0x5608>
   16b38:	movw	r1, #13773	; 0x35cd
   16b3c:	mov	r0, #0
   16b40:	mov	r2, #5
   16b44:	mov	r9, lr
   16b48:	mov	r8, ip
   16b4c:	mov	r7, r3
   16b50:	movt	r1, #2
   16b54:	bl	112e8 <dcgettext@plt>
   16b58:	ldrd	r2, [sl, #-216]	; 0xffffff28
   16b5c:	asr	r1, r6, #31
   16b60:	str	r6, [sp]
   16b64:	str	r1, [sp, #4]
   16b68:	bl	18b98 <__snprintf_chk@plt+0x7628>
   16b6c:	mov	r3, r7
   16b70:	mov	lr, r9
   16b74:	mov	ip, r8
   16b78:	vld1.64	{d16-d17}, [r5]!
   16b7c:	ldr	r0, [sp, #108]	; 0x6c
   16b80:	ldr	r2, [sp, #172]	; 0xac
   16b84:	vldr	d18, [r5]
   16b88:	vst1.64	{d16-d17}, [r0]!
   16b8c:	vstr	d18, [r0]
   16b90:	ldrd	r0, [sl, #-104]	; 0xffffff98
   16b94:	strd	r0, [r2]
   16b98:	ldrd	r0, [sl, #8]
   16b9c:	ldr	r2, [sp, #168]	; 0xa8
   16ba0:	strd	r0, [r2]
   16ba4:	ldr	r9, [sp, #192]	; 0xc0
   16ba8:	ldr	r7, [sp, #184]	; 0xb8
   16bac:	ldr	r5, [sp, #180]	; 0xb4
   16bb0:	b	17d84 <__snprintf_chk@plt+0x6814>
   16bb4:	ldr	r0, [r4, #156]	; 0x9c
   16bb8:	movw	r1, #9424	; 0x24d0
   16bbc:	movt	r1, #2
   16bc0:	add	r0, r0, #1
   16bc4:	str	r0, [r4, #156]	; 0x9c
   16bc8:	b	16e9c <__snprintf_chk@plt+0x592c>
   16bcc:	str	ip, [sp, #196]	; 0xc4
   16bd0:	ldr	ip, [sl, #-160]	; 0xffffff60
   16bd4:	ldr	r1, [sl, #-156]	; 0xffffff64
   16bd8:	ldr	r6, [sp, #148]	; 0x94
   16bdc:	str	r3, [sp, #200]	; 0xc8
   16be0:	str	r2, [sp, #204]	; 0xcc
   16be4:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16be8:	str	ip, [r6]
   16bec:	str	r1, [r6, #4]
   16bf0:	ldr	r0, [sp, #152]	; 0x98
   16bf4:	ldr	ip, [sp, #196]	; 0xc4
   16bf8:	strd	r2, [r0]
   16bfc:	mov	r0, #0
   16c00:	ldr	r2, [sp, #204]	; 0xcc
   16c04:	ldr	r3, [sp, #200]	; 0xc8
   16c08:	str	r0, [r4, #88]	; 0x58
   16c0c:	str	r0, [r4, #92]	; 0x5c
   16c10:	ldr	r0, [sl]
   16c14:	str	r0, [r4, #28]
   16c18:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16c1c:	ldr	r0, [sl]
   16c20:	add	r0, r0, #3600	; 0xe10
   16c24:	str	r0, [r4, #24]
   16c28:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16c2c:	str	r2, [sp, #204]	; 0xcc
   16c30:	ldrd	r0, [sl]
   16c34:	ldr	r2, [sp, #84]	; 0x54
   16c38:	strd	r0, [r2]
   16c3c:	movw	r1, #13708	; 0x358c
   16c40:	mov	r0, #1
   16c44:	strb	r0, [r4, #152]	; 0x98
   16c48:	movt	r1, #2
   16c4c:	mov	r0, #0
   16c50:	b	16ea4 <__snprintf_chk@plt+0x5934>
   16c54:	ldr	r1, [r4, #172]	; 0xac
   16c58:	ldr	r0, [r4, #156]	; 0x9c
   16c5c:	add	r1, r1, #1
   16c60:	add	r0, r0, #1
   16c64:	str	r1, [r4, #172]	; 0xac
   16c68:	movw	r1, #13726	; 0x359e
   16c6c:	str	r0, [r4, #156]	; 0x9c
   16c70:	movt	r1, #2
   16c74:	b	16e9c <__snprintf_chk@plt+0x592c>
   16c78:	ldr	r0, [r4, #160]	; 0xa0
   16c7c:	movw	r1, #13746	; 0x35b2
   16c80:	movt	r1, #2
   16c84:	add	r0, r0, #1
   16c88:	str	r0, [r4, #160]	; 0xa0
   16c8c:	b	16e9c <__snprintf_chk@plt+0x592c>
   16c90:	movw	r1, #13750	; 0x35b6
   16c94:	movt	r1, #2
   16c98:	b	16e2c <__snprintf_chk@plt+0x58bc>
   16c9c:	str	ip, [sp, #196]	; 0xc4
   16ca0:	ldr	ip, [sl, #-160]	; 0xffffff60
   16ca4:	ldr	r1, [sl, #-156]	; 0xffffff64
   16ca8:	ldr	r6, [sp, #148]	; 0x94
   16cac:	str	r3, [sp, #200]	; 0xc8
   16cb0:	str	r2, [sp, #204]	; 0xcc
   16cb4:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16cb8:	str	ip, [r6]
   16cbc:	str	r1, [r6, #4]
   16cc0:	ldr	r0, [sp, #152]	; 0x98
   16cc4:	ldr	ip, [sp, #196]	; 0xc4
   16cc8:	strd	r2, [r0]
   16ccc:	mov	r0, #0
   16cd0:	ldr	r2, [sp, #204]	; 0xcc
   16cd4:	ldr	r3, [sp, #200]	; 0xc8
   16cd8:	str	r0, [r4, #88]	; 0x58
   16cdc:	str	r0, [r4, #92]	; 0x5c
   16ce0:	b	16da4 <__snprintf_chk@plt+0x5834>
   16ce4:	mov	r0, #1
   16ce8:	mov	r8, #0
   16cec:	mov	ip, #0
   16cf0:	mov	lr, #0
   16cf4:	mov	r3, #0
   16cf8:	mov	r2, #0
   16cfc:	str	r0, [sp, #244]	; 0xf4
   16d00:	mov	r0, #0
   16d04:	str	r0, [sp, #236]	; 0xec
   16d08:	mov	r0, #0
   16d0c:	str	r0, [sp, #232]	; 0xe8
   16d10:	mov	r0, #0
   16d14:	str	r0, [sp, #224]	; 0xe0
   16d18:	mov	r0, #0
   16d1c:	str	r0, [sp, #228]	; 0xe4
   16d20:	mov	r0, #0
   16d24:	str	r0, [sp, #220]	; 0xdc
   16d28:	mov	r0, #0
   16d2c:	str	r0, [sp, #216]	; 0xd8
   16d30:	b	1709c <__snprintf_chk@plt+0x5b2c>
   16d34:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   16d38:	str	r7, [sp, #184]	; 0xb8
   16d3c:	str	ip, [sp, #196]	; 0xc4
   16d40:	str	lr, [sp, #188]	; 0xbc
   16d44:	mov	lr, r2
   16d48:	mov	ip, r3
   16d4c:	mov	r7, r5
   16d50:	ldr	r2, [sl, #-272]	; 0xfffffef0
   16d54:	ldr	r3, [sl, #-268]	; 0xfffffef4
   16d58:	str	r1, [sp, #76]	; 0x4c
   16d5c:	str	r0, [sp, #80]	; 0x50
   16d60:	mov	r1, r9
   16d64:	ldr	r6, [sl, #-160]	; 0xffffff60
   16d68:	ldr	r5, [sl, #-156]	; 0xffffff64
   16d6c:	ldr	r0, [sp, #148]	; 0x94
   16d70:	strd	r2, [r0]
   16d74:	mov	r3, ip
   16d78:	ldr	r2, [sp, #152]	; 0x98
   16d7c:	str	r6, [r2]
   16d80:	str	r5, [r2, #4]
   16d84:	mov	r2, lr
   16d88:	mov	r5, r7
   16d8c:	ldr	r0, [sp, #80]	; 0x50
   16d90:	ldr	r1, [sp, #76]	; 0x4c
   16d94:	strd	r0, [r4, #88]	; 0x58
   16d98:	ldr	lr, [sp, #188]	; 0xbc
   16d9c:	ldr	ip, [sp, #196]	; 0xc4
   16da0:	ldr	r7, [sp, #184]	; 0xb8
   16da4:	mov	r0, #2
   16da8:	str	r0, [r4, #28]
   16dac:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16db0:	ldr	r0, [r4, #164]	; 0xa4
   16db4:	movw	r1, #13735	; 0x35a7
   16db8:	movt	r1, #2
   16dbc:	add	r0, r0, #1
   16dc0:	str	r0, [r4, #164]	; 0xa4
   16dc4:	b	16e9c <__snprintf_chk@plt+0x592c>
   16dc8:	ldrd	r0, [sl, #-104]	; 0xffffff98
   16dcc:	b	16ee4 <__snprintf_chk@plt+0x5974>
   16dd0:	ldr	r0, [r4, #176]	; 0xb0
   16dd4:	movw	r1, #13741	; 0x35ad
   16dd8:	movt	r1, #2
   16ddc:	add	r0, r0, #1
   16de0:	str	r0, [r4, #176]	; 0xb0
   16de4:	b	16e9c <__snprintf_chk@plt+0x592c>
   16de8:	str	r2, [sp, #204]	; 0xcc
   16dec:	ldrd	r0, [sl, #-104]	; 0xffffff98
   16df0:	ldr	r2, [sp, #168]	; 0xa8
   16df4:	strd	r0, [r2]
   16df8:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   16dfc:	ldr	r2, [sp, #172]	; 0xac
   16e00:	b	17318 <__snprintf_chk@plt+0x5da8>
   16e04:	ldr	r8, [sl, #-56]	; 0xffffffc8
   16e08:	ldr	ip, [sl, #-52]	; 0xffffffcc
   16e0c:	mov	lr, #0
   16e10:	mov	r3, #0
   16e14:	mov	r2, #0
   16e18:	mov	r0, #0
   16e1c:	str	r0, [sp, #236]	; 0xec
   16e20:	b	16e80 <__snprintf_chk@plt+0x5910>
   16e24:	movw	r1, #13766	; 0x35c6
   16e28:	movt	r1, #2
   16e2c:	str	r2, [sp, #204]	; 0xcc
   16e30:	mov	r0, #0
   16e34:	mov	r2, #5
   16e38:	str	lr, [sp, #188]	; 0xbc
   16e3c:	str	ip, [sp, #196]	; 0xc4
   16e40:	str	r3, [sp, #200]	; 0xc8
   16e44:	bl	112e8 <dcgettext@plt>
   16e48:	mov	r1, r4
   16e4c:	bl	188d0 <__snprintf_chk@plt+0x7360>
   16e50:	b	16ec0 <__snprintf_chk@plt+0x5950>
   16e54:	ldrd	r0, [sl, #8]
   16e58:	str	r1, [sp, #240]	; 0xf0
   16e5c:	str	r0, [sp, #244]	; 0xf4
   16e60:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16e64:	ldr	r2, [sl, #-56]	; 0xffffffc8
   16e68:	ldr	r0, [sl, #-52]	; 0xffffffcc
   16e6c:	str	r0, [sp, #236]	; 0xec
   16e70:	mov	r8, #0
   16e74:	mov	ip, #0
   16e78:	mov	lr, #0
   16e7c:	mov	r3, #0
   16e80:	mov	r0, #0
   16e84:	str	r0, [sp, #232]	; 0xe8
   16e88:	mov	r0, #0
   16e8c:	str	r0, [sp, #224]	; 0xe0
   16e90:	b	1707c <__snprintf_chk@plt+0x5b0c>
   16e94:	movw	r1, #13759	; 0x35bf
   16e98:	movt	r1, #2
   16e9c:	mov	r0, #0
   16ea0:	str	r2, [sp, #204]	; 0xcc
   16ea4:	mov	r2, #5
   16ea8:	str	lr, [sp, #188]	; 0xbc
   16eac:	str	ip, [sp, #196]	; 0xc4
   16eb0:	str	r3, [sp, #200]	; 0xc8
   16eb4:	bl	112e8 <dcgettext@plt>
   16eb8:	mov	r1, r4
   16ebc:	bl	18434 <__snprintf_chk@plt+0x6ec4>
   16ec0:	ldr	r2, [sp, #204]	; 0xcc
   16ec4:	ldr	r3, [sp, #200]	; 0xc8
   16ec8:	ldr	lr, [sp, #188]	; 0xbc
   16ecc:	ldr	ip, [sp, #196]	; 0xc4
   16ed0:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16ed4:	ldr	r0, [sl]
   16ed8:	str	r0, [r4, #20]
   16edc:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16ee0:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   16ee4:	str	r2, [sp, #204]	; 0xcc
   16ee8:	ldr	r2, [sp, #172]	; 0xac
   16eec:	strd	r0, [r2]
   16ef0:	ldrd	r0, [sl, #8]
   16ef4:	ldr	r2, [sp, #168]	; 0xa8
   16ef8:	strd	r0, [r2]
   16efc:	ldr	r2, [sp, #204]	; 0xcc
   16f00:	b	170a4 <__snprintf_chk@plt+0x5b34>
   16f04:	ldr	r0, [r4, #176]	; 0xb0
   16f08:	str	r9, [sp, #192]	; 0xc0
   16f0c:	str	r2, [sp, #204]	; 0xcc
   16f10:	mov	r2, #0
   16f14:	str	r8, [sp, #176]	; 0xb0
   16f18:	mov	r8, #100	; 0x64
   16f1c:	str	lr, [sp, #188]	; 0xbc
   16f20:	str	ip, [sp, #196]	; 0xc4
   16f24:	str	r3, [sp, #200]	; 0xc8
   16f28:	add	r0, r0, #1
   16f2c:	str	r0, [r4, #176]	; 0xb0
   16f30:	ldr	r1, [sl, #-40]	; 0xffffffd8
   16f34:	ldr	r6, [sl, #4]
   16f38:	ldr	r0, [sl, #-48]	; 0xffffffd0
   16f3c:	ldr	r9, [sl, #-44]	; 0xffffffd4
   16f40:	cmp	r1, #3
   16f44:	mov	r1, #0
   16f48:	movwlt	r1, #1
   16f4c:	cmp	r6, #0
   16f50:	movwlt	r2, #1
   16f54:	ands	r1, r2, r1
   16f58:	mov	r2, r9
   16f5c:	umull	r9, r1, r0, r8
   16f60:	mlane	r2, r2, r8, r1
   16f64:	moveq	r9, r0
   16f68:	cmn	r6, #1
   16f6c:	ble	178b8 <__snprintf_chk@plt+0x6348>
   16f70:	ldr	r0, [sl, #-56]	; 0xffffffc8
   16f74:	ldr	ip, [sl]
   16f78:	cmn	r2, #1
   16f7c:	str	r7, [sp, #184]	; 0xb8
   16f80:	str	r5, [sp, #180]	; 0xb4
   16f84:	str	r0, [sp, #80]	; 0x50
   16f88:	ble	17d34 <__snprintf_chk@plt+0x67c4>
   16f8c:	movw	r1, #8738	; 0x2222
   16f90:	movw	r0, #8738	; 0x2222
   16f94:	mov	r3, #1
   16f98:	mov	r5, r9
   16f9c:	movt	r1, #8738	; 0x2222
   16fa0:	movt	r0, #546	; 0x222
   16fa4:	subs	r1, r1, r9
   16fa8:	sbcs	r0, r0, r2
   16fac:	bge	17d44 <__snprintf_chk@plt+0x67d4>
   16fb0:	b	17f5c <__snprintf_chk@plt+0x69ec>
   16fb4:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   16fb8:	str	r0, [sp, #244]	; 0xf4
   16fbc:	mov	r0, #0
   16fc0:	str	r1, [sp, #240]	; 0xf0
   16fc4:	mov	r8, #0
   16fc8:	mov	ip, #0
   16fcc:	mov	lr, #0
   16fd0:	mov	r3, #0
   16fd4:	mov	r2, #0
   16fd8:	str	r0, [sp, #236]	; 0xec
   16fdc:	mov	r0, #0
   16fe0:	str	r0, [sp, #232]	; 0xe8
   16fe4:	mov	r0, #0
   16fe8:	str	r0, [sp, #224]	; 0xe0
   16fec:	mov	r0, #0
   16ff0:	str	r0, [sp, #228]	; 0xe4
   16ff4:	mov	r0, #0
   16ff8:	str	r0, [sp, #220]	; 0xdc
   16ffc:	mov	r0, #0
   17000:	str	r0, [sp, #216]	; 0xd8
   17004:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17008:	movw	r0, #40336	; 0x9d90
   1700c:	movt	r0, #65535	; 0xffff
   17010:	str	r0, [r4, #24]
   17014:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17018:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   1701c:	str	r0, [sp, #228]	; 0xe4
   17020:	mov	r0, #0
   17024:	str	r1, [sp, #220]	; 0xdc
   17028:	mov	r8, #0
   1702c:	mov	ip, #0
   17030:	mov	lr, #0
   17034:	mov	r3, #0
   17038:	mov	r2, #0
   1703c:	str	r0, [sp, #236]	; 0xec
   17040:	mov	r0, #0
   17044:	str	r0, [sp, #232]	; 0xe8
   17048:	mov	r0, #0
   1704c:	str	r0, [sp, #224]	; 0xe0
   17050:	b	1708c <__snprintf_chk@plt+0x5b1c>
   17054:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   17058:	str	r0, [sp, #232]	; 0xe8
   1705c:	mov	r0, #0
   17060:	str	r1, [sp, #224]	; 0xe0
   17064:	mov	r8, #0
   17068:	mov	ip, #0
   1706c:	mov	lr, #0
   17070:	mov	r3, #0
   17074:	mov	r2, #0
   17078:	str	r0, [sp, #236]	; 0xec
   1707c:	mov	r0, #0
   17080:	str	r0, [sp, #228]	; 0xe4
   17084:	mov	r0, #0
   17088:	str	r0, [sp, #220]	; 0xdc
   1708c:	mov	r0, #0
   17090:	str	r0, [sp, #216]	; 0xd8
   17094:	mov	r0, #0
   17098:	str	r0, [sp, #244]	; 0xf4
   1709c:	mov	r0, #0
   170a0:	str	r0, [sp, #240]	; 0xf0
   170a4:	sub	r0, r7, r7, lsl #3
   170a8:	sub	r1, fp, #112	; 0x70
   170ac:	add	sl, sl, r0, lsl #3
   170b0:	ldr	r0, [sp, #244]	; 0xf4
   170b4:	str	r0, [sl, #56]!	; 0x38
   170b8:	ldr	r0, [sp, #240]	; 0xf0
   170bc:	stmib	sl, {r0, r8, ip, lr}
   170c0:	str	r3, [sl, #20]
   170c4:	str	r2, [sl, #24]
   170c8:	movw	r3, #11780	; 0x2e04
   170cc:	ldr	r0, [sp, #236]	; 0xec
   170d0:	movt	r3, #2
   170d4:	str	r0, [sl, #28]
   170d8:	ldr	r0, [sp, #232]	; 0xe8
   170dc:	str	r0, [sl, #32]
   170e0:	ldr	r0, [sp, #224]	; 0xe0
   170e4:	str	r0, [sl, #36]	; 0x24
   170e8:	ldr	r0, [sp, #228]	; 0xe4
   170ec:	str	r0, [sl, #40]	; 0x28
   170f0:	ldr	r0, [sp, #220]	; 0xdc
   170f4:	str	r0, [sl, #44]	; 0x2c
   170f8:	ldr	r0, [sp, #216]	; 0xd8
   170fc:	str	r0, [sl, #48]	; 0x30
   17100:	ldr	r0, [sp, #208]	; 0xd0
   17104:	str	r0, [sl, #52]	; 0x34
   17108:	sub	r0, r9, r7
   1710c:	add	r1, r1, r0, lsl #1
   17110:	ldrsh	r2, [r1]
   17114:	movw	r1, #11688	; 0x2da8
   17118:	movt	r1, #2
   1711c:	ldrb	r1, [r1, r5]
   17120:	sub	r1, r1, #28
   17124:	add	r3, r3, r1
   17128:	ldrsb	r3, [r3]
   1712c:	add	r3, r2, r3
   17130:	cmp	r3, #112	; 0x70
   17134:	bhi	17164 <__snprintf_chk@plt+0x5bf4>
   17138:	movw	r6, #11256	; 0x2bf8
   1713c:	movt	r6, #2
   17140:	add	r7, r6, r3
   17144:	ldrsb	r7, [r7]
   17148:	cmp	r7, r2
   1714c:	bne	17164 <__snprintf_chk@plt+0x5bf4>
   17150:	movw	r1, #11369	; 0x2c69
   17154:	ldr	r7, [sp, #212]	; 0xd4
   17158:	movt	r1, #2
   1715c:	ldrb	r8, [r1, r3]
   17160:	b	17178 <__snprintf_chk@plt+0x5c08>
   17164:	movw	r2, #11806	; 0x2e1e
   17168:	ldr	r7, [sp, #212]	; 0xd4
   1716c:	movt	r2, #2
   17170:	add	r1, r2, r1
   17174:	ldrsb	r8, [r1]
   17178:	add	r9, r0, #1
   1717c:	sub	r1, fp, #112	; 0x70
   17180:	cmp	r0, #17
   17184:	add	r1, r1, r9, lsl #1
   17188:	strh	r8, [r1]
   1718c:	ble	14b4c <__snprintf_chk@plt+0x35dc>
   17190:	b	18420 <__snprintf_chk@plt+0x6eb0>
   17194:	mov	r1, sl
   17198:	ldr	r6, [r4, #156]	; 0x9c
   1719c:	str	r2, [sp, #204]	; 0xcc
   171a0:	vld1.64	{d16-d17}, [r1]!
   171a4:	cmp	r6, #0
   171a8:	ldr	r0, [r1]
   171ac:	str	r0, [sp, #80]	; 0x50
   171b0:	beq	171f4 <__snprintf_chk@plt+0x5c84>
   171b4:	ldr	r2, [sp, #100]	; 0x64
   171b8:	ldr	r2, [r2]
   171bc:	cmp	r2, #0
   171c0:	bne	171f4 <__snprintf_chk@plt+0x5c84>
   171c4:	ldrb	r2, [r4, #153]	; 0x99
   171c8:	cmp	r2, #0
   171cc:	ldr	r2, [sp, #204]	; 0xcc
   171d0:	bne	171f4 <__snprintf_chk@plt+0x5c84>
   171d4:	ldr	r0, [sp, #80]	; 0x50
   171d8:	ldr	r1, [r1, #4]
   171dc:	cmp	r0, #2
   171e0:	bgt	1807c <__snprintf_chk@plt+0x6b0c>
   171e4:	ldr	r2, [r4, #172]	; 0xac
   171e8:	cmp	r2, #0
   171ec:	ldr	r2, [sp, #204]	; 0xcc
   171f0:	bne	1807c <__snprintf_chk@plt+0x6b0c>
   171f4:	str	r5, [sp, #180]	; 0xb4
   171f8:	ldr	r5, [sp, #80]	; 0x50
   171fc:	str	r7, [sp, #184]	; 0xb8
   17200:	str	r9, [sp, #192]	; 0xc0
   17204:	str	r3, [sp, #200]	; 0xc8
   17208:	cmp	r5, #5
   1720c:	blt	174ac <__snprintf_chk@plt+0x5f3c>
   17210:	add	r0, r6, #1
   17214:	vmov.32	r9, d17[1]
   17218:	vmov.32	r7, d17[0]
   1721c:	mov	r2, #100	; 0x64
   17220:	mov	r3, #0
   17224:	mov	r6, #100	; 0x64
   17228:	str	lr, [sp, #188]	; 0xbc
   1722c:	str	ip, [sp, #196]	; 0xc4
   17230:	str	r0, [r4, #156]	; 0x9c
   17234:	mov	r0, r7
   17238:	mov	r1, r9
   1723c:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17240:	umull	r2, r3, r0, r6
   17244:	mla	r3, r1, r6, r3
   17248:	ldr	r6, [sp, #168]	; 0xa8
   1724c:	subs	r2, r7, r2
   17250:	sbc	r3, r9, r3
   17254:	strd	r2, [r6]
   17258:	mov	r2, #100	; 0x64
   1725c:	mov	r3, #0
   17260:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17264:	mov	r0, r2
   17268:	ldr	r2, [sp, #172]	; 0xac
   1726c:	mov	r1, r3
   17270:	mov	r3, #0
   17274:	strd	r0, [r2]
   17278:	mov	r0, r7
   1727c:	mov	r1, r9
   17280:	movw	r2, #10000	; 0x2710
   17284:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17288:	ldr	r2, [sp, #96]	; 0x60
   1728c:	ldr	r3, [sp, #200]	; 0xc8
   17290:	ldr	lr, [sp, #188]	; 0xbc
   17294:	ldr	ip, [sp, #196]	; 0xc4
   17298:	strd	r0, [r2]
   1729c:	ldr	r0, [sp, #80]	; 0x50
   172a0:	ldr	r2, [sp, #204]	; 0xcc
   172a4:	sub	r0, r0, #4
   172a8:	str	r0, [r4, #48]	; 0x30
   172ac:	b	175c4 <__snprintf_chk@plt+0x6054>
   172b0:	mov	r8, #0
   172b4:	mov	r2, #1
   172b8:	mov	ip, #0
   172bc:	mov	lr, #0
   172c0:	mov	r3, #0
   172c4:	b	16e18 <__snprintf_chk@plt+0x58a8>
   172c8:	ldr	r1, [sp, #104]	; 0x68
   172cc:	mov	r0, #0
   172d0:	str	r0, [r1]
   172d4:	str	r0, [r1, #4]
   172d8:	ldr	r0, [sl]
   172dc:	str	r0, [r4, #16]
   172e0:	b	170a4 <__snprintf_chk@plt+0x5b34>
   172e4:	ldr	r1, [sp, #104]	; 0x68
   172e8:	mov	r0, #0
   172ec:	str	r0, [r1]
   172f0:	str	r0, [r1, #4]
   172f4:	ldr	r0, [sl, #-56]	; 0xffffffc8
   172f8:	str	r0, [r4, #16]
   172fc:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17300:	str	r2, [sp, #204]	; 0xcc
   17304:	ldrd	r0, [sl, #-168]	; 0xffffff58
   17308:	ldr	r2, [sp, #172]	; 0xac
   1730c:	strd	r0, [r2]
   17310:	ldrd	r0, [sl, #-104]	; 0xffffff98
   17314:	ldr	r2, [sp, #168]	; 0xa8
   17318:	strd	r0, [r2]
   1731c:	mov	r0, sl
   17320:	vld1.64	{d16-d17}, [r0]!
   17324:	ldr	r2, [sp, #204]	; 0xcc
   17328:	vldr	d18, [r0]
   1732c:	ldr	r0, [sp, #108]	; 0x6c
   17330:	vst1.64	{d16-d17}, [r0]!
   17334:	vstr	d18, [r0]
   17338:	b	170a4 <__snprintf_chk@plt+0x5b34>
   1733c:	str	r2, [sp, #204]	; 0xcc
   17340:	ldrd	r0, [sl, #-104]	; 0xffffff98
   17344:	ldr	r2, [sp, #168]	; 0xa8
   17348:	str	r3, [sp, #200]	; 0xc8
   1734c:	strd	r0, [r2]
   17350:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   17354:	ldr	r2, [sp, #172]	; 0xac
   17358:	strd	r0, [r2]
   1735c:	ldrd	r0, [sl, #8]
   17360:	ldr	r2, [sp, #96]	; 0x60
   17364:	rsbs	r0, r0, #0
   17368:	rsc	r3, r1, #0
   1736c:	stm	r2, {r0, r3}
   17370:	and	r0, r1, r3
   17374:	cmp	r0, #0
   17378:	blt	18418 <__snprintf_chk@plt+0x6ea8>
   1737c:	ldr	r0, [sl, #16]
   17380:	ldr	r1, [sp, #100]	; 0x64
   17384:	str	r0, [r1]
   17388:	b	17d10 <__snprintf_chk@plt+0x67a0>
   1738c:	mov	r0, #1
   17390:	mov	r8, #0
   17394:	mov	ip, #0
   17398:	mov	lr, #0
   1739c:	mov	r3, #0
   173a0:	mov	r2, #0
   173a4:	str	r0, [sp, #228]	; 0xe4
   173a8:	mov	r0, #0
   173ac:	str	r0, [sp, #236]	; 0xec
   173b0:	mov	r0, #0
   173b4:	str	r0, [sp, #232]	; 0xe8
   173b8:	mov	r0, #0
   173bc:	str	r0, [sp, #224]	; 0xe0
   173c0:	b	17084 <__snprintf_chk@plt+0x5b14>
   173c4:	mov	r0, #1
   173c8:	mov	r8, #0
   173cc:	mov	ip, #0
   173d0:	mov	lr, #0
   173d4:	mov	r3, #0
   173d8:	mov	r2, #0
   173dc:	str	r0, [sp, #232]	; 0xe8
   173e0:	mov	r0, #0
   173e4:	str	r0, [sp, #236]	; 0xec
   173e8:	b	16e88 <__snprintf_chk@plt+0x5918>
   173ec:	ldr	r6, [sl, #-48]	; 0xffffffd0
   173f0:	ldr	r8, [sl, #-44]	; 0xffffffd4
   173f4:	cmn	r8, #1
   173f8:	ble	17544 <__snprintf_chk@plt+0x5fd4>
   173fc:	and	r0, r2, r3
   17400:	cmn	r0, #1
   17404:	beq	1756c <__snprintf_chk@plt+0x5ffc>
   17408:	mov	r0, #0
   1740c:	mov	r1, #-2147483648	; 0x80000000
   17410:	mov	r5, r2
   17414:	mov	r7, r3
   17418:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1741c:	subs	r0, r0, r6
   17420:	mov	r3, r7
   17424:	mov	r2, r5
   17428:	sbcs	r0, r1, r8
   1742c:	bge	1756c <__snprintf_chk@plt+0x5ffc>
   17430:	b	18418 <__snprintf_chk@plt+0x6ea8>
   17434:	cmp	r0, #0
   17438:	beq	17d4c <__snprintf_chk@plt+0x67dc>
   1743c:	movw	r1, #13831	; 0x3607
   17440:	mov	r0, #0
   17444:	mov	r2, #5
   17448:	str	lr, [sp, #188]	; 0xbc
   1744c:	str	ip, [sp, #196]	; 0xc4
   17450:	mov	r9, r3
   17454:	movt	r1, #2
   17458:	bl	112e8 <dcgettext@plt>
   1745c:	mov	r6, sl
   17460:	ldr	r2, [r6, #-216]!	; 0xffffff28
   17464:	ldr	r3, [r6, #4]
   17468:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1746c:	ldr	lr, [sp, #188]	; 0xbc
   17470:	ldr	ip, [sp, #196]	; 0xc4
   17474:	mov	r3, r9
   17478:	b	17d50 <__snprintf_chk@plt+0x67e0>
   1747c:	ldr	r0, [r4, #172]	; 0xac
   17480:	vmov.32	r6, d17[1]
   17484:	mov	r8, #0
   17488:	cmp	r9, #3
   1748c:	add	r0, r0, #1
   17490:	str	r0, [r4, #172]	; 0xac
   17494:	vmov.32	r0, d17[0]
   17498:	bge	17900 <__snprintf_chk@plt+0x6390>
   1749c:	mov	r1, r6
   174a0:	mov	r2, #0
   174a4:	mov	r3, #0
   174a8:	b	17928 <__snprintf_chk@plt+0x63b8>
   174ac:	ldr	r0, [r4, #172]	; 0xac
   174b0:	str	r8, [sp, #176]	; 0xb0
   174b4:	vmov.32	r7, d17[1]
   174b8:	vmov.32	r8, d17[0]
   174bc:	mov	r9, #0
   174c0:	cmp	r5, #3
   174c4:	add	r0, r0, #1
   174c8:	str	r0, [r4, #172]	; 0xac
   174cc:	bge	17ca8 <__snprintf_chk@plt+0x6738>
   174d0:	mov	r0, r8
   174d4:	mov	r1, r7
   174d8:	mov	r2, #0
   174dc:	mov	r3, #0
   174e0:	b	17ce0 <__snprintf_chk@plt+0x6770>
   174e4:	and	r0, r5, r7
   174e8:	mvn	r6, #0
   174ec:	mvn	r8, #0
   174f0:	cmn	r0, #1
   174f4:	beq	1756c <__snprintf_chk@plt+0x5ffc>
   174f8:	mov	r8, r2
   174fc:	mov	r6, r3
   17500:	mov	r0, #0
   17504:	mov	r1, #-2147483648	; 0x80000000
   17508:	mov	r2, r5
   1750c:	mov	r3, r7
   17510:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17514:	subs	r0, r0, r8
   17518:	mov	r2, r8
   1751c:	mov	r3, r6
   17520:	mov	r8, r7
   17524:	sbcs	r0, r1, r6
   17528:	mov	r6, r5
   1752c:	bge	1756c <__snprintf_chk@plt+0x5ffc>
   17530:	b	18418 <__snprintf_chk@plt+0x6ea8>
   17534:	ldr	r6, [sl, #-56]	; 0xffffffc8
   17538:	ldr	r8, [sl, #-52]	; 0xffffffcc
   1753c:	cmn	r8, #1
   17540:	bgt	173fc <__snprintf_chk@plt+0x5e8c>
   17544:	mvn	r0, #0
   17548:	mvn	r1, #-2147483648	; 0x80000000
   1754c:	mov	r5, r2
   17550:	mov	r7, r3
   17554:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17558:	subs	r0, r6, r0
   1755c:	mov	r3, r7
   17560:	mov	r2, r5
   17564:	sbcs	r0, r8, r1
   17568:	blt	18418 <__snprintf_chk@plt+0x6ea8>
   1756c:	umull	lr, r0, r6, r2
   17570:	mov	ip, #0
   17574:	mla	r0, r6, r3, r0
   17578:	mla	r3, r8, r2, r0
   1757c:	mov	r0, #0
   17580:	mov	r8, #0
   17584:	mov	r2, #0
   17588:	str	r0, [sp, #236]	; 0xec
   1758c:	mov	r0, #0
   17590:	str	r0, [sp, #232]	; 0xe8
   17594:	mov	r0, #0
   17598:	str	r0, [sp, #224]	; 0xe0
   1759c:	mov	r0, #0
   175a0:	str	r0, [sp, #228]	; 0xe4
   175a4:	mov	r0, #0
   175a8:	str	r0, [sp, #220]	; 0xdc
   175ac:	mov	r0, #0
   175b0:	str	r0, [sp, #216]	; 0xd8
   175b4:	mov	r0, #0
   175b8:	str	r0, [sp, #244]	; 0xf4
   175bc:	mov	r0, #0
   175c0:	str	r0, [sp, #240]	; 0xf0
   175c4:	ldr	r9, [sp, #192]	; 0xc0
   175c8:	ldr	r7, [sp, #184]	; 0xb8
   175cc:	ldr	r5, [sp, #180]	; 0xb4
   175d0:	b	170a4 <__snprintf_chk@plt+0x5b34>
   175d4:	sub	r3, r7, r0
   175d8:	str	r0, [sp, #52]	; 0x34
   175dc:	ldr	r0, [sp, #112]	; 0x70
   175e0:	str	r3, [r4, #144]	; 0x90
   175e4:	ldm	r0, {r3, r7}
   175e8:	subs	r1, r3, r1
   175ec:	sbc	r3, r7, r9
   175f0:	stm	r0, {r1, r3}
   175f4:	ldr	r2, [sp, #116]	; 0x74
   175f8:	ldm	r2, {r0, r9}
   175fc:	subs	r0, r0, r8
   17600:	sbc	r1, r9, r5
   17604:	str	r1, [sp, #16]
   17608:	strd	r0, [r2]
   1760c:	ldr	r2, [sp, #120]	; 0x78
   17610:	ldrd	r0, [r2]
   17614:	subs	r0, r0, ip
   17618:	str	r1, [sp, #20]
   1761c:	sbc	r1, r1, lr
   17620:	str	r1, [sp, #24]
   17624:	strd	r0, [r2]
   17628:	ldr	r2, [sp, #124]	; 0x7c
   1762c:	ldrd	r0, [r2]
   17630:	subs	r0, r0, r6
   17634:	ldr	r6, [sp, #80]	; 0x50
   17638:	str	r1, [sp, #28]
   1763c:	sbc	r1, r1, r6
   17640:	str	r1, [sp, #36]	; 0x24
   17644:	strd	r0, [r2]
   17648:	ldr	r2, [sp, #128]	; 0x80
   1764c:	ldr	r6, [sp, #60]	; 0x3c
   17650:	ldr	ip, [sp, #72]	; 0x48
   17654:	ldrd	r0, [r2]
   17658:	subs	r0, r0, r6
   1765c:	str	r1, [sp, #44]	; 0x2c
   17660:	sbc	r1, r1, ip
   17664:	str	r1, [sp, #48]	; 0x30
   17668:	strd	r0, [r2]
   1766c:	ldr	r2, [sp, #132]	; 0x84
   17670:	ldr	r6, [sp, #64]	; 0x40
   17674:	ldrd	r0, [r2]
   17678:	subs	r8, r0, r6
   1767c:	ldr	r0, [sp, #76]	; 0x4c
   17680:	str	r1, [sp, #60]	; 0x3c
   17684:	sbc	r6, r1, r0
   17688:	mov	r1, #0
   1768c:	str	r6, [sp, #64]	; 0x40
   17690:	str	r8, [r2]
   17694:	str	r6, [r2, #4]
   17698:	mov	r2, #0
   1769c:	mov	r6, #0
   176a0:	ldr	r0, [sp, #56]	; 0x38
   176a4:	cmn	r0, #1
   176a8:	mov	r0, #0
   176ac:	movwgt	r0, #1
   176b0:	cmn	r7, #1
   176b4:	ldr	r7, [sp, #76]	; 0x4c
   176b8:	movwgt	r2, #1
   176bc:	subs	r0, r2, r0
   176c0:	movwne	r0, #1
   176c4:	cmn	r3, #1
   176c8:	ldr	r3, [sp, #44]	; 0x2c
   176cc:	str	r0, [sp, #56]	; 0x38
   176d0:	mov	r0, #0
   176d4:	movwgt	r0, #1
   176d8:	subs	r0, r2, r0
   176dc:	ldr	r2, [sp, #36]	; 0x24
   176e0:	movwne	r0, #1
   176e4:	cmn	r5, #1
   176e8:	mov	r5, #0
   176ec:	str	r0, [sp, #12]
   176f0:	mov	r0, #0
   176f4:	movwgt	r0, #1
   176f8:	cmn	r9, #1
   176fc:	movwgt	r1, #1
   17700:	subs	r0, r1, r0
   17704:	movwne	r0, #1
   17708:	str	r0, [sp, #32]
   1770c:	ldr	r0, [sp, #16]
   17710:	cmn	r0, #1
   17714:	mov	r0, #0
   17718:	movwgt	r0, #1
   1771c:	subs	r0, r1, r0
   17720:	ldr	r1, [sp, #20]
   17724:	movwne	r0, #1
   17728:	cmn	lr, #1
   1772c:	str	r0, [sp, #16]
   17730:	mov	r0, #0
   17734:	movwgt	r0, #1
   17738:	cmn	r1, #1
   1773c:	mov	r1, #0
   17740:	movwgt	r1, #1
   17744:	subs	r8, r1, r0
   17748:	ldr	r0, [sp, #24]
   1774c:	movwne	r8, #1
   17750:	cmn	r0, #1
   17754:	mov	r0, #0
   17758:	movwgt	r0, #1
   1775c:	subs	r9, r1, r0
   17760:	ldr	r0, [sp, #80]	; 0x50
   17764:	ldr	r1, [sp, #28]
   17768:	movwne	r9, #1
   1776c:	cmn	r0, #1
   17770:	mov	r0, #0
   17774:	movwgt	r0, #1
   17778:	cmn	r1, #1
   1777c:	mov	r1, #0
   17780:	movwgt	r1, #1
   17784:	subs	r0, r1, r0
   17788:	movwne	r0, #1
   1778c:	cmn	r2, #1
   17790:	mov	r2, #0
   17794:	movwgt	r2, #1
   17798:	subs	r2, r1, r2
   1779c:	mov	r1, #0
   177a0:	movwne	r2, #1
   177a4:	cmn	ip, #1
   177a8:	movwgt	r1, #1
   177ac:	cmn	r3, #1
   177b0:	movwgt	r6, #1
   177b4:	subs	r3, r6, r1
   177b8:	ldr	r1, [sp, #48]	; 0x30
   177bc:	movwne	r3, #1
   177c0:	cmn	r1, #1
   177c4:	mov	r1, #0
   177c8:	movwgt	r1, #1
   177cc:	subs	r1, r6, r1
   177d0:	mov	r6, #0
   177d4:	movwne	r1, #1
   177d8:	cmn	r7, #1
   177dc:	ldr	r7, [sp, #60]	; 0x3c
   177e0:	movwgt	r6, #1
   177e4:	cmn	r7, #1
   177e8:	ldr	r7, [sp, #64]	; 0x40
   177ec:	movwgt	r5, #1
   177f0:	subs	ip, r5, r6
   177f4:	ldr	r6, [sp, #52]	; 0x34
   177f8:	movwne	ip, #1
   177fc:	cmn	r7, #1
   17800:	mov	r7, #0
   17804:	movwgt	r7, #1
   17808:	subs	lr, r5, r7
   1780c:	ldr	r5, [sp, #68]	; 0x44
   17810:	movwne	lr, #1
   17814:	cmp	r5, r6
   17818:	bvs	18418 <__snprintf_chk@plt+0x6ea8>
   1781c:	ldr	r5, [sp, #56]	; 0x38
   17820:	ldr	r6, [sp, #12]
   17824:	ands	r5, r5, r6
   17828:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   1782c:	ldr	r5, [sp, #32]
   17830:	ldr	r6, [sp, #16]
   17834:	mov	r7, r8
   17838:	ldr	r8, [sp, #176]	; 0xb0
   1783c:	ands	r5, r5, r6
   17840:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17844:	ands	r5, r7, r9
   17848:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   1784c:	ldr	r9, [sp, #192]	; 0xc0
   17850:	ldr	r7, [sp, #184]	; 0xb8
   17854:	ldr	r5, [sp, #180]	; 0xb4
   17858:	ands	r0, r0, r2
   1785c:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17860:	ands	r0, r3, r1
   17864:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17868:	ands	r0, ip, lr
   1786c:	b	16470 <__snprintf_chk@plt+0x4f00>
   17870:	mov	r0, r9
   17874:	mov	r1, r2
   17878:	mov	r6, r2
   1787c:	mov	r2, #100	; 0x64
   17880:	mov	r3, #0
   17884:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17888:	umull	r2, r3, r0, r8
   1788c:	mla	r3, r1, r8, r3
   17890:	subs	r2, r9, r2
   17894:	rsb	r1, r1, r1, lsl #4
   17898:	sbc	r3, r6, r3
   1789c:	mov	r6, #60	; 0x3c
   178a0:	umull	r0, r6, r0, r6
   178a4:	adds	r0, r0, r2
   178a8:	add	r1, r6, r1, lsl #2
   178ac:	mov	r2, #1
   178b0:	adc	r6, r1, r3
   178b4:	b	17e74 <__snprintf_chk@plt+0x6904>
   178b8:	mov	r0, r9
   178bc:	mov	r1, r2
   178c0:	mov	r6, r2
   178c4:	mov	r2, #100	; 0x64
   178c8:	mov	r3, #0
   178cc:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   178d0:	umull	r2, r3, r0, r8
   178d4:	mla	r3, r1, r8, r3
   178d8:	subs	r2, r9, r2
   178dc:	rsb	r1, r1, r1, lsl #4
   178e0:	sbc	r3, r6, r3
   178e4:	mov	r6, #60	; 0x3c
   178e8:	umull	r0, r6, r0, r6
   178ec:	adds	r0, r0, r2
   178f0:	add	r1, r6, r1, lsl #2
   178f4:	mov	r2, #1
   178f8:	adc	r6, r1, r3
   178fc:	b	18010 <__snprintf_chk@plt+0x6aa0>
   17900:	mov	r1, r6
   17904:	mov	r2, #100	; 0x64
   17908:	mov	r3, #0
   1790c:	mov	r9, r0
   17910:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17914:	mov	ip, #100	; 0x64
   17918:	umull	r2, r3, r0, ip
   1791c:	mla	r3, r1, ip, r3
   17920:	subs	r2, r9, r2
   17924:	sbc	r3, r6, r3
   17928:	ldr	r6, [sp, #148]	; 0x94
   1792c:	strd	r0, [r6]
   17930:	ldr	r0, [sp, #152]	; 0x98
   17934:	strd	r2, [r0]
   17938:	mov	r0, #2
   1793c:	str	r8, [r4, #88]	; 0x58
   17940:	str	r8, [r4, #92]	; 0x5c
   17944:	str	r0, [r4, #28]
   17948:	ldr	r1, [r4, #144]	; 0x90
   1794c:	ldr	r0, [sl, #48]	; 0x30
   17950:	ldr	lr, [sl, #12]
   17954:	ldr	r6, [sl, #20]
   17958:	ldr	r3, [sl, #28]
   1795c:	ldr	r2, [sl, #44]	; 0x2c
   17960:	ldr	ip, [sl, #24]
   17964:	ldr	r9, [sl, #32]
   17968:	ldr	r8, [sl, #40]	; 0x28
   1796c:	add	r0, r1, r0
   17970:	str	r1, [sp, #76]	; 0x4c
   17974:	ldr	r1, [sl]
   17978:	str	lr, [sp, #60]	; 0x3c
   1797c:	str	r6, [sp, #56]	; 0x38
   17980:	str	r3, [sp, #44]	; 0x2c
   17984:	str	r2, [sp, #28]
   17988:	str	r0, [sp, #72]	; 0x48
   1798c:	str	r1, [sp, #68]	; 0x44
   17990:	ldr	r1, [sl, #4]
   17994:	str	r1, [sp, #80]	; 0x50
   17998:	ldr	r1, [sl, #8]
   1799c:	str	r1, [sp, #64]	; 0x40
   179a0:	ldr	r1, [sl, #16]
   179a4:	str	r1, [sp, #52]	; 0x34
   179a8:	ldr	r1, [sl, #36]	; 0x24
   179ac:	str	r0, [r4, #144]	; 0x90
   179b0:	ldr	r0, [sp, #112]	; 0x70
   179b4:	str	r1, [sp, #36]	; 0x24
   179b8:	ldm	r0, {r5, r7}
   179bc:	adds	r8, r5, r8
   179c0:	adc	r5, r7, r2
   179c4:	str	r8, [r0]
   179c8:	str	r5, [r0, #4]
   179cc:	ldr	r0, [sp, #116]	; 0x74
   179d0:	ldm	r0, {r2, r8}
   179d4:	adds	r2, r2, r9
   179d8:	adc	r9, r8, r1
   179dc:	stm	r0, {r2, r9}
   179e0:	ldr	r0, [sp, #120]	; 0x78
   179e4:	ldr	r2, [r0]
   179e8:	ldr	r1, [r0, #4]
   179ec:	adds	ip, r2, ip
   179f0:	str	r1, [sp, #32]
   179f4:	adc	r2, r1, r3
   179f8:	str	ip, [r0]
   179fc:	str	r2, [r0, #4]
   17a00:	ldr	r0, [sp, #124]	; 0x7c
   17a04:	ldr	ip, [r0]
   17a08:	ldr	r1, [r0, #4]
   17a0c:	ldr	r3, [sp, #52]	; 0x34
   17a10:	adds	ip, ip, r3
   17a14:	str	r1, [sp, #40]	; 0x28
   17a18:	adc	r1, r1, r6
   17a1c:	mov	r6, #0
   17a20:	str	r1, [sp, #48]	; 0x30
   17a24:	str	ip, [r0]
   17a28:	str	r1, [r0, #4]
   17a2c:	ldr	ip, [sp, #128]	; 0x80
   17a30:	ldm	ip, {r0, r3}
   17a34:	ldr	r1, [sp, #64]	; 0x40
   17a38:	adds	r0, r0, r1
   17a3c:	str	r3, [sp, #52]	; 0x34
   17a40:	adc	lr, r3, lr
   17a44:	stm	ip, {r0, lr}
   17a48:	ldr	ip, [sp, #132]	; 0x84
   17a4c:	ldm	ip, {r0, r3}
   17a50:	ldr	r1, [sp, #68]	; 0x44
   17a54:	adds	r0, r0, r1
   17a58:	ldr	r1, [sp, #80]	; 0x50
   17a5c:	str	r3, [sp, #64]	; 0x40
   17a60:	adc	r3, r3, r1
   17a64:	cmn	r7, #1
   17a68:	mov	r1, #0
   17a6c:	mov	r7, #0
   17a70:	str	r3, [sp, #68]	; 0x44
   17a74:	stm	ip, {r0, r3}
   17a78:	mov	r3, #0
   17a7c:	mov	r0, #0
   17a80:	mov	ip, #0
   17a84:	movwgt	r3, #1
   17a88:	cmn	r5, #1
   17a8c:	mov	r5, #0
   17a90:	movwgt	r0, #1
   17a94:	str	r3, [sp, #24]
   17a98:	subs	r0, r3, r0
   17a9c:	mov	r3, #0
   17aa0:	movwne	r0, #1
   17aa4:	str	r0, [sp, #20]
   17aa8:	ldr	r0, [sp, #28]
   17aac:	cmn	r0, #1
   17ab0:	mov	r0, #0
   17ab4:	movwgt	r0, #1
   17ab8:	cmn	r8, #1
   17abc:	movwgt	r1, #1
   17ac0:	str	r0, [sp, #28]
   17ac4:	cmn	r9, #1
   17ac8:	mov	r0, #0
   17acc:	mov	r9, #0
   17ad0:	movwgt	r0, #1
   17ad4:	str	r1, [sp, #16]
   17ad8:	subs	r0, r1, r0
   17adc:	mov	r1, #0
   17ae0:	movwne	r0, #1
   17ae4:	str	r0, [sp, #12]
   17ae8:	ldr	r0, [sp, #36]	; 0x24
   17aec:	cmn	r0, #1
   17af0:	mov	r0, #0
   17af4:	movwgt	r0, #1
   17af8:	str	r0, [sp, #36]	; 0x24
   17afc:	ldr	r0, [sp, #32]
   17b00:	cmn	r0, #1
   17b04:	mov	r0, #0
   17b08:	movwgt	r1, #1
   17b0c:	cmn	r2, #1
   17b10:	mov	r2, #0
   17b14:	movwgt	r0, #1
   17b18:	str	r1, [sp, #32]
   17b1c:	subs	r0, r1, r0
   17b20:	mov	r1, #0
   17b24:	movwne	r0, #1
   17b28:	str	r0, [sp, #8]
   17b2c:	ldr	r0, [sp, #44]	; 0x2c
   17b30:	cmn	r0, #1
   17b34:	ldr	r0, [sp, #40]	; 0x28
   17b38:	movwgt	r7, #1
   17b3c:	cmn	r0, #1
   17b40:	ldr	r0, [sp, #48]	; 0x30
   17b44:	movwgt	r9, #1
   17b48:	cmn	r0, #1
   17b4c:	movwgt	r1, #1
   17b50:	subs	r0, r9, r1
   17b54:	mov	r1, #0
   17b58:	movwne	r0, #1
   17b5c:	str	r0, [sp, #48]	; 0x30
   17b60:	ldr	r0, [sp, #56]	; 0x38
   17b64:	cmn	r0, #1
   17b68:	ldr	r0, [sp, #52]	; 0x34
   17b6c:	movwgt	ip, #1
   17b70:	cmn	r0, #1
   17b74:	ldr	r0, [sp, #60]	; 0x3c
   17b78:	movwgt	r2, #1
   17b7c:	cmn	lr, #1
   17b80:	movwgt	r1, #1
   17b84:	subs	r8, r2, r1
   17b88:	mov	r1, #0
   17b8c:	movwne	r8, #1
   17b90:	cmn	r0, #1
   17b94:	ldr	r0, [sp, #64]	; 0x40
   17b98:	movwgt	r3, #1
   17b9c:	cmn	r0, #1
   17ba0:	ldr	r0, [sp, #68]	; 0x44
   17ba4:	movwgt	r5, #1
   17ba8:	cmn	r0, #1
   17bac:	ldr	r0, [sp, #80]	; 0x50
   17bb0:	movwgt	r1, #1
   17bb4:	subs	r1, r5, r1
   17bb8:	movwne	r1, #1
   17bbc:	cmn	r0, #1
   17bc0:	ldr	r0, [sp, #76]	; 0x4c
   17bc4:	movwgt	r6, #1
   17bc8:	str	r6, [sp, #80]	; 0x50
   17bcc:	ldr	r6, [sp, #72]	; 0x48
   17bd0:	cmp	r6, r0
   17bd4:	bvs	18418 <__snprintf_chk@plt+0x6ea8>
   17bd8:	ldr	r0, [sp, #24]
   17bdc:	ldr	r6, [sp, #28]
   17be0:	sub	lr, r0, r6
   17be4:	ldr	r6, [sp, #20]
   17be8:	clz	r0, lr
   17bec:	lsr	r0, r0, #5
   17bf0:	ands	r0, r0, r6
   17bf4:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17bf8:	ldr	r0, [sp, #16]
   17bfc:	ldr	r6, [sp, #36]	; 0x24
   17c00:	sub	r0, r0, r6
   17c04:	ldr	r6, [sp, #12]
   17c08:	clz	r0, r0
   17c0c:	lsr	r0, r0, #5
   17c10:	ands	r0, r0, r6
   17c14:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17c18:	ldr	r0, [sp, #32]
   17c1c:	ldr	lr, [sp, #188]	; 0xbc
   17c20:	sub	r0, r0, r7
   17c24:	ldr	r7, [sp, #8]
   17c28:	clz	r0, r0
   17c2c:	lsr	r0, r0, #5
   17c30:	ands	r0, r0, r7
   17c34:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17c38:	ldr	r7, [sp, #48]	; 0x30
   17c3c:	sub	r0, r9, ip
   17c40:	clz	r0, r0
   17c44:	lsr	r0, r0, #5
   17c48:	ands	r0, r0, r7
   17c4c:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17c50:	sub	r0, r2, r3
   17c54:	clz	r0, r0
   17c58:	lsr	r0, r0, #5
   17c5c:	ands	r0, r0, r8
   17c60:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17c64:	ldr	r0, [sp, #80]	; 0x50
   17c68:	ldr	r9, [sp, #192]	; 0xc0
   17c6c:	ldr	r7, [sp, #184]	; 0xb8
   17c70:	ldr	r8, [sp, #176]	; 0xb0
   17c74:	sub	r0, r5, r0
   17c78:	ldr	r5, [sp, #180]	; 0xb4
   17c7c:	clz	r0, r0
   17c80:	lsr	r0, r0, #5
   17c84:	ands	r0, r0, r1
   17c88:	ldr	ip, [sp, #196]	; 0xc4
   17c8c:	ldr	r3, [sp, #200]	; 0xc8
   17c90:	ldr	r2, [sp, #204]	; 0xcc
   17c94:	mov	r0, #1
   17c98:	bne	18424 <__snprintf_chk@plt+0x6eb4>
   17c9c:	mov	r0, #1
   17ca0:	strb	r0, [r4, #153]	; 0x99
   17ca4:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17ca8:	mov	r0, r8
   17cac:	mov	r1, r7
   17cb0:	mov	r2, #100	; 0x64
   17cb4:	mov	r3, #0
   17cb8:	mov	r6, lr
   17cbc:	mov	r5, ip
   17cc0:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17cc4:	mov	ip, r5
   17cc8:	mov	r5, #100	; 0x64
   17ccc:	mov	lr, r6
   17cd0:	umull	r2, r3, r0, r5
   17cd4:	mla	r3, r1, r5, r3
   17cd8:	subs	r2, r8, r2
   17cdc:	sbc	r3, r7, r3
   17ce0:	ldr	r6, [sp, #148]	; 0x94
   17ce4:	strd	r0, [r6]
   17ce8:	ldr	r0, [sp, #152]	; 0x98
   17cec:	strd	r2, [r0]
   17cf0:	str	r9, [r4, #88]	; 0x58
   17cf4:	str	r9, [r4, #92]	; 0x5c
   17cf8:	mov	r0, #2
   17cfc:	ldr	r9, [sp, #192]	; 0xc0
   17d00:	ldr	r7, [sp, #184]	; 0xb8
   17d04:	ldr	r5, [sp, #180]	; 0xb4
   17d08:	ldr	r8, [sp, #176]	; 0xb0
   17d0c:	str	r0, [r4, #28]
   17d10:	ldr	r3, [sp, #200]	; 0xc8
   17d14:	ldr	r2, [sp, #204]	; 0xcc
   17d18:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17d1c:	and	r0, r9, r2
   17d20:	mov	r5, r9
   17d24:	cmn	r0, #1
   17d28:	bne	17d90 <__snprintf_chk@plt+0x6820>
   17d2c:	mov	r3, #0
   17d30:	b	17dc4 <__snprintf_chk@plt+0x6854>
   17d34:	and	r0, r9, r2
   17d38:	mov	r5, r9
   17d3c:	cmn	r0, #1
   17d40:	bne	17f28 <__snprintf_chk@plt+0x69b8>
   17d44:	mov	r3, #0
   17d48:	b	17f5c <__snprintf_chk@plt+0x69ec>
   17d4c:	sub	r6, sl, #216	; 0xd8
   17d50:	ldrd	r0, [r6]
   17d54:	ldr	r2, [sp, #172]	; 0xac
   17d58:	strd	r0, [r2]
   17d5c:	ldrd	r0, [sl, #-104]	; 0xffffff98
   17d60:	ldr	r2, [sp, #168]	; 0xa8
   17d64:	strd	r0, [r2]
   17d68:	mov	r0, sl
   17d6c:	vld1.64	{d16-d17}, [r0]!
   17d70:	ldr	r9, [sp, #192]	; 0xc0
   17d74:	vldr	d18, [r0]
   17d78:	ldr	r0, [sp, #108]	; 0x6c
   17d7c:	vst1.64	{d16-d17}, [r0]!
   17d80:	vstr	d18, [r0]
   17d84:	ldr	r8, [sp, #176]	; 0xb0
   17d88:	ldr	r2, [sp, #204]	; 0xcc
   17d8c:	b	170a4 <__snprintf_chk@plt+0x5b34>
   17d90:	mov	r8, r2
   17d94:	mov	r0, #0
   17d98:	mov	r1, #-2147483648	; 0x80000000
   17d9c:	mov	r2, r5
   17da0:	mov	r9, ip
   17da4:	mov	r3, r8
   17da8:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17dac:	subs	r0, r0, #60	; 0x3c
   17db0:	mov	r3, #1
   17db4:	mov	ip, r9
   17db8:	mov	r2, r8
   17dbc:	sbcs	r0, r1, #0
   17dc0:	movge	r3, #0
   17dc4:	mov	r0, #60	; 0x3c
   17dc8:	str	r3, [sp, #72]	; 0x48
   17dcc:	rsb	r3, r2, r2, lsl #4
   17dd0:	mov	r2, #0
   17dd4:	umull	r7, r1, r5, r0
   17dd8:	add	r5, r1, r3, lsl #2
   17ddc:	adds	r0, r7, ip
   17de0:	mov	r1, #0
   17de4:	mov	r3, #0
   17de8:	adc	r8, r5, r6
   17dec:	str	r0, [sp, #76]	; 0x4c
   17df0:	mov	r0, ip
   17df4:	cmn	r8, #1
   17df8:	movwgt	r1, #1
   17dfc:	cmn	r5, #1
   17e00:	movwgt	r3, #1
   17e04:	subs	r9, r3, r1
   17e08:	mov	r1, #0
   17e0c:	movwne	r9, #1
   17e10:	cmn	r6, #1
   17e14:	movwgt	r1, #1
   17e18:	subs	r0, r7, r0
   17e1c:	ldr	r7, [sp, #184]	; 0xb8
   17e20:	sbc	r6, r5, r6
   17e24:	sub	ip, r3, r1
   17e28:	ldr	r5, [sp, #180]	; 0xb4
   17e2c:	cmn	r6, #1
   17e30:	clz	lr, ip
   17e34:	movwgt	r2, #1
   17e38:	lsr	lr, lr, #5
   17e3c:	subs	r2, r3, r2
   17e40:	movwne	r2, #1
   17e44:	cmp	r3, r1
   17e48:	movwne	ip, #1
   17e4c:	and	r1, ip, r2
   17e50:	ldr	r2, [sp, #80]	; 0x50
   17e54:	ands	r2, r2, #1
   17e58:	ldr	r2, [sp, #72]	; 0x48
   17e5c:	andeq	r1, lr, r9
   17e60:	moveq	r6, r8
   17e64:	orr	r1, r2, r1
   17e68:	eor	r2, r1, #1
   17e6c:	ldr	r1, [sp, #76]	; 0x4c
   17e70:	moveq	r0, r1
   17e74:	adds	r1, r0, #1440	; 0x5a0
   17e78:	adc	r3, r6, #0
   17e7c:	cmp	r2, #0
   17e80:	beq	18418 <__snprintf_chk@plt+0x6ea8>
   17e84:	rsbs	r1, r1, #2880	; 0xb40
   17e88:	rscs	r1, r3, #0
   17e8c:	bcc	18418 <__snprintf_chk@plt+0x6ea8>
   17e90:	rsb	r0, r0, r0, lsl #4
   17e94:	mov	r3, #0
   17e98:	mov	r2, #0
   17e9c:	lsl	r1, r0, #2
   17ea0:	str	r1, [r4, #24]
   17ea4:	sbfx	r1, r0, #29, #1
   17ea8:	ldr	r6, [sl, #-112]	; 0xffffff90
   17eac:	ldr	ip, [sl, #-108]	; 0xffffff94
   17eb0:	cmn	r1, #1
   17eb4:	movwgt	r3, #1
   17eb8:	adds	r0, r6, r0, lsl #2
   17ebc:	mov	r6, #0
   17ec0:	adc	r1, r1, ip
   17ec4:	str	r0, [r4, #24]
   17ec8:	cmn	r1, #1
   17ecc:	movwgt	r6, #1
   17ed0:	subs	r6, r3, r6
   17ed4:	movwne	r6, #1
   17ed8:	cmn	ip, #1
   17edc:	movwgt	r2, #1
   17ee0:	sub	r2, r3, r2
   17ee4:	clz	r2, r2
   17ee8:	lsr	r2, r2, #5
   17eec:	tst	r2, r6
   17ef0:	bne	18418 <__snprintf_chk@plt+0x6ea8>
   17ef4:	asr	r2, r0, #31
   17ef8:	ldr	r9, [sp, #192]	; 0xc0
   17efc:	ldr	r8, [sp, #176]	; 0xb0
   17f00:	ldr	lr, [sp, #188]	; 0xbc
   17f04:	ldr	ip, [sp, #196]	; 0xc4
   17f08:	ldr	r3, [sp, #200]	; 0xc8
   17f0c:	eor	r0, r0, r0
   17f10:	eor	r1, r1, r2
   17f14:	ldr	r2, [sp, #204]	; 0xcc
   17f18:	orrs	r0, r0, r1
   17f1c:	mov	r0, #1
   17f20:	beq	170a4 <__snprintf_chk@plt+0x5b34>
   17f24:	b	18424 <__snprintf_chk@plt+0x6eb4>
   17f28:	mov	r8, r2
   17f2c:	mov	r0, #0
   17f30:	mov	r1, #-2147483648	; 0x80000000
   17f34:	mov	r2, r5
   17f38:	mov	r9, ip
   17f3c:	mov	r3, r8
   17f40:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   17f44:	subs	r0, r0, #60	; 0x3c
   17f48:	mov	r3, #1
   17f4c:	mov	ip, r9
   17f50:	mov	r2, r8
   17f54:	sbcs	r0, r1, #0
   17f58:	movge	r3, #0
   17f5c:	mov	r0, #60	; 0x3c
   17f60:	str	r3, [sp, #72]	; 0x48
   17f64:	rsb	r3, r2, r2, lsl #4
   17f68:	mov	r2, #0
   17f6c:	umull	r7, r1, r5, r0
   17f70:	add	r5, r1, r3, lsl #2
   17f74:	adds	r0, r7, ip
   17f78:	mov	r1, #0
   17f7c:	mov	r3, #0
   17f80:	adc	r8, r5, r6
   17f84:	str	r0, [sp, #76]	; 0x4c
   17f88:	mov	r0, ip
   17f8c:	cmn	r8, #1
   17f90:	movwgt	r1, #1
   17f94:	cmn	r5, #1
   17f98:	movwgt	r3, #1
   17f9c:	subs	r9, r3, r1
   17fa0:	mov	r1, #0
   17fa4:	movwne	r9, #1
   17fa8:	cmn	r6, #1
   17fac:	movwgt	r1, #1
   17fb0:	subs	r7, r7, r0
   17fb4:	ldr	r0, [sp, #80]	; 0x50
   17fb8:	sbc	r6, r5, r6
   17fbc:	sub	ip, r3, r1
   17fc0:	ldr	r5, [sp, #180]	; 0xb4
   17fc4:	cmn	r6, #1
   17fc8:	clz	lr, ip
   17fcc:	movwgt	r2, #1
   17fd0:	lsr	lr, lr, #5
   17fd4:	subs	r2, r3, r2
   17fd8:	movwne	r2, #1
   17fdc:	cmp	r3, r1
   17fe0:	movwne	ip, #1
   17fe4:	and	r1, ip, r2
   17fe8:	ands	r2, r0, #1
   17fec:	mov	r0, r7
   17ff0:	ldr	r7, [sp, #184]	; 0xb8
   17ff4:	ldr	r2, [sp, #72]	; 0x48
   17ff8:	andeq	r1, lr, r9
   17ffc:	moveq	r6, r8
   18000:	orr	r1, r2, r1
   18004:	eor	r2, r1, #1
   18008:	ldr	r1, [sp, #76]	; 0x4c
   1800c:	moveq	r0, r1
   18010:	ldr	r9, [sp, #192]	; 0xc0
   18014:	adds	r1, r0, #1440	; 0x5a0
   18018:	adc	r3, r6, #0
   1801c:	cmp	r2, #0
   18020:	beq	18418 <__snprintf_chk@plt+0x6ea8>
   18024:	rsbs	r1, r1, #2880	; 0xb40
   18028:	ldr	r8, [sp, #176]	; 0xb0
   1802c:	ldr	lr, [sp, #188]	; 0xbc
   18030:	ldr	ip, [sp, #196]	; 0xc4
   18034:	ldr	r2, [sp, #204]	; 0xcc
   18038:	mov	r6, r0
   1803c:	mov	r0, #1
   18040:	rscs	r1, r3, #0
   18044:	ldr	r3, [sp, #200]	; 0xc8
   18048:	bcc	18424 <__snprintf_chk@plt+0x6eb4>
   1804c:	rsb	r0, r6, r6, lsl #4
   18050:	lsl	r0, r0, #2
   18054:	str	r0, [r4, #24]
   18058:	b	170a4 <__snprintf_chk@plt+0x5b34>
   1805c:	mov	r0, #1
   18060:	ldr	r1, [sp, #80]	; 0x50
   18064:	strb	r0, [r4, #180]	; 0xb4
   18068:	ldr	r0, [sp, #108]	; 0x6c
   1806c:	vst1.64	{d16-d17}, [r0]
   18070:	ldr	r0, [sp, #100]	; 0x64
   18074:	stm	r0, {r1, r6}
   18078:	b	17948 <__snprintf_chk@plt+0x63d8>
   1807c:	mov	r0, #1
   18080:	mov	r6, r1
   18084:	ldr	r1, [sp, #80]	; 0x50
   18088:	strb	r0, [r4, #180]	; 0xb4
   1808c:	ldr	r0, [sp, #108]	; 0x6c
   18090:	vst1.64	{d16-d17}, [r0]
   18094:	ldr	r0, [sp, #100]	; 0x64
   18098:	stm	r0, {r1, r6}
   1809c:	b	170a4 <__snprintf_chk@plt+0x5b34>
   180a0:	mov	r9, r1
   180a4:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180a8:	mov	r9, r7
   180ac:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180b0:	ldr	r9, [sp, #220]	; 0xdc
   180b4:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180b8:	mov	r9, r5
   180bc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180c0:	movw	r0, #12520	; 0x30e8
   180c4:	movt	r0, #2
   180c8:	b	15104 <__snprintf_chk@plt+0x3b94>
   180cc:	movw	r0, #12520	; 0x30e8
   180d0:	movt	r0, #2
   180d4:	add	r9, r0, #24
   180d8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180dc:	movw	r0, #12520	; 0x30e8
   180e0:	movt	r0, #2
   180e4:	add	r9, r0, #36	; 0x24
   180e8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180ec:	movw	r0, #12520	; 0x30e8
   180f0:	movt	r0, #2
   180f4:	add	r9, r0, #48	; 0x30
   180f8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   180fc:	movw	r0, #12520	; 0x30e8
   18100:	movt	r0, #2
   18104:	add	r9, r0, #60	; 0x3c
   18108:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1810c:	movw	r0, #12520	; 0x30e8
   18110:	movt	r0, #2
   18114:	add	r9, r0, #72	; 0x48
   18118:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1811c:	movw	r0, #12520	; 0x30e8
   18120:	movt	r0, #2
   18124:	add	r9, r0, #84	; 0x54
   18128:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1812c:	movw	r0, #12520	; 0x30e8
   18130:	movt	r0, #2
   18134:	add	r9, r0, #96	; 0x60
   18138:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1813c:	movw	r0, #12520	; 0x30e8
   18140:	movt	r0, #2
   18144:	add	r9, r0, #108	; 0x6c
   18148:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1814c:	movw	r0, #12520	; 0x30e8
   18150:	movt	r0, #2
   18154:	add	r9, r0, #120	; 0x78
   18158:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1815c:	movw	r0, #12520	; 0x30e8
   18160:	movt	r0, #2
   18164:	add	r9, r0, #132	; 0x84
   18168:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1816c:	movw	r0, #12520	; 0x30e8
   18170:	movt	r0, #2
   18174:	add	r9, r0, #144	; 0x90
   18178:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1817c:	movw	r0, #12520	; 0x30e8
   18180:	movt	r0, #2
   18184:	add	r9, r0, #156	; 0x9c
   18188:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1818c:	movw	r0, #12520	; 0x30e8
   18190:	movt	r0, #2
   18194:	add	r9, r0, #168	; 0xa8
   18198:	b	151d0 <__snprintf_chk@plt+0x3c60>
   1819c:	movw	r0, #12520	; 0x30e8
   181a0:	movt	r0, #2
   181a4:	add	r9, r0, #180	; 0xb4
   181a8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   181ac:	movw	r0, #12520	; 0x30e8
   181b0:	movt	r0, #2
   181b4:	add	r9, r0, #192	; 0xc0
   181b8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   181bc:	movw	r0, #12520	; 0x30e8
   181c0:	movt	r0, #2
   181c4:	add	r9, r0, #204	; 0xcc
   181c8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   181cc:	movw	r0, #12520	; 0x30e8
   181d0:	movt	r0, #2
   181d4:	add	r9, r0, #216	; 0xd8
   181d8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   181dc:	movw	r0, #12520	; 0x30e8
   181e0:	movt	r0, #2
   181e4:	add	r9, r0, #228	; 0xe4
   181e8:	b	151d0 <__snprintf_chk@plt+0x3c60>
   181ec:	cmp	r1, #0
   181f0:	beq	18270 <__snprintf_chk@plt+0x6d00>
   181f4:	ldr	r0, [sp, #88]	; 0x58
   181f8:	cmp	r1, #46	; 0x2e
   181fc:	sub	r2, fp, #72	; 0x48
   18200:	sub	r1, r1, #46	; 0x2e
   18204:	clz	r1, r1
   18208:	lsr	r1, r1, #5
   1820c:	moveq	r0, r2
   18210:	ldrb	r2, [fp, #-71]	; 0xffffffb9
   18214:	cmp	r2, #0
   18218:	strb	r2, [r0]
   1821c:	beq	18250 <__snprintf_chk@plt+0x6ce0>
   18220:	ldr	r2, [sp, #88]	; 0x58
   18224:	ldrb	r3, [r2]
   18228:	ldrb	r6, [r2, #1]!
   1822c:	cmp	r3, #46	; 0x2e
   18230:	sub	r3, r3, #46	; 0x2e
   18234:	clz	r3, r3
   18238:	addne	r0, r0, #1
   1823c:	cmp	r6, #0
   18240:	lsr	r3, r3, #5
   18244:	strb	r6, [r0]
   18248:	orr	r1, r1, r3
   1824c:	bne	18224 <__snprintf_chk@plt+0x6cb4>
   18250:	tst	r1, #1
   18254:	beq	18270 <__snprintf_chk@plt+0x6d00>
   18258:	mov	r0, r4
   1825c:	sub	r1, fp, #72	; 0x48
   18260:	bl	1bca0 <__snprintf_chk@plt+0xa730>
   18264:	mov	r9, r0
   18268:	cmp	r0, #0
   1826c:	bne	151d0 <__snprintf_chk@plt+0x3c60>
   18270:	ldrb	r0, [r4, #181]	; 0xb5
   18274:	mov	r6, #63	; 0x3f
   18278:	cmp	r0, #0
   1827c:	beq	151f0 <__snprintf_chk@plt+0x3c80>
   18280:	movw	r1, #14152	; 0x3748
   18284:	mov	r0, #0
   18288:	mov	r2, #5
   1828c:	movt	r1, #2
   18290:	bl	112e8 <dcgettext@plt>
   18294:	sub	r1, fp, #72	; 0x48
   18298:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1829c:	b	151f0 <__snprintf_chk@plt+0x3c80>
   182a0:	movw	r0, #12772	; 0x31e4
   182a4:	movt	r0, #2
   182a8:	add	r9, r0, #24
   182ac:	b	151d0 <__snprintf_chk@plt+0x3c60>
   182b0:	movw	r0, #12772	; 0x31e4
   182b4:	movt	r0, #2
   182b8:	add	r9, r0, #36	; 0x24
   182bc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   182c0:	movw	r0, #12772	; 0x31e4
   182c4:	movt	r0, #2
   182c8:	add	r9, r0, #48	; 0x30
   182cc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   182d0:	movw	r0, #12772	; 0x31e4
   182d4:	movt	r0, #2
   182d8:	add	r9, r0, #60	; 0x3c
   182dc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   182e0:	movw	r0, #12772	; 0x31e4
   182e4:	movt	r0, #2
   182e8:	add	r9, r0, #72	; 0x48
   182ec:	b	151d0 <__snprintf_chk@plt+0x3c60>
   182f0:	movw	r0, #12772	; 0x31e4
   182f4:	movt	r0, #2
   182f8:	add	r9, r0, #84	; 0x54
   182fc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18300:	movw	r0, #12772	; 0x31e4
   18304:	movt	r0, #2
   18308:	add	r9, r0, #96	; 0x60
   1830c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18310:	movw	r0, #12772	; 0x31e4
   18314:	movt	r0, #2
   18318:	add	r9, r0, #108	; 0x6c
   1831c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18320:	movw	r0, #12772	; 0x31e4
   18324:	movt	r0, #2
   18328:	add	r9, r0, #120	; 0x78
   1832c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18330:	movw	r0, #12772	; 0x31e4
   18334:	movt	r0, #2
   18338:	add	r9, r0, #132	; 0x84
   1833c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18340:	movw	r0, #12772	; 0x31e4
   18344:	movt	r0, #2
   18348:	add	r9, r0, #144	; 0x90
   1834c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18350:	movw	r0, #12772	; 0x31e4
   18354:	movt	r0, #2
   18358:	add	r9, r0, #156	; 0x9c
   1835c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18360:	movw	r0, #12772	; 0x31e4
   18364:	movt	r0, #2
   18368:	add	r9, r0, #168	; 0xa8
   1836c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18370:	movw	r0, #12772	; 0x31e4
   18374:	movt	r0, #2
   18378:	add	r9, r0, #180	; 0xb4
   1837c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18380:	movw	r0, #12772	; 0x31e4
   18384:	movt	r0, #2
   18388:	add	r9, r0, #192	; 0xc0
   1838c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18390:	movw	r0, #12772	; 0x31e4
   18394:	movt	r0, #2
   18398:	add	r9, r0, #204	; 0xcc
   1839c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183a0:	movw	r0, #12772	; 0x31e4
   183a4:	movt	r0, #2
   183a8:	add	r9, r0, #216	; 0xd8
   183ac:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183b0:	movw	r0, #12772	; 0x31e4
   183b4:	movt	r0, #2
   183b8:	add	r9, r0, #228	; 0xe4
   183bc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183c0:	movw	r0, #12772	; 0x31e4
   183c4:	movt	r0, #2
   183c8:	add	r9, r0, #240	; 0xf0
   183cc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183d0:	movw	r0, #12772	; 0x31e4
   183d4:	movt	r0, #2
   183d8:	add	r9, r0, #252	; 0xfc
   183dc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183e0:	movw	r0, #12772	; 0x31e4
   183e4:	movt	r0, #2
   183e8:	add	r9, r0, #264	; 0x108
   183ec:	b	151d0 <__snprintf_chk@plt+0x3c60>
   183f0:	movw	r0, #12772	; 0x31e4
   183f4:	movt	r0, #2
   183f8:	add	r9, r0, #276	; 0x114
   183fc:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18400:	movw	r0, #12772	; 0x31e4
   18404:	movt	r0, #2
   18408:	add	r9, r0, #288	; 0x120
   1840c:	b	151d0 <__snprintf_chk@plt+0x3c60>
   18410:	mov	r0, #0
   18414:	b	18424 <__snprintf_chk@plt+0x6eb4>
   18418:	mov	r0, #1
   1841c:	b	18424 <__snprintf_chk@plt+0x6eb4>
   18420:	mov	r0, #2
   18424:	sub	sp, fp, #48	; 0x30
   18428:	vpop	{d8-d9}
   1842c:	add	sp, sp, #4
   18430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18434:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18438:	add	fp, sp, #24
   1843c:	sub	sp, sp, #128	; 0x80
   18440:	mov	r5, r0
   18444:	ldrb	r0, [r1, #181]	; 0xb5
   18448:	cmp	r0, #0
   1844c:	bne	18458 <__snprintf_chk@plt+0x6ee8>
   18450:	sub	sp, fp, #24
   18454:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18458:	mov	r4, r1
   1845c:	movw	r1, #13898	; 0x364a
   18460:	mov	r0, #0
   18464:	mov	r2, #5
   18468:	mov	r7, #0
   1846c:	movt	r1, #2
   18470:	bl	112e8 <dcgettext@plt>
   18474:	mov	r1, r5
   18478:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1847c:	ldr	r0, [r4, #156]	; 0x9c
   18480:	cmp	r0, #0
   18484:	beq	184e0 <__snprintf_chk@plt+0x6f70>
   18488:	ldrb	r0, [r4, #182]	; 0xb6
   1848c:	cmp	r0, #0
   18490:	bne	184e0 <__snprintf_chk@plt+0x6f70>
   18494:	movw	r0, #20880	; 0x5190
   18498:	ldrd	r2, [r4, #40]	; 0x28
   1849c:	ldr	r1, [r4, #56]	; 0x38
   184a0:	ldr	r7, [r4, #60]	; 0x3c
   184a4:	ldr	r6, [r4, #64]	; 0x40
   184a8:	ldr	r5, [r4, #68]	; 0x44
   184ac:	movt	r0, #3
   184b0:	ldr	r0, [r0]
   184b4:	stm	sp, {r2, r3}
   184b8:	movw	r2, #13915	; 0x365b
   184bc:	str	r1, [sp, #8]
   184c0:	mov	r1, #1
   184c4:	str	r7, [sp, #12]
   184c8:	str	r6, [sp, #16]
   184cc:	str	r5, [sp, #20]
   184d0:	mov	r7, #1
   184d4:	movt	r2, #2
   184d8:	bl	114a4 <__fprintf_chk@plt>
   184dc:	strb	r7, [r4, #182]	; 0xb6
   184e0:	ldrb	r0, [r4, #180]	; 0xb4
   184e4:	ldrb	r1, [r4, #187]	; 0xbb
   184e8:	cmp	r0, r1
   184ec:	beq	18550 <__snprintf_chk@plt+0x6fe0>
   184f0:	cmp	r7, #0
   184f4:	beq	1850c <__snprintf_chk@plt+0x6f9c>
   184f8:	movw	r0, #20880	; 0x5190
   184fc:	movt	r0, #3
   18500:	ldr	r1, [r0]
   18504:	mov	r0, #32
   18508:	bl	11504 <fputc@plt>
   1850c:	movw	r0, #20880	; 0x5190
   18510:	movw	r1, #13944	; 0x3678
   18514:	mov	r2, #5
   18518:	movt	r0, #3
   1851c:	movt	r1, #2
   18520:	ldr	r5, [r0]
   18524:	mov	r0, #0
   18528:	bl	112e8 <dcgettext@plt>
   1852c:	mov	r2, r0
   18530:	ldrd	r0, [r4, #40]	; 0x28
   18534:	mov	r7, #1
   18538:	stm	sp, {r0, r1}
   1853c:	mov	r0, r5
   18540:	mov	r1, #1
   18544:	bl	114a4 <__fprintf_chk@plt>
   18548:	ldrb	r0, [r4, #180]	; 0xb4
   1854c:	strb	r0, [r4, #187]	; 0xbb
   18550:	ldr	r0, [r4, #172]	; 0xac
   18554:	cmp	r0, #0
   18558:	beq	185fc <__snprintf_chk@plt+0x708c>
   1855c:	ldrb	r0, [r4, #185]	; 0xb9
   18560:	cmp	r0, #0
   18564:	bne	185fc <__snprintf_chk@plt+0x708c>
   18568:	movw	r8, #20880	; 0x5190
   1856c:	add	r6, r4, #76	; 0x4c
   18570:	ldr	ip, [r4, #72]	; 0x48
   18574:	movt	r8, #3
   18578:	ldr	r0, [r8]
   1857c:	ldm	r6, {r2, r3, r6}
   18580:	ldr	r5, [r4, #88]	; 0x58
   18584:	str	ip, [sp]
   18588:	stmib	sp, {r2, r3, r6}
   1858c:	movw	r2, #13957	; 0x3685
   18590:	asr	r1, r5, #31
   18594:	str	r5, [sp, #16]
   18598:	str	r1, [sp, #20]
   1859c:	eor	r1, r7, #1
   185a0:	movt	r2, #2
   185a4:	add	r2, r2, r1
   185a8:	mov	r1, #1
   185ac:	bl	114a4 <__fprintf_chk@plt>
   185b0:	ldr	r3, [r4, #92]	; 0x5c
   185b4:	cmp	r3, #0
   185b8:	beq	185d0 <__snprintf_chk@plt+0x7060>
   185bc:	ldr	r0, [r8]
   185c0:	movw	r2, #13979	; 0x369b
   185c4:	mov	r1, #1
   185c8:	movt	r2, #2
   185cc:	bl	114a4 <__fprintf_chk@plt>
   185d0:	ldr	r0, [r4, #28]
   185d4:	cmp	r0, #1
   185d8:	bne	185f4 <__snprintf_chk@plt+0x7084>
   185dc:	ldr	r3, [r8]
   185e0:	movw	r0, #13985	; 0x36a1
   185e4:	mov	r1, #2
   185e8:	mov	r2, #1
   185ec:	movt	r0, #2
   185f0:	bl	11330 <fwrite@plt>
   185f4:	mov	r7, #1
   185f8:	strb	r7, [r4, #185]	; 0xb9
   185fc:	ldr	r0, [r4, #160]	; 0xa0
   18600:	cmp	r0, #0
   18604:	beq	18688 <__snprintf_chk@plt+0x7118>
   18608:	ldrb	r0, [r4, #183]	; 0xb7
   1860c:	cmp	r0, #0
   18610:	bne	18688 <__snprintf_chk@plt+0x7118>
   18614:	cmp	r7, #0
   18618:	beq	18630 <__snprintf_chk@plt+0x70c0>
   1861c:	movw	r0, #20880	; 0x5190
   18620:	movt	r0, #3
   18624:	ldr	r1, [r0]
   18628:	mov	r0, #32
   1862c:	bl	11504 <fputc@plt>
   18630:	movw	r0, #20880	; 0x5190
   18634:	movw	r1, #13988	; 0x36a4
   18638:	mov	r2, #5
   1863c:	movt	r0, #3
   18640:	movt	r1, #2
   18644:	ldr	r5, [r0]
   18648:	mov	r0, #0
   1864c:	bl	112e8 <dcgettext@plt>
   18650:	mov	r6, r0
   18654:	add	r1, sp, #28
   18658:	mov	r0, r4
   1865c:	bl	1bba8 <__snprintf_chk@plt+0xa638>
   18660:	add	r2, r4, #8
   18664:	mov	r3, r0
   18668:	mov	r7, #1
   1866c:	ldm	r2, {r0, r1, r2}
   18670:	stm	sp, {r0, r1, r2}
   18674:	mov	r0, r5
   18678:	mov	r1, #1
   1867c:	mov	r2, r6
   18680:	bl	114a4 <__fprintf_chk@plt>
   18684:	strb	r7, [r4, #183]	; 0xb7
   18688:	ldr	r0, [r4, #164]	; 0xa4
   1868c:	cmp	r0, #0
   18690:	beq	186f0 <__snprintf_chk@plt+0x7180>
   18694:	ldrb	r0, [r4, #184]	; 0xb8
   18698:	cmp	r0, #0
   1869c:	bne	186f0 <__snprintf_chk@plt+0x7180>
   186a0:	ldr	r0, [r4, #168]	; 0xa8
   186a4:	movw	r1, #8955	; 0x22fb
   186a8:	movw	r2, #14032	; 0x36d0
   186ac:	ldr	r3, [r4, #20]
   186b0:	movt	r1, #2
   186b4:	movt	r2, #2
   186b8:	cmp	r0, #0
   186bc:	movw	r0, #20880	; 0x5190
   186c0:	movt	r0, #3
   186c4:	moveq	r2, r1
   186c8:	eor	r1, r7, #1
   186cc:	mov	r7, #1
   186d0:	ldr	r0, [r0]
   186d4:	str	r2, [sp]
   186d8:	movw	r2, #14020	; 0x36c4
   186dc:	movt	r2, #2
   186e0:	add	r2, r2, r1
   186e4:	mov	r1, #1
   186e8:	bl	114a4 <__fprintf_chk@plt>
   186ec:	strb	r7, [r4, #184]	; 0xb8
   186f0:	ldr	r0, [r4, #176]	; 0xb0
   186f4:	cmp	r0, #0
   186f8:	beq	1884c <__snprintf_chk@plt+0x72dc>
   186fc:	ldrb	r0, [r4, #186]	; 0xba
   18700:	cmp	r0, #0
   18704:	bne	1884c <__snprintf_chk@plt+0x72dc>
   18708:	ldr	r5, [r4, #24]
   1870c:	mov	r0, #43	; 0x2b
   18710:	movw	r1, #20880	; 0x5190
   18714:	movw	r3, #14068	; 0x36f4
   18718:	add	r9, sp, #28
   1871c:	mov	r2, #27
   18720:	movt	r1, #3
   18724:	movt	r3, #2
   18728:	ldr	r8, [r1]
   1872c:	cmp	r5, #0
   18730:	movwlt	r0, #45	; 0x2d
   18734:	str	r0, [sp]
   18738:	movw	r0, #46021	; 0xb3c5
   1873c:	movt	r0, #37282	; 0x91a2
   18740:	smmla	r0, r5, r0, r5
   18744:	asr	r1, r0, #11
   18748:	add	r6, r1, r0, lsr #31
   1874c:	mov	r1, #1
   18750:	cmp	r6, #0
   18754:	mov	r0, r6
   18758:	rsbmi	r0, r6, #0
   1875c:	str	r0, [sp, #4]
   18760:	mov	r0, r9
   18764:	bl	11450 <__sprintf_chk@plt>
   18768:	mov	r1, #3600	; 0xe10
   1876c:	eor	r2, r7, #1
   18770:	movw	r7, #14037	; 0x36d5
   18774:	mls	r3, r6, r1, r5
   18778:	movt	r7, #2
   1877c:	cmp	r3, #0
   18780:	mov	r1, r3
   18784:	add	r2, r7, r2
   18788:	rsbmi	r1, r3, #0
   1878c:	cmp	r3, #0
   18790:	beq	18834 <__snprintf_chk@plt+0x72c4>
   18794:	movw	r7, #33205	; 0x81b5
   18798:	mov	lr, #48	; 0x30
   1879c:	add	r0, r9, r0
   187a0:	mov	ip, #58	; 0x3a
   187a4:	movw	r9, #52429	; 0xcccd
   187a8:	movt	r7, #6990	; 0x1b4e
   187ac:	strb	ip, [r0]
   187b0:	movt	r9, #52428	; 0xcccc
   187b4:	umull	r7, r6, r1, r7
   187b8:	add	r6, lr, r6, lsr #6
   187bc:	strb	r6, [r0, #1]
   187c0:	movw	r6, #34953	; 0x8889
   187c4:	movt	r6, #34952	; 0x8888
   187c8:	umull	r6, r5, r1, r6
   187cc:	lsr	r3, r5, #5
   187d0:	umull	r7, r6, r3, r9
   187d4:	lsr	r6, r6, #3
   187d8:	add	r6, r6, r6, lsl #2
   187dc:	sub	r6, r3, r6, lsl #1
   187e0:	lsl	r3, r3, #4
   187e4:	sub	r3, r3, r5, lsr #5
   187e8:	orr	r6, r6, #48	; 0x30
   187ec:	sub	r1, r1, r3, lsl #2
   187f0:	strb	r6, [r0, #2]
   187f4:	cmp	r1, #0
   187f8:	bne	18804 <__snprintf_chk@plt+0x7294>
   187fc:	add	r0, r0, #3
   18800:	b	1882c <__snprintf_chk@plt+0x72bc>
   18804:	umull	r3, r7, r1, r9
   18808:	strb	ip, [r0, #3]
   1880c:	orr	r3, lr, r7, lsr #3
   18810:	strb	r3, [r0, #4]
   18814:	lsr	r3, r7, #3
   18818:	add	r3, r3, r3, lsl #2
   1881c:	sub	r1, r1, r3, lsl #1
   18820:	orr	r1, r1, #48	; 0x30
   18824:	strb	r1, [r0, #5]
   18828:	add	r0, r0, #6
   1882c:	mov	r1, #0
   18830:	strb	r1, [r0]
   18834:	add	r3, sp, #28
   18838:	mov	r0, r8
   1883c:	mov	r1, #1
   18840:	mov	r7, #1
   18844:	bl	114a4 <__fprintf_chk@plt>
   18848:	strb	r7, [r4, #186]	; 0xba
   1884c:	ldrb	r0, [r4, #152]	; 0x98
   18850:	cmp	r0, #0
   18854:	beq	188b4 <__snprintf_chk@plt+0x7344>
   18858:	ldr	r5, [r4, #88]	; 0x58
   1885c:	cmp	r7, #0
   18860:	beq	18878 <__snprintf_chk@plt+0x7308>
   18864:	movw	r0, #20880	; 0x5190
   18868:	movt	r0, #3
   1886c:	ldr	r1, [r0]
   18870:	mov	r0, #32
   18874:	bl	11504 <fputc@plt>
   18878:	movw	r0, #20880	; 0x5190
   1887c:	movw	r1, #14044	; 0x36dc
   18880:	mov	r2, #5
   18884:	movt	r0, #3
   18888:	movt	r1, #2
   1888c:	ldr	r4, [r0]
   18890:	mov	r0, #0
   18894:	bl	112e8 <dcgettext@plt>
   18898:	mov	r2, r0
   1889c:	asr	r0, r5, #31
   188a0:	mov	r1, #1
   188a4:	str	r5, [sp]
   188a8:	str	r0, [sp, #4]
   188ac:	mov	r0, r4
   188b0:	bl	114a4 <__fprintf_chk@plt>
   188b4:	movw	r0, #20880	; 0x5190
   188b8:	movt	r0, #3
   188bc:	ldr	r1, [r0]
   188c0:	mov	r0, #10
   188c4:	bl	11504 <fputc@plt>
   188c8:	sub	sp, fp, #24
   188cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   188d0:	push	{r4, r5, r6, sl, fp, lr}
   188d4:	add	fp, sp, #16
   188d8:	sub	sp, sp, #16
   188dc:	mov	r5, r0
   188e0:	ldrb	r0, [r1, #181]	; 0xb5
   188e4:	cmp	r0, #0
   188e8:	subeq	sp, fp, #16
   188ec:	popeq	{r4, r5, r6, sl, fp, pc}
   188f0:	mov	r4, r1
   188f4:	movw	r1, #13898	; 0x364a
   188f8:	mov	r0, #0
   188fc:	mov	r2, #5
   18900:	mov	r6, #0
   18904:	movt	r1, #2
   18908:	bl	112e8 <dcgettext@plt>
   1890c:	mov	r1, r5
   18910:	bl	18b98 <__snprintf_chk@plt+0x7628>
   18914:	ldr	r2, [r4, #96]	; 0x60
   18918:	ldr	r1, [r4, #100]	; 0x64
   1891c:	orrs	r0, r2, r1
   18920:	beq	1896c <__snprintf_chk@plt+0x73fc>
   18924:	movw	r0, #20880	; 0x5190
   18928:	movw	r3, #14091	; 0x370b
   1892c:	mov	r5, #1
   18930:	movt	r0, #3
   18934:	movt	r3, #2
   18938:	ldr	r0, [r0]
   1893c:	str	r2, [sp]
   18940:	stmib	sp, {r1, r3}
   18944:	movw	r1, #14135	; 0x3737
   18948:	movt	r1, #2
   1894c:	add	r2, r1, #1
   18950:	mov	r1, #1
   18954:	bl	114a4 <__fprintf_chk@plt>
   18958:	ldr	r2, [r4, #104]	; 0x68
   1895c:	ldr	r1, [r4, #108]	; 0x6c
   18960:	orrs	r0, r2, r1
   18964:	bne	18980 <__snprintf_chk@plt+0x7410>
   18968:	b	189b4 <__snprintf_chk@plt+0x7444>
   1896c:	ldr	r2, [r4, #104]	; 0x68
   18970:	ldr	r1, [r4, #108]	; 0x6c
   18974:	mov	r6, #1
   18978:	orrs	r0, r2, r1
   1897c:	beq	18b34 <__snprintf_chk@plt+0x75c4>
   18980:	movw	r0, #20880	; 0x5190
   18984:	movw	r3, #14099	; 0x3713
   18988:	mov	r5, #1
   1898c:	movt	r0, #3
   18990:	movt	r3, #2
   18994:	ldr	r0, [r0]
   18998:	str	r2, [sp]
   1899c:	stmib	sp, {r1, r3}
   189a0:	movw	r1, #14135	; 0x3737
   189a4:	movt	r1, #2
   189a8:	add	r2, r1, r6
   189ac:	mov	r1, #1
   189b0:	bl	114a4 <__fprintf_chk@plt>
   189b4:	ldr	r2, [r4, #112]	; 0x70
   189b8:	ldr	r1, [r4, #116]	; 0x74
   189bc:	orrs	r0, r2, r1
   189c0:	beq	189fc <__snprintf_chk@plt+0x748c>
   189c4:	movw	r0, #20880	; 0x5190
   189c8:	movw	r3, #14108	; 0x371c
   189cc:	movt	r0, #3
   189d0:	movt	r3, #2
   189d4:	ldr	r0, [r0]
   189d8:	str	r2, [sp]
   189dc:	movw	r2, #14135	; 0x3737
   189e0:	stmib	sp, {r1, r3}
   189e4:	eor	r1, r5, #1
   189e8:	mov	r5, #1
   189ec:	movt	r2, #2
   189f0:	add	r2, r2, r1
   189f4:	mov	r1, #1
   189f8:	bl	114a4 <__fprintf_chk@plt>
   189fc:	ldr	r2, [r4, #120]	; 0x78
   18a00:	ldr	r1, [r4, #124]	; 0x7c
   18a04:	orrs	r0, r2, r1
   18a08:	beq	18a44 <__snprintf_chk@plt+0x74d4>
   18a0c:	movw	r0, #20880	; 0x5190
   18a10:	movw	r3, #14115	; 0x3723
   18a14:	movt	r0, #3
   18a18:	movt	r3, #2
   18a1c:	ldr	r0, [r0]
   18a20:	str	r2, [sp]
   18a24:	movw	r2, #14135	; 0x3737
   18a28:	stmib	sp, {r1, r3}
   18a2c:	eor	r1, r5, #1
   18a30:	mov	r5, #1
   18a34:	movt	r2, #2
   18a38:	add	r2, r2, r1
   18a3c:	mov	r1, #1
   18a40:	bl	114a4 <__fprintf_chk@plt>
   18a44:	ldr	r2, [r4, #128]	; 0x80
   18a48:	ldr	r1, [r4, #132]	; 0x84
   18a4c:	orrs	r0, r2, r1
   18a50:	beq	18a8c <__snprintf_chk@plt+0x751c>
   18a54:	movw	r0, #20880	; 0x5190
   18a58:	movw	r3, #9915	; 0x26bb
   18a5c:	movt	r0, #3
   18a60:	movt	r3, #2
   18a64:	ldr	r0, [r0]
   18a68:	str	r2, [sp]
   18a6c:	movw	r2, #14135	; 0x3737
   18a70:	stmib	sp, {r1, r3}
   18a74:	eor	r1, r5, #1
   18a78:	mov	r5, #1
   18a7c:	movt	r2, #2
   18a80:	add	r2, r2, r1
   18a84:	mov	r1, #1
   18a88:	bl	114a4 <__fprintf_chk@plt>
   18a8c:	ldr	r2, [r4, #136]	; 0x88
   18a90:	ldr	r1, [r4, #140]	; 0x8c
   18a94:	orrs	r0, r2, r1
   18a98:	beq	18ad4 <__snprintf_chk@plt+0x7564>
   18a9c:	movw	r0, #20880	; 0x5190
   18aa0:	movw	r3, #13718	; 0x3596
   18aa4:	movt	r0, #3
   18aa8:	movt	r3, #2
   18aac:	ldr	r0, [r0]
   18ab0:	str	r2, [sp]
   18ab4:	movw	r2, #14135	; 0x3737
   18ab8:	stmib	sp, {r1, r3}
   18abc:	eor	r1, r5, #1
   18ac0:	mov	r5, #1
   18ac4:	movt	r2, #2
   18ac8:	add	r2, r2, r1
   18acc:	mov	r1, #1
   18ad0:	bl	114a4 <__fprintf_chk@plt>
   18ad4:	ldr	r1, [r4, #144]	; 0x90
   18ad8:	cmp	r1, #0
   18adc:	beq	18b18 <__snprintf_chk@plt+0x75a8>
   18ae0:	movw	r0, #20880	; 0x5190
   18ae4:	movw	r2, #14123	; 0x372b
   18ae8:	asr	r3, r1, #31
   18aec:	movt	r0, #3
   18af0:	movt	r2, #2
   18af4:	ldr	r0, [r0]
   18af8:	stm	sp, {r1, r3}
   18afc:	str	r2, [sp, #8]
   18b00:	movw	r2, #14135	; 0x3737
   18b04:	eor	r1, r5, #1
   18b08:	movt	r2, #2
   18b0c:	add	r2, r2, r1
   18b10:	mov	r1, #1
   18b14:	bl	114a4 <__fprintf_chk@plt>
   18b18:	movw	r0, #20880	; 0x5190
   18b1c:	movt	r0, #3
   18b20:	ldr	r1, [r0]
   18b24:	mov	r0, #10
   18b28:	sub	sp, fp, #16
   18b2c:	pop	{r4, r5, r6, sl, fp, lr}
   18b30:	b	11504 <fputc@plt>
   18b34:	ldrd	r0, [r4, #112]	; 0x70
   18b38:	mov	r5, #0
   18b3c:	orrs	r0, r0, r1
   18b40:	ldrdeq	r0, [r4, #120]	; 0x78
   18b44:	orrseq	r0, r0, r1
   18b48:	bne	189b4 <__snprintf_chk@plt+0x7444>
   18b4c:	ldrd	r0, [r4, #128]	; 0x80
   18b50:	orrs	r0, r0, r1
   18b54:	ldrdeq	r0, [r4, #136]	; 0x88
   18b58:	orrseq	r0, r0, r1
   18b5c:	bne	189b4 <__snprintf_chk@plt+0x7444>
   18b60:	ldr	r0, [r4, #144]	; 0x90
   18b64:	cmp	r0, #0
   18b68:	bne	189b4 <__snprintf_chk@plt+0x7444>
   18b6c:	movw	r1, #14075	; 0x36fb
   18b70:	mov	r0, #0
   18b74:	mov	r2, #5
   18b78:	movt	r1, #2
   18b7c:	bl	112e8 <dcgettext@plt>
   18b80:	movw	r1, #20880	; 0x5190
   18b84:	movt	r1, #3
   18b88:	ldr	r1, [r1]
   18b8c:	sub	sp, fp, #16
   18b90:	pop	{r4, r5, r6, sl, fp, lr}
   18b94:	b	1154c <fputs@plt>
   18b98:	sub	sp, sp, #12
   18b9c:	push	{r4, r5, fp, lr}
   18ba0:	add	fp, sp, #8
   18ba4:	sub	sp, sp, #4
   18ba8:	movw	r5, #20880	; 0x5190
   18bac:	mov	r4, r0
   18bb0:	add	r0, fp, #8
   18bb4:	stm	r0, {r1, r2, r3}
   18bb8:	movt	r5, #3
   18bbc:	movw	r0, #14145	; 0x3741
   18bc0:	mov	r1, #6
   18bc4:	mov	r2, #1
   18bc8:	ldr	r3, [r5]
   18bcc:	movt	r0, #2
   18bd0:	bl	11330 <fwrite@plt>
   18bd4:	ldr	r0, [r5]
   18bd8:	add	r3, fp, #8
   18bdc:	mov	r1, #1
   18be0:	mov	r2, r4
   18be4:	str	r3, [sp]
   18be8:	bl	113b4 <__vfprintf_chk@plt>
   18bec:	sub	sp, fp, #8
   18bf0:	pop	{r4, r5, fp, lr}
   18bf4:	add	sp, sp, #12
   18bf8:	bx	lr
   18bfc:	b	18c00 <__snprintf_chk@plt+0x7690>
   18c00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c04:	add	fp, sp, #28
   18c08:	sub	sp, sp, #908	; 0x38c
   18c0c:	mov	r6, r0
   18c10:	mov	r0, r1
   18c14:	str	r3, [sp, #88]	; 0x58
   18c18:	mov	r7, r2
   18c1c:	mov	r4, r1
   18c20:	bl	11420 <strlen@plt>
   18c24:	mov	r5, r0
   18c28:	cmp	r7, #0
   18c2c:	bne	18c3c <__snprintf_chk@plt+0x76cc>
   18c30:	sub	r7, fp, #456	; 0x1c8
   18c34:	mov	r0, r7
   18c38:	bl	148dc <__snprintf_chk@plt+0x336c>
   18c3c:	ldr	r0, [r7]
   18c40:	ldr	r2, [fp, #12]
   18c44:	add	r5, r4, r5
   18c48:	add	r4, r4, #4
   18c4c:	str	r0, [sp, #96]	; 0x60
   18c50:	ldr	r0, [r7, #4]
   18c54:	str	r0, [sp, #92]	; 0x5c
   18c58:	b	18c60 <__snprintf_chk@plt+0x76f0>
   18c5c:	add	r4, r4, #1
   18c60:	ldrb	r0, [r4, #-4]
   18c64:	sub	r1, r0, #9
   18c68:	cmp	r1, #5
   18c6c:	bcc	18c5c <__snprintf_chk@plt+0x76ec>
   18c70:	cmp	r0, #32
   18c74:	beq	18c5c <__snprintf_chk@plt+0x76ec>
   18c78:	add	r9, sp, #424	; 0x1a8
   18c7c:	vmov.i32	q8, #0	; 0x00000000
   18c80:	mov	r0, #52	; 0x34
   18c84:	sub	r8, r4, #4
   18c88:	str	r2, [sp, #72]	; 0x48
   18c8c:	mov	r2, #4
   18c90:	str	r6, [sp, #68]	; 0x44
   18c94:	mov	r1, r9
   18c98:	add	sl, r9, #16
   18c9c:	vst1.64	{d16-d17}, [r1], r0
   18ca0:	mov	r0, #0
   18ca4:	vst1.64	{d16-d17}, [sl]
   18ca8:	str	r0, [r1]
   18cac:	add	r1, r9, #32
   18cb0:	str	r0, [sp, #472]	; 0x1d8
   18cb4:	mov	r0, r8
   18cb8:	str	r1, [sp, #84]	; 0x54
   18cbc:	vst1.64	{d16-d17}, [r1]
   18cc0:	movw	r1, #14756	; 0x39a4
   18cc4:	movt	r1, #2
   18cc8:	bl	11558 <strncmp@plt>
   18ccc:	cmp	r0, #0
   18cd0:	str	r5, [sp, #76]	; 0x4c
   18cd4:	beq	18edc <__snprintf_chk@plt+0x796c>
   18cd8:	ldr	r6, [fp, #8]
   18cdc:	mov	r5, r6
   18ce0:	mov	r4, #0
   18ce4:	add	r2, sp, #380	; 0x17c
   18ce8:	mov	r0, r5
   18cec:	mov	r1, r7
   18cf0:	bl	1df84 <__snprintf_chk@plt+0xca14>
   18cf4:	cmp	r0, #0
   18cf8:	mov	r7, #0
   18cfc:	beq	19540 <__snprintf_chk@plt+0x7fd0>
   18d00:	ldr	r1, [sp, #88]	; 0x58
   18d04:	ldrb	r0, [r8]
   18d08:	str	r4, [sp, #80]	; 0x50
   18d0c:	add	r7, sp, #380	; 0x17c
   18d10:	vmov.i32	q12, #0	; 0x00000000
   18d14:	and	r1, r1, #1
   18d18:	cmp	r0, #0
   18d1c:	strb	r1, [sp, #325]	; 0x145
   18d20:	ldm	r7, {r1, r2, r3, r7}
   18d24:	ldr	r0, [sp, #396]	; 0x18c
   18d28:	str	r5, [sp, #88]	; 0x58
   18d2c:	ldr	r5, [sp, #400]	; 0x190
   18d30:	vld1.64	{d18-d19}, [sl]
   18d34:	str	r7, [sp, #208]	; 0xd0
   18d38:	str	r3, [sp, #216]	; 0xd8
   18d3c:	str	r2, [sp, #224]	; 0xe0
   18d40:	str	r1, [sp, #232]	; 0xe8
   18d44:	movw	r1, #9008	; 0x2330
   18d48:	add	r4, r0, #1
   18d4c:	movw	r0, #1900	; 0x76c
   18d50:	asr	r7, r7, #31
   18d54:	asr	r3, r3, #31
   18d58:	asr	r2, r2, #31
   18d5c:	movt	r1, #2
   18d60:	movne	r1, r8
   18d64:	adds	r6, r5, r0
   18d68:	mov	r0, #0
   18d6c:	str	r0, [sp, #192]	; 0xc0
   18d70:	str	r6, [sp, #184]	; 0xb8
   18d74:	str	r4, [sp, #200]	; 0xc8
   18d78:	str	r7, [sp, #212]	; 0xd4
   18d7c:	str	r3, [sp, #220]	; 0xdc
   18d80:	str	r2, [sp, #228]	; 0xe4
   18d84:	str	r1, [sp, #144]	; 0x90
   18d88:	asr	r1, r5, #31
   18d8c:	mov	r2, #48	; 0x30
   18d90:	add	r7, sp, #144	; 0x90
   18d94:	ldr	r5, [sp, #88]	; 0x58
   18d98:	vld1.64	{d16-d17}, [r9], r2
   18d9c:	adc	r1, r1, #0
   18da0:	ldr	r2, [sp, #84]	; 0x54
   18da4:	add	r8, r7, #96	; 0x60
   18da8:	str	r1, [sp, #188]	; 0xbc
   18dac:	asr	r1, r4, #31
   18db0:	ldr	r4, [sp, #96]	; 0x60
   18db4:	str	r1, [sp, #204]	; 0xcc
   18db8:	ldr	r1, [sp, #92]	; 0x5c
   18dbc:	vld1.64	{d20-d21}, [r2]
   18dc0:	add	r2, r7, #112	; 0x70
   18dc4:	vldr	d22, [r9]
   18dc8:	str	r1, [sp, #236]	; 0xec
   18dcc:	mov	r1, #2
   18dd0:	str	r1, [sp, #172]	; 0xac
   18dd4:	vst1.64	{d18-d19}, [r2]
   18dd8:	add	r2, r7, #128	; 0x80
   18ddc:	vst1.64	{d16-d17}, [r8]
   18de0:	ldr	r1, [sp, #412]	; 0x19c
   18de4:	vst1.64	{d20-d21}, [r2]
   18de8:	add	r2, r7, #165	; 0xa5
   18dec:	vst1.8	{d24-d25}, [r2]
   18df0:	add	r2, r7, #156	; 0x9c
   18df4:	vst1.32	{d24-d25}, [r2]
   18df8:	add	r2, sp, #296	; 0x128
   18dfc:	strh	r0, [r2]
   18e00:	vstr	d22, [sp, #288]	; 0x120
   18e04:	strh	r0, [r2, #34]	; 0x22
   18e08:	ldr	r2, [sp, #420]	; 0x1a4
   18e0c:	strb	r0, [sp, #332]	; 0x14c
   18e10:	str	r0, [sp, #326]	; 0x146
   18e14:	str	r1, [fp, #-144]	; 0xffffff70
   18e18:	str	r2, [sp, #336]	; 0x150
   18e1c:	movw	r2, #269	; 0x10d
   18e20:	str	r2, [sp, #340]	; 0x154
   18e24:	str	r1, [sp, #344]	; 0x158
   18e28:	str	r0, [sp, #348]	; 0x15c
   18e2c:	add	r0, r4, #42752	; 0xa700
   18e30:	add	r0, r0, #7733248	; 0x760000
   18e34:	cmp	r0, r4
   18e38:	str	r0, [fp, #-348]	; 0xfffffea4
   18e3c:	bvs	19024 <__snprintf_chk@plt+0x7ab4>
   18e40:	sub	r1, fp, #348	; 0x15c
   18e44:	sub	r2, fp, #132	; 0x84
   18e48:	mov	r0, r5
   18e4c:	bl	1df84 <__snprintf_chk@plt+0xca14>
   18e50:	cmp	r0, #0
   18e54:	ldrne	r0, [fp, #-92]	; 0xffffffa4
   18e58:	cmpne	r0, #0
   18e5c:	bne	18f50 <__snprintf_chk@plt+0x79e0>
   18e60:	add	r0, r4, #19968	; 0x4e00
   18e64:	add	r0, r0, #15532032	; 0xed0000
   18e68:	cmp	r0, r4
   18e6c:	str	r0, [fp, #-348]	; 0xfffffea4
   18e70:	bvs	19024 <__snprintf_chk@plt+0x7ab4>
   18e74:	sub	r1, fp, #348	; 0x15c
   18e78:	sub	r2, fp, #132	; 0x84
   18e7c:	mov	r0, r5
   18e80:	bl	1df84 <__snprintf_chk@plt+0xca14>
   18e84:	cmp	r0, #0
   18e88:	ldrne	r0, [fp, #-92]	; 0xffffffa4
   18e8c:	cmpne	r0, #0
   18e90:	bne	18ffc <__snprintf_chk@plt+0x7a8c>
   18e94:	movw	r0, #62720	; 0xf500
   18e98:	movt	r0, #355	; 0x163
   18e9c:	adds	r0, r4, r0
   18ea0:	str	r0, [fp, #-348]	; 0xfffffea4
   18ea4:	bvs	19024 <__snprintf_chk@plt+0x7ab4>
   18ea8:	sub	r1, fp, #348	; 0x15c
   18eac:	sub	r2, fp, #132	; 0x84
   18eb0:	mov	r0, r5
   18eb4:	bl	1df84 <__snprintf_chk@plt+0xca14>
   18eb8:	cmp	r0, #0
   18ebc:	ldrne	r0, [fp, #-92]	; 0xffffffa4
   18ec0:	cmpne	r0, #0
   18ec4:	beq	19024 <__snprintf_chk@plt+0x7ab4>
   18ec8:	ldr	r1, [fp, #-100]	; 0xffffff9c
   18ecc:	ldr	r2, [sp, #344]	; 0x158
   18ed0:	cmp	r1, r2
   18ed4:	bne	1900c <__snprintf_chk@plt+0x7a9c>
   18ed8:	b	19024 <__snprintf_chk@plt+0x7ab4>
   18edc:	ldr	r6, [fp, #8]
   18ee0:	mov	r0, #1
   18ee4:	mov	r1, r4
   18ee8:	b	18ef4 <__snprintf_chk@plt+0x7984>
   18eec:	add	r0, r0, #1
   18ef0:	add	r1, r1, #1
   18ef4:	ldrb	r2, [r1]
   18ef8:	cmp	r2, #92	; 0x5c
   18efc:	beq	18f14 <__snprintf_chk@plt+0x79a4>
   18f00:	cmp	r2, #0
   18f04:	beq	18cdc <__snprintf_chk@plt+0x776c>
   18f08:	cmp	r2, #34	; 0x22
   18f0c:	bne	18eec <__snprintf_chk@plt+0x797c>
   18f10:	b	18f28 <__snprintf_chk@plt+0x79b8>
   18f14:	ldrb	r2, [r1, #1]!
   18f18:	cmp	r2, #34	; 0x22
   18f1c:	cmpne	r2, #92	; 0x5c
   18f20:	beq	18eec <__snprintf_chk@plt+0x797c>
   18f24:	b	18cdc <__snprintf_chk@plt+0x776c>
   18f28:	cmp	r0, #101	; 0x65
   18f2c:	bcc	18f64 <__snprintf_chk@plt+0x79f4>
   18f30:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   18f34:	mov	r6, r0
   18f38:	cmp	r0, #0
   18f3c:	mov	r5, r0
   18f40:	bne	18f6c <__snprintf_chk@plt+0x79fc>
   18f44:	mov	r7, #0
   18f48:	mov	r4, #0
   18f4c:	b	19550 <__snprintf_chk@plt+0x7fe0>
   18f50:	ldr	r1, [fp, #-100]	; 0xffffff9c
   18f54:	ldr	r2, [sp, #344]	; 0x158
   18f58:	cmp	r1, r2
   18f5c:	beq	18e60 <__snprintf_chk@plt+0x78f0>
   18f60:	b	1900c <__snprintf_chk@plt+0x7a9c>
   18f64:	mov	r5, #0
   18f68:	sub	r6, fp, #448	; 0x1c0
   18f6c:	ldrb	r1, [r4]
   18f70:	mov	r0, r6
   18f74:	cmp	r1, #34	; 0x22
   18f78:	beq	18f9c <__snprintf_chk@plt+0x7a2c>
   18f7c:	uxtb	r1, r1
   18f80:	cmp	r1, #92	; 0x5c
   18f84:	addeq	r4, r4, #1
   18f88:	ldrb	r1, [r4]
   18f8c:	strb	r1, [r0], #1
   18f90:	ldrb	r1, [r4, #1]!
   18f94:	cmp	r1, #34	; 0x22
   18f98:	bne	18f7c <__snprintf_chk@plt+0x7a0c>
   18f9c:	mov	r1, #0
   18fa0:	strb	r1, [r0]
   18fa4:	mov	r0, r6
   18fa8:	bl	1ded0 <__snprintf_chk@plt+0xc960>
   18fac:	cmp	r0, #0
   18fb0:	beq	18ff0 <__snprintf_chk@plt+0x7a80>
   18fb4:	str	r6, [sp, #72]	; 0x48
   18fb8:	ldr	r6, [fp, #8]
   18fbc:	add	r8, r4, #1
   18fc0:	mov	r4, r5
   18fc4:	mov	r5, r0
   18fc8:	mov	r1, r0
   18fcc:	b	18fd4 <__snprintf_chk@plt+0x7a64>
   18fd0:	add	r8, r8, #1
   18fd4:	ldrb	r0, [r8]
   18fd8:	sub	r1, r0, #9
   18fdc:	cmp	r1, #5
   18fe0:	bcc	18fd0 <__snprintf_chk@plt+0x7a60>
   18fe4:	cmp	r0, #32
   18fe8:	beq	18fd0 <__snprintf_chk@plt+0x7a60>
   18fec:	b	18ce4 <__snprintf_chk@plt+0x7774>
   18ff0:	mov	r7, #0
   18ff4:	mov	r4, r5
   18ff8:	b	19550 <__snprintf_chk@plt+0x7fe0>
   18ffc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   19000:	ldr	r2, [sp, #344]	; 0x158
   19004:	cmp	r1, r2
   19008:	beq	18e94 <__snprintf_chk@plt+0x7924>
   1900c:	movw	r2, #269	; 0x10d
   19010:	str	r2, [sp, #352]	; 0x160
   19014:	str	r0, [sp, #348]	; 0x15c
   19018:	mov	r0, #0
   1901c:	str	r1, [sp, #356]	; 0x164
   19020:	str	r0, [sp, #360]	; 0x168
   19024:	ldr	r0, [sp, #336]	; 0x150
   19028:	ldr	r6, [fp, #8]
   1902c:	ldr	r4, [sp, #80]	; 0x50
   19030:	cmp	r0, #0
   19034:	ldrne	r1, [sp, #348]	; 0x15c
   19038:	cmpne	r1, #0
   1903c:	bne	19118 <__snprintf_chk@plt+0x7ba8>
   19040:	add	r0, sp, #144	; 0x90
   19044:	bl	14a58 <__snprintf_chk@plt+0x34e8>
   19048:	ldrb	r1, [sp, #325]	; 0x145
   1904c:	cmp	r0, #0
   19050:	beq	190a0 <__snprintf_chk@plt+0x7b30>
   19054:	cmp	r1, #0
   19058:	beq	1a4e8 <__snprintf_chk@plt+0x8f78>
   1905c:	ldr	r0, [sp, #144]	; 0x90
   19060:	ldr	r3, [sp, #76]	; 0x4c
   19064:	movw	r2, #14784	; 0x39c0
   19068:	movw	r1, #14761	; 0x39a9
   1906c:	mov	r7, #0
   19070:	movt	r2, #2
   19074:	movt	r1, #2
   19078:	cmp	r3, r0
   1907c:	mov	r0, #0
   19080:	movhi	r1, r2
   19084:	mov	r2, #5
   19088:	bl	112e8 <dcgettext@plt>
   1908c:	ldr	r1, [sp, #144]	; 0x90
   19090:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19094:	cmp	r5, r6
   19098:	bne	19548 <__snprintf_chk@plt+0x7fd8>
   1909c:	b	19550 <__snprintf_chk@plt+0x7fe0>
   190a0:	cmp	r1, #0
   190a4:	bne	194c4 <__snprintf_chk@plt+0x7f54>
   190a8:	ldrb	r0, [sp, #296]	; 0x128
   190ac:	cmp	r0, #0
   190b0:	beq	19138 <__snprintf_chk@plt+0x7bc8>
   190b4:	add	r0, r7, #88	; 0x58
   190b8:	ldr	r7, [sp, #68]	; 0x44
   190bc:	mov	r2, r6
   190c0:	ldrd	r0, [r0]
   190c4:	stm	r7, {r0, r1}
   190c8:	ldrb	r0, [sp, #325]	; 0x145
   190cc:	ldr	r6, [sp, #72]	; 0x48
   190d0:	cmp	r0, #0
   190d4:	beq	19200 <__snprintf_chk@plt+0x7c90>
   190d8:	cmp	r6, #0
   190dc:	beq	19290 <__snprintf_chk@plt+0x7d20>
   190e0:	movw	r1, #9005	; 0x232d
   190e4:	mov	r0, r6
   190e8:	movt	r1, #2
   190ec:	bl	11270 <strcmp@plt>
   190f0:	cmp	r0, #0
   190f4:	beq	192bc <__snprintf_chk@plt+0x7d4c>
   190f8:	movw	r1, #16542	; 0x409e
   190fc:	mov	r0, #0
   19100:	mov	r2, #5
   19104:	movt	r1, #2
   19108:	bl	112e8 <dcgettext@plt>
   1910c:	mov	r1, r6
   19110:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19114:	b	192d4 <__snprintf_chk@plt+0x7d64>
   19118:	bl	11270 <strcmp@plt>
   1911c:	cmp	r0, #0
   19120:	bne	19040 <__snprintf_chk@plt+0x7ad0>
   19124:	mov	r0, #0
   19128:	str	r0, [sp, #348]	; 0x15c
   1912c:	mvn	r0, #0
   19130:	str	r0, [sp, #344]	; 0x158
   19134:	b	19040 <__snprintf_chk@plt+0x7ad0>
   19138:	ldr	r1, [sp, #308]	; 0x134
   1913c:	ldr	r6, [sp, #320]	; 0x140
   19140:	ldr	r0, [sp, #300]	; 0x12c
   19144:	ldr	r2, [sp, #304]	; 0x130
   19148:	ldr	r3, [sp, #312]	; 0x138
   1914c:	add	r6, r6, r1
   19150:	ldr	r1, [sp, #316]	; 0x13c
   19154:	orr	r5, r0, r1
   19158:	orr	r2, r5, r2
   1915c:	ldrb	r5, [sp, #325]	; 0x145
   19160:	orr	r2, r2, r3
   19164:	orr	r2, r2, r6
   19168:	cmp	r2, #2
   1916c:	blt	19208 <__snprintf_chk@plt+0x7c98>
   19170:	ldr	r6, [fp, #8]
   19174:	mov	r7, #0
   19178:	cmp	r5, #0
   1917c:	beq	1b9e0 <__snprintf_chk@plt+0xa470>
   19180:	ldr	r5, [sp, #88]	; 0x58
   19184:	cmp	r1, #2
   19188:	blt	1919c <__snprintf_chk@plt+0x7c2c>
   1918c:	movw	r0, #15000	; 0x3a98
   19190:	movt	r0, #2
   19194:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19198:	ldr	r0, [sp, #300]	; 0x12c
   1919c:	cmp	r0, #2
   191a0:	blt	191b0 <__snprintf_chk@plt+0x7c40>
   191a4:	movw	r0, #15033	; 0x3ab9
   191a8:	movt	r0, #2
   191ac:	bl	18b98 <__snprintf_chk@plt+0x7628>
   191b0:	ldr	r0, [sp, #304]	; 0x130
   191b4:	cmp	r0, #2
   191b8:	blt	191c8 <__snprintf_chk@plt+0x7c58>
   191bc:	movw	r0, #15066	; 0x3ada
   191c0:	movt	r0, #2
   191c4:	bl	18b98 <__snprintf_chk@plt+0x7628>
   191c8:	ldr	r0, [sp, #312]	; 0x138
   191cc:	cmp	r0, #2
   191d0:	blt	191e0 <__snprintf_chk@plt+0x7c70>
   191d4:	movw	r0, #15099	; 0x3afb
   191d8:	movt	r0, #2
   191dc:	bl	18b98 <__snprintf_chk@plt+0x7628>
   191e0:	ldr	r0, [sp, #308]	; 0x134
   191e4:	ldr	r1, [sp, #320]	; 0x140
   191e8:	add	r0, r1, r0
   191ec:	cmp	r0, #2
   191f0:	blt	19540 <__snprintf_chk@plt+0x7fd0>
   191f4:	movw	r0, #15143	; 0x3b27
   191f8:	movt	r0, #2
   191fc:	b	19654 <__snprintf_chk@plt+0x80e4>
   19200:	mov	r6, r2
   19204:	b	1953c <__snprintf_chk@plt+0x7fcc>
   19208:	add	r0, r7, #40	; 0x28
   1920c:	mvn	r2, #0
   19210:	ldm	r0, {r4, r9}
   19214:	cmp	r9, #0
   19218:	blt	1929c <__snprintf_chk@plt+0x7d2c>
   1921c:	add	r0, r7, #48	; 0x30
   19220:	ldr	r0, [r0]
   19224:	cmp	r0, #2
   19228:	bne	19564 <__snprintf_chk@plt+0x7ff4>
   1922c:	subs	r1, r4, #69	; 0x45
   19230:	mov	r0, #0
   19234:	sbcs	r1, r9, #0
   19238:	movwlt	r0, #1
   1923c:	movw	r1, #1900	; 0x76c
   19240:	cmp	r0, #0
   19244:	movwne	r1, #2000	; 0x7d0
   19248:	adds	sl, r1, r4
   1924c:	adc	r6, r9, #0
   19250:	cmp	r5, #0
   19254:	beq	19284 <__snprintf_chk@plt+0x7d14>
   19258:	movw	r1, #16649	; 0x4109
   1925c:	mov	r0, #0
   19260:	mov	r2, #5
   19264:	movt	r1, #2
   19268:	bl	112e8 <dcgettext@plt>
   1926c:	mov	r2, r4
   19270:	mov	r3, r9
   19274:	str	sl, [sp]
   19278:	str	r6, [sp, #4]
   1927c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19280:	mvn	r2, #0
   19284:	cmn	r6, #1
   19288:	bgt	1956c <__snprintf_chk@plt+0x7ffc>
   1928c:	b	192a4 <__snprintf_chk@plt+0x7d34>
   19290:	movw	r1, #16490	; 0x406a
   19294:	movt	r1, #2
   19298:	b	192c4 <__snprintf_chk@plt+0x7d54>
   1929c:	mov	sl, r4
   192a0:	mov	r6, r9
   192a4:	movw	r0, #63636	; 0xf894
   192a8:	movt	r0, #65535	; 0xffff
   192ac:	subs	r0, r0, sl
   192b0:	str	r0, [fp, #-156]	; 0xffffff64
   192b4:	sbc	r1, r2, r6
   192b8:	b	1957c <__snprintf_chk@plt+0x800c>
   192bc:	movw	r1, #16516	; 0x4084
   192c0:	movt	r1, #2
   192c4:	mov	r0, #0
   192c8:	mov	r2, #5
   192cc:	bl	112e8 <dcgettext@plt>
   192d0:	bl	18b98 <__snprintf_chk@plt+0x7628>
   192d4:	ldr	r6, [r7]
   192d8:	ldr	r5, [r7, #4]
   192dc:	movw	r1, #16579	; 0x40c3
   192e0:	mov	r0, #0
   192e4:	mov	r2, #5
   192e8:	mov	r4, #0
   192ec:	movt	r1, #2
   192f0:	bl	112e8 <dcgettext@plt>
   192f4:	asr	r3, r6, #31
   192f8:	mov	r2, r6
   192fc:	str	r5, [sp]
   19300:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19304:	sub	r1, fp, #132	; 0x84
   19308:	mov	r0, r7
   1930c:	bl	11258 <gmtime_r@plt>
   19310:	cmp	r0, #0
   19314:	beq	19360 <__snprintf_chk@plt+0x7df0>
   19318:	movw	r1, #16613	; 0x40e5
   1931c:	mov	r0, #0
   19320:	mov	r2, #5
   19324:	movt	r1, #2
   19328:	bl	112e8 <dcgettext@plt>
   1932c:	movw	r2, #17087	; 0x42bf
   19330:	str	r4, [sp]
   19334:	str	r4, [sp, #4]
   19338:	sub	r4, fp, #348	; 0x15c
   1933c:	mov	r6, r0
   19340:	sub	r3, fp, #132	; 0x84
   19344:	mov	r1, #100	; 0x64
   19348:	movt	r2, #2
   1934c:	mov	r0, r4
   19350:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   19354:	mov	r0, r6
   19358:	mov	r1, r4
   1935c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19360:	ldr	r5, [sp, #88]	; 0x58
   19364:	add	r2, sp, #100	; 0x64
   19368:	mov	r1, r7
   1936c:	mov	r0, r5
   19370:	bl	1df84 <__snprintf_chk@plt+0xca14>
   19374:	ldr	r6, [fp, #8]
   19378:	cmp	r0, #0
   1937c:	beq	19538 <__snprintf_chk@plt+0x7fc8>
   19380:	ldr	r4, [sp, #136]	; 0x88
   19384:	movw	r1, #16630	; 0x40f6
   19388:	mov	r0, #0
   1938c:	mov	r2, #5
   19390:	mov	r5, #0
   19394:	movt	r1, #2
   19398:	bl	112e8 <dcgettext@plt>
   1939c:	movw	r2, #17087	; 0x42bf
   193a0:	mov	r8, r0
   193a4:	sub	r0, fp, #348	; 0x15c
   193a8:	add	r3, sp, #100	; 0x64
   193ac:	mov	r1, #100	; 0x64
   193b0:	str	r5, [sp]
   193b4:	str	r5, [sp, #4]
   193b8:	movt	r2, #2
   193bc:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   193c0:	movw	r0, #46021	; 0xb3c5
   193c4:	movw	r3, #14068	; 0x36f4
   193c8:	sub	r7, fp, #247	; 0xf7
   193cc:	mov	r2, #27
   193d0:	movt	r0, #37282	; 0x91a2
   193d4:	movt	r3, #2
   193d8:	smmla	r0, r4, r0, r4
   193dc:	asr	r1, r0, #11
   193e0:	add	r5, r1, r0, lsr #31
   193e4:	mov	r1, #43	; 0x2b
   193e8:	cmp	r5, #0
   193ec:	mov	r0, r5
   193f0:	rsbmi	r0, r5, #0
   193f4:	cmp	r4, #0
   193f8:	movwlt	r1, #45	; 0x2d
   193fc:	str	r0, [sp, #4]
   19400:	mov	r0, r7
   19404:	str	r1, [sp]
   19408:	mov	r1, #1
   1940c:	bl	11450 <__sprintf_chk@plt>
   19410:	mov	r1, #3600	; 0xe10
   19414:	mls	r2, r5, r1, r4
   19418:	ldr	r5, [sp, #88]	; 0x58
   1941c:	cmp	r2, #0
   19420:	mov	r1, r2
   19424:	rsbmi	r1, r2, #0
   19428:	cmp	r2, #0
   1942c:	beq	19528 <__snprintf_chk@plt+0x7fb8>
   19430:	movw	r3, #33205	; 0x81b5
   19434:	add	r0, r7, r0
   19438:	mov	ip, #58	; 0x3a
   1943c:	movt	r3, #6990	; 0x1b4e
   19440:	strb	ip, [r0]
   19444:	umull	r3, r7, r1, r3
   19448:	mov	r3, #48	; 0x30
   1944c:	add	r7, r3, r7, lsr #6
   19450:	strb	r7, [r0, #1]
   19454:	movw	r7, #34953	; 0x8889
   19458:	movt	r7, #34952	; 0x8888
   1945c:	umull	r7, r5, r1, r7
   19460:	movw	r7, #52429	; 0xcccd
   19464:	lsr	r4, r5, #5
   19468:	movt	r7, #52428	; 0xcccc
   1946c:	umull	r6, r2, r4, r7
   19470:	lsr	r2, r2, #3
   19474:	add	r2, r2, r2, lsl #2
   19478:	sub	r2, r4, r2, lsl #1
   1947c:	orr	r2, r2, #48	; 0x30
   19480:	strb	r2, [r0, #2]
   19484:	lsl	r2, r4, #4
   19488:	sub	r2, r2, r5, lsr #5
   1948c:	sub	r1, r1, r2, lsl #2
   19490:	cmp	r1, #0
   19494:	beq	19514 <__snprintf_chk@plt+0x7fa4>
   19498:	umull	r2, r7, r1, r7
   1949c:	strb	ip, [r0, #3]
   194a0:	orr	r2, r3, r7, lsr #3
   194a4:	strb	r2, [r0, #4]
   194a8:	lsr	r2, r7, #3
   194ac:	add	r2, r2, r2, lsl #2
   194b0:	sub	r1, r1, r2, lsl #1
   194b4:	orr	r1, r1, #48	; 0x30
   194b8:	strb	r1, [r0, #5]
   194bc:	add	r0, r0, #6
   194c0:	b	19518 <__snprintf_chk@plt+0x7fa8>
   194c4:	movw	r1, #14824	; 0x39e8
   194c8:	mov	r0, #0
   194cc:	mov	r2, #5
   194d0:	movt	r1, #2
   194d4:	bl	112e8 <dcgettext@plt>
   194d8:	bl	18b98 <__snprintf_chk@plt+0x7628>
   194dc:	ldrb	r0, [sp, #296]	; 0x128
   194e0:	cmp	r0, #0
   194e4:	bne	19664 <__snprintf_chk@plt+0x80f4>
   194e8:	ldr	r0, [sp, #320]	; 0x140
   194ec:	cmp	r0, #0
   194f0:	bne	196fc <__snprintf_chk@plt+0x818c>
   194f4:	ldr	r0, [sp, #72]	; 0x48
   194f8:	cmp	r0, #0
   194fc:	bne	19880 <__snprintf_chk@plt+0x8310>
   19500:	movw	r0, #20880	; 0x5190
   19504:	movw	r1, #14973	; 0x3a7d
   19508:	movt	r0, #3
   1950c:	movt	r1, #2
   19510:	b	1970c <__snprintf_chk@plt+0x819c>
   19514:	add	r0, r0, #3
   19518:	ldr	r6, [fp, #8]
   1951c:	ldr	r5, [sp, #88]	; 0x58
   19520:	mov	r1, #0
   19524:	strb	r1, [r0]
   19528:	sub	r1, fp, #348	; 0x15c
   1952c:	sub	r2, fp, #247	; 0xf7
   19530:	mov	r0, r8
   19534:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19538:	ldr	r4, [sp, #80]	; 0x50
   1953c:	mov	r7, #1
   19540:	cmp	r5, r6
   19544:	beq	19550 <__snprintf_chk@plt+0x7fe0>
   19548:	mov	r0, r5
   1954c:	bl	1df5c <__snprintf_chk@plt+0xc9ec>
   19550:	mov	r0, r4
   19554:	bl	14810 <__snprintf_chk@plt+0x32a0>
   19558:	mov	r0, r7
   1955c:	sub	sp, fp, #28
   19560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19564:	mov	sl, r4
   19568:	mov	r6, r9
   1956c:	movw	r0, #1900	; 0x76c
   19570:	subs	r0, sl, r0
   19574:	sbc	r1, r6, #0
   19578:	str	r0, [fp, #-156]	; 0xffffff64
   1957c:	ldr	r4, [sp, #80]	; 0x50
   19580:	eor	r1, r1, r0, asr #31
   19584:	clz	r0, r1
   19588:	cmp	r1, #0
   1958c:	lsr	r0, r0, #5
   19590:	beq	195c4 <__snprintf_chk@plt+0x8054>
   19594:	cmp	r5, #0
   19598:	ldr	r5, [sp, #88]	; 0x58
   1959c:	beq	195c8 <__snprintf_chk@plt+0x8058>
   195a0:	movw	r1, #16693	; 0x4135
   195a4:	mov	r0, #0
   195a8:	mov	r2, #5
   195ac:	movt	r1, #2
   195b0:	bl	112e8 <dcgettext@plt>
   195b4:	mov	r2, sl
   195b8:	mov	r3, r6
   195bc:	bl	18b98 <__snprintf_chk@plt+0x7628>
   195c0:	b	1962c <__snprintf_chk@plt+0x80bc>
   195c4:	ldr	r5, [sp, #88]	; 0x58
   195c8:	cmp	r0, #0
   195cc:	beq	1962c <__snprintf_chk@plt+0x80bc>
   195d0:	add	r0, r7, #56	; 0x38
   195d4:	mov	r6, #0
   195d8:	mov	r5, #0
   195dc:	mov	r2, #0
   195e0:	ldm	r0, {r0, r3}
   195e4:	cmn	r3, #1
   195e8:	movwgt	r6, #1
   195ec:	subs	r0, r0, #1
   195f0:	sbc	r1, r3, #0
   195f4:	str	r0, [fp, #-160]	; 0xffffff60
   195f8:	cmn	r1, #1
   195fc:	movwgt	r5, #1
   19600:	subs	r6, r6, r5
   19604:	ldr	r5, [sp, #88]	; 0x58
   19608:	movwne	r6, #1
   1960c:	cmp	r3, #0
   19610:	movwlt	r2, #1
   19614:	tst	r2, r6
   19618:	asreq	r2, r0, #31
   1961c:	eoreq	r0, r0, r0
   19620:	eoreq	r1, r1, r2
   19624:	orrseq	r0, r0, r1
   19628:	beq	19678 <__snprintf_chk@plt+0x8108>
   1962c:	ldrb	r0, [sp, #325]	; 0x145
   19630:	ldr	r6, [fp, #8]
   19634:	mov	r7, #0
   19638:	cmp	r0, #0
   1963c:	beq	19540 <__snprintf_chk@plt+0x7fd0>
   19640:	movw	r1, #15181	; 0x3b4d
   19644:	mov	r0, #0
   19648:	mov	r2, #5
   1964c:	movt	r1, #2
   19650:	bl	112e8 <dcgettext@plt>
   19654:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19658:	cmp	r5, r6
   1965c:	bne	19548 <__snprintf_chk@plt+0x7fd8>
   19660:	b	19550 <__snprintf_chk@plt+0x7fe0>
   19664:	movw	r0, #20880	; 0x5190
   19668:	movw	r1, #14841	; 0x39f9
   1966c:	movt	r0, #3
   19670:	movt	r1, #2
   19674:	b	1970c <__snprintf_chk@plt+0x819c>
   19678:	add	r0, r7, #64	; 0x40
   1967c:	ldrd	r0, [r0]
   19680:	teq	r1, r0, asr #31
   19684:	str	r0, [fp, #-164]	; 0xffffff5c
   19688:	bne	1962c <__snprintf_chk@plt+0x80bc>
   1968c:	ldr	r0, [sp, #316]	; 0x13c
   19690:	cmp	r0, #0
   19694:	bne	196b4 <__snprintf_chk@plt+0x8144>
   19698:	ldrb	r1, [sp, #297]	; 0x129
   1969c:	cmp	r1, #0
   196a0:	beq	19ae0 <__snprintf_chk@plt+0x8570>
   196a4:	ldr	r1, [sp, #300]	; 0x12c
   196a8:	ldr	r2, [sp, #304]	; 0x130
   196ac:	orrs	r1, r2, r1
   196b0:	bne	19ae0 <__snprintf_chk@plt+0x8570>
   196b4:	add	r4, r7, #72	; 0x48
   196b8:	ldr	r1, [sp, #172]	; 0xac
   196bc:	ldrd	r2, [r4]
   196c0:	cmp	r1, #0
   196c4:	beq	19984 <__snprintf_chk@plt+0x8414>
   196c8:	cmp	r1, #1
   196cc:	bne	199a8 <__snprintf_chk@plt+0x8438>
   196d0:	eor	r6, r2, #12
   196d4:	orrs	r6, r6, r3
   196d8:	mvn	r6, #0
   196dc:	movweq	r6, #12
   196e0:	subs	r5, r2, #1
   196e4:	sbc	r3, r3, #0
   196e8:	subs	r5, r5, #11
   196ec:	sbcs	r3, r3, #0
   196f0:	addcc	r6, r2, #12
   196f4:	mov	r2, r6
   196f8:	b	199b4 <__snprintf_chk@plt+0x8444>
   196fc:	movw	r0, #20880	; 0x5190
   19700:	movw	r1, #14866	; 0x3a12
   19704:	movt	r0, #3
   19708:	movt	r1, #2
   1970c:	ldr	r4, [r0]
   19710:	mov	r0, #0
   19714:	mov	r2, #5
   19718:	bl	112e8 <dcgettext@plt>
   1971c:	mov	r2, r0
   19720:	mov	r0, r4
   19724:	mov	r1, #1
   19728:	bl	114a4 <__fprintf_chk@plt>
   1972c:	ldr	r1, [sp, #308]	; 0x134
   19730:	ldr	r0, [sp, #320]	; 0x140
   19734:	cmp	r1, #0
   19738:	beq	19780 <__snprintf_chk@plt+0x8210>
   1973c:	ldr	r4, [sp, #80]	; 0x50
   19740:	cmp	r0, #0
   19744:	bne	19784 <__snprintf_chk@plt+0x8214>
   19748:	ldr	r0, [sp, #164]	; 0xa4
   1974c:	cmp	r0, #1
   19750:	blt	19934 <__snprintf_chk@plt+0x83c4>
   19754:	movw	r0, #20880	; 0x5190
   19758:	movw	r2, #14988	; 0x3a8c
   1975c:	mov	r1, #1
   19760:	movt	r0, #3
   19764:	movt	r2, #2
   19768:	ldr	r0, [r0]
   1976c:	bl	114a4 <__fprintf_chk@plt>
   19770:	ldr	r0, [sp, #320]	; 0x140
   19774:	cmp	r0, #0
   19778:	bne	1978c <__snprintf_chk@plt+0x821c>
   1977c:	b	19934 <__snprintf_chk@plt+0x83c4>
   19780:	ldr	r4, [sp, #80]	; 0x50
   19784:	cmp	r0, #0
   19788:	beq	19934 <__snprintf_chk@plt+0x83c4>
   1978c:	ldr	r5, [sp, #168]	; 0xa8
   19790:	mov	r0, #43	; 0x2b
   19794:	movw	r1, #20880	; 0x5190
   19798:	movw	r3, #14068	; 0x36f4
   1979c:	sub	r6, fp, #247	; 0xf7
   197a0:	mov	r2, #27
   197a4:	movt	r1, #3
   197a8:	movt	r3, #2
   197ac:	ldr	r9, [r1]
   197b0:	cmp	r5, #0
   197b4:	movwlt	r0, #45	; 0x2d
   197b8:	str	r0, [sp]
   197bc:	movw	r0, #46021	; 0xb3c5
   197c0:	movt	r0, #37282	; 0x91a2
   197c4:	smmla	r0, r5, r0, r5
   197c8:	asr	r1, r0, #11
   197cc:	add	r4, r1, r0, lsr #31
   197d0:	mov	r1, #1
   197d4:	cmp	r4, #0
   197d8:	mov	r0, r4
   197dc:	rsbmi	r0, r4, #0
   197e0:	str	r0, [sp, #4]
   197e4:	mov	r0, r6
   197e8:	bl	11450 <__sprintf_chk@plt>
   197ec:	mov	r1, #3600	; 0xe10
   197f0:	mls	r2, r4, r1, r5
   197f4:	ldr	r4, [sp, #80]	; 0x50
   197f8:	ldr	r5, [sp, #88]	; 0x58
   197fc:	cmp	r2, #0
   19800:	mov	r1, r2
   19804:	rsbmi	r1, r2, #0
   19808:	cmp	r2, #0
   1980c:	beq	19918 <__snprintf_chk@plt+0x83a8>
   19810:	movw	r3, #33205	; 0x81b5
   19814:	add	r0, r6, r0
   19818:	mov	lr, #48	; 0x30
   1981c:	mov	ip, #58	; 0x3a
   19820:	movt	r3, #6990	; 0x1b4e
   19824:	strb	ip, [r0]
   19828:	umull	r3, r6, r1, r3
   1982c:	add	r6, lr, r6, lsr #6
   19830:	strb	r6, [r0, #1]
   19834:	movw	r6, #34953	; 0x8889
   19838:	movt	r6, #34952	; 0x8888
   1983c:	umull	r6, r5, r1, r6
   19840:	movw	r6, #52429	; 0xcccd
   19844:	lsr	r4, r5, #5
   19848:	movt	r6, #52428	; 0xcccc
   1984c:	umull	r2, r3, r4, r6
   19850:	lsr	r2, r3, #3
   19854:	add	r2, r2, r2, lsl #2
   19858:	sub	r2, r4, r2, lsl #1
   1985c:	orr	r2, r2, #48	; 0x30
   19860:	strb	r2, [r0, #2]
   19864:	lsl	r2, r4, #4
   19868:	sub	r2, r2, r5, lsr #5
   1986c:	sub	r1, r1, r2, lsl #2
   19870:	cmp	r1, #0
   19874:	bne	198e0 <__snprintf_chk@plt+0x8370>
   19878:	add	r0, r0, #3
   1987c:	b	19908 <__snprintf_chk@plt+0x8398>
   19880:	cmp	r5, r6
   19884:	bne	1994c <__snprintf_chk@plt+0x83dc>
   19888:	mov	r9, r6
   1988c:	ldr	r6, [sp, #72]	; 0x48
   19890:	movw	r1, #9005	; 0x232d
   19894:	movt	r1, #2
   19898:	mov	r0, r6
   1989c:	bl	11270 <strcmp@plt>
   198a0:	movw	r1, #20880	; 0x5190
   198a4:	cmp	r0, #0
   198a8:	movt	r1, #3
   198ac:	ldr	r4, [r1]
   198b0:	bne	19ab0 <__snprintf_chk@plt+0x8540>
   198b4:	movw	r1, #14913	; 0x3a41
   198b8:	mov	r0, #0
   198bc:	mov	r2, #5
   198c0:	movt	r1, #2
   198c4:	bl	112e8 <dcgettext@plt>
   198c8:	mov	r2, r0
   198cc:	mov	r0, r4
   198d0:	mov	r1, #1
   198d4:	bl	114a4 <__fprintf_chk@plt>
   198d8:	mov	r6, r9
   198dc:	b	1972c <__snprintf_chk@plt+0x81bc>
   198e0:	umull	r2, r3, r1, r6
   198e4:	strb	ip, [r0, #3]
   198e8:	orr	r2, lr, r3, lsr #3
   198ec:	strb	r2, [r0, #4]
   198f0:	lsr	r2, r3, #3
   198f4:	add	r2, r2, r2, lsl #2
   198f8:	sub	r1, r1, r2, lsl #1
   198fc:	orr	r1, r1, #48	; 0x30
   19900:	strb	r1, [r0, #5]
   19904:	add	r0, r0, #6
   19908:	ldr	r4, [sp, #80]	; 0x50
   1990c:	ldr	r5, [sp, #88]	; 0x58
   19910:	mov	r1, #0
   19914:	strb	r1, [r0]
   19918:	movw	r2, #14994	; 0x3a92
   1991c:	sub	r3, fp, #247	; 0xf7
   19920:	mov	r0, r9
   19924:	mov	r1, #1
   19928:	movt	r2, #2
   1992c:	bl	114a4 <__fprintf_chk@plt>
   19930:	ldr	r6, [fp, #8]
   19934:	movw	r0, #20880	; 0x5190
   19938:	movt	r0, #3
   1993c:	ldr	r1, [r0]
   19940:	mov	r0, #10
   19944:	bl	11504 <fputc@plt>
   19948:	b	190a8 <__snprintf_chk@plt+0x7b38>
   1994c:	movw	r0, #20880	; 0x5190
   19950:	movw	r1, #14890	; 0x3a2a
   19954:	mov	r2, #5
   19958:	movt	r0, #3
   1995c:	movt	r1, #2
   19960:	ldr	r4, [r0]
   19964:	mov	r0, #0
   19968:	bl	112e8 <dcgettext@plt>
   1996c:	ldr	r3, [sp, #72]	; 0x48
   19970:	mov	r2, r0
   19974:	mov	r0, r4
   19978:	mov	r1, #1
   1997c:	bl	114a4 <__fprintf_chk@plt>
   19980:	b	1972c <__snprintf_chk@plt+0x81bc>
   19984:	eor	r6, r2, #12
   19988:	orrs	r6, r6, r3
   1998c:	mvnne	r6, #0
   19990:	subs	r5, r2, #1
   19994:	sbc	r3, r3, #0
   19998:	subs	r5, r5, #11
   1999c:	sbcs	r3, r3, #0
   199a0:	movcs	r2, r6
   199a4:	b	199b4 <__snprintf_chk@plt+0x8444>
   199a8:	subs	r6, r2, #24
   199ac:	sbcs	r3, r3, #0
   199b0:	mvncs	r2, #0
   199b4:	ldr	r6, [fp, #8]
   199b8:	cmn	r2, #1
   199bc:	str	r2, [fp, #-168]	; 0xffffff58
   199c0:	ble	19a54 <__snprintf_chk@plt+0x84e4>
   199c4:	add	r1, r7, #80	; 0x50
   199c8:	ldr	r2, [sp, #232]	; 0xe8
   199cc:	ldr	r1, [r1]
   199d0:	str	r2, [fp, #-176]	; 0xffffff50
   199d4:	str	r1, [fp, #-172]	; 0xffffff54
   199d8:	ldrb	r1, [sp, #325]	; 0x145
   199dc:	cmp	r1, #0
   199e0:	beq	19b0c <__snprintf_chk@plt+0x859c>
   199e4:	movw	r2, #15295	; 0x3bbf
   199e8:	movw	r1, #15249	; 0x3b91
   199ec:	cmp	r0, #0
   199f0:	mov	r0, #0
   199f4:	movt	r2, #2
   199f8:	movt	r1, #2
   199fc:	moveq	r1, r2
   19a00:	mov	r2, #5
   19a04:	bl	112e8 <dcgettext@plt>
   19a08:	sub	r2, fp, #176	; 0xb0
   19a0c:	mov	r4, r0
   19a10:	movw	r3, #16724	; 0x4154
   19a14:	sub	r6, fp, #348	; 0x15c
   19a18:	ldm	r2, {r0, r1, r2}
   19a1c:	movt	r3, #2
   19a20:	str	r3, [sp]
   19a24:	mov	r3, #100	; 0x64
   19a28:	str	r2, [sp, #4]
   19a2c:	str	r1, [sp, #8]
   19a30:	str	r0, [sp, #12]
   19a34:	mov	r0, r6
   19a38:	mov	r1, #100	; 0x64
   19a3c:	mov	r2, #1
   19a40:	bl	11570 <__snprintf_chk@plt>
   19a44:	mov	r0, r4
   19a48:	mov	r1, r6
   19a4c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19a50:	b	19b0c <__snprintf_chk@plt+0x859c>
   19a54:	ldrb	r0, [sp, #325]	; 0x145
   19a58:	cmp	r0, #0
   19a5c:	beq	1b9d8 <__snprintf_chk@plt+0xa468>
   19a60:	movw	r0, #13985	; 0x36a1
   19a64:	movw	r2, #8955	; 0x22fb
   19a68:	movw	r5, #15218	; 0x3b72
   19a6c:	cmp	r1, #1
   19a70:	mov	r7, #0
   19a74:	movt	r0, #2
   19a78:	movt	r2, #2
   19a7c:	movt	r5, #2
   19a80:	moveq	r2, r0
   19a84:	cmp	r1, #0
   19a88:	movw	r1, #15221	; 0x3b75
   19a8c:	mov	r0, #0
   19a90:	movne	r5, r2
   19a94:	movt	r1, #2
   19a98:	mov	r2, #5
   19a9c:	bl	112e8 <dcgettext@plt>
   19aa0:	ldrd	r2, [r4]
   19aa4:	str	r5, [sp]
   19aa8:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19aac:	b	1b9dc <__snprintf_chk@plt+0xa46c>
   19ab0:	movw	r1, #14947	; 0x3a63
   19ab4:	mov	r0, #0
   19ab8:	mov	r2, #5
   19abc:	movt	r1, #2
   19ac0:	bl	112e8 <dcgettext@plt>
   19ac4:	mov	r2, r0
   19ac8:	mov	r0, r4
   19acc:	mov	r1, #1
   19ad0:	mov	r3, r6
   19ad4:	bl	114a4 <__fprintf_chk@plt>
   19ad8:	mov	r6, r9
   19adc:	b	1972c <__snprintf_chk@plt+0x81bc>
   19ae0:	mov	r0, #0
   19ae4:	str	r0, [sp, #236]	; 0xec
   19ae8:	str	r0, [fp, #-172]	; 0xffffff54
   19aec:	str	r0, [fp, #-176]	; 0xffffff50
   19af0:	str	r0, [fp, #-168]	; 0xffffff58
   19af4:	ldrb	r0, [sp, #325]	; 0x145
   19af8:	cmp	r0, #0
   19afc:	beq	19b0c <__snprintf_chk@plt+0x859c>
   19b00:	movw	r0, #15339	; 0x3beb
   19b04:	movt	r0, #2
   19b08:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19b0c:	ldr	r0, [sp, #300]	; 0x12c
   19b10:	ldr	r1, [sp, #304]	; 0x130
   19b14:	ldr	r2, [sp, #316]	; 0x13c
   19b18:	sub	sl, fp, #176	; 0xb0
   19b1c:	orr	r0, r1, r0
   19b20:	sub	r1, fp, #176	; 0xb0
   19b24:	orrs	r0, r0, r2
   19b28:	mvnne	r0, #0
   19b2c:	strne	r0, [fp, #-144]	; 0xffffff70
   19b30:	ldr	r0, [sp, #308]	; 0x134
   19b34:	cmp	r0, #0
   19b38:	ldrne	r0, [sp, #164]	; 0xa4
   19b3c:	strne	r0, [fp, #-144]	; 0xffffff70
   19b40:	ldreq	r0, [fp, #-144]	; 0xffffff70
   19b44:	str	r0, [fp, #-188]	; 0xffffff44
   19b48:	mvn	r0, #0
   19b4c:	str	r0, [fp, #-152]	; 0xffffff68
   19b50:	sub	r0, fp, #220	; 0xdc
   19b54:	ldm	sl, {r4, r5, r6, sl}
   19b58:	stm	r0, {r4, r5, r6, sl}
   19b5c:	ldr	r9, [fp, #-160]	; 0xffffff60
   19b60:	ldr	r0, [sp, #88]	; 0x58
   19b64:	ldr	r7, [fp, #-156]	; 0xffffff64
   19b68:	str	r9, [fp, #-204]	; 0xffffff34
   19b6c:	str	r7, [fp, #-200]	; 0xffffff38
   19b70:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   19b74:	mov	ip, r0
   19b78:	ldr	r0, [fp, #-152]	; 0xffffff68
   19b7c:	cmp	r0, #0
   19b80:	blt	19bc4 <__snprintf_chk@plt+0x8654>
   19b84:	sub	r3, fp, #176	; 0xb0
   19b88:	ldm	r3, {r0, r1, r2, r3}
   19b8c:	eor	r0, r0, r4
   19b90:	eor	r1, r1, r5
   19b94:	orr	r0, r1, r0
   19b98:	eor	r1, r2, r6
   19b9c:	orr	r0, r0, r1
   19ba0:	eor	r1, r3, sl
   19ba4:	orr	r0, r0, r1
   19ba8:	ldr	r1, [fp, #-160]	; 0xffffff60
   19bac:	eor	r1, r1, r9
   19bb0:	orr	r0, r0, r1
   19bb4:	ldr	r1, [fp, #-156]	; 0xffffff64
   19bb8:	eor	r1, r1, r7
   19bbc:	orrs	r0, r0, r1
   19bc0:	beq	19e08 <__snprintf_chk@plt+0x8898>
   19bc4:	ldr	r9, [sp, #320]	; 0x140
   19bc8:	cmp	r9, #0
   19bcc:	beq	19e90 <__snprintf_chk@plt+0x8920>
   19bd0:	ldr	r5, [sp, #168]	; 0xa8
   19bd4:	mov	r0, #88	; 0x58
   19bd8:	movw	r3, #14068	; 0x36f4
   19bdc:	mov	r2, #27
   19be0:	strb	r0, [fp, #-130]	; 0xffffff7e
   19be4:	movw	r0, #22616	; 0x5858
   19be8:	movt	r3, #2
   19bec:	strh	r0, [fp, #-132]	; 0xffffff7c
   19bf0:	mov	r0, #43	; 0x2b
   19bf4:	cmp	r5, #0
   19bf8:	movwlt	r0, #45	; 0x2d
   19bfc:	str	r0, [sp]
   19c00:	movw	r0, #46021	; 0xb3c5
   19c04:	movt	r0, #37282	; 0x91a2
   19c08:	smmla	r0, r5, r0, r5
   19c0c:	asr	r1, r0, #11
   19c10:	add	r4, r1, r0, lsr #31
   19c14:	mov	r1, #1
   19c18:	cmp	r4, #0
   19c1c:	mov	r0, r4
   19c20:	rsbmi	r0, r4, #0
   19c24:	str	r0, [sp, #4]
   19c28:	sub	r0, fp, #132	; 0x84
   19c2c:	add	r6, r0, #3
   19c30:	mov	r0, r6
   19c34:	bl	11450 <__sprintf_chk@plt>
   19c38:	mov	r1, #3600	; 0xe10
   19c3c:	mls	r2, r4, r1, r5
   19c40:	ldr	r5, [sp, #88]	; 0x58
   19c44:	cmp	r2, #0
   19c48:	mov	r1, r2
   19c4c:	rsbmi	r1, r2, #0
   19c50:	cmp	r2, #0
   19c54:	beq	19cf8 <__snprintf_chk@plt+0x8788>
   19c58:	movw	r2, #33205	; 0x81b5
   19c5c:	add	r6, r6, r0
   19c60:	mov	ip, #58	; 0x3a
   19c64:	movt	r2, #6990	; 0x1b4e
   19c68:	strb	ip, [r6]
   19c6c:	umull	r2, r3, r1, r2
   19c70:	mov	r2, #48	; 0x30
   19c74:	add	r3, r2, r3, lsr #6
   19c78:	strb	r3, [r6, #1]
   19c7c:	movw	r3, #34953	; 0x8889
   19c80:	movt	r3, #34952	; 0x8888
   19c84:	umull	r3, r7, r1, r3
   19c88:	movw	r3, #52429	; 0xcccd
   19c8c:	lsr	r5, r7, #5
   19c90:	movt	r3, #52428	; 0xcccc
   19c94:	umull	r4, r0, r5, r3
   19c98:	lsr	r0, r0, #3
   19c9c:	add	r0, r0, r0, lsl #2
   19ca0:	sub	r0, r5, r0, lsl #1
   19ca4:	orr	r0, r0, #48	; 0x30
   19ca8:	strb	r0, [r6, #2]
   19cac:	lsl	r0, r5, #4
   19cb0:	sub	r0, r0, r7, lsr #5
   19cb4:	sub	r7, r1, r0, lsl #2
   19cb8:	add	r1, r6, #3
   19cbc:	cmp	r7, #0
   19cc0:	beq	19cec <__snprintf_chk@plt+0x877c>
   19cc4:	umull	r0, r3, r7, r3
   19cc8:	strb	ip, [r1]
   19ccc:	orr	r0, r2, r3, lsr #3
   19cd0:	strb	r0, [r1, #1]
   19cd4:	lsr	r0, r3, #3
   19cd8:	add	r0, r0, r0, lsl #2
   19cdc:	sub	r0, r7, r0, lsl #1
   19ce0:	orr	r0, r0, #48	; 0x30
   19ce4:	strb	r0, [r1, #2]
   19ce8:	add	r1, r1, #3
   19cec:	ldr	r5, [sp, #88]	; 0x58
   19cf0:	mov	r0, #0
   19cf4:	strb	r0, [r1]
   19cf8:	sub	r0, fp, #132	; 0x84
   19cfc:	bl	1ded0 <__snprintf_chk@plt+0xc960>
   19d00:	cmp	r0, #0
   19d04:	beq	19e54 <__snprintf_chk@plt+0x88e4>
   19d08:	mov	r6, r0
   19d0c:	mov	r0, #32
   19d10:	sub	r3, fp, #220	; 0xdc
   19d14:	sub	r1, fp, #176	; 0xb0
   19d18:	ldr	r2, [fp, #-200]	; 0xffffff38
   19d1c:	vld1.32	{d16-d17}, [r3], r0
   19d20:	mov	r0, #24
   19d24:	mov	r4, r1
   19d28:	vst1.32	{d16-d17}, [r4], r0
   19d2c:	mvn	r0, #0
   19d30:	str	r0, [r4]
   19d34:	ldr	r0, [fp, #-204]	; 0xffffff34
   19d38:	str	r0, [fp, #-160]	; 0xffffff60
   19d3c:	ldr	r0, [r3]
   19d40:	str	r2, [fp, #-156]	; 0xffffff64
   19d44:	str	r0, [fp, #-144]	; 0xffffff70
   19d48:	mov	r0, r6
   19d4c:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   19d50:	ldr	r1, [r4]
   19d54:	cmn	r1, #1
   19d58:	ble	19e88 <__snprintf_chk@plt+0x8918>
   19d5c:	str	r0, [sp, #96]	; 0x60
   19d60:	ldr	r0, [fp, #-156]	; 0xffffff64
   19d64:	sub	sl, fp, #220	; 0xdc
   19d68:	str	r0, [sp, #92]	; 0x5c
   19d6c:	ldr	r0, [fp, #-200]	; 0xffffff38
   19d70:	str	r0, [sp, #84]	; 0x54
   19d74:	ldr	r0, [fp, #-160]	; 0xffffff60
   19d78:	str	r0, [sp, #76]	; 0x4c
   19d7c:	ldr	r0, [fp, #-204]	; 0xffffff34
   19d80:	str	r0, [sp, #64]	; 0x40
   19d84:	ldr	r0, [fp, #-176]	; 0xffffff50
   19d88:	str	r0, [sp, #52]	; 0x34
   19d8c:	ldr	r0, [fp, #-172]	; 0xffffff54
   19d90:	str	r0, [sp, #48]	; 0x30
   19d94:	ldr	r0, [fp, #-168]	; 0xffffff58
   19d98:	str	r0, [sp, #56]	; 0x38
   19d9c:	ldr	r0, [fp, #-164]	; 0xffffff5c
   19da0:	str	r0, [sp, #60]	; 0x3c
   19da4:	mov	r0, r6
   19da8:	ldm	sl, {r4, r7, sl}
   19dac:	ldr	r5, [fp, #-208]	; 0xffffff30
   19db0:	bl	1df5c <__snprintf_chk@plt+0xc9ec>
   19db4:	ldr	r0, [sp, #52]	; 0x34
   19db8:	ldr	r1, [sp, #48]	; 0x30
   19dbc:	ldr	r2, [sp, #64]	; 0x40
   19dc0:	eor	r0, r0, r4
   19dc4:	eor	r1, r1, r7
   19dc8:	orr	r0, r1, r0
   19dcc:	ldr	r1, [sp, #56]	; 0x38
   19dd0:	eor	r1, r1, sl
   19dd4:	orr	r0, r0, r1
   19dd8:	ldr	r1, [sp, #60]	; 0x3c
   19ddc:	eor	r1, r1, r5
   19de0:	orr	r0, r0, r1
   19de4:	ldr	r1, [sp, #76]	; 0x4c
   19de8:	eor	r1, r1, r2
   19dec:	ldr	r2, [sp, #84]	; 0x54
   19df0:	orr	r0, r0, r1
   19df4:	ldr	r1, [sp, #92]	; 0x5c
   19df8:	eor	r1, r1, r2
   19dfc:	orrs	r0, r0, r1
   19e00:	bne	19e90 <__snprintf_chk@plt+0x8920>
   19e04:	ldr	ip, [sp, #96]	; 0x60
   19e08:	ldr	r0, [sp, #304]	; 0x130
   19e0c:	ldr	r6, [fp, #8]
   19e10:	add	r9, sp, #144	; 0x90
   19e14:	mvn	r2, #0
   19e18:	cmp	r0, #0
   19e1c:	beq	1aac0 <__snprintf_chk@plt+0x9550>
   19e20:	ldr	r0, [sp, #300]	; 0x12c
   19e24:	cmp	r0, #0
   19e28:	bne	1aac0 <__snprintf_chk@plt+0x9550>
   19e2c:	ldr	r5, [sp, #152]	; 0x98
   19e30:	ldr	r4, [sp, #156]	; 0x9c
   19e34:	subs	r0, r5, #1
   19e38:	sbcs	r0, r4, #0
   19e3c:	blt	1a0d4 <__snprintf_chk@plt+0x8b64>
   19e40:	ldr	r0, [sp, #160]	; 0xa0
   19e44:	ldr	r1, [fp, #-152]	; 0xffffff68
   19e48:	subs	r0, r1, r0
   19e4c:	movwne	r0, #1
   19e50:	b	1a0d8 <__snprintf_chk@plt+0x8b68>
   19e54:	ldrb	r0, [sp, #325]	; 0x145
   19e58:	cmp	r0, #0
   19e5c:	beq	19e7c <__snprintf_chk@plt+0x890c>
   19e60:	movw	r1, #15391	; 0x3c1f
   19e64:	mov	r0, #0
   19e68:	mov	r2, #5
   19e6c:	movt	r1, #2
   19e70:	bl	112e8 <dcgettext@plt>
   19e74:	sub	r1, fp, #132	; 0x84
   19e78:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19e7c:	ldr	r6, [fp, #8]
   19e80:	ldr	r4, [sp, #80]	; 0x50
   19e84:	b	1a4e8 <__snprintf_chk@plt+0x8f78>
   19e88:	mov	r0, r6
   19e8c:	bl	1df5c <__snprintf_chk@plt+0xc9ec>
   19e90:	ldr	r2, [fp, #-168]	; 0xffffff58
   19e94:	ldr	r3, [fp, #-212]	; 0xffffff2c
   19e98:	ldrb	r1, [sp, #325]	; 0x145
   19e9c:	ldr	r4, [sp, #80]	; 0x50
   19ea0:	ldr	r5, [sp, #88]	; 0x58
   19ea4:	subs	r0, r3, r2
   19ea8:	movwne	r0, #1
   19eac:	cmp	r1, #0
   19eb0:	beq	1a4e4 <__snprintf_chk@plt+0x8f74>
   19eb4:	str	r2, [sp, #68]	; 0x44
   19eb8:	ldr	r6, [fp, #-176]	; 0xffffff50
   19ebc:	ldr	r1, [fp, #-172]	; 0xffffff54
   19ec0:	ldr	r5, [fp, #-220]	; 0xffffff24
   19ec4:	ldr	r2, [fp, #-216]	; 0xffffff28
   19ec8:	str	r3, [sp, #64]	; 0x40
   19ecc:	ldr	r3, [fp, #-164]	; 0xffffff5c
   19ed0:	ldr	r7, [fp, #-208]	; 0xffffff30
   19ed4:	str	r9, [sp, #92]	; 0x5c
   19ed8:	mov	r8, #0
   19edc:	str	r1, [sp, #52]	; 0x34
   19ee0:	str	r2, [sp, #48]	; 0x30
   19ee4:	eor	r1, r2, r1
   19ee8:	eor	r2, r5, r6
   19eec:	str	r5, [sp, #40]	; 0x28
   19ef0:	str	r6, [sp, #44]	; 0x2c
   19ef4:	str	r3, [sp, #84]	; 0x54
   19ef8:	str	r7, [sp, #76]	; 0x4c
   19efc:	orr	r1, r2, r1
   19f00:	ldr	r2, [fp, #-204]	; 0xffffff34
   19f04:	clz	r1, r1
   19f08:	lsr	r1, r1, #5
   19f0c:	and	r9, r1, r0
   19f10:	sub	r0, r7, r3
   19f14:	ldr	r1, [fp, #-200]	; 0xffffff38
   19f18:	clz	r0, r0
   19f1c:	str	r2, [sp, #96]	; 0x60
   19f20:	lsr	r5, r0, #5
   19f24:	ldr	r0, [fp, #-156]	; 0xffffff64
   19f28:	str	r1, [sp, #56]	; 0x38
   19f2c:	str	r0, [sp, #60]	; 0x3c
   19f30:	eor	r0, r1, r0
   19f34:	ldr	r1, [fp, #-160]	; 0xffffff60
   19f38:	str	r1, [sp, #72]	; 0x48
   19f3c:	eor	r1, r2, r1
   19f40:	mov	r2, #5
   19f44:	orr	r0, r1, r0
   19f48:	movw	r1, #16739	; 0x4163
   19f4c:	clz	r0, r0
   19f50:	movt	r1, #2
   19f54:	str	r0, [sp, #36]	; 0x24
   19f58:	mov	r0, #0
   19f5c:	bl	112e8 <dcgettext@plt>
   19f60:	bl	18b98 <__snprintf_chk@plt+0x7628>
   19f64:	movw	r1, #16772	; 0x4184
   19f68:	mov	r0, #0
   19f6c:	mov	r2, #5
   19f70:	movt	r1, #2
   19f74:	bl	112e8 <dcgettext@plt>
   19f78:	movw	r2, #17087	; 0x42bf
   19f7c:	sub	r7, fp, #132	; 0x84
   19f80:	mov	sl, r0
   19f84:	sub	r3, fp, #220	; 0xdc
   19f88:	mov	r1, #100	; 0x64
   19f8c:	str	r8, [sp]
   19f90:	str	r8, [sp, #4]
   19f94:	movt	r2, #2
   19f98:	mov	r0, r7
   19f9c:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   19fa0:	cmp	r0, #99	; 0x63
   19fa4:	bgt	1a15c <__snprintf_chk@plt+0x8bec>
   19fa8:	mov	r6, r0
   19fac:	ldr	r0, [sp, #320]	; 0x140
   19fb0:	cmp	r0, #0
   19fb4:	beq	1a15c <__snprintf_chk@plt+0x8bec>
   19fb8:	ldr	r4, [sp, #168]	; 0xa8
   19fbc:	mov	r0, #43	; 0x2b
   19fc0:	str	r5, [sp, #32]
   19fc4:	movw	r3, #14068	; 0x36f4
   19fc8:	mov	r2, #27
   19fcc:	movt	r3, #2
   19fd0:	cmp	r4, #0
   19fd4:	movwlt	r0, #45	; 0x2d
   19fd8:	str	r0, [sp]
   19fdc:	movw	r0, #46021	; 0xb3c5
   19fe0:	movt	r0, #37282	; 0x91a2
   19fe4:	smmla	r0, r4, r0, r4
   19fe8:	asr	r1, r0, #11
   19fec:	add	r5, r1, r0, lsr #31
   19ff0:	mov	r1, #1
   19ff4:	cmp	r5, #0
   19ff8:	mov	r0, r5
   19ffc:	rsbmi	r0, r5, #0
   1a000:	str	r0, [sp, #4]
   1a004:	add	r0, sp, #100	; 0x64
   1a008:	bl	11450 <__sprintf_chk@plt>
   1a00c:	mov	r2, r0
   1a010:	mov	r0, #3600	; 0xe10
   1a014:	rsb	r1, r6, #100	; 0x64
   1a018:	mls	r3, r5, r0, r4
   1a01c:	add	r0, r7, r6
   1a020:	cmp	r3, #0
   1a024:	mov	r4, r3
   1a028:	rsbmi	r4, r3, #0
   1a02c:	cmp	r3, #0
   1a030:	beq	1a134 <__snprintf_chk@plt+0x8bc4>
   1a034:	add	r3, sp, #100	; 0x64
   1a038:	mov	lr, #48	; 0x30
   1a03c:	mov	ip, r9
   1a040:	movw	r9, #52429	; 0xcccd
   1a044:	add	r2, r3, r2
   1a048:	mov	r3, #58	; 0x3a
   1a04c:	movt	r9, #52428	; 0xcccc
   1a050:	strb	r3, [r2]
   1a054:	movw	r3, #33205	; 0x81b5
   1a058:	movt	r3, #6990	; 0x1b4e
   1a05c:	umull	r3, r5, r4, r3
   1a060:	add	r3, lr, r5, lsr #6
   1a064:	strb	r3, [r2, #1]
   1a068:	movw	r3, #34953	; 0x8889
   1a06c:	movt	r3, #34952	; 0x8888
   1a070:	umull	r3, r7, r4, r3
   1a074:	lsr	r3, r7, #5
   1a078:	umull	r6, r5, r3, r9
   1a07c:	lsr	r5, r5, #3
   1a080:	add	r5, r5, r5, lsl #2
   1a084:	sub	r5, r3, r5, lsl #1
   1a088:	lsl	r3, r3, #4
   1a08c:	sub	r3, r3, r7, lsr #5
   1a090:	orr	r5, r5, #48	; 0x30
   1a094:	sub	r3, r4, r3, lsl #2
   1a098:	strb	r5, [r2, #2]
   1a09c:	cmp	r3, #0
   1a0a0:	beq	1a124 <__snprintf_chk@plt+0x8bb4>
   1a0a4:	umull	r7, r6, r3, r9
   1a0a8:	mov	r4, #58	; 0x3a
   1a0ac:	orr	r7, lr, r6, lsr #3
   1a0b0:	strb	r4, [r2, #3]
   1a0b4:	strb	r7, [r2, #4]
   1a0b8:	lsr	r7, r6, #3
   1a0bc:	add	r7, r7, r7, lsl #2
   1a0c0:	sub	r3, r3, r7, lsl #1
   1a0c4:	orr	r3, r3, #48	; 0x30
   1a0c8:	strb	r3, [r2, #5]
   1a0cc:	add	r2, r2, #6
   1a0d0:	b	1a128 <__snprintf_chk@plt+0x8bb8>
   1a0d4:	mov	r0, #0
   1a0d8:	subs	r0, r5, r0
   1a0dc:	sbcs	r0, r4, #0
   1a0e0:	bge	1a104 <__snprintf_chk@plt+0x8b94>
   1a0e4:	subs	r0, r5, #1
   1a0e8:	sbcs	r0, r4, #0
   1a0ec:	blt	1a4f8 <__snprintf_chk@plt+0x8f88>
   1a0f0:	ldr	r0, [sp, #160]	; 0xa0
   1a0f4:	ldr	r1, [fp, #-152]	; 0xffffff68
   1a0f8:	subs	r0, r1, r0
   1a0fc:	movwne	r0, #1
   1a100:	b	1a4fc <__snprintf_chk@plt+0x8f8c>
   1a104:	subs	r0, r5, #1
   1a108:	sbcs	r0, r4, #0
   1a10c:	blt	1a534 <__snprintf_chk@plt+0x8fc4>
   1a110:	ldr	r0, [sp, #160]	; 0xa0
   1a114:	ldr	r1, [fp, #-152]	; 0xffffff68
   1a118:	subs	r0, r1, r0
   1a11c:	movwne	r0, #1
   1a120:	b	1a538 <__snprintf_chk@plt+0x8fc8>
   1a124:	add	r2, r2, #3
   1a128:	mov	r3, #0
   1a12c:	mov	r9, ip
   1a130:	strb	r3, [r2]
   1a134:	movw	r2, #17113	; 0x42d9
   1a138:	mvn	r3, #0
   1a13c:	movt	r2, #2
   1a140:	str	r2, [sp]
   1a144:	add	r2, sp, #100	; 0x64
   1a148:	str	r2, [sp, #4]
   1a14c:	mov	r2, #1
   1a150:	bl	11570 <__snprintf_chk@plt>
   1a154:	ldr	r4, [sp, #80]	; 0x50
   1a158:	ldr	r5, [sp, #32]
   1a15c:	ldr	r0, [sp, #36]	; 0x24
   1a160:	sub	r6, fp, #132	; 0x84
   1a164:	and	r5, r9, r5
   1a168:	mov	r1, r6
   1a16c:	lsr	r9, r0, #5
   1a170:	mov	r0, sl
   1a174:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a178:	movw	r1, #16802	; 0x41a2
   1a17c:	mov	r0, #0
   1a180:	mov	r2, #5
   1a184:	movt	r1, #2
   1a188:	bl	112e8 <dcgettext@plt>
   1a18c:	movw	r2, #17087	; 0x42bf
   1a190:	mov	sl, r0
   1a194:	sub	r3, fp, #176	; 0xb0
   1a198:	mov	r0, r6
   1a19c:	mov	r1, #100	; 0x64
   1a1a0:	str	r8, [sp]
   1a1a4:	str	r8, [sp, #4]
   1a1a8:	movt	r2, #2
   1a1ac:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1a1b0:	cmp	r0, #99	; 0x63
   1a1b4:	bgt	1a30c <__snprintf_chk@plt+0x8d9c>
   1a1b8:	mov	r7, r0
   1a1bc:	ldr	r0, [sp, #320]	; 0x140
   1a1c0:	cmp	r0, #0
   1a1c4:	beq	1a30c <__snprintf_chk@plt+0x8d9c>
   1a1c8:	str	r5, [sp, #36]	; 0x24
   1a1cc:	ldr	r5, [sp, #168]	; 0xa8
   1a1d0:	mov	r0, #43	; 0x2b
   1a1d4:	movw	r3, #14068	; 0x36f4
   1a1d8:	add	r8, sp, #100	; 0x64
   1a1dc:	mov	r2, #27
   1a1e0:	movt	r3, #2
   1a1e4:	cmp	r5, #0
   1a1e8:	movwlt	r0, #45	; 0x2d
   1a1ec:	str	r0, [sp]
   1a1f0:	movw	r0, #46021	; 0xb3c5
   1a1f4:	movt	r0, #37282	; 0x91a2
   1a1f8:	smmla	r0, r5, r0, r5
   1a1fc:	asr	r1, r0, #11
   1a200:	add	r4, r1, r0, lsr #31
   1a204:	mov	r1, #1
   1a208:	cmp	r4, #0
   1a20c:	mov	r0, r4
   1a210:	rsbmi	r0, r4, #0
   1a214:	str	r0, [sp, #4]
   1a218:	mov	r0, r8
   1a21c:	bl	11450 <__sprintf_chk@plt>
   1a220:	mov	r2, r0
   1a224:	mov	r0, #3600	; 0xe10
   1a228:	rsb	r1, r7, #100	; 0x64
   1a22c:	mls	r3, r4, r0, r5
   1a230:	add	r0, r6, r7
   1a234:	cmp	r3, #0
   1a238:	mov	r4, r3
   1a23c:	rsbmi	r4, r3, #0
   1a240:	cmp	r3, #0
   1a244:	beq	1a2ec <__snprintf_chk@plt+0x8d7c>
   1a248:	add	r2, r8, r2
   1a24c:	mov	r3, #58	; 0x3a
   1a250:	mov	lr, #48	; 0x30
   1a254:	strb	r3, [r2]
   1a258:	movw	r3, #33205	; 0x81b5
   1a25c:	movt	r3, #6990	; 0x1b4e
   1a260:	umull	r3, r5, r4, r3
   1a264:	add	r3, lr, r5, lsr #6
   1a268:	movw	r5, #52429	; 0xcccd
   1a26c:	strb	r3, [r2, #1]
   1a270:	movw	r3, #34953	; 0x8889
   1a274:	movt	r5, #52428	; 0xcccc
   1a278:	movt	r3, #34952	; 0x8888
   1a27c:	umull	r3, r7, r4, r3
   1a280:	lsr	r3, r7, #5
   1a284:	umull	r6, ip, r3, r5
   1a288:	lsr	r6, ip, #3
   1a28c:	add	r6, r6, r6, lsl #2
   1a290:	sub	r6, r3, r6, lsl #1
   1a294:	lsl	r3, r3, #4
   1a298:	sub	r3, r3, r7, lsr #5
   1a29c:	orr	r6, r6, #48	; 0x30
   1a2a0:	sub	r3, r4, r3, lsl #2
   1a2a4:	strb	r6, [r2, #2]
   1a2a8:	cmp	r3, #0
   1a2ac:	beq	1a2e0 <__snprintf_chk@plt+0x8d70>
   1a2b0:	mov	r7, #58	; 0x3a
   1a2b4:	strb	r7, [r2, #3]
   1a2b8:	umull	r7, r6, r3, r5
   1a2bc:	orr	r7, lr, r6, lsr #3
   1a2c0:	strb	r7, [r2, #4]
   1a2c4:	lsr	r7, r6, #3
   1a2c8:	add	r7, r7, r7, lsl #2
   1a2cc:	sub	r3, r3, r7, lsl #1
   1a2d0:	orr	r3, r3, #48	; 0x30
   1a2d4:	strb	r3, [r2, #5]
   1a2d8:	add	r2, r2, #6
   1a2dc:	b	1a2e4 <__snprintf_chk@plt+0x8d74>
   1a2e0:	add	r2, r2, #3
   1a2e4:	mov	r3, #0
   1a2e8:	strb	r3, [r2]
   1a2ec:	movw	r2, #17113	; 0x42d9
   1a2f0:	mvn	r3, #0
   1a2f4:	movt	r2, #2
   1a2f8:	stm	sp, {r2, r8}
   1a2fc:	mov	r2, #1
   1a300:	bl	11570 <__snprintf_chk@plt>
   1a304:	ldr	r4, [sp, #80]	; 0x50
   1a308:	ldr	r5, [sp, #36]	; 0x24
   1a30c:	sub	r6, fp, #132	; 0x84
   1a310:	mov	r0, sl
   1a314:	and	r9, r5, r9
   1a318:	mov	r1, r6
   1a31c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a320:	ldr	r2, [sp, #44]	; 0x2c
   1a324:	ldr	r3, [sp, #40]	; 0x28
   1a328:	movw	r1, #16891	; 0x41fb
   1a32c:	movw	r0, #8955	; 0x22fb
   1a330:	ldr	r7, [sp, #84]	; 0x54
   1a334:	ldr	r5, [sp, #76]	; 0x4c
   1a338:	ldr	sl, [sp, #72]	; 0x48
   1a33c:	movt	r1, #2
   1a340:	movt	r0, #2
   1a344:	cmp	r3, r2
   1a348:	mov	r2, r1
   1a34c:	ldr	r3, [sp, #48]	; 0x30
   1a350:	moveq	r2, r0
   1a354:	str	r2, [sp, #24]
   1a358:	ldr	r2, [sp, #52]	; 0x34
   1a35c:	cmp	r3, r2
   1a360:	mov	r2, r1
   1a364:	ldr	r3, [sp, #64]	; 0x40
   1a368:	moveq	r2, r0
   1a36c:	str	r2, [sp, #20]
   1a370:	ldr	r2, [sp, #68]	; 0x44
   1a374:	cmp	r3, r2
   1a378:	mov	r2, r1
   1a37c:	ldr	r3, [sp, #56]	; 0x38
   1a380:	moveq	r2, r0
   1a384:	cmp	r5, r7
   1a388:	str	r2, [sp, #16]
   1a38c:	mov	r2, r1
   1a390:	moveq	r2, r0
   1a394:	str	r2, [sp, #12]
   1a398:	ldr	r2, [sp, #96]	; 0x60
   1a39c:	cmp	r2, sl
   1a3a0:	ldr	r2, [sp, #60]	; 0x3c
   1a3a4:	moveq	r1, r0
   1a3a8:	str	r1, [sp, #8]
   1a3ac:	movw	r1, #16889	; 0x41f9
   1a3b0:	movt	r1, #2
   1a3b4:	cmp	r3, r2
   1a3b8:	mov	r2, #1
   1a3bc:	mov	r3, #100	; 0x64
   1a3c0:	moveq	r1, r0
   1a3c4:	movw	r0, #16832	; 0x41c0
   1a3c8:	movt	r0, #2
   1a3cc:	str	r1, [sp, #4]
   1a3d0:	mov	r1, #100	; 0x64
   1a3d4:	str	r0, [sp]
   1a3d8:	mov	r0, r6
   1a3dc:	bl	11570 <__snprintf_chk@plt>
   1a3e0:	ldr	r8, [sp, #92]	; 0x5c
   1a3e4:	cmp	r0, #0
   1a3e8:	blt	1a424 <__snprintf_chk@plt+0x8eb4>
   1a3ec:	cmp	r0, #99	; 0x63
   1a3f0:	movcs	r0, #99	; 0x63
   1a3f4:	add	r0, r0, #1
   1a3f8:	mov	r1, r0
   1a3fc:	sub	r0, r0, #1
   1a400:	cmp	r0, #1
   1a404:	blt	1a418 <__snprintf_chk@plt+0x8ea8>
   1a408:	add	r2, r6, r1
   1a40c:	ldrb	r2, [r2, #-2]
   1a410:	cmp	r2, #32
   1a414:	beq	1a3f8 <__snprintf_chk@plt+0x8e88>
   1a418:	add	r0, r6, r1
   1a41c:	mov	r1, #0
   1a420:	strb	r1, [r0, #-1]
   1a424:	movw	r0, #17047	; 0x4297
   1a428:	sub	r1, fp, #132	; 0x84
   1a42c:	movt	r0, #2
   1a430:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a434:	movw	r1, #16894	; 0x41fe
   1a438:	mov	r0, #0
   1a43c:	mov	r2, #5
   1a440:	movt	r1, #2
   1a444:	bl	112e8 <dcgettext@plt>
   1a448:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a44c:	cmp	r9, #0
   1a450:	beq	1a46c <__snprintf_chk@plt+0x8efc>
   1a454:	movw	r1, #16918	; 0x4216
   1a458:	mov	r0, #0
   1a45c:	mov	r2, #5
   1a460:	movt	r1, #2
   1a464:	bl	112e8 <dcgettext@plt>
   1a468:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a46c:	cmp	r5, r7
   1a470:	ldr	r5, [sp, #88]	; 0x58
   1a474:	ldrne	r0, [sp, #96]	; 0x60
   1a478:	cmpne	r0, sl
   1a47c:	beq	1a498 <__snprintf_chk@plt+0x8f28>
   1a480:	movw	r1, #16968	; 0x4248
   1a484:	mov	r0, #0
   1a488:	mov	r2, #5
   1a48c:	movt	r1, #2
   1a490:	bl	112e8 <dcgettext@plt>
   1a494:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a498:	movw	r1, #17007	; 0x426f
   1a49c:	mov	r0, #0
   1a4a0:	mov	r2, #5
   1a4a4:	movt	r1, #2
   1a4a8:	bl	112e8 <dcgettext@plt>
   1a4ac:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a4b0:	movw	r0, #17051	; 0x429b
   1a4b4:	movw	r1, #17070	; 0x42ae
   1a4b8:	cmp	r8, #0
   1a4bc:	mov	r2, #5
   1a4c0:	movt	r0, #2
   1a4c4:	movt	r1, #2
   1a4c8:	movne	r1, r0
   1a4cc:	mov	r0, #0
   1a4d0:	bl	112e8 <dcgettext@plt>
   1a4d4:	mov	r1, r0
   1a4d8:	movw	r0, #17040	; 0x4290
   1a4dc:	movt	r0, #2
   1a4e0:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1a4e4:	ldr	r6, [fp, #8]
   1a4e8:	mov	r7, #0
   1a4ec:	cmp	r5, r6
   1a4f0:	bne	19548 <__snprintf_chk@plt+0x7fd8>
   1a4f4:	b	19550 <__snprintf_chk@plt+0x7fe0>
   1a4f8:	mov	r0, #0
   1a4fc:	subs	r0, r5, r0
   1a500:	sbc	r1, r4, #0
   1a504:	eor	r0, r0, r2
   1a508:	eor	r1, r1, r2
   1a50c:	orrs	r0, r0, r1
   1a510:	beq	1a58c <__snprintf_chk@plt+0x901c>
   1a514:	subs	r0, r5, #1
   1a518:	sbcs	r0, r4, #0
   1a51c:	blt	1a560 <__snprintf_chk@plt+0x8ff0>
   1a520:	ldr	r0, [sp, #160]	; 0xa0
   1a524:	ldr	r1, [fp, #-152]	; 0xffffff68
   1a528:	subs	r0, r1, r0
   1a52c:	movwne	r0, #1
   1a530:	b	1a564 <__snprintf_chk@plt+0x8ff4>
   1a534:	mov	r0, #0
   1a538:	movw	r3, #37449	; 0x9249
   1a53c:	movw	r2, #9362	; 0x2492
   1a540:	subs	r0, r5, r0
   1a544:	movt	r3, #18724	; 0x4924
   1a548:	sbc	r1, r4, #0
   1a54c:	movt	r2, #4681	; 0x1249
   1a550:	subs	r0, r3, r0
   1a554:	sbcs	r0, r2, r1
   1a558:	bge	1a58c <__snprintf_chk@plt+0x901c>
   1a55c:	b	1a6ac <__snprintf_chk@plt+0x913c>
   1a560:	mov	r0, #0
   1a564:	subs	r2, r5, r0
   1a568:	mov	r0, #0
   1a56c:	mov	r1, #-2147483648	; 0x80000000
   1a570:	sbc	r3, r4, #0
   1a574:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1a578:	ldr	r6, [fp, #8]
   1a57c:	subs	r0, r0, #7
   1a580:	add	r9, sp, #144	; 0x90
   1a584:	sbcs	r0, r1, #0
   1a588:	blt	1a6ac <__snprintf_chk@plt+0x913c>
   1a58c:	rsbs	r0, r5, #0
   1a590:	rscs	r0, r4, #0
   1a594:	bge	1a5ac <__snprintf_chk@plt+0x903c>
   1a598:	ldr	r1, [sp, #160]	; 0xa0
   1a59c:	ldr	r0, [fp, #-152]	; 0xffffff68
   1a5a0:	subs	r2, r0, r1
   1a5a4:	movwne	r2, #1
   1a5a8:	b	1a5b8 <__snprintf_chk@plt+0x9048>
   1a5ac:	ldr	r0, [fp, #-152]	; 0xffffff68
   1a5b0:	ldr	r1, [sp, #160]	; 0xa0
   1a5b4:	mov	r2, #0
   1a5b8:	add	r1, r1, #7
   1a5bc:	subs	r2, r5, r2
   1a5c0:	mov	r3, #7
   1a5c4:	mov	r6, #0
   1a5c8:	sub	r0, r1, r0
   1a5cc:	movw	r1, #9363	; 0x2493
   1a5d0:	sbc	r7, r4, #0
   1a5d4:	umull	r2, r3, r2, r3
   1a5d8:	movt	r1, #37449	; 0x9249
   1a5dc:	rsb	r7, r7, r7, lsl #3
   1a5e0:	smmla	r1, r0, r1, r0
   1a5e4:	add	r3, r3, r7
   1a5e8:	asr	r7, r1, #2
   1a5ec:	add	r1, r7, r1, lsr #31
   1a5f0:	sub	r1, r1, r1, lsl #3
   1a5f4:	add	r0, r0, r1
   1a5f8:	asr	r7, r0, #31
   1a5fc:	adds	r2, r0, r2
   1a600:	mov	r0, #0
   1a604:	adc	r1, r7, r3
   1a608:	cmn	r1, #1
   1a60c:	movwgt	r6, #1
   1a610:	cmn	r7, #1
   1a614:	mov	r7, #0
   1a618:	movwgt	r7, #1
   1a61c:	subs	r6, r7, r6
   1a620:	movwne	r6, #1
   1a624:	cmn	r3, #1
   1a628:	mov	r3, #0
   1a62c:	movwgt	r3, #1
   1a630:	sub	r3, r7, r3
   1a634:	clz	r3, r3
   1a638:	lsr	r3, r3, #5
   1a63c:	ands	r3, r3, r6
   1a640:	ldr	r6, [fp, #8]
   1a644:	bne	1a6ac <__snprintf_chk@plt+0x913c>
   1a648:	ldr	r7, [fp, #-164]	; 0xffffff5c
   1a64c:	cmn	r1, #1
   1a650:	mov	r3, #0
   1a654:	mov	r6, #0
   1a658:	movwgt	r3, #1
   1a65c:	adds	r2, r2, r7
   1a660:	adc	r1, r1, r7, asr #31
   1a664:	asr	r7, r7, #31
   1a668:	str	r2, [fp, #-164]	; 0xffffff5c
   1a66c:	cmn	r1, #1
   1a670:	movwgt	r6, #1
   1a674:	subs	r6, r3, r6
   1a678:	movwne	r6, #1
   1a67c:	cmn	r7, #1
   1a680:	movwgt	r0, #1
   1a684:	sub	r0, r3, r0
   1a688:	clz	r0, r0
   1a68c:	lsr	r0, r0, #5
   1a690:	tst	r0, r6
   1a694:	ldr	r6, [fp, #8]
   1a698:	asreq	r0, r2, #31
   1a69c:	eoreq	r2, r2, r2
   1a6a0:	eoreq	r0, r1, r0
   1a6a4:	orrseq	r0, r2, r0
   1a6a8:	beq	1a854 <__snprintf_chk@plt+0x92e4>
   1a6ac:	ldrb	r0, [sp, #325]	; 0x145
   1a6b0:	cmp	r0, #0
   1a6b4:	beq	1b9d8 <__snprintf_chk@plt+0xa468>
   1a6b8:	movw	r1, #15421	; 0x3c3d
   1a6bc:	mov	r0, #0
   1a6c0:	mov	r2, #5
   1a6c4:	add	r4, r9, #8
   1a6c8:	mov	r8, #0
   1a6cc:	movt	r1, #2
   1a6d0:	bl	112e8 <dcgettext@plt>
   1a6d4:	mov	r9, r0
   1a6d8:	add	r0, sp, #144	; 0x90
   1a6dc:	sub	r1, fp, #132	; 0x84
   1a6e0:	bl	1bba8 <__snprintf_chk@plt+0xa638>
   1a6e4:	ldm	r4, {r5, sl}
   1a6e8:	ldr	r4, [sp, #160]	; 0xa0
   1a6ec:	movw	r2, #17087	; 0x42bf
   1a6f0:	mov	r7, r0
   1a6f4:	sub	r0, fp, #348	; 0x15c
   1a6f8:	sub	r3, fp, #176	; 0xb0
   1a6fc:	mov	r1, #100	; 0x64
   1a700:	str	r8, [sp]
   1a704:	str	r8, [sp, #4]
   1a708:	movt	r2, #2
   1a70c:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1a710:	cmp	r0, #99	; 0x63
   1a714:	bgt	1aa38 <__snprintf_chk@plt+0x94c8>
   1a718:	mov	r8, r0
   1a71c:	ldr	r0, [sp, #320]	; 0x140
   1a720:	cmp	r0, #0
   1a724:	beq	1aa38 <__snprintf_chk@plt+0x94c8>
   1a728:	str	r9, [sp, #96]	; 0x60
   1a72c:	ldr	r9, [sp, #168]	; 0xa8
   1a730:	mov	r0, #43	; 0x2b
   1a734:	str	sl, [sp, #92]	; 0x5c
   1a738:	movw	r3, #14068	; 0x36f4
   1a73c:	str	r4, [sp, #72]	; 0x48
   1a740:	add	r4, sp, #100	; 0x64
   1a744:	mov	r2, #27
   1a748:	str	r5, [sp, #76]	; 0x4c
   1a74c:	str	r7, [sp, #84]	; 0x54
   1a750:	movt	r3, #2
   1a754:	cmp	r9, #0
   1a758:	movwlt	r0, #45	; 0x2d
   1a75c:	str	r0, [sp]
   1a760:	movw	r0, #46021	; 0xb3c5
   1a764:	movt	r0, #37282	; 0x91a2
   1a768:	smmla	r0, r9, r0, r9
   1a76c:	asr	r1, r0, #11
   1a770:	add	sl, r1, r0, lsr #31
   1a774:	mov	r1, #1
   1a778:	cmp	sl, #0
   1a77c:	mov	r0, sl
   1a780:	rsbmi	r0, sl, #0
   1a784:	str	r0, [sp, #4]
   1a788:	mov	r0, r4
   1a78c:	bl	11450 <__sprintf_chk@plt>
   1a790:	mov	r2, r0
   1a794:	mov	r0, #3600	; 0xe10
   1a798:	rsb	r1, r8, #100	; 0x64
   1a79c:	mls	r3, sl, r0, r9
   1a7a0:	sub	r0, fp, #348	; 0x15c
   1a7a4:	cmp	r3, #0
   1a7a8:	mov	r5, r3
   1a7ac:	add	r0, r0, r8
   1a7b0:	rsbmi	r5, r3, #0
   1a7b4:	cmp	r3, #0
   1a7b8:	beq	1aa08 <__snprintf_chk@plt+0x9498>
   1a7bc:	movw	r3, #33205	; 0x81b5
   1a7c0:	mov	lr, #48	; 0x30
   1a7c4:	add	r2, r4, r2
   1a7c8:	mov	ip, #58	; 0x3a
   1a7cc:	movw	r9, #52429	; 0xcccd
   1a7d0:	mov	r8, r4
   1a7d4:	movt	r3, #6990	; 0x1b4e
   1a7d8:	strb	ip, [r2]
   1a7dc:	movt	r9, #52428	; 0xcccc
   1a7e0:	umull	r3, r7, r5, r3
   1a7e4:	add	r3, lr, r7, lsr #6
   1a7e8:	strb	r3, [r2, #1]
   1a7ec:	movw	r3, #34953	; 0x8889
   1a7f0:	movt	r3, #34952	; 0x8888
   1a7f4:	umull	r3, r7, r5, r3
   1a7f8:	lsr	r3, r7, #5
   1a7fc:	umull	r4, r6, r3, r9
   1a800:	lsr	r4, r6, #3
   1a804:	add	r4, r4, r4, lsl #2
   1a808:	sub	r4, r3, r4, lsl #1
   1a80c:	lsl	r3, r3, #4
   1a810:	sub	r3, r3, r7, lsr #5
   1a814:	orr	r4, r4, #48	; 0x30
   1a818:	sub	r3, r5, r3, lsl #2
   1a81c:	strb	r4, [r2, #2]
   1a820:	cmp	r3, #0
   1a824:	beq	1a9f8 <__snprintf_chk@plt+0x9488>
   1a828:	umull	r7, r6, r3, r9
   1a82c:	strb	ip, [r2, #3]
   1a830:	orr	r7, lr, r6, lsr #3
   1a834:	strb	r7, [r2, #4]
   1a838:	lsr	r7, r6, #3
   1a83c:	add	r7, r7, r7, lsl #2
   1a840:	sub	r3, r3, r7, lsl #1
   1a844:	orr	r3, r3, #48	; 0x30
   1a848:	strb	r3, [r2, #5]
   1a84c:	add	r2, r2, #6
   1a850:	b	1a9fc <__snprintf_chk@plt+0x948c>
   1a854:	mvn	r0, #0
   1a858:	sub	r1, fp, #176	; 0xb0
   1a85c:	str	r0, [fp, #-144]	; 0xffffff70
   1a860:	ldr	r0, [sp, #88]	; 0x58
   1a864:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   1a868:	ldrb	r1, [sp, #325]	; 0x145
   1a86c:	cmn	r0, #1
   1a870:	beq	1aa5c <__snprintf_chk@plt+0x94ec>
   1a874:	mov	sl, r0
   1a878:	cmp	r1, #0
   1a87c:	beq	1aa70 <__snprintf_chk@plt+0x9500>
   1a880:	movw	r1, #15501	; 0x3c8d
   1a884:	mov	r0, #0
   1a888:	mov	r2, #5
   1a88c:	mov	r4, #0
   1a890:	movt	r1, #2
   1a894:	bl	112e8 <dcgettext@plt>
   1a898:	str	r0, [sp, #96]	; 0x60
   1a89c:	add	r0, sp, #144	; 0x90
   1a8a0:	sub	r1, fp, #132	; 0x84
   1a8a4:	bl	1bba8 <__snprintf_chk@plt+0xa638>
   1a8a8:	movw	r2, #17087	; 0x42bf
   1a8ac:	sub	r6, fp, #348	; 0x15c
   1a8b0:	str	r0, [sp, #92]	; 0x5c
   1a8b4:	sub	r3, fp, #176	; 0xb0
   1a8b8:	mov	r1, #100	; 0x64
   1a8bc:	str	r4, [sp]
   1a8c0:	str	r4, [sp, #4]
   1a8c4:	movt	r2, #2
   1a8c8:	mov	r0, r6
   1a8cc:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1a8d0:	cmp	r0, #99	; 0x63
   1a8d4:	bgt	1aaa8 <__snprintf_chk@plt+0x9538>
   1a8d8:	mov	r4, r0
   1a8dc:	ldr	r0, [sp, #320]	; 0x140
   1a8e0:	cmp	r0, #0
   1a8e4:	beq	1aaa8 <__snprintf_chk@plt+0x9538>
   1a8e8:	ldr	r5, [sp, #168]	; 0xa8
   1a8ec:	mov	r0, #43	; 0x2b
   1a8f0:	movw	r3, #14068	; 0x36f4
   1a8f4:	mov	r2, #27
   1a8f8:	movt	r3, #2
   1a8fc:	cmp	r5, #0
   1a900:	movwlt	r0, #45	; 0x2d
   1a904:	str	r0, [sp]
   1a908:	movw	r0, #46021	; 0xb3c5
   1a90c:	movt	r0, #37282	; 0x91a2
   1a910:	smmla	r0, r5, r0, r5
   1a914:	asr	r1, r0, #11
   1a918:	add	r7, r1, r0, lsr #31
   1a91c:	mov	r1, #1
   1a920:	cmp	r7, #0
   1a924:	mov	r0, r7
   1a928:	rsbmi	r0, r7, #0
   1a92c:	str	r0, [sp, #4]
   1a930:	add	r0, sp, #100	; 0x64
   1a934:	bl	11450 <__sprintf_chk@plt>
   1a938:	mov	r2, r0
   1a93c:	mov	r0, #3600	; 0xe10
   1a940:	rsb	r1, r4, #100	; 0x64
   1a944:	mls	r3, r7, r0, r5
   1a948:	add	r0, r6, r4
   1a94c:	cmp	r3, #0
   1a950:	mov	r7, r3
   1a954:	rsbmi	r7, r3, #0
   1a958:	cmp	r3, #0
   1a95c:	beq	1aa88 <__snprintf_chk@plt+0x9518>
   1a960:	movw	r6, #33205	; 0x81b5
   1a964:	add	r3, sp, #100	; 0x64
   1a968:	mov	lr, #48	; 0x30
   1a96c:	mov	ip, #58	; 0x3a
   1a970:	movw	r9, #52429	; 0xcccd
   1a974:	movt	r6, #6990	; 0x1b4e
   1a978:	add	r2, r3, r2
   1a97c:	movt	r9, #52428	; 0xcccc
   1a980:	umull	r6, r5, r7, r6
   1a984:	strb	ip, [r2]
   1a988:	add	r5, lr, r5, lsr #6
   1a98c:	strb	r5, [r2, #1]
   1a990:	movw	r5, #34953	; 0x8889
   1a994:	movt	r5, #34952	; 0x8888
   1a998:	umull	r5, r4, r7, r5
   1a99c:	lsr	r3, r4, #5
   1a9a0:	umull	r6, r5, r3, r9
   1a9a4:	lsr	r5, r5, #3
   1a9a8:	add	r5, r5, r5, lsl #2
   1a9ac:	sub	r5, r3, r5, lsl #1
   1a9b0:	lsl	r3, r3, #4
   1a9b4:	sub	r3, r3, r4, lsr #5
   1a9b8:	orr	r5, r5, #48	; 0x30
   1a9bc:	sub	r7, r7, r3, lsl #2
   1a9c0:	strb	r5, [r2, #2]
   1a9c4:	cmp	r7, #0
   1a9c8:	beq	1aa7c <__snprintf_chk@plt+0x950c>
   1a9cc:	umull	r3, r6, r7, r9
   1a9d0:	strb	ip, [r2, #3]
   1a9d4:	orr	r3, lr, r6, lsr #3
   1a9d8:	strb	r3, [r2, #4]
   1a9dc:	lsr	r3, r6, #3
   1a9e0:	add	r3, r3, r3, lsl #2
   1a9e4:	sub	r3, r7, r3, lsl #1
   1a9e8:	orr	r3, r3, #48	; 0x30
   1a9ec:	strb	r3, [r2, #5]
   1a9f0:	add	r2, r2, #6
   1a9f4:	b	1aa80 <__snprintf_chk@plt+0x9510>
   1a9f8:	add	r2, r2, #3
   1a9fc:	mov	r3, #0
   1aa00:	mov	r4, r8
   1aa04:	strb	r3, [r2]
   1aa08:	movw	r2, #17113	; 0x42d9
   1aa0c:	mvn	r3, #0
   1aa10:	movt	r2, #2
   1aa14:	stm	sp, {r2, r4}
   1aa18:	mov	r2, #1
   1aa1c:	bl	11570 <__snprintf_chk@plt>
   1aa20:	ldr	r6, [fp, #8]
   1aa24:	ldr	r9, [sp, #96]	; 0x60
   1aa28:	ldr	sl, [sp, #92]	; 0x5c
   1aa2c:	ldr	r7, [sp, #84]	; 0x54
   1aa30:	ldr	r5, [sp, #76]	; 0x4c
   1aa34:	ldr	r4, [sp, #72]	; 0x48
   1aa38:	sub	r0, fp, #348	; 0x15c
   1aa3c:	mov	r1, r7
   1aa40:	mov	r2, r5
   1aa44:	mov	r3, sl
   1aa48:	str	r4, [sp]
   1aa4c:	str	r0, [sp, #4]
   1aa50:	mov	r0, r9
   1aa54:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1aa58:	b	1b9d8 <__snprintf_chk@plt+0xa468>
   1aa5c:	ldr	r6, [fp, #8]
   1aa60:	cmp	r1, #0
   1aa64:	add	r9, sp, #144	; 0x90
   1aa68:	bne	1a6b8 <__snprintf_chk@plt+0x9148>
   1aa6c:	b	1b9d8 <__snprintf_chk@plt+0xa468>
   1aa70:	add	r9, sp, #144	; 0x90
   1aa74:	mov	ip, sl
   1aa78:	b	1ada4 <__snprintf_chk@plt+0x9834>
   1aa7c:	add	r2, r2, #3
   1aa80:	mov	r3, #0
   1aa84:	strb	r3, [r2]
   1aa88:	movw	r2, #17113	; 0x42d9
   1aa8c:	mvn	r3, #0
   1aa90:	movt	r2, #2
   1aa94:	str	r2, [sp]
   1aa98:	add	r2, sp, #100	; 0x64
   1aa9c:	str	r2, [sp, #4]
   1aaa0:	mov	r2, #1
   1aaa4:	bl	11570 <__snprintf_chk@plt>
   1aaa8:	ldr	r0, [sp, #96]	; 0x60
   1aaac:	ldr	r1, [sp, #92]	; 0x5c
   1aab0:	sub	r2, fp, #348	; 0x15c
   1aab4:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1aab8:	add	r9, sp, #144	; 0x90
   1aabc:	mov	ip, sl
   1aac0:	ldrb	r0, [sp, #325]	; 0x145
   1aac4:	cmp	r0, #0
   1aac8:	beq	1ada4 <__snprintf_chk@plt+0x9834>
   1aacc:	ldr	r0, [sp, #300]	; 0x12c
   1aad0:	ldr	r1, [sp, #304]	; 0x130
   1aad4:	str	ip, [sp, #96]	; 0x60
   1aad8:	orrs	r2, r1, r0
   1aadc:	bne	1abb8 <__snprintf_chk@plt+0x9648>
   1aae0:	movw	r1, #15531	; 0x3cab
   1aae4:	mov	r0, #0
   1aae8:	mov	r2, #5
   1aaec:	movt	r1, #2
   1aaf0:	bl	112e8 <dcgettext@plt>
   1aaf4:	mov	r4, r0
   1aaf8:	ldr	r0, [fp, #-156]	; 0xffffff64
   1aafc:	movw	r1, #34079	; 0x851f
   1ab00:	mvn	r3, #18
   1ab04:	add	r6, sp, #100	; 0x64
   1ab08:	movt	r1, #20971	; 0x51eb
   1ab0c:	smmul	r1, r0, r1
   1ab10:	asr	r2, r1, #5
   1ab14:	add	r1, r2, r1, lsr #31
   1ab18:	mov	r2, #100	; 0x64
   1ab1c:	mls	r2, r1, r2, r0
   1ab20:	add	r7, r1, #19
   1ab24:	cmp	r2, #0
   1ab28:	rsbmi	r2, r2, #0
   1ab2c:	cmn	r0, #2000	; 0x7d0
   1ab30:	suble	r7, r3, r1
   1ab34:	movw	r1, #63537	; 0xf831
   1ab38:	movw	r3, #17141	; 0x42f5
   1ab3c:	str	r2, [sp, #4]
   1ab40:	mov	r2, #13
   1ab44:	movt	r1, #65535	; 0xffff
   1ab48:	movt	r3, #2
   1ab4c:	str	r7, [sp]
   1ab50:	add	r1, r1, #98	; 0x62
   1ab54:	cmp	r0, r1
   1ab58:	mov	r0, r6
   1ab5c:	mov	r1, #1
   1ab60:	addgt	r3, r3, #1
   1ab64:	bl	11450 <__sprintf_chk@plt>
   1ab68:	ldr	r1, [fp, #-160]	; 0xffffff60
   1ab6c:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1ab70:	movw	r2, #17120	; 0x42e0
   1ab74:	mov	r3, #100	; 0x64
   1ab78:	movt	r2, #2
   1ab7c:	stm	sp, {r2, r6}
   1ab80:	sub	r6, fp, #348	; 0x15c
   1ab84:	mov	r2, #1
   1ab88:	add	r1, r1, #1
   1ab8c:	str	r0, [sp, #12]
   1ab90:	mov	r0, r6
   1ab94:	str	r1, [sp, #8]
   1ab98:	mov	r1, #100	; 0x64
   1ab9c:	bl	11570 <__snprintf_chk@plt>
   1aba0:	mov	r0, r4
   1aba4:	mov	r1, r6
   1aba8:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1abac:	ldr	r0, [sp, #300]	; 0x12c
   1abb0:	ldr	r1, [sp, #304]	; 0x130
   1abb4:	add	r9, sp, #144	; 0x90
   1abb8:	cmp	r1, #0
   1abbc:	cmpne	r0, #0
   1abc0:	beq	1abf4 <__snprintf_chk@plt+0x9684>
   1abc4:	movw	r1, #15575	; 0x3cd7
   1abc8:	mov	r0, #0
   1abcc:	mov	r2, #5
   1abd0:	movt	r1, #2
   1abd4:	bl	112e8 <dcgettext@plt>
   1abd8:	mov	r4, r0
   1abdc:	add	r0, sp, #144	; 0x90
   1abe0:	sub	r1, fp, #132	; 0x84
   1abe4:	bl	1bba8 <__snprintf_chk@plt+0xa638>
   1abe8:	mov	r1, r0
   1abec:	mov	r0, r4
   1abf0:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1abf4:	movw	r1, #15632	; 0x3d10
   1abf8:	mov	r0, #0
   1abfc:	mov	r2, #5
   1ac00:	mov	r4, #0
   1ac04:	movt	r1, #2
   1ac08:	bl	112e8 <dcgettext@plt>
   1ac0c:	movw	r2, #17087	; 0x42bf
   1ac10:	sub	sl, fp, #348	; 0x15c
   1ac14:	mov	r5, r0
   1ac18:	sub	r3, fp, #176	; 0xb0
   1ac1c:	mov	r1, #100	; 0x64
   1ac20:	str	r4, [sp]
   1ac24:	str	r4, [sp, #4]
   1ac28:	movt	r2, #2
   1ac2c:	mov	r0, sl
   1ac30:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1ac34:	cmp	r0, #99	; 0x63
   1ac38:	bgt	1ad94 <__snprintf_chk@plt+0x9824>
   1ac3c:	mov	r4, r0
   1ac40:	ldr	r0, [sp, #320]	; 0x140
   1ac44:	cmp	r0, #0
   1ac48:	beq	1ad94 <__snprintf_chk@plt+0x9824>
   1ac4c:	str	r5, [sp, #92]	; 0x5c
   1ac50:	ldr	r5, [sp, #168]	; 0xa8
   1ac54:	mov	r0, #43	; 0x2b
   1ac58:	movw	r3, #14068	; 0x36f4
   1ac5c:	add	r6, sp, #100	; 0x64
   1ac60:	mov	r2, #27
   1ac64:	movt	r3, #2
   1ac68:	cmp	r5, #0
   1ac6c:	movwlt	r0, #45	; 0x2d
   1ac70:	str	r0, [sp]
   1ac74:	movw	r0, #46021	; 0xb3c5
   1ac78:	movt	r0, #37282	; 0x91a2
   1ac7c:	smmla	r0, r5, r0, r5
   1ac80:	asr	r1, r0, #11
   1ac84:	add	r7, r1, r0, lsr #31
   1ac88:	mov	r1, #1
   1ac8c:	cmp	r7, #0
   1ac90:	mov	r0, r7
   1ac94:	rsbmi	r0, r7, #0
   1ac98:	str	r0, [sp, #4]
   1ac9c:	mov	r0, r6
   1aca0:	bl	11450 <__sprintf_chk@plt>
   1aca4:	mov	r2, r0
   1aca8:	mov	r0, #3600	; 0xe10
   1acac:	rsb	r1, r4, #100	; 0x64
   1acb0:	mls	r3, r7, r0, r5
   1acb4:	add	r0, sl, r4
   1acb8:	cmp	r3, #0
   1acbc:	mov	r7, r3
   1acc0:	rsbmi	r7, r3, #0
   1acc4:	cmp	r3, #0
   1acc8:	beq	1ad74 <__snprintf_chk@plt+0x9804>
   1accc:	mov	sl, r6
   1acd0:	add	r2, r6, r2
   1acd4:	movw	r6, #33205	; 0x81b5
   1acd8:	mov	lr, #48	; 0x30
   1acdc:	mov	ip, #58	; 0x3a
   1ace0:	movw	r9, #52429	; 0xcccd
   1ace4:	movt	r6, #6990	; 0x1b4e
   1ace8:	strb	ip, [r2]
   1acec:	movt	r9, #52428	; 0xcccc
   1acf0:	umull	r6, r5, r7, r6
   1acf4:	add	r5, lr, r5, lsr #6
   1acf8:	strb	r5, [r2, #1]
   1acfc:	movw	r5, #34953	; 0x8889
   1ad00:	movt	r5, #34952	; 0x8888
   1ad04:	umull	r5, r4, r7, r5
   1ad08:	lsr	r3, r4, #5
   1ad0c:	umull	r6, r5, r3, r9
   1ad10:	lsr	r5, r5, #3
   1ad14:	add	r5, r5, r5, lsl #2
   1ad18:	sub	r5, r3, r5, lsl #1
   1ad1c:	lsl	r3, r3, #4
   1ad20:	sub	r3, r3, r4, lsr #5
   1ad24:	orr	r5, r5, #48	; 0x30
   1ad28:	sub	r7, r7, r3, lsl #2
   1ad2c:	strb	r5, [r2, #2]
   1ad30:	cmp	r7, #0
   1ad34:	beq	1ad64 <__snprintf_chk@plt+0x97f4>
   1ad38:	umull	r3, r6, r7, r9
   1ad3c:	strb	ip, [r2, #3]
   1ad40:	orr	r3, lr, r6, lsr #3
   1ad44:	strb	r3, [r2, #4]
   1ad48:	lsr	r3, r6, #3
   1ad4c:	add	r3, r3, r3, lsl #2
   1ad50:	sub	r3, r7, r3, lsl #1
   1ad54:	orr	r3, r3, #48	; 0x30
   1ad58:	strb	r3, [r2, #5]
   1ad5c:	add	r2, r2, #6
   1ad60:	b	1ad68 <__snprintf_chk@plt+0x97f8>
   1ad64:	add	r2, r2, #3
   1ad68:	mov	r3, #0
   1ad6c:	mov	r6, sl
   1ad70:	strb	r3, [r2]
   1ad74:	movw	r2, #17113	; 0x42d9
   1ad78:	mvn	r3, #0
   1ad7c:	movt	r2, #2
   1ad80:	stm	sp, {r2, r6}
   1ad84:	mov	r2, #1
   1ad88:	bl	11570 <__snprintf_chk@plt>
   1ad8c:	ldr	r5, [sp, #92]	; 0x5c
   1ad90:	add	r9, sp, #144	; 0x90
   1ad94:	sub	r1, fp, #348	; 0x15c
   1ad98:	mov	r0, r5
   1ad9c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1ada0:	ldr	ip, [sp, #96]	; 0x60
   1ada4:	ldrd	r4, [r8]
   1ada8:	ldr	r3, [sp, #248]	; 0xf8
   1adac:	ldr	r2, [sp, #252]	; 0xfc
   1adb0:	ldr	r0, [sp, #256]	; 0x100
   1adb4:	ldr	r1, [sp, #260]	; 0x104
   1adb8:	orr	r2, r2, r5
   1adbc:	orr	r3, r3, r4
   1adc0:	orr	r7, r2, r1
   1adc4:	orr	r6, r3, r0
   1adc8:	orrs	r7, r6, r7
   1adcc:	beq	1b4f0 <__snprintf_chk@plt+0x9f80>
   1add0:	ldrb	r6, [sp, #325]	; 0x145
   1add4:	add	r9, r9, #112	; 0x70
   1add8:	cmp	r6, #0
   1addc:	beq	1ae34 <__snprintf_chk@plt+0x98c4>
   1ade0:	orrs	r2, r3, r2
   1ade4:	ldrne	r2, [fp, #-164]	; 0xffffff5c
   1ade8:	cmpne	r2, #15
   1adec:	beq	1ae0c <__snprintf_chk@plt+0x989c>
   1adf0:	movw	r1, #15658	; 0x3d2a
   1adf4:	mov	r0, #0
   1adf8:	mov	r2, #5
   1adfc:	movt	r1, #2
   1ae00:	bl	112e8 <dcgettext@plt>
   1ae04:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1ae08:	ldrd	r0, [r9]
   1ae0c:	orrs	r0, r0, r1
   1ae10:	ldrne	r0, [fp, #-168]	; 0xffffff58
   1ae14:	cmpne	r0, #12
   1ae18:	beq	1ae34 <__snprintf_chk@plt+0x98c4>
   1ae1c:	movw	r1, #15755	; 0x3d8b
   1ae20:	mov	r0, #0
   1ae24:	mov	r2, #5
   1ae28:	movt	r1, #2
   1ae2c:	bl	112e8 <dcgettext@plt>
   1ae30:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1ae34:	ldr	r0, [fp, #-156]	; 0xffffff64
   1ae38:	ldrd	r4, [r8]
   1ae3c:	mov	r3, #0
   1ae40:	mov	r2, #0
   1ae44:	asr	r1, r0, #31
   1ae48:	cmn	r1, #1
   1ae4c:	movwgt	r3, #1
   1ae50:	adds	r6, r0, r4
   1ae54:	adc	r0, r1, r5
   1ae58:	mov	r1, #0
   1ae5c:	cmn	r0, #1
   1ae60:	movwgt	r1, #1
   1ae64:	subs	r1, r3, r1
   1ae68:	movwne	r1, #1
   1ae6c:	cmn	r5, #1
   1ae70:	movwgt	r2, #1
   1ae74:	sub	r2, r3, r2
   1ae78:	clz	r2, r2
   1ae7c:	lsr	r2, r2, #5
   1ae80:	tst	r2, r1
   1ae84:	asreq	r1, r6, #31
   1ae88:	eoreq	r2, r6, r6
   1ae8c:	eoreq	r0, r0, r1
   1ae90:	orrseq	r0, r2, r0
   1ae94:	bne	1af04 <__snprintf_chk@plt+0x9994>
   1ae98:	add	r0, sp, #144	; 0x90
   1ae9c:	mov	r3, #0
   1aea0:	mov	r2, #0
   1aea4:	add	sl, r0, #104	; 0x68
   1aea8:	ldr	r0, [fp, #-160]	; 0xffffff60
   1aeac:	ldrd	r4, [sl]
   1aeb0:	asr	r1, r0, #31
   1aeb4:	cmn	r1, #1
   1aeb8:	movwgt	r3, #1
   1aebc:	adds	r4, r0, r4
   1aec0:	adc	r0, r1, r5
   1aec4:	mov	r1, #0
   1aec8:	cmn	r0, #1
   1aecc:	movwgt	r1, #1
   1aed0:	subs	r1, r3, r1
   1aed4:	movwne	r1, #1
   1aed8:	cmn	r5, #1
   1aedc:	movwgt	r2, #1
   1aee0:	sub	r2, r3, r2
   1aee4:	clz	r2, r2
   1aee8:	lsr	r2, r2, #5
   1aeec:	tst	r2, r1
   1aef0:	asreq	r1, r4, #31
   1aef4:	eoreq	r2, r4, r4
   1aef8:	eoreq	r0, r0, r1
   1aefc:	orrseq	r0, r2, r0
   1af00:	beq	1af3c <__snprintf_chk@plt+0x99cc>
   1af04:	ldrb	r0, [sp, #325]	; 0x145
   1af08:	ldr	r6, [fp, #8]
   1af0c:	cmp	r0, #0
   1af10:	beq	1b9d8 <__snprintf_chk@plt+0xa468>
   1af14:	movw	r1, #15826	; 0x3dd2
   1af18:	mov	r0, #0
   1af1c:	mov	r2, #5
   1af20:	movt	r1, #2
   1af24:	bl	112e8 <dcgettext@plt>
   1af28:	movw	r1, #15840	; 0x3de0
   1af2c:	movw	r2, #2149	; 0x865
   1af30:	movt	r1, #2
   1af34:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1af38:	b	1b9d8 <__snprintf_chk@plt+0xa468>
   1af3c:	ldr	r5, [fp, #-164]	; 0xffffff5c
   1af40:	ldm	r9, {r0, r7}
   1af44:	mov	r3, #0
   1af48:	mov	r2, #0
   1af4c:	asr	r1, r5, #31
   1af50:	cmn	r1, #1
   1af54:	movwgt	r3, #1
   1af58:	adds	r5, r5, r0
   1af5c:	adc	r0, r1, r7
   1af60:	mov	r1, #0
   1af64:	cmn	r0, #1
   1af68:	movwgt	r1, #1
   1af6c:	subs	r1, r3, r1
   1af70:	movwne	r1, #1
   1af74:	cmn	r7, #1
   1af78:	movwgt	r2, #1
   1af7c:	sub	r2, r3, r2
   1af80:	clz	r2, r2
   1af84:	lsr	r2, r2, #5
   1af88:	tst	r2, r1
   1af8c:	asreq	r1, r5, #31
   1af90:	eoreq	r2, r5, r5
   1af94:	eoreq	r0, r0, r1
   1af98:	orrseq	r0, r2, r0
   1af9c:	bne	1af04 <__snprintf_chk@plt+0x9994>
   1afa0:	str	r4, [fp, #-160]	; 0xffffff60
   1afa4:	str	r6, [fp, #-156]	; 0xffffff64
   1afa8:	str	r5, [sp, #92]	; 0x5c
   1afac:	str	r5, [fp, #-164]	; 0xffffff5c
   1afb0:	sub	r2, fp, #220	; 0xdc
   1afb4:	sub	ip, fp, #176	; 0xb0
   1afb8:	ldm	r2, {r0, r1, r2}
   1afbc:	ldr	r3, [fp, #-188]	; 0xffffff44
   1afc0:	stm	ip, {r0, r1, r2}
   1afc4:	sub	r1, fp, #176	; 0xb0
   1afc8:	str	r3, [fp, #-144]	; 0xffffff70
   1afcc:	ldr	r0, [sp, #88]	; 0x58
   1afd0:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   1afd4:	ldrb	r1, [sp, #325]	; 0x145
   1afd8:	cmn	r0, #1
   1afdc:	str	r0, [sp, #96]	; 0x60
   1afe0:	beq	1b1a4 <__snprintf_chk@plt+0x9c34>
   1afe4:	cmp	r1, #0
   1afe8:	beq	1b4ec <__snprintf_chk@plt+0x9f7c>
   1afec:	movw	r1, #15920	; 0x3e30
   1aff0:	mov	r0, #0
   1aff4:	mov	r2, #5
   1aff8:	movt	r1, #2
   1affc:	bl	112e8 <dcgettext@plt>
   1b000:	ldr	r7, [r8]
   1b004:	ldr	r5, [r8, #4]
   1b008:	ldr	r8, [sl]
   1b00c:	ldr	r1, [sl, #4]
   1b010:	ldrd	r2, [r9]
   1b014:	str	r8, [sp]
   1b018:	stmib	sp, {r1, r2, r3}
   1b01c:	mov	r2, r7
   1b020:	mov	r3, r5
   1b024:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b028:	movw	r1, #15984	; 0x3e70
   1b02c:	mov	r0, #0
   1b030:	mov	r2, #5
   1b034:	movt	r1, #2
   1b038:	bl	112e8 <dcgettext@plt>
   1b03c:	movw	r2, #17087	; 0x42bf
   1b040:	str	r0, [sp, #84]	; 0x54
   1b044:	mov	r0, #0
   1b048:	sub	r3, fp, #176	; 0xb0
   1b04c:	mov	r1, #100	; 0x64
   1b050:	str	r0, [sp]
   1b054:	str	r0, [sp, #4]
   1b058:	sub	r0, fp, #348	; 0x15c
   1b05c:	movt	r2, #2
   1b060:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1b064:	cmp	r0, #99	; 0x63
   1b068:	bgt	1b344 <__snprintf_chk@plt+0x9dd4>
   1b06c:	mov	r8, r0
   1b070:	ldr	r0, [sp, #320]	; 0x140
   1b074:	cmp	r0, #0
   1b078:	beq	1b344 <__snprintf_chk@plt+0x9dd4>
   1b07c:	ldr	r1, [sp, #168]	; 0xa8
   1b080:	mov	r0, #43	; 0x2b
   1b084:	movw	r3, #14068	; 0x36f4
   1b088:	mov	r2, #27
   1b08c:	movt	r3, #2
   1b090:	cmp	r1, #0
   1b094:	mov	r7, r1
   1b098:	movwlt	r0, #45	; 0x2d
   1b09c:	str	r0, [sp]
   1b0a0:	movw	r0, #46021	; 0xb3c5
   1b0a4:	movt	r0, #37282	; 0x91a2
   1b0a8:	smmla	r0, r1, r0, r1
   1b0ac:	asr	r1, r0, #11
   1b0b0:	add	r5, r1, r0, lsr #31
   1b0b4:	mov	r1, #1
   1b0b8:	cmp	r5, #0
   1b0bc:	mov	r0, r5
   1b0c0:	rsbmi	r0, r5, #0
   1b0c4:	str	r0, [sp, #4]
   1b0c8:	add	r0, sp, #100	; 0x64
   1b0cc:	bl	11450 <__sprintf_chk@plt>
   1b0d0:	mov	r2, r0
   1b0d4:	mov	r0, #3600	; 0xe10
   1b0d8:	rsb	r1, r8, #100	; 0x64
   1b0dc:	mls	r3, r5, r0, r7
   1b0e0:	sub	r0, fp, #348	; 0x15c
   1b0e4:	cmp	r3, #0
   1b0e8:	mov	ip, r3
   1b0ec:	add	r0, r0, r8
   1b0f0:	rsbmi	ip, r3, #0
   1b0f4:	cmp	r3, #0
   1b0f8:	beq	1b324 <__snprintf_chk@plt+0x9db4>
   1b0fc:	add	r3, sp, #100	; 0x64
   1b100:	add	r2, r3, r2
   1b104:	mov	r3, #58	; 0x3a
   1b108:	strb	r3, [r2]
   1b10c:	movw	r3, #33205	; 0x81b5
   1b110:	movt	r3, #6990	; 0x1b4e
   1b114:	umull	r3, r5, ip, r3
   1b118:	mov	r3, #48	; 0x30
   1b11c:	add	r3, r3, r5, lsr #6
   1b120:	movw	r5, #52429	; 0xcccd
   1b124:	strb	r3, [r2, #1]
   1b128:	movw	r3, #34953	; 0x8889
   1b12c:	movt	r5, #52428	; 0xcccc
   1b130:	movt	r3, #34952	; 0x8888
   1b134:	umull	r3, r7, ip, r3
   1b138:	lsr	r3, r7, #5
   1b13c:	umull	r8, lr, r3, r5
   1b140:	lsr	r5, lr, #3
   1b144:	add	r5, r5, r5, lsl #2
   1b148:	sub	r5, r3, r5, lsl #1
   1b14c:	lsl	r3, r3, #4
   1b150:	sub	r3, r3, r7, lsr #5
   1b154:	orr	r5, r5, #48	; 0x30
   1b158:	sub	r3, ip, r3, lsl #2
   1b15c:	strb	r5, [r2, #2]
   1b160:	cmp	r3, #0
   1b164:	beq	1b318 <__snprintf_chk@plt+0x9da8>
   1b168:	mov	r7, #58	; 0x3a
   1b16c:	strb	r7, [r2, #3]
   1b170:	movw	r7, #52429	; 0xcccd
   1b174:	movt	r7, #52428	; 0xcccc
   1b178:	umull	r7, r5, r3, r7
   1b17c:	mov	r7, #48	; 0x30
   1b180:	orr	r7, r7, r5, lsr #3
   1b184:	strb	r7, [r2, #4]
   1b188:	lsr	r7, r5, #3
   1b18c:	add	r7, r7, r7, lsl #2
   1b190:	sub	r3, r3, r7, lsl #1
   1b194:	orr	r3, r3, #48	; 0x30
   1b198:	strb	r3, [r2, #5]
   1b19c:	add	r2, r2, #6
   1b1a0:	b	1b31c <__snprintf_chk@plt+0x9dac>
   1b1a4:	ldr	r6, [fp, #8]
   1b1a8:	cmp	r1, #0
   1b1ac:	beq	1b9d8 <__snprintf_chk@plt+0xa468>
   1b1b0:	movw	r1, #15857	; 0x3df1
   1b1b4:	mov	r0, #0
   1b1b8:	mov	r2, #5
   1b1bc:	mov	r4, #0
   1b1c0:	movt	r1, #2
   1b1c4:	bl	112e8 <dcgettext@plt>
   1b1c8:	movw	r2, #17087	; 0x42bf
   1b1cc:	sub	r7, fp, #348	; 0x15c
   1b1d0:	mov	r9, r0
   1b1d4:	sub	r3, fp, #176	; 0xb0
   1b1d8:	mov	r1, #100	; 0x64
   1b1dc:	str	r4, [sp]
   1b1e0:	str	r4, [sp, #4]
   1b1e4:	movt	r2, #2
   1b1e8:	mov	r0, r7
   1b1ec:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1b1f0:	cmp	r0, #99	; 0x63
   1b1f4:	bgt	1bb24 <__snprintf_chk@plt+0xa5b4>
   1b1f8:	mov	r6, r0
   1b1fc:	ldr	r0, [sp, #320]	; 0x140
   1b200:	cmp	r0, #0
   1b204:	beq	1bb24 <__snprintf_chk@plt+0xa5b4>
   1b208:	ldr	r5, [sp, #168]	; 0xa8
   1b20c:	mov	r0, #43	; 0x2b
   1b210:	movw	r3, #14068	; 0x36f4
   1b214:	add	r8, sp, #100	; 0x64
   1b218:	mov	r2, #27
   1b21c:	movt	r3, #2
   1b220:	cmp	r5, #0
   1b224:	movwlt	r0, #45	; 0x2d
   1b228:	str	r0, [sp]
   1b22c:	movw	r0, #46021	; 0xb3c5
   1b230:	movt	r0, #37282	; 0x91a2
   1b234:	smmla	r0, r5, r0, r5
   1b238:	asr	r1, r0, #11
   1b23c:	add	r4, r1, r0, lsr #31
   1b240:	mov	r1, #1
   1b244:	cmp	r4, #0
   1b248:	mov	r0, r4
   1b24c:	rsbmi	r0, r4, #0
   1b250:	str	r0, [sp, #4]
   1b254:	mov	r0, r8
   1b258:	bl	11450 <__sprintf_chk@plt>
   1b25c:	mov	r2, r0
   1b260:	mov	r0, #3600	; 0xe10
   1b264:	rsb	r1, r6, #100	; 0x64
   1b268:	mls	r3, r4, r0, r5
   1b26c:	add	r0, r7, r6
   1b270:	cmp	r3, #0
   1b274:	mov	r4, r3
   1b278:	rsbmi	r4, r3, #0
   1b27c:	cmp	r3, #0
   1b280:	beq	1bb0c <__snprintf_chk@plt+0xa59c>
   1b284:	movw	r3, #33205	; 0x81b5
   1b288:	mov	lr, #48	; 0x30
   1b28c:	add	r2, r8, r2
   1b290:	mov	ip, #58	; 0x3a
   1b294:	movw	sl, #52429	; 0xcccd
   1b298:	movt	r3, #6990	; 0x1b4e
   1b29c:	strb	ip, [r2]
   1b2a0:	movt	sl, #52428	; 0xcccc
   1b2a4:	umull	r3, r5, r4, r3
   1b2a8:	add	r3, lr, r5, lsr #6
   1b2ac:	strb	r3, [r2, #1]
   1b2b0:	movw	r3, #34953	; 0x8889
   1b2b4:	movt	r3, #34952	; 0x8888
   1b2b8:	umull	r3, r7, r4, r3
   1b2bc:	lsr	r3, r7, #5
   1b2c0:	umull	r6, r5, r3, sl
   1b2c4:	lsr	r5, r5, #3
   1b2c8:	add	r5, r5, r5, lsl #2
   1b2cc:	sub	r5, r3, r5, lsl #1
   1b2d0:	lsl	r3, r3, #4
   1b2d4:	sub	r3, r3, r7, lsr #5
   1b2d8:	orr	r5, r5, #48	; 0x30
   1b2dc:	sub	r3, r4, r3, lsl #2
   1b2e0:	strb	r5, [r2, #2]
   1b2e4:	cmp	r3, #0
   1b2e8:	beq	1bb00 <__snprintf_chk@plt+0xa590>
   1b2ec:	umull	r7, r6, r3, sl
   1b2f0:	strb	ip, [r2, #3]
   1b2f4:	orr	r7, lr, r6, lsr #3
   1b2f8:	strb	r7, [r2, #4]
   1b2fc:	lsr	r7, r6, #3
   1b300:	add	r7, r7, r7, lsl #2
   1b304:	sub	r3, r3, r7, lsl #1
   1b308:	orr	r3, r3, #48	; 0x30
   1b30c:	strb	r3, [r2, #5]
   1b310:	add	r2, r2, #6
   1b314:	b	1bb04 <__snprintf_chk@plt+0xa594>
   1b318:	add	r2, r2, #3
   1b31c:	mov	r3, #0
   1b320:	strb	r3, [r2]
   1b324:	movw	r2, #17113	; 0x42d9
   1b328:	mvn	r3, #0
   1b32c:	movt	r2, #2
   1b330:	str	r2, [sp]
   1b334:	add	r2, sp, #100	; 0x64
   1b338:	str	r2, [sp, #4]
   1b33c:	mov	r2, #1
   1b340:	bl	11570 <__snprintf_chk@plt>
   1b344:	ldr	r0, [sp, #84]	; 0x54
   1b348:	sub	r1, fp, #348	; 0x15c
   1b34c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b350:	ldr	r0, [fp, #-188]	; 0xffffff44
   1b354:	cmn	r0, #1
   1b358:	ldrne	r1, [fp, #-144]	; 0xffffff70
   1b35c:	cmpne	r1, r0
   1b360:	beq	1b37c <__snprintf_chk@plt+0x9e0c>
   1b364:	movw	r1, #16010	; 0x3e8a
   1b368:	mov	r0, #0
   1b36c:	mov	r2, #5
   1b370:	movt	r1, #2
   1b374:	bl	112e8 <dcgettext@plt>
   1b378:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b37c:	ldrd	r0, [r9]
   1b380:	orrs	r0, r0, r1
   1b384:	bne	1b4ec <__snprintf_chk@plt+0x9f7c>
   1b388:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b38c:	ldr	r1, [sp, #92]	; 0x5c
   1b390:	cmp	r0, r1
   1b394:	bne	1b3b0 <__snprintf_chk@plt+0x9e40>
   1b398:	ldrd	r0, [sl]
   1b39c:	orrs	r0, r0, r1
   1b3a0:	bne	1b4ec <__snprintf_chk@plt+0x9f7c>
   1b3a4:	ldr	r0, [fp, #-160]	; 0xffffff60
   1b3a8:	cmp	r0, r4
   1b3ac:	beq	1b4ec <__snprintf_chk@plt+0x9f7c>
   1b3b0:	movw	r1, #16071	; 0x3ec7
   1b3b4:	mov	r0, #0
   1b3b8:	mov	r2, #5
   1b3bc:	movt	r1, #2
   1b3c0:	bl	112e8 <dcgettext@plt>
   1b3c4:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b3c8:	movw	r1, #16130	; 0x3f02
   1b3cc:	mov	r0, #0
   1b3d0:	mov	r2, #5
   1b3d4:	movt	r1, #2
   1b3d8:	bl	112e8 <dcgettext@plt>
   1b3dc:	str	r0, [sp, #84]	; 0x54
   1b3e0:	movw	r0, #34079	; 0x851f
   1b3e4:	mov	r5, #100	; 0x64
   1b3e8:	mvn	r9, #18
   1b3ec:	movw	r7, #17141	; 0x42f5
   1b3f0:	movt	r0, #20971	; 0x51eb
   1b3f4:	movt	r7, #2
   1b3f8:	smmul	r0, r6, r0
   1b3fc:	add	sl, r7, #1
   1b400:	mov	r3, r7
   1b404:	asr	r1, r0, #5
   1b408:	add	r0, r1, r0, lsr #31
   1b40c:	mls	r1, r0, r5, r6
   1b410:	add	r2, r0, #19
   1b414:	cmp	r1, #0
   1b418:	rsbmi	r1, r1, #0
   1b41c:	cmn	r6, #2000	; 0x7d0
   1b420:	suble	r2, r9, r0
   1b424:	movw	r0, #63537	; 0xf831
   1b428:	str	r1, [sp, #4]
   1b42c:	mov	r1, #1
   1b430:	movt	r0, #65535	; 0xffff
   1b434:	str	r2, [sp]
   1b438:	mov	r2, #13
   1b43c:	add	r8, r0, #98	; 0x62
   1b440:	cmp	r6, r8
   1b444:	add	r6, sp, #100	; 0x64
   1b448:	movgt	r3, sl
   1b44c:	mov	r0, r6
   1b450:	bl	11450 <__sprintf_chk@plt>
   1b454:	ldr	r0, [sp, #84]	; 0x54
   1b458:	ldr	r3, [sp, #92]	; 0x5c
   1b45c:	add	r2, r4, #1
   1b460:	mov	r1, r6
   1b464:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b468:	movw	r1, #16165	; 0x3f25
   1b46c:	mov	r0, #0
   1b470:	mov	r2, #5
   1b474:	movt	r1, #2
   1b478:	bl	112e8 <dcgettext@plt>
   1b47c:	mov	r4, r0
   1b480:	ldr	r0, [fp, #-156]	; 0xffffff64
   1b484:	movw	r1, #34079	; 0x851f
   1b488:	movt	r1, #20971	; 0x51eb
   1b48c:	smmul	r1, r0, r1
   1b490:	asr	r2, r1, #5
   1b494:	add	r2, r2, r1, lsr #31
   1b498:	mls	r1, r2, r5, r0
   1b49c:	add	r3, r2, #19
   1b4a0:	cmp	r1, #0
   1b4a4:	rsbmi	r1, r1, #0
   1b4a8:	cmn	r0, #2000	; 0x7d0
   1b4ac:	suble	r3, r9, r2
   1b4b0:	cmp	r0, r8
   1b4b4:	str	r1, [sp, #4]
   1b4b8:	mov	r0, r6
   1b4bc:	mov	r1, #1
   1b4c0:	mov	r2, #13
   1b4c4:	movgt	r7, sl
   1b4c8:	str	r3, [sp]
   1b4cc:	mov	r3, r7
   1b4d0:	bl	11450 <__sprintf_chk@plt>
   1b4d4:	ldr	r0, [fp, #-160]	; 0xffffff60
   1b4d8:	ldr	r3, [fp, #-164]	; 0xffffff5c
   1b4dc:	mov	r1, r6
   1b4e0:	add	r2, r0, #1
   1b4e4:	mov	r0, r4
   1b4e8:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b4ec:	ldr	ip, [sp, #96]	; 0x60
   1b4f0:	ldr	r0, [sp, #320]	; 0x140
   1b4f4:	cmp	r0, #0
   1b4f8:	beq	1b550 <__snprintf_chk@plt+0x9fe0>
   1b4fc:	ldr	r0, [fp, #-140]	; 0xffffff74
   1b500:	ldr	r2, [sp, #168]	; 0xa8
   1b504:	asr	r1, r0, #31
   1b508:	subs	r0, r0, r2
   1b50c:	sbc	r1, r1, r2, asr #31
   1b510:	adds	r9, r0, ip
   1b514:	adc	r0, r1, ip, asr #31
   1b518:	teq	r0, r9, asr #31
   1b51c:	beq	1b554 <__snprintf_chk@plt+0x9fe4>
   1b520:	ldrb	r0, [sp, #325]	; 0x145
   1b524:	ldr	r6, [fp, #8]
   1b528:	cmp	r0, #0
   1b52c:	beq	1b9d8 <__snprintf_chk@plt+0xa468>
   1b530:	movw	r1, #16200	; 0x3f48
   1b534:	mov	r0, #0
   1b538:	mov	r2, #5
   1b53c:	movt	r1, #2
   1b540:	bl	112e8 <dcgettext@plt>
   1b544:	ldr	r1, [sp, #168]	; 0xa8
   1b548:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b54c:	b	1b9d8 <__snprintf_chk@plt+0xa468>
   1b550:	mov	r9, ip
   1b554:	ldrb	r0, [sp, #325]	; 0x145
   1b558:	cmp	r0, #0
   1b55c:	beq	1b708 <__snprintf_chk@plt+0xa198>
   1b560:	movw	r1, #16243	; 0x3f73
   1b564:	mov	r0, #0
   1b568:	mov	r2, #5
   1b56c:	mov	r4, #0
   1b570:	movt	r1, #2
   1b574:	bl	112e8 <dcgettext@plt>
   1b578:	movw	r2, #17087	; 0x42bf
   1b57c:	str	r4, [sp]
   1b580:	str	r4, [sp, #4]
   1b584:	sub	r4, fp, #348	; 0x15c
   1b588:	mov	sl, r0
   1b58c:	sub	r3, fp, #176	; 0xb0
   1b590:	mov	r1, #100	; 0x64
   1b594:	movt	r2, #2
   1b598:	mov	r0, r4
   1b59c:	bl	1f334 <__snprintf_chk@plt+0xddc4>
   1b5a0:	cmp	r0, #99	; 0x63
   1b5a4:	bgt	1b6f4 <__snprintf_chk@plt+0xa184>
   1b5a8:	mov	r6, r0
   1b5ac:	ldr	r0, [sp, #320]	; 0x140
   1b5b0:	cmp	r0, #0
   1b5b4:	beq	1b6f4 <__snprintf_chk@plt+0xa184>
   1b5b8:	ldr	r5, [sp, #168]	; 0xa8
   1b5bc:	mov	r0, #43	; 0x2b
   1b5c0:	movw	r3, #14068	; 0x36f4
   1b5c4:	mov	r2, #27
   1b5c8:	movt	r3, #2
   1b5cc:	cmp	r5, #0
   1b5d0:	movwlt	r0, #45	; 0x2d
   1b5d4:	str	r0, [sp]
   1b5d8:	movw	r0, #46021	; 0xb3c5
   1b5dc:	movt	r0, #37282	; 0x91a2
   1b5e0:	smmla	r0, r5, r0, r5
   1b5e4:	asr	r1, r0, #11
   1b5e8:	add	r7, r1, r0, lsr #31
   1b5ec:	mov	r1, #1
   1b5f0:	cmp	r7, #0
   1b5f4:	mov	r0, r7
   1b5f8:	rsbmi	r0, r7, #0
   1b5fc:	str	r0, [sp, #4]
   1b600:	add	r0, sp, #100	; 0x64
   1b604:	bl	11450 <__sprintf_chk@plt>
   1b608:	mov	r2, r0
   1b60c:	mov	r0, #3600	; 0xe10
   1b610:	rsb	r1, r6, #100	; 0x64
   1b614:	mls	r3, r7, r0, r5
   1b618:	add	r0, r4, r6
   1b61c:	cmp	r3, #0
   1b620:	mov	r7, r3
   1b624:	rsbmi	r7, r3, #0
   1b628:	cmp	r3, #0
   1b62c:	beq	1b6d4 <__snprintf_chk@plt+0xa164>
   1b630:	movw	r6, #33205	; 0x81b5
   1b634:	add	r3, sp, #100	; 0x64
   1b638:	mov	lr, #48	; 0x30
   1b63c:	mov	ip, #58	; 0x3a
   1b640:	movw	r8, #52429	; 0xcccd
   1b644:	movt	r6, #6990	; 0x1b4e
   1b648:	add	r2, r3, r2
   1b64c:	movt	r8, #52428	; 0xcccc
   1b650:	umull	r6, r5, r7, r6
   1b654:	strb	ip, [r2]
   1b658:	add	r5, lr, r5, lsr #6
   1b65c:	strb	r5, [r2, #1]
   1b660:	movw	r5, #34953	; 0x8889
   1b664:	movt	r5, #34952	; 0x8888
   1b668:	umull	r5, r4, r7, r5
   1b66c:	lsr	r3, r4, #5
   1b670:	umull	r6, r5, r3, r8
   1b674:	lsr	r5, r5, #3
   1b678:	add	r5, r5, r5, lsl #2
   1b67c:	sub	r5, r3, r5, lsl #1
   1b680:	lsl	r3, r3, #4
   1b684:	sub	r3, r3, r4, lsr #5
   1b688:	orr	r5, r5, #48	; 0x30
   1b68c:	sub	r7, r7, r3, lsl #2
   1b690:	strb	r5, [r2, #2]
   1b694:	cmp	r7, #0
   1b698:	beq	1b6c8 <__snprintf_chk@plt+0xa158>
   1b69c:	umull	r3, r6, r7, r8
   1b6a0:	strb	ip, [r2, #3]
   1b6a4:	orr	r3, lr, r6, lsr #3
   1b6a8:	strb	r3, [r2, #4]
   1b6ac:	lsr	r3, r6, #3
   1b6b0:	add	r3, r3, r3, lsl #2
   1b6b4:	sub	r3, r7, r3, lsl #1
   1b6b8:	orr	r3, r3, #48	; 0x30
   1b6bc:	strb	r3, [r2, #5]
   1b6c0:	add	r2, r2, #6
   1b6c4:	b	1b6cc <__snprintf_chk@plt+0xa15c>
   1b6c8:	add	r2, r2, #3
   1b6cc:	mov	r3, #0
   1b6d0:	strb	r3, [r2]
   1b6d4:	movw	r2, #17113	; 0x42d9
   1b6d8:	mvn	r3, #0
   1b6dc:	movt	r2, #2
   1b6e0:	str	r2, [sp]
   1b6e4:	add	r2, sp, #100	; 0x64
   1b6e8:	str	r2, [sp, #4]
   1b6ec:	mov	r2, #1
   1b6f0:	bl	11570 <__snprintf_chk@plt>
   1b6f4:	asr	r3, r9, #31
   1b6f8:	sub	r1, fp, #348	; 0x15c
   1b6fc:	mov	r0, sl
   1b700:	mov	r2, r9
   1b704:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b708:	ldr	r8, [sp, #288]	; 0x120
   1b70c:	ldr	r0, [sp, #236]	; 0xec
   1b710:	movw	r7, #51712	; 0xca00
   1b714:	ldr	sl, [sp, #264]	; 0x108
   1b718:	ldr	r5, [sp, #268]	; 0x10c
   1b71c:	mov	r3, #0
   1b720:	movt	r7, #15258	; 0x3b9a
   1b724:	mov	r2, r7
   1b728:	asr	r1, r8, #31
   1b72c:	adds	r6, r8, r0
   1b730:	adc	r4, r1, r0, asr #31
   1b734:	mov	r0, r6
   1b738:	mov	r1, r4
   1b73c:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1b740:	adds	r0, r2, r7
   1b744:	mov	r2, r7
   1b748:	adc	r1, r3, #0
   1b74c:	mov	r3, #0
   1b750:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1b754:	subs	r0, r6, r2
   1b758:	str	r2, [sp, #84]	; 0x54
   1b75c:	mov	r3, #0
   1b760:	sbc	r1, r4, r2, asr #31
   1b764:	mov	r2, r7
   1b768:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1b76c:	cmn	r5, #1
   1b770:	str	r0, [sp, #92]	; 0x5c
   1b774:	str	r1, [sp, #96]	; 0x60
   1b778:	ble	1b79c <__snprintf_chk@plt+0xa22c>
   1b77c:	movw	r1, #24175	; 0x5e6f
   1b780:	movw	r0, #6699	; 0x1a2b
   1b784:	movt	r1, #15437	; 0x3c4d
   1b788:	movt	r0, #9
   1b78c:	subs	r1, r1, sl
   1b790:	sbcs	r0, r0, r5
   1b794:	bge	1b7d0 <__snprintf_chk@plt+0xa260>
   1b798:	b	1b9b0 <__snprintf_chk@plt+0xa440>
   1b79c:	mvn	r1, #0
   1b7a0:	eor	r0, sl, r1
   1b7a4:	eor	r1, r5, r1
   1b7a8:	orrs	r0, r0, r1
   1b7ac:	beq	1b7d0 <__snprintf_chk@plt+0xa260>
   1b7b0:	mov	r0, #0
   1b7b4:	mov	r1, #-2147483648	; 0x80000000
   1b7b8:	mov	r2, sl
   1b7bc:	mov	r3, r5
   1b7c0:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1b7c4:	subs	r0, r0, #3600	; 0xe10
   1b7c8:	sbcs	r0, r1, #0
   1b7cc:	blt	1b9b0 <__snprintf_chk@plt+0xa440>
   1b7d0:	mov	r0, #3600	; 0xe10
   1b7d4:	mov	r3, #0
   1b7d8:	umull	r1, r2, sl, r0
   1b7dc:	mla	r0, r5, r0, r2
   1b7e0:	adds	r4, r9, r1
   1b7e4:	asr	r2, r9, #31
   1b7e8:	mov	r1, #0
   1b7ec:	adc	r6, r2, r0
   1b7f0:	cmn	r6, #1
   1b7f4:	movwgt	r3, #1
   1b7f8:	cmn	r2, #1
   1b7fc:	mov	r2, #0
   1b800:	movwgt	r2, #1
   1b804:	subs	r3, r2, r3
   1b808:	movwne	r3, #1
   1b80c:	cmn	r0, #1
   1b810:	movwgt	r1, #1
   1b814:	sub	r0, r2, r1
   1b818:	clz	r0, r0
   1b81c:	lsr	r0, r0, #5
   1b820:	tst	r0, r3
   1b824:	bne	1b9b0 <__snprintf_chk@plt+0xa440>
   1b828:	ldr	r9, [sp, #276]	; 0x114
   1b82c:	ldr	r0, [sp, #272]	; 0x110
   1b830:	cmn	r9, #1
   1b834:	str	r0, [sp, #76]	; 0x4c
   1b838:	ble	1b860 <__snprintf_chk@plt+0xa2f0>
   1b83c:	ldr	r2, [sp, #76]	; 0x4c
   1b840:	movw	r1, #8738	; 0x2222
   1b844:	movw	r0, #8738	; 0x2222
   1b848:	movt	r1, #8738	; 0x2222
   1b84c:	movt	r0, #546	; 0x222
   1b850:	subs	r1, r1, r2
   1b854:	sbcs	r0, r0, r9
   1b858:	bge	1b898 <__snprintf_chk@plt+0xa328>
   1b85c:	b	1b9b0 <__snprintf_chk@plt+0xa440>
   1b860:	ldr	r0, [sp, #76]	; 0x4c
   1b864:	mvn	r1, #0
   1b868:	eor	r0, r0, r1
   1b86c:	eor	r1, r9, r1
   1b870:	orrs	r0, r0, r1
   1b874:	beq	1b898 <__snprintf_chk@plt+0xa328>
   1b878:	ldr	r2, [sp, #76]	; 0x4c
   1b87c:	mov	r0, #0
   1b880:	mov	r1, #-2147483648	; 0x80000000
   1b884:	mov	r3, r9
   1b888:	bl	20e18 <__snprintf_chk@plt+0xf8a8>
   1b88c:	subs	r0, r0, #60	; 0x3c
   1b890:	sbcs	r0, r1, #0
   1b894:	blt	1b9b0 <__snprintf_chk@plt+0xa440>
   1b898:	ldr	r1, [sp, #76]	; 0x4c
   1b89c:	mov	r0, #60	; 0x3c
   1b8a0:	rsb	r2, r9, r9, lsl #4
   1b8a4:	umull	r0, r1, r1, r0
   1b8a8:	add	r1, r1, r2, lsl #2
   1b8ac:	adds	r3, r4, r0
   1b8b0:	mov	r0, #0
   1b8b4:	mov	r2, #0
   1b8b8:	adc	r4, r6, r1
   1b8bc:	cmn	r4, #1
   1b8c0:	movwgt	r0, #1
   1b8c4:	cmn	r6, #1
   1b8c8:	mov	r6, #0
   1b8cc:	movwgt	r6, #1
   1b8d0:	subs	r0, r6, r0
   1b8d4:	movwne	r0, #1
   1b8d8:	cmn	r1, #1
   1b8dc:	mov	r1, #0
   1b8e0:	movwgt	r1, #1
   1b8e4:	sub	r1, r6, r1
   1b8e8:	clz	r1, r1
   1b8ec:	lsr	r1, r1, #5
   1b8f0:	ands	r0, r1, r0
   1b8f4:	bne	1b9b0 <__snprintf_chk@plt+0xa440>
   1b8f8:	ldr	ip, [sp, #280]	; 0x118
   1b8fc:	ldr	r0, [sp, #284]	; 0x11c
   1b900:	cmn	r4, #1
   1b904:	mov	r6, #0
   1b908:	mov	r1, #0
   1b90c:	movwgt	r6, #1
   1b910:	adds	r3, r3, ip
   1b914:	adc	r4, r4, r0
   1b918:	cmn	r4, #1
   1b91c:	movwgt	r1, #1
   1b920:	subs	r1, r6, r1
   1b924:	movwne	r1, #1
   1b928:	cmn	r0, #1
   1b92c:	movwgt	r2, #1
   1b930:	sub	r2, r6, r2
   1b934:	clz	r2, r2
   1b938:	lsr	r2, r2, #5
   1b93c:	ands	r1, r2, r1
   1b940:	bne	1b9b0 <__snprintf_chk@plt+0xa440>
   1b944:	ldr	r6, [sp, #92]	; 0x5c
   1b948:	cmn	r4, #1
   1b94c:	mov	r2, #0
   1b950:	mov	r1, #0
   1b954:	movwgt	r2, #1
   1b958:	adds	r3, r3, r6
   1b95c:	ldr	r6, [sp, #96]	; 0x60
   1b960:	str	r3, [sp, #92]	; 0x5c
   1b964:	adc	r3, r4, r6
   1b968:	mov	r4, r3
   1b96c:	cmn	r3, #1
   1b970:	mov	r3, #0
   1b974:	movwgt	r3, #1
   1b978:	subs	r3, r2, r3
   1b97c:	movwne	r3, #1
   1b980:	cmn	r6, #1
   1b984:	movwgt	r1, #1
   1b988:	sub	r1, r2, r1
   1b98c:	clz	r1, r1
   1b990:	lsr	r1, r1, #5
   1b994:	tst	r1, r3
   1b998:	ldreq	r2, [sp, #92]	; 0x5c
   1b99c:	asreq	r1, r2, #31
   1b9a0:	eoreq	r2, r2, r2
   1b9a4:	eoreq	r1, r4, r1
   1b9a8:	orrseq	r1, r2, r1
   1b9ac:	beq	1b9f0 <__snprintf_chk@plt+0xa480>
   1b9b0:	ldrb	r0, [sp, #325]	; 0x145
   1b9b4:	cmp	r0, #0
   1b9b8:	beq	1b9d4 <__snprintf_chk@plt+0xa464>
   1b9bc:	movw	r1, #16270	; 0x3f8e
   1b9c0:	mov	r0, #0
   1b9c4:	mov	r2, #5
   1b9c8:	movt	r1, #2
   1b9cc:	bl	112e8 <dcgettext@plt>
   1b9d0:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1b9d4:	ldr	r6, [fp, #8]
   1b9d8:	mov	r7, #0
   1b9dc:	ldr	r4, [sp, #80]	; 0x50
   1b9e0:	ldr	r5, [sp, #88]	; 0x58
   1b9e4:	cmp	r5, r6
   1b9e8:	bne	19548 <__snprintf_chk@plt+0x7fd8>
   1b9ec:	b	19550 <__snprintf_chk@plt+0x7fe0>
   1b9f0:	ldr	r1, [sp, #68]	; 0x44
   1b9f4:	ldr	r2, [sp, #92]	; 0x5c
   1b9f8:	str	r2, [r1]
   1b9fc:	ldr	r2, [sp, #84]	; 0x54
   1ba00:	str	r2, [r1, #4]
   1ba04:	ldrb	r1, [sp, #325]	; 0x145
   1ba08:	cmp	r1, #0
   1ba0c:	beq	1bae8 <__snprintf_chk@plt+0xa578>
   1ba10:	ldr	r2, [sp, #76]	; 0x4c
   1ba14:	orr	r1, sl, r8
   1ba18:	orr	r1, r1, r2
   1ba1c:	orr	r2, r5, r8, asr #31
   1ba20:	orr	r2, r2, r9
   1ba24:	orr	r1, r1, ip
   1ba28:	orr	r0, r2, r0
   1ba2c:	orrs	r0, r1, r0
   1ba30:	beq	1bae8 <__snprintf_chk@plt+0xa578>
   1ba34:	add	r0, sp, #144	; 0x90
   1ba38:	movw	r1, #16318	; 0x3fbe
   1ba3c:	mov	r2, #5
   1ba40:	add	r6, r0, #120	; 0x78
   1ba44:	add	r5, r0, #128	; 0x80
   1ba48:	add	r7, r0, #136	; 0x88
   1ba4c:	movt	r1, #2
   1ba50:	mov	r0, #0
   1ba54:	bl	112e8 <dcgettext@plt>
   1ba58:	ldrd	r2, [r6]
   1ba5c:	ldr	r6, [r5]
   1ba60:	ldr	r5, [r5, #4]
   1ba64:	ldrd	r8, [r7]
   1ba68:	ldr	r1, [sp, #288]	; 0x120
   1ba6c:	str	r6, [sp]
   1ba70:	stmib	sp, {r5, r8, r9}
   1ba74:	str	r1, [sp, #16]
   1ba78:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1ba7c:	movw	r1, #16394	; 0x400a
   1ba80:	mov	r0, #0
   1ba84:	mov	r2, #5
   1ba88:	movt	r1, #2
   1ba8c:	bl	112e8 <dcgettext@plt>
   1ba90:	ldr	r2, [sp, #92]	; 0x5c
   1ba94:	mov	r3, r4
   1ba98:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1ba9c:	ldr	r0, [fp, #-144]	; 0xffffff70
   1baa0:	cmn	r0, #1
   1baa4:	beq	1bae8 <__snprintf_chk@plt+0xa578>
   1baa8:	ldr	r0, [sp, #88]	; 0x58
   1baac:	ldr	r1, [sp, #68]	; 0x44
   1bab0:	add	r2, sp, #100	; 0x64
   1bab4:	bl	1df84 <__snprintf_chk@plt+0xca14>
   1bab8:	cmp	r0, #0
   1babc:	beq	1bae8 <__snprintf_chk@plt+0xa578>
   1bac0:	ldr	r0, [sp, #132]	; 0x84
   1bac4:	ldr	r1, [fp, #-144]	; 0xffffff70
   1bac8:	cmp	r1, r0
   1bacc:	beq	1bae8 <__snprintf_chk@plt+0xa578>
   1bad0:	movw	r1, #16429	; 0x402d
   1bad4:	mov	r0, #0
   1bad8:	mov	r2, #5
   1badc:	movt	r1, #2
   1bae0:	bl	112e8 <dcgettext@plt>
   1bae4:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1bae8:	ldr	r6, [fp, #8]
   1baec:	ldr	r4, [sp, #80]	; 0x50
   1baf0:	ldr	r5, [sp, #88]	; 0x58
   1baf4:	ldr	r7, [sp, #68]	; 0x44
   1baf8:	mov	r2, r6
   1bafc:	b	190c8 <__snprintf_chk@plt+0x7b58>
   1bb00:	add	r2, r2, #3
   1bb04:	mov	r3, #0
   1bb08:	strb	r3, [r2]
   1bb0c:	movw	r2, #17113	; 0x42d9
   1bb10:	mvn	r3, #0
   1bb14:	movt	r2, #2
   1bb18:	stm	sp, {r2, r8}
   1bb1c:	mov	r2, #1
   1bb20:	bl	11570 <__snprintf_chk@plt>
   1bb24:	sub	r1, fp, #348	; 0x15c
   1bb28:	mov	r0, r9
   1bb2c:	bl	18b98 <__snprintf_chk@plt+0x7628>
   1bb30:	ldr	r6, [fp, #8]
   1bb34:	b	1b9d8 <__snprintf_chk@plt+0xa468>
   1bb38:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bb3c:	add	fp, sp, #24
   1bb40:	sub	sp, sp, #8
   1bb44:	mov	r6, r0
   1bb48:	movw	r0, #9394	; 0x24b2
   1bb4c:	mov	r8, r2
   1bb50:	mov	r5, r1
   1bb54:	movt	r0, #2
   1bb58:	bl	11378 <getenv@plt>
   1bb5c:	mov	r4, r0
   1bb60:	bl	1ded0 <__snprintf_chk@plt+0xc960>
   1bb64:	cmp	r0, #0
   1bb68:	moveq	r0, #0
   1bb6c:	subeq	sp, fp, #24
   1bb70:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bb74:	mov	r7, r0
   1bb78:	stm	sp, {r0, r4}
   1bb7c:	mov	r0, r6
   1bb80:	mov	r1, r5
   1bb84:	mov	r2, r8
   1bb88:	mov	r3, #0
   1bb8c:	bl	18c00 <__snprintf_chk@plt+0x7690>
   1bb90:	mov	r4, r0
   1bb94:	mov	r0, r7
   1bb98:	bl	1df5c <__snprintf_chk@plt+0xc9ec>
   1bb9c:	mov	r0, r4
   1bba0:	sub	sp, fp, #24
   1bba4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bba8:	push	{r4, r5, fp, lr}
   1bbac:	add	fp, sp, #8
   1bbb0:	sub	sp, sp, #16
   1bbb4:	mov	r5, r0
   1bbb8:	ldrb	r0, [r0, #188]	; 0xbc
   1bbbc:	mov	r4, r1
   1bbc0:	cmp	r0, #0
   1bbc4:	beq	1bc08 <__snprintf_chk@plt+0xa698>
   1bbc8:	ldrd	r0, [r5, #8]
   1bbcc:	adds	r2, r0, #1
   1bbd0:	adc	r3, r1, #0
   1bbd4:	rsbs	r2, r2, #13
   1bbd8:	rscs	r2, r3, #0
   1bbdc:	bcc	1bc14 <__snprintf_chk@plt+0xa6a4>
   1bbe0:	movw	r2, #11832	; 0x2e38
   1bbe4:	mov	r3, #11
   1bbe8:	movw	r1, #10758	; 0x2a06
   1bbec:	movt	r2, #2
   1bbf0:	movt	r1, #2
   1bbf4:	mla	r0, r0, r3, r2
   1bbf8:	str	r1, [sp]
   1bbfc:	add	r0, r0, #11
   1bc00:	str	r0, [sp, #4]
   1bc04:	b	1bc28 <__snprintf_chk@plt+0xa6b8>
   1bc08:	mov	r0, #0
   1bc0c:	strb	r0, [r4]
   1bc10:	b	1bc3c <__snprintf_chk@plt+0xa6cc>
   1bc14:	str	r0, [sp, #8]
   1bc18:	movw	r0, #14063	; 0x36ef
   1bc1c:	str	r1, [sp, #12]
   1bc20:	movt	r0, #2
   1bc24:	str	r0, [sp]
   1bc28:	mov	r0, r4
   1bc2c:	mov	r1, #100	; 0x64
   1bc30:	mov	r2, #1
   1bc34:	mvn	r3, #0
   1bc38:	bl	11570 <__snprintf_chk@plt>
   1bc3c:	ldr	r1, [r5, #16]
   1bc40:	cmp	r1, #0
   1bc44:	blt	1bc94 <__snprintf_chk@plt+0xa724>
   1bc48:	cmp	r0, #99	; 0x63
   1bc4c:	bhi	1bc94 <__snprintf_chk@plt+0xa724>
   1bc50:	cmp	r1, #6
   1bc54:	bgt	1bc94 <__snprintf_chk@plt+0xa724>
   1bc58:	movw	r2, #11986	; 0x2ed2
   1bc5c:	cmp	r0, #0
   1bc60:	mvn	r3, #0
   1bc64:	movt	r2, #2
   1bc68:	add	r1, r2, r1, lsl #2
   1bc6c:	movw	r2, #10757	; 0x2a05
   1bc70:	movt	r2, #2
   1bc74:	str	r1, [sp, #4]
   1bc78:	rsb	r1, r0, #100	; 0x64
   1bc7c:	addeq	r2, r2, #1
   1bc80:	str	r2, [sp]
   1bc84:	add	r2, r4, r0
   1bc88:	mov	r0, r2
   1bc8c:	mov	r2, #1
   1bc90:	bl	11570 <__snprintf_chk@plt>
   1bc94:	mov	r0, r4
   1bc98:	sub	sp, fp, #8
   1bc9c:	pop	{r4, r5, fp, pc}
   1bca0:	push	{r4, r5, r6, sl, fp, lr}
   1bca4:	add	fp, sp, #16
   1bca8:	mov	r4, r1
   1bcac:	movw	r1, #14365	; 0x381d
   1bcb0:	mov	r5, r0
   1bcb4:	movt	r1, #2
   1bcb8:	mov	r0, r4
   1bcbc:	bl	11270 <strcmp@plt>
   1bcc0:	cmp	r0, #0
   1bcc4:	beq	1bd74 <__snprintf_chk@plt+0xa804>
   1bcc8:	movw	r1, #14369	; 0x3821
   1bccc:	mov	r0, r4
   1bcd0:	movt	r1, #2
   1bcd4:	bl	11270 <strcmp@plt>
   1bcd8:	movw	r6, #13084	; 0x331c
   1bcdc:	cmp	r0, #0
   1bce0:	movt	r6, #2
   1bce4:	addeq	r5, r6, #12
   1bce8:	moveq	r0, r5
   1bcec:	popeq	{r4, r5, r6, sl, fp, pc}
   1bcf0:	movw	r1, #14862	; 0x3a0e
   1bcf4:	mov	r0, r4
   1bcf8:	movt	r1, #2
   1bcfc:	bl	11270 <strcmp@plt>
   1bd00:	cmp	r0, #0
   1bd04:	addeq	r5, r6, #24
   1bd08:	moveq	r0, r5
   1bd0c:	popeq	{r4, r5, r6, sl, fp, pc}
   1bd10:	ldr	r1, [r5, #192]	; 0xc0
   1bd14:	cmp	r1, #0
   1bd18:	beq	1bd3c <__snprintf_chk@plt+0xa7cc>
   1bd1c:	add	r5, r5, #204	; 0xcc
   1bd20:	mov	r0, r4
   1bd24:	bl	11270 <strcmp@plt>
   1bd28:	cmp	r0, #0
   1bd2c:	beq	1bd84 <__snprintf_chk@plt+0xa814>
   1bd30:	ldr	r1, [r5], #12
   1bd34:	cmp	r1, #0
   1bd38:	bne	1bd20 <__snprintf_chk@plt+0xa7b0>
   1bd3c:	movw	r5, #13132	; 0x334c
   1bd40:	movw	r1, #14372	; 0x3824
   1bd44:	movt	r5, #2
   1bd48:	movt	r1, #2
   1bd4c:	mov	r0, r4
   1bd50:	bl	11270 <strcmp@plt>
   1bd54:	cmp	r0, #0
   1bd58:	beq	1bd88 <__snprintf_chk@plt+0xa818>
   1bd5c:	ldr	r1, [r5, #12]!
   1bd60:	cmp	r1, #0
   1bd64:	bne	1bd4c <__snprintf_chk@plt+0xa7dc>
   1bd68:	mov	r5, #0
   1bd6c:	mov	r0, r5
   1bd70:	pop	{r4, r5, r6, sl, fp, pc}
   1bd74:	movw	r5, #13084	; 0x331c
   1bd78:	movt	r5, #2
   1bd7c:	mov	r0, r5
   1bd80:	pop	{r4, r5, r6, sl, fp, pc}
   1bd84:	sub	r5, r5, #12
   1bd88:	mov	r0, r5
   1bd8c:	pop	{r4, r5, r6, sl, fp, pc}
   1bd90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd94:	add	fp, sp, #28
   1bd98:	sub	sp, sp, #60	; 0x3c
   1bd9c:	str	r0, [sp, #8]
   1bda0:	mov	r0, r1
   1bda4:	mov	r5, r2
   1bda8:	mov	r6, r1
   1bdac:	bl	11420 <strlen@plt>
   1bdb0:	mov	r9, #0
   1bdb4:	mov	r7, r0
   1bdb8:	tst	r5, #4
   1bdbc:	beq	1bdec <__snprintf_chk@plt+0xa87c>
   1bdc0:	mov	r4, r0
   1bdc4:	mov	r0, r6
   1bdc8:	mov	r1, #46	; 0x2e
   1bdcc:	bl	1142c <strchr@plt>
   1bdd0:	cmp	r0, #0
   1bdd4:	beq	1bdec <__snprintf_chk@plt+0xa87c>
   1bdd8:	sub	r7, r0, r6
   1bddc:	mov	r9, r0
   1bde0:	sub	r1, r4, r7
   1bde4:	cmp	r1, #3
   1bde8:	bne	1c0c0 <__snprintf_chk@plt+0xab50>
   1bdec:	sub	r0, r7, #8
   1bdf0:	cmp	r0, #4
   1bdf4:	bhi	1c0c0 <__snprintf_chk@plt+0xab50>
   1bdf8:	ands	r0, r7, #1
   1bdfc:	bne	1c0c0 <__snprintf_chk@plt+0xab50>
   1be00:	mov	r0, #0
   1be04:	ldrb	r1, [r6, r0]
   1be08:	sub	r1, r1, #48	; 0x30
   1be0c:	cmp	r1, #10
   1be10:	bcs	1c0c0 <__snprintf_chk@plt+0xab50>
   1be14:	add	r0, r0, #1
   1be18:	cmp	r0, r7
   1be1c:	blt	1be04 <__snprintf_chk@plt+0xa894>
   1be20:	add	r0, r7, r7, lsr #31
   1be24:	cmp	r7, #2
   1be28:	asr	r0, r0, #1
   1be2c:	blt	1be60 <__snprintf_chk@plt+0xa8f0>
   1be30:	add	r1, r6, #1
   1be34:	add	r2, sp, #12
   1be38:	mov	r3, r0
   1be3c:	ldrb	r7, [r1, #-1]
   1be40:	ldrb	r6, [r1]
   1be44:	add	r1, r1, #2
   1be48:	subs	r3, r3, #1
   1be4c:	add	r7, r7, r7, lsl #2
   1be50:	add	r7, r6, r7, lsl #1
   1be54:	sub	r7, r7, #528	; 0x210
   1be58:	str	r7, [r2], #4
   1be5c:	bne	1be3c <__snprintf_chk@plt+0xa8cc>
   1be60:	ands	r8, r5, #1
   1be64:	beq	1be70 <__snprintf_chk@plt+0xa900>
   1be68:	add	r1, sp, #12
   1be6c:	b	1beec <__snprintf_chk@plt+0xa97c>
   1be70:	subs	r4, r0, #4
   1be74:	beq	1bea4 <__snprintf_chk@plt+0xa934>
   1be78:	cmp	r0, #6
   1be7c:	bne	1bec8 <__snprintf_chk@plt+0xa958>
   1be80:	tst	r5, #2
   1be84:	beq	1c0c0 <__snprintf_chk@plt+0xab50>
   1be88:	ldr	r0, [sp, #12]
   1be8c:	ldr	r1, [sp, #16]
   1be90:	mov	r2, #100	; 0x64
   1be94:	mla	r0, r0, r2, r1
   1be98:	movw	r1, #1900	; 0x76c
   1be9c:	sub	r6, r0, r1
   1bea0:	b	1bee0 <__snprintf_chk@plt+0xa970>
   1bea4:	mov	r0, #0
   1bea8:	bl	112d0 <time@plt>
   1beac:	str	r0, [fp, #-32]	; 0xffffffe0
   1beb0:	sub	r0, fp, #32
   1beb4:	bl	113cc <localtime@plt>
   1beb8:	cmp	r0, #0
   1bebc:	beq	1c0c0 <__snprintf_chk@plt+0xab50>
   1bec0:	ldr	r6, [r0, #20]
   1bec4:	b	1bee0 <__snprintf_chk@plt+0xa970>
   1bec8:	ldr	r6, [sp, #12]
   1becc:	cmp	r6, #68	; 0x44
   1bed0:	bgt	1bee0 <__snprintf_chk@plt+0xa970>
   1bed4:	tst	r5, #8
   1bed8:	bne	1c0c0 <__snprintf_chk@plt+0xab50>
   1bedc:	add	r6, r6, #100	; 0x64
   1bee0:	add	r0, sp, #12
   1bee4:	add	r1, r0, r4, lsl #2
   1bee8:	mov	r0, #4
   1beec:	ldm	r1, {r7, sl}
   1bef0:	ldr	r3, [r1, #8]
   1bef4:	ldr	r4, [r1, #12]
   1bef8:	cmp	r8, #0
   1befc:	beq	1bf80 <__snprintf_chk@plt+0xaa10>
   1bf00:	cmp	r0, #4
   1bf04:	beq	1bf34 <__snprintf_chk@plt+0xa9c4>
   1bf08:	cmp	r0, #6
   1bf0c:	bne	1bf68 <__snprintf_chk@plt+0xa9f8>
   1bf10:	tst	r5, #2
   1bf14:	beq	1c0c0 <__snprintf_chk@plt+0xab50>
   1bf18:	ldr	r0, [r1, #16]
   1bf1c:	ldr	r1, [r1, #20]
   1bf20:	mov	r2, #100	; 0x64
   1bf24:	mla	r0, r0, r2, r1
   1bf28:	movw	r1, #1900	; 0x76c
   1bf2c:	sub	r6, r0, r1
   1bf30:	b	1bf80 <__snprintf_chk@plt+0xaa10>
   1bf34:	mov	r0, #0
   1bf38:	mov	r5, r4
   1bf3c:	mov	r4, r3
   1bf40:	bl	112d0 <time@plt>
   1bf44:	str	r0, [fp, #-32]	; 0xffffffe0
   1bf48:	sub	r0, fp, #32
   1bf4c:	bl	113cc <localtime@plt>
   1bf50:	cmp	r0, #0
   1bf54:	beq	1c0c0 <__snprintf_chk@plt+0xab50>
   1bf58:	ldr	r6, [r0, #20]
   1bf5c:	mov	r3, r4
   1bf60:	mov	r4, r5
   1bf64:	b	1bf80 <__snprintf_chk@plt+0xaa10>
   1bf68:	ldr	r6, [r1, #16]
   1bf6c:	cmp	r6, #68	; 0x44
   1bf70:	bgt	1bf80 <__snprintf_chk@plt+0xaa10>
   1bf74:	tst	r5, #8
   1bf78:	bne	1c0c0 <__snprintf_chk@plt+0xab50>
   1bf7c:	add	r6, r6, #100	; 0x64
   1bf80:	mov	r5, #0
   1bf84:	cmp	r9, #0
   1bf88:	mov	r0, #0
   1bf8c:	beq	1bfbc <__snprintf_chk@plt+0xaa4c>
   1bf90:	ldrb	r0, [r9, #1]
   1bf94:	sub	r1, r0, #48	; 0x30
   1bf98:	cmp	r1, #9
   1bf9c:	bhi	1c0c0 <__snprintf_chk@plt+0xab50>
   1bfa0:	ldrb	r1, [r9, #2]
   1bfa4:	sub	r2, r1, #48	; 0x30
   1bfa8:	cmp	r2, #9
   1bfac:	bhi	1c0c0 <__snprintf_chk@plt+0xab50>
   1bfb0:	add	r0, r0, r0, lsl #2
   1bfb4:	add	r0, r1, r0, lsl #1
   1bfb8:	sub	r0, r0, #528	; 0x210
   1bfbc:	str	r4, [sp, #16]
   1bfc0:	str	r0, [sp, #12]
   1bfc4:	str	r0, [sp, #4]
   1bfc8:	sub	r7, r7, #1
   1bfcc:	mvn	r0, #0
   1bfd0:	str	r3, [sp, #20]
   1bfd4:	str	sl, [sp, #24]
   1bfd8:	mov	r8, sl
   1bfdc:	mov	sl, r3
   1bfe0:	mov	r9, r4
   1bfe4:	str	r7, [sp, #28]
   1bfe8:	str	r6, [sp, #32]
   1bfec:	str	r0, [sp, #36]	; 0x24
   1bff0:	str	r0, [sp, #44]	; 0x2c
   1bff4:	add	r0, sp, #12
   1bff8:	bl	1127c <mktime@plt>
   1bffc:	ldr	r1, [sp, #36]	; 0x24
   1c000:	cmp	r1, #0
   1c004:	blt	1c0c4 <__snprintf_chk@plt+0xab54>
   1c008:	mov	ip, #0
   1c00c:	ldr	r2, [sp, #32]
   1c010:	ldr	r3, [sp, #28]
   1c014:	mov	r4, r6
   1c018:	ldr	r1, [sp, #20]
   1c01c:	ldr	r5, [sp, #16]
   1c020:	eor	r2, r2, r6
   1c024:	eor	r3, r3, r7
   1c028:	mov	r6, r7
   1c02c:	ldr	r7, [sp, #24]
   1c030:	orr	r2, r3, r2
   1c034:	ldr	r3, [sp, #12]
   1c038:	eor	r7, r7, r8
   1c03c:	orr	r2, r2, r7
   1c040:	eor	r7, r1, sl
   1c044:	ldr	r1, [sp, #4]
   1c048:	orr	r2, r2, r7
   1c04c:	eor	r7, r5, r9
   1c050:	orr	r2, r2, r7
   1c054:	eor	r3, r3, r1
   1c058:	orrs	r2, r2, r3
   1c05c:	beq	1c0d0 <__snprintf_chk@plt+0xab60>
   1c060:	mov	r5, #0
   1c064:	cmp	r1, #60	; 0x3c
   1c068:	bne	1c0c4 <__snprintf_chk@plt+0xab54>
   1c06c:	mov	r0, #59	; 0x3b
   1c070:	mov	r1, #59	; 0x3b
   1c074:	str	r9, [sp, #16]
   1c078:	mov	r7, r6
   1c07c:	str	r0, [sp, #4]
   1c080:	mvn	r0, #0
   1c084:	str	r1, [sp, #12]
   1c088:	str	sl, [sp, #20]
   1c08c:	str	r8, [sp, #24]
   1c090:	str	r6, [sp, #28]
   1c094:	str	r4, [sp, #32]
   1c098:	mov	r6, r4
   1c09c:	str	r0, [sp, #36]	; 0x24
   1c0a0:	str	r0, [sp, #44]	; 0x2c
   1c0a4:	add	r0, sp, #12
   1c0a8:	bl	1127c <mktime@plt>
   1c0ac:	ldr	r2, [sp, #36]	; 0x24
   1c0b0:	mov	ip, #1
   1c0b4:	cmp	r2, #0
   1c0b8:	bge	1c00c <__snprintf_chk@plt+0xaa9c>
   1c0bc:	b	1c0c4 <__snprintf_chk@plt+0xab54>
   1c0c0:	mov	r5, #0
   1c0c4:	mov	r0, r5
   1c0c8:	sub	sp, fp, #28
   1c0cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c0d0:	adds	r0, r0, ip
   1c0d4:	mov	r5, #0
   1c0d8:	ldrvc	r1, [sp, #8]
   1c0dc:	movvc	r5, #1
   1c0e0:	strvc	r0, [r1]
   1c0e4:	b	1c0c4 <__snprintf_chk@plt+0xab54>
   1c0e8:	push	{r4, r5, fp, lr}
   1c0ec:	add	fp, sp, #8
   1c0f0:	cmp	r0, #0
   1c0f4:	beq	1c188 <__snprintf_chk@plt+0xac18>
   1c0f8:	mov	r1, #47	; 0x2f
   1c0fc:	mov	r4, r0
   1c100:	bl	114ec <strrchr@plt>
   1c104:	cmp	r0, #0
   1c108:	mov	r5, r4
   1c10c:	addne	r5, r0, #1
   1c110:	sub	r0, r5, r4
   1c114:	cmp	r0, #7
   1c118:	blt	1c16c <__snprintf_chk@plt+0xabfc>
   1c11c:	movw	r1, #17207	; 0x4337
   1c120:	sub	r0, r5, #7
   1c124:	mov	r2, #7
   1c128:	movt	r1, #2
   1c12c:	bl	11558 <strncmp@plt>
   1c130:	cmp	r0, #0
   1c134:	bne	1c16c <__snprintf_chk@plt+0xabfc>
   1c138:	movw	r1, #17215	; 0x433f
   1c13c:	mov	r0, r5
   1c140:	mov	r2, #3
   1c144:	movt	r1, #2
   1c148:	bl	11558 <strncmp@plt>
   1c14c:	cmp	r0, #0
   1c150:	beq	1c15c <__snprintf_chk@plt+0xabec>
   1c154:	mov	r4, r5
   1c158:	b	1c16c <__snprintf_chk@plt+0xabfc>
   1c15c:	movw	r0, #20864	; 0x5180
   1c160:	add	r4, r5, #3
   1c164:	movt	r0, #3
   1c168:	str	r4, [r0]
   1c16c:	movw	r0, #20868	; 0x5184
   1c170:	movt	r0, #3
   1c174:	str	r4, [r0]
   1c178:	movw	r0, #20916	; 0x51b4
   1c17c:	movt	r0, #3
   1c180:	str	r4, [r0]
   1c184:	pop	{r4, r5, fp, pc}
   1c188:	movw	r0, #20880	; 0x5190
   1c18c:	mov	r1, #55	; 0x37
   1c190:	mov	r2, #1
   1c194:	movt	r0, #3
   1c198:	ldr	r3, [r0]
   1c19c:	movw	r0, #17151	; 0x42ff
   1c1a0:	movt	r0, #2
   1c1a4:	bl	11330 <fwrite@plt>
   1c1a8:	bl	11564 <abort@plt>
   1c1ac:	push	{r4, r5, r6, sl, fp, lr}
   1c1b0:	add	fp, sp, #16
   1c1b4:	mov	r4, r0
   1c1b8:	movw	r0, #20920	; 0x51b8
   1c1bc:	movt	r0, #3
   1c1c0:	cmp	r4, #0
   1c1c4:	moveq	r4, r0
   1c1c8:	bl	11444 <__errno_location@plt>
   1c1cc:	ldr	r6, [r0]
   1c1d0:	mov	r5, r0
   1c1d4:	mov	r0, r4
   1c1d8:	mov	r1, #48	; 0x30
   1c1dc:	bl	1effc <__snprintf_chk@plt+0xda8c>
   1c1e0:	str	r6, [r5]
   1c1e4:	pop	{r4, r5, r6, sl, fp, pc}
   1c1e8:	movw	r1, #20920	; 0x51b8
   1c1ec:	cmp	r0, #0
   1c1f0:	movt	r1, #3
   1c1f4:	movne	r1, r0
   1c1f8:	ldr	r0, [r1]
   1c1fc:	bx	lr
   1c200:	movw	r2, #20920	; 0x51b8
   1c204:	cmp	r0, #0
   1c208:	movt	r2, #3
   1c20c:	movne	r2, r0
   1c210:	str	r1, [r2]
   1c214:	bx	lr
   1c218:	movw	r3, #20920	; 0x51b8
   1c21c:	cmp	r0, #0
   1c220:	movt	r3, #3
   1c224:	movne	r3, r0
   1c228:	ubfx	r0, r1, #5, #3
   1c22c:	and	r1, r1, #31
   1c230:	add	r0, r3, r0, lsl #2
   1c234:	ldr	r3, [r0, #8]
   1c238:	eor	r2, r2, r3, lsr r1
   1c23c:	and	r2, r2, #1
   1c240:	eor	r2, r3, r2, lsl r1
   1c244:	str	r2, [r0, #8]
   1c248:	mov	r0, #1
   1c24c:	and	r0, r0, r3, lsr r1
   1c250:	bx	lr
   1c254:	movw	r2, #20920	; 0x51b8
   1c258:	cmp	r0, #0
   1c25c:	movt	r2, #3
   1c260:	movne	r2, r0
   1c264:	ldr	r0, [r2, #4]
   1c268:	str	r1, [r2, #4]
   1c26c:	bx	lr
   1c270:	movw	r3, #20920	; 0x51b8
   1c274:	cmp	r0, #0
   1c278:	movt	r3, #3
   1c27c:	movne	r3, r0
   1c280:	cmp	r1, #0
   1c284:	mov	r0, #10
   1c288:	cmpne	r2, #0
   1c28c:	str	r0, [r3]
   1c290:	bne	1c2a0 <__snprintf_chk@plt+0xad30>
   1c294:	push	{fp, lr}
   1c298:	mov	fp, sp
   1c29c:	bl	11564 <abort@plt>
   1c2a0:	str	r1, [r3, #40]	; 0x28
   1c2a4:	str	r2, [r3, #44]	; 0x2c
   1c2a8:	bx	lr
   1c2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2b0:	add	fp, sp, #28
   1c2b4:	sub	sp, sp, #20
   1c2b8:	mov	r7, r0
   1c2bc:	ldr	r0, [fp, #8]
   1c2c0:	movw	r5, #20920	; 0x51b8
   1c2c4:	mov	r8, r3
   1c2c8:	mov	r9, r2
   1c2cc:	mov	sl, r1
   1c2d0:	movt	r5, #3
   1c2d4:	cmp	r0, #0
   1c2d8:	movne	r5, r0
   1c2dc:	bl	11444 <__errno_location@plt>
   1c2e0:	mov	r4, r0
   1c2e4:	ldm	r5, {r0, r1}
   1c2e8:	ldr	r2, [r5, #40]	; 0x28
   1c2ec:	ldr	r3, [r5, #44]	; 0x2c
   1c2f0:	add	r5, r5, #8
   1c2f4:	ldr	r6, [r4]
   1c2f8:	stm	sp, {r0, r1, r5}
   1c2fc:	str	r2, [sp, #12]
   1c300:	str	r3, [sp, #16]
   1c304:	mov	r0, r7
   1c308:	mov	r1, sl
   1c30c:	mov	r2, r9
   1c310:	mov	r3, r8
   1c314:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1c318:	str	r6, [r4]
   1c31c:	sub	sp, fp, #28
   1c320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c328:	add	fp, sp, #28
   1c32c:	sub	sp, sp, #156	; 0x9c
   1c330:	str	r0, [sp, #80]	; 0x50
   1c334:	ldr	r0, [fp, #12]
   1c338:	mov	r6, r1
   1c33c:	mov	r9, r3
   1c340:	str	r2, [fp, #-84]	; 0xffffffac
   1c344:	and	r1, r0, #4
   1c348:	str	r1, [sp, #32]
   1c34c:	and	r1, r0, #1
   1c350:	str	r1, [sp, #36]	; 0x24
   1c354:	ubfx	r4, r0, #1, #1
   1c358:	bl	11348 <__ctype_get_mb_cur_max@plt>
   1c35c:	str	r0, [sp, #40]	; 0x28
   1c360:	ldr	r0, [fp, #24]
   1c364:	ldr	r7, [fp, #8]
   1c368:	mov	r1, #0
   1c36c:	mov	r5, #1
   1c370:	str	r1, [fp, #-56]	; 0xffffffc8
   1c374:	mov	r1, #0
   1c378:	str	r1, [sp, #60]	; 0x3c
   1c37c:	str	r0, [sp, #76]	; 0x4c
   1c380:	ldr	r0, [fp, #20]
   1c384:	str	r0, [sp, #72]	; 0x48
   1c388:	mov	r0, #0
   1c38c:	str	r0, [sp, #56]	; 0x38
   1c390:	mov	r0, #0
   1c394:	str	r0, [sp, #92]	; 0x5c
   1c398:	mov	r0, #0
   1c39c:	str	r0, [fp, #-76]	; 0xffffffb4
   1c3a0:	mov	r0, #0
   1c3a4:	cmp	r7, #10
   1c3a8:	bhi	1d328 <__snprintf_chk@plt+0xbdb8>
   1c3ac:	add	r1, pc, #28
   1c3b0:	mov	sl, r6
   1c3b4:	ldr	r6, [sp, #80]	; 0x50
   1c3b8:	ldr	ip, [fp, #-84]	; 0xffffffac
   1c3bc:	mov	r8, #0
   1c3c0:	mov	r2, #1
   1c3c4:	mov	r3, #0
   1c3c8:	mov	lr, r9
   1c3cc:	ldr	pc, [r1, r7, lsl #2]
   1c3d0:			; <UNDEFINED> instruction: 0x0001c4b4
   1c3d4:	andeq	ip, r1, r0, ror #9
   1c3d8:	andeq	ip, r1, r4, lsr #9
   1c3dc:	muleq	r1, ip, r4
   1c3e0:	ldrdeq	ip, [r1], -r4
   1c3e4:	andeq	ip, r1, r8, lsr #10
   1c3e8:	andeq	ip, r1, r4, asr #9
   1c3ec:	andeq	ip, r1, r4, lsl #11
   1c3f0:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c3f4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c3f8:	andeq	ip, r1, r4, lsr #8
   1c3fc:	movw	r0, #17295	; 0x438f
   1c400:	mov	r1, r7
   1c404:	movt	r0, #2
   1c408:	bl	1dd34 <__snprintf_chk@plt+0xc7c4>
   1c40c:	str	r0, [sp, #72]	; 0x48
   1c410:	movw	r0, #9362	; 0x2492
   1c414:	mov	r1, r7
   1c418:	movt	r0, #2
   1c41c:	bl	1dd34 <__snprintf_chk@plt+0xc7c4>
   1c420:	str	r0, [sp, #76]	; 0x4c
   1c424:	str	r5, [fp, #-48]	; 0xffffffd0
   1c428:	mov	r8, #0
   1c42c:	mov	r5, r7
   1c430:	tst	r4, #1
   1c434:	bne	1c46c <__snprintf_chk@plt+0xaefc>
   1c438:	ldr	r0, [sp, #72]	; 0x48
   1c43c:	ldrb	r0, [r0]
   1c440:	cmp	r0, #0
   1c444:	beq	1c46c <__snprintf_chk@plt+0xaefc>
   1c448:	ldr	r1, [sp, #72]	; 0x48
   1c44c:	mov	r8, #0
   1c450:	add	r1, r1, #1
   1c454:	cmp	r8, sl
   1c458:	strbcc	r0, [r6, r8]
   1c45c:	ldrb	r0, [r1, r8]
   1c460:	add	r8, r8, #1
   1c464:	cmp	r0, #0
   1c468:	bne	1c454 <__snprintf_chk@plt+0xaee4>
   1c46c:	ldr	r7, [sp, #76]	; 0x4c
   1c470:	mov	r0, r7
   1c474:	bl	11420 <strlen@plt>
   1c478:	str	r7, [sp, #92]	; 0x5c
   1c47c:	mov	r7, r5
   1c480:	ldr	ip, [fp, #-84]	; 0xffffffac
   1c484:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1c488:	str	r0, [fp, #-76]	; 0xffffffb4
   1c48c:	mov	r2, #1
   1c490:	mov	r3, r4
   1c494:	mov	lr, r9
   1c498:	b	1c584 <__snprintf_chk@plt+0xb014>
   1c49c:	mov	r0, #1
   1c4a0:	b	1c4e0 <__snprintf_chk@plt+0xaf70>
   1c4a4:	tst	r4, #1
   1c4a8:	bne	1c4e0 <__snprintf_chk@plt+0xaf70>
   1c4ac:	mov	r2, r0
   1c4b0:	b	1c508 <__snprintf_chk@plt+0xaf98>
   1c4b4:	mov	r7, #0
   1c4b8:	mov	r8, #0
   1c4bc:	mov	r2, r0
   1c4c0:	b	1c580 <__snprintf_chk@plt+0xb010>
   1c4c4:	mov	r0, #1
   1c4c8:	mov	r8, #0
   1c4cc:	mov	r7, #5
   1c4d0:	b	1c53c <__snprintf_chk@plt+0xafcc>
   1c4d4:	mov	r2, #1
   1c4d8:	tst	r4, #1
   1c4dc:	beq	1c508 <__snprintf_chk@plt+0xaf98>
   1c4e0:	mov	r1, #1
   1c4e4:	mov	r8, #0
   1c4e8:	mov	r7, #2
   1c4ec:	mov	r2, r0
   1c4f0:	mov	r3, #1
   1c4f4:	str	r1, [fp, #-76]	; 0xffffffb4
   1c4f8:	movw	r1, #9362	; 0x2492
   1c4fc:	movt	r1, #2
   1c500:	str	r1, [sp, #92]	; 0x5c
   1c504:	b	1c584 <__snprintf_chk@plt+0xb014>
   1c508:	cmp	sl, #0
   1c50c:	mov	r8, #1
   1c510:	mov	r7, #2
   1c514:	movne	r0, #39	; 0x27
   1c518:	strbne	r0, [r6]
   1c51c:	movw	r0, #9362	; 0x2492
   1c520:	movt	r0, #2
   1c524:	b	1c574 <__snprintf_chk@plt+0xb004>
   1c528:	mov	r7, #5
   1c52c:	tst	r4, #1
   1c530:	beq	1c558 <__snprintf_chk@plt+0xafe8>
   1c534:	mov	r0, #1
   1c538:	mov	r8, #0
   1c53c:	str	r0, [fp, #-76]	; 0xffffffb4
   1c540:	movw	r0, #14759	; 0x39a7
   1c544:	mov	r2, #1
   1c548:	mov	r3, #1
   1c54c:	movt	r0, #2
   1c550:	str	r0, [sp, #92]	; 0x5c
   1c554:	b	1c584 <__snprintf_chk@plt+0xb014>
   1c558:	cmp	sl, #0
   1c55c:	mov	r8, #1
   1c560:	mov	r2, #1
   1c564:	movne	r0, #34	; 0x22
   1c568:	strbne	r0, [r6]
   1c56c:	movw	r0, #14759	; 0x39a7
   1c570:	movt	r0, #2
   1c574:	str	r0, [sp, #92]	; 0x5c
   1c578:	mov	r0, #1
   1c57c:	str	r0, [fp, #-76]	; 0xffffffb4
   1c580:	mov	r3, #0
   1c584:	ldr	r0, [fp, #16]
   1c588:	str	r3, [fp, #-72]	; 0xffffffb8
   1c58c:	str	r7, [fp, #-64]	; 0xffffffc0
   1c590:	str	r2, [sp, #84]	; 0x54
   1c594:	cmp	r0, #0
   1c598:	movwne	r0, #1
   1c59c:	and	r0, r0, r3
   1c5a0:	str	r0, [fp, #-88]	; 0xffffffa8
   1c5a4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c5a8:	cmp	r0, #0
   1c5ac:	movwne	r0, #1
   1c5b0:	subs	r4, r7, #2
   1c5b4:	mov	r7, #0
   1c5b8:	and	r1, r0, r3
   1c5bc:	str	r4, [fp, #-80]	; 0xffffffb0
   1c5c0:	and	r1, r2, r1
   1c5c4:	str	r1, [sp, #48]	; 0x30
   1c5c8:	clz	r1, r4
   1c5cc:	lsr	r1, r1, #5
   1c5d0:	and	r1, r1, r3
   1c5d4:	eor	r3, r3, #1
   1c5d8:	str	r1, [sp, #64]	; 0x40
   1c5dc:	mov	r1, r4
   1c5e0:	str	r3, [sp, #88]	; 0x58
   1c5e4:	movwne	r1, #1
   1c5e8:	orr	r3, r1, r3
   1c5ec:	and	r1, r1, r2
   1c5f0:	and	r0, r0, r1
   1c5f4:	str	r3, [sp, #68]	; 0x44
   1c5f8:	str	r1, [fp, #-68]	; 0xffffffbc
   1c5fc:	str	r0, [fp, #-60]	; 0xffffffc4
   1c600:	eor	r0, r2, #1
   1c604:	str	r0, [sp, #52]	; 0x34
   1c608:	cmn	lr, #1
   1c60c:	beq	1c61c <__snprintf_chk@plt+0xb0ac>
   1c610:	cmp	r7, lr
   1c614:	bne	1c628 <__snprintf_chk@plt+0xb0b8>
   1c618:	b	1d150 <__snprintf_chk@plt+0xbbe0>
   1c61c:	ldrb	r0, [ip, r7]
   1c620:	cmp	r0, #0
   1c624:	beq	1d158 <__snprintf_chk@plt+0xbbe8>
   1c628:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1c62c:	mov	r9, #0
   1c630:	str	r5, [fp, #-48]	; 0xffffffd0
   1c634:	cmp	r0, #0
   1c638:	beq	1c66c <__snprintf_chk@plt+0xb0fc>
   1c63c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c640:	add	r4, r7, r0
   1c644:	cmp	r0, #2
   1c648:	bcc	1c664 <__snprintf_chk@plt+0xb0f4>
   1c64c:	cmn	lr, #1
   1c650:	bne	1c664 <__snprintf_chk@plt+0xb0f4>
   1c654:	mov	r0, ip
   1c658:	bl	11420 <strlen@plt>
   1c65c:	ldr	ip, [fp, #-84]	; 0xffffffac
   1c660:	mov	lr, r0
   1c664:	cmp	r4, lr
   1c668:	bls	1c674 <__snprintf_chk@plt+0xb104>
   1c66c:	mov	r0, #0
   1c670:	b	1c6b4 <__snprintf_chk@plt+0xb144>
   1c674:	ldr	r1, [sp, #92]	; 0x5c
   1c678:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1c67c:	add	r0, ip, r7
   1c680:	mov	r4, lr
   1c684:	bl	112dc <memcmp@plt>
   1c688:	ldr	r2, [sp, #88]	; 0x58
   1c68c:	cmp	r0, #0
   1c690:	mov	r1, r0
   1c694:	movwne	r1, #1
   1c698:	orr	r1, r1, r2
   1c69c:	tst	r1, #1
   1c6a0:	beq	1d1e8 <__snprintf_chk@plt+0xbc78>
   1c6a4:	ldr	ip, [fp, #-84]	; 0xffffffac
   1c6a8:	clz	r0, r0
   1c6ac:	mov	lr, r4
   1c6b0:	lsr	r0, r0, #5
   1c6b4:	str	r0, [fp, #-52]	; 0xffffffcc
   1c6b8:	ldrb	r5, [ip, r7]
   1c6bc:	cmp	r5, #126	; 0x7e
   1c6c0:	bhi	1ca78 <__snprintf_chk@plt+0xb508>
   1c6c4:	add	r3, pc, #16
   1c6c8:	mov	r4, #1
   1c6cc:	mov	r2, #110	; 0x6e
   1c6d0:	mov	r0, #97	; 0x61
   1c6d4:	mov	r1, #0
   1c6d8:	ldr	pc, [r3, r5, lsl #2]
   1c6dc:	andeq	ip, r1, r4, ror r9
   1c6e0:	andeq	ip, r1, r8, ror sl
   1c6e4:	andeq	ip, r1, r8, ror sl
   1c6e8:	andeq	ip, r1, r8, ror sl
   1c6ec:	andeq	ip, r1, r8, ror sl
   1c6f0:	andeq	ip, r1, r8, ror sl
   1c6f4:	andeq	ip, r1, r8, ror sl
   1c6f8:	andeq	ip, r1, ip, lsr #22
   1c6fc:	andeq	ip, r1, r4, asr r9
   1c700:	andeq	ip, r1, ip, asr #18
   1c704:	andeq	ip, r1, r0, ror #18
   1c708:	andeq	ip, r1, r0, ror #19
   1c70c:	andeq	ip, r1, r4, asr #18
   1c710:	andeq	ip, r1, ip, asr r9
   1c714:	andeq	ip, r1, r8, ror sl
   1c718:	andeq	ip, r1, r8, ror sl
   1c71c:	andeq	ip, r1, r8, ror sl
   1c720:	andeq	ip, r1, r8, ror sl
   1c724:	andeq	ip, r1, r8, ror sl
   1c728:	andeq	ip, r1, r8, ror sl
   1c72c:	andeq	ip, r1, r8, ror sl
   1c730:	andeq	ip, r1, r8, ror sl
   1c734:	andeq	ip, r1, r8, ror sl
   1c738:	andeq	ip, r1, r8, ror sl
   1c73c:	andeq	ip, r1, r8, ror sl
   1c740:	andeq	ip, r1, r8, ror sl
   1c744:	andeq	ip, r1, r8, ror sl
   1c748:	andeq	ip, r1, r8, ror sl
   1c74c:	andeq	ip, r1, r8, ror sl
   1c750:	andeq	ip, r1, r8, ror sl
   1c754:	andeq	ip, r1, r8, ror sl
   1c758:	andeq	ip, r1, r8, ror sl
   1c75c:	andeq	ip, r1, r4, ror #21
   1c760:	andeq	ip, r1, r8, ror #21
   1c764:	andeq	ip, r1, r8, ror #21
   1c768:	andeq	ip, r1, ip, ror #17
   1c76c:	andeq	ip, r1, r8, ror #21
   1c770:	ldrdeq	ip, [r1], -r8
   1c774:	andeq	ip, r1, r8, ror #21
   1c778:	andeq	ip, r1, r8, ror #19
   1c77c:	andeq	ip, r1, r8, ror #21
   1c780:	andeq	ip, r1, r8, ror #21
   1c784:	andeq	ip, r1, r8, ror #21
   1c788:	ldrdeq	ip, [r1], -r8
   1c78c:	ldrdeq	ip, [r1], -r8
   1c790:	ldrdeq	ip, [r1], -r8
   1c794:	ldrdeq	ip, [r1], -r8
   1c798:	ldrdeq	ip, [r1], -r8
   1c79c:	ldrdeq	ip, [r1], -r8
   1c7a0:	ldrdeq	ip, [r1], -r8
   1c7a4:	ldrdeq	ip, [r1], -r8
   1c7a8:	ldrdeq	ip, [r1], -r8
   1c7ac:	ldrdeq	ip, [r1], -r8
   1c7b0:	ldrdeq	ip, [r1], -r8
   1c7b4:	ldrdeq	ip, [r1], -r8
   1c7b8:	ldrdeq	ip, [r1], -r8
   1c7bc:	ldrdeq	ip, [r1], -r8
   1c7c0:	ldrdeq	ip, [r1], -r8
   1c7c4:	ldrdeq	ip, [r1], -r8
   1c7c8:	andeq	ip, r1, r8, ror #21
   1c7cc:	andeq	ip, r1, r8, ror #21
   1c7d0:	andeq	ip, r1, r8, ror #21
   1c7d4:	andeq	ip, r1, r8, ror #21
   1c7d8:			; <UNDEFINED> instruction: 0x0001c9b4
   1c7dc:	andeq	ip, r1, r8, ror sl
   1c7e0:	ldrdeq	ip, [r1], -r8
   1c7e4:	ldrdeq	ip, [r1], -r8
   1c7e8:	ldrdeq	ip, [r1], -r8
   1c7ec:	ldrdeq	ip, [r1], -r8
   1c7f0:	ldrdeq	ip, [r1], -r8
   1c7f4:	ldrdeq	ip, [r1], -r8
   1c7f8:	ldrdeq	ip, [r1], -r8
   1c7fc:	ldrdeq	ip, [r1], -r8
   1c800:	ldrdeq	ip, [r1], -r8
   1c804:	ldrdeq	ip, [r1], -r8
   1c808:	ldrdeq	ip, [r1], -r8
   1c80c:	ldrdeq	ip, [r1], -r8
   1c810:	ldrdeq	ip, [r1], -r8
   1c814:	ldrdeq	ip, [r1], -r8
   1c818:	ldrdeq	ip, [r1], -r8
   1c81c:	ldrdeq	ip, [r1], -r8
   1c820:	ldrdeq	ip, [r1], -r8
   1c824:	ldrdeq	ip, [r1], -r8
   1c828:	ldrdeq	ip, [r1], -r8
   1c82c:	ldrdeq	ip, [r1], -r8
   1c830:	ldrdeq	ip, [r1], -r8
   1c834:	ldrdeq	ip, [r1], -r8
   1c838:	ldrdeq	ip, [r1], -r8
   1c83c:	ldrdeq	ip, [r1], -r8
   1c840:	ldrdeq	ip, [r1], -r8
   1c844:	ldrdeq	ip, [r1], -r8
   1c848:	andeq	ip, r1, r8, ror #21
   1c84c:	andeq	ip, r1, r0, lsr #18
   1c850:	ldrdeq	ip, [r1], -r8
   1c854:	andeq	ip, r1, r8, ror #21
   1c858:	ldrdeq	ip, [r1], -r8
   1c85c:	andeq	ip, r1, r8, ror #21
   1c860:	ldrdeq	ip, [r1], -r8
   1c864:	ldrdeq	ip, [r1], -r8
   1c868:	ldrdeq	ip, [r1], -r8
   1c86c:	ldrdeq	ip, [r1], -r8
   1c870:	ldrdeq	ip, [r1], -r8
   1c874:	ldrdeq	ip, [r1], -r8
   1c878:	ldrdeq	ip, [r1], -r8
   1c87c:	ldrdeq	ip, [r1], -r8
   1c880:	ldrdeq	ip, [r1], -r8
   1c884:	ldrdeq	ip, [r1], -r8
   1c888:	ldrdeq	ip, [r1], -r8
   1c88c:	ldrdeq	ip, [r1], -r8
   1c890:	ldrdeq	ip, [r1], -r8
   1c894:	ldrdeq	ip, [r1], -r8
   1c898:	ldrdeq	ip, [r1], -r8
   1c89c:	ldrdeq	ip, [r1], -r8
   1c8a0:	ldrdeq	ip, [r1], -r8
   1c8a4:	ldrdeq	ip, [r1], -r8
   1c8a8:	ldrdeq	ip, [r1], -r8
   1c8ac:	ldrdeq	ip, [r1], -r8
   1c8b0:	ldrdeq	ip, [r1], -r8
   1c8b4:	ldrdeq	ip, [r1], -r8
   1c8b8:	ldrdeq	ip, [r1], -r8
   1c8bc:	ldrdeq	ip, [r1], -r8
   1c8c0:	ldrdeq	ip, [r1], -r8
   1c8c4:	ldrdeq	ip, [r1], -r8
   1c8c8:	andeq	ip, r1, r0, lsl #18
   1c8cc:	andeq	ip, r1, r8, ror #21
   1c8d0:	andeq	ip, r1, r0, lsl #18
   1c8d4:	andeq	ip, r1, ip, ror #17
   1c8d8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c8dc:	cmp	r0, #0
   1c8e0:	beq	1cb40 <__snprintf_chk@plt+0xb5d0>
   1c8e4:	ldr	r0, [fp, #16]
   1c8e8:	b	1cb44 <__snprintf_chk@plt+0xb5d4>
   1c8ec:	mov	r4, #0
   1c8f0:	cmp	r7, #0
   1c8f4:	beq	1cae4 <__snprintf_chk@plt+0xb574>
   1c8f8:	mov	r9, #0
   1c8fc:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1c900:	mov	r4, #0
   1c904:	cmn	lr, #1
   1c908:	beq	1cac8 <__snprintf_chk@plt+0xb558>
   1c90c:	cmp	r7, #0
   1c910:	bne	1c8f8 <__snprintf_chk@plt+0xb388>
   1c914:	cmp	lr, #1
   1c918:	beq	1cae4 <__snprintf_chk@plt+0xb574>
   1c91c:	b	1c8f8 <__snprintf_chk@plt+0xb388>
   1c920:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c924:	cmp	r0, #2
   1c928:	bne	1cb08 <__snprintf_chk@plt+0xb598>
   1c92c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c930:	tst	r0, #1
   1c934:	bne	1d204 <__snprintf_chk@plt+0xbc94>
   1c938:	mov	r9, #0
   1c93c:	mov	r0, #92	; 0x5c
   1c940:	b	1cb1c <__snprintf_chk@plt+0xb5ac>
   1c944:	mov	r0, #102	; 0x66
   1c948:	b	1cb2c <__snprintf_chk@plt+0xb5bc>
   1c94c:	mov	r2, #116	; 0x74
   1c950:	b	1c960 <__snprintf_chk@plt+0xb3f0>
   1c954:	mov	r0, #98	; 0x62
   1c958:	b	1cb2c <__snprintf_chk@plt+0xb5bc>
   1c95c:	mov	r2, #114	; 0x72
   1c960:	ldr	r0, [sp, #68]	; 0x44
   1c964:	tst	r0, #1
   1c968:	mov	r0, r2
   1c96c:	bne	1cb2c <__snprintf_chk@plt+0xb5bc>
   1c970:	b	1d204 <__snprintf_chk@plt+0xbc94>
   1c974:	ldr	r0, [sp, #84]	; 0x54
   1c978:	tst	r0, #1
   1c97c:	beq	1cc1c <__snprintf_chk@plt+0xb6ac>
   1c980:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c984:	tst	r0, #1
   1c988:	bne	1d314 <__snprintf_chk@plt+0xbda4>
   1c98c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c990:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1c994:	cmp	r0, #2
   1c998:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1c99c:	movwne	r0, #1
   1c9a0:	orr	r0, r0, r2
   1c9a4:	tst	r0, #1
   1c9a8:	beq	1cfec <__snprintf_chk@plt+0xba7c>
   1c9ac:	mov	r0, r8
   1c9b0:	b	1d020 <__snprintf_chk@plt+0xbab0>
   1c9b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c9b8:	mov	r9, #0
   1c9bc:	mov	r5, #63	; 0x3f
   1c9c0:	cmp	r0, #5
   1c9c4:	beq	1cdd0 <__snprintf_chk@plt+0xb860>
   1c9c8:	cmp	r0, #2
   1c9cc:	bne	1ce74 <__snprintf_chk@plt+0xb904>
   1c9d0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c9d4:	tst	r0, #1
   1c9d8:	beq	1ce78 <__snprintf_chk@plt+0xb908>
   1c9dc:	b	1d204 <__snprintf_chk@plt+0xbc94>
   1c9e0:	mov	r0, #118	; 0x76
   1c9e4:	b	1cb2c <__snprintf_chk@plt+0xb5bc>
   1c9e8:	mov	r0, #1
   1c9ec:	mov	r5, #39	; 0x27
   1c9f0:	str	r0, [sp, #60]	; 0x3c
   1c9f4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c9f8:	cmp	r0, #2
   1c9fc:	bne	1ca70 <__snprintf_chk@plt+0xb500>
   1ca00:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca04:	tst	r0, #1
   1ca08:	bne	1d204 <__snprintf_chk@plt+0xbc94>
   1ca0c:	ldr	r2, [sp, #56]	; 0x38
   1ca10:	clz	r1, sl
   1ca14:	mov	r9, #0
   1ca18:	lsr	r1, r1, #5
   1ca1c:	cmp	r2, #0
   1ca20:	mov	r0, r2
   1ca24:	movwne	r0, #1
   1ca28:	orrs	r0, r0, r1
   1ca2c:	moveq	r2, sl
   1ca30:	moveq	sl, r0
   1ca34:	cmp	r8, sl
   1ca38:	str	r2, [sp, #56]	; 0x38
   1ca3c:	movcc	r0, #39	; 0x27
   1ca40:	strbcc	r0, [r6, r8]
   1ca44:	add	r0, r8, #1
   1ca48:	cmp	r0, sl
   1ca4c:	movcc	r1, #92	; 0x5c
   1ca50:	strbcc	r1, [r6, r0]
   1ca54:	add	r0, r8, #2
   1ca58:	add	r8, r8, #3
   1ca5c:	cmp	r0, sl
   1ca60:	movcc	r1, #39	; 0x27
   1ca64:	strbcc	r1, [r6, r0]
   1ca68:	mov	r0, #0
   1ca6c:	str	r0, [fp, #-56]	; 0xffffffc8
   1ca70:	mov	r4, #1
   1ca74:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1ca78:	ldr	r0, [sp, #40]	; 0x28
   1ca7c:	cmp	r0, #1
   1ca80:	bne	1cc48 <__snprintf_chk@plt+0xb6d8>
   1ca84:	str	lr, [sp, #28]
   1ca88:	bl	11408 <__ctype_b_loc@plt>
   1ca8c:	ldr	r0, [r0]
   1ca90:	ldr	ip, [fp, #-84]	; 0xffffffac
   1ca94:	mov	r1, #1
   1ca98:	add	r0, r0, r5, lsl #1
   1ca9c:	ldrb	r0, [r0, #1]
   1caa0:	ubfx	r4, r0, #6, #1
   1caa4:	ldr	r0, [sp, #52]	; 0x34
   1caa8:	mov	r2, r1
   1caac:	cmp	r1, #1
   1cab0:	orr	r0, r4, r0
   1cab4:	bhi	1ce80 <__snprintf_chk@plt+0xb910>
   1cab8:	tst	r0, #1
   1cabc:	beq	1ce80 <__snprintf_chk@plt+0xb910>
   1cac0:	ldr	lr, [sp, #28]
   1cac4:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1cac8:	cmp	r7, #0
   1cacc:	ldrbeq	r0, [ip, #1]
   1cad0:	cmpeq	r0, #0
   1cad4:	beq	1cae4 <__snprintf_chk@plt+0xb574>
   1cad8:	mvn	lr, #0
   1cadc:	mov	r9, #0
   1cae0:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1cae4:	mov	r1, #1
   1cae8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1caec:	cmp	r0, #2
   1caf0:	bne	1cb00 <__snprintf_chk@plt+0xb590>
   1caf4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1caf8:	tst	r0, #1
   1cafc:	bne	1d204 <__snprintf_chk@plt+0xbc94>
   1cb00:	mov	r4, r1
   1cb04:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1cb08:	ldr	r1, [sp, #48]	; 0x30
   1cb0c:	mov	r9, #0
   1cb10:	mov	r0, #92	; 0x5c
   1cb14:	cmp	r1, #0
   1cb18:	beq	1cb2c <__snprintf_chk@plt+0xb5bc>
   1cb1c:	mov	r4, #0
   1cb20:	cmp	r9, #0
   1cb24:	beq	1d0b8 <__snprintf_chk@plt+0xbb48>
   1cb28:	b	1d0f4 <__snprintf_chk@plt+0xbb84>
   1cb2c:	ldr	r1, [sp, #84]	; 0x54
   1cb30:	mov	r4, #0
   1cb34:	mov	r9, #0
   1cb38:	tst	r1, #1
   1cb3c:	bne	1cb7c <__snprintf_chk@plt+0xb60c>
   1cb40:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1cb44:	cmp	r0, #0
   1cb48:	mov	r0, r5
   1cb4c:	beq	1cb70 <__snprintf_chk@plt+0xb600>
   1cb50:	ldr	r1, [fp, #16]
   1cb54:	ubfx	r0, r5, #5, #3
   1cb58:	mov	r2, #1
   1cb5c:	ldr	r0, [r1, r0, lsl #2]
   1cb60:	and	r1, r5, #31
   1cb64:	tst	r0, r2, lsl r1
   1cb68:	mov	r0, r5
   1cb6c:	bne	1cb7c <__snprintf_chk@plt+0xb60c>
   1cb70:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1cb74:	cmp	r1, #0
   1cb78:	beq	1d0b0 <__snprintf_chk@plt+0xbb40>
   1cb7c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1cb80:	tst	r1, #1
   1cb84:	bne	1d1dc <__snprintf_chk@plt+0xbc6c>
   1cb88:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1cb8c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1cb90:	cmp	r1, #2
   1cb94:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1cb98:	movwne	r1, #1
   1cb9c:	orr	r1, r1, r2
   1cba0:	tst	r1, #1
   1cba4:	beq	1cbb0 <__snprintf_chk@plt+0xb640>
   1cba8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1cbac:	b	1cbec <__snprintf_chk@plt+0xb67c>
   1cbb0:	cmp	r8, sl
   1cbb4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1cbb8:	movcc	r1, #39	; 0x27
   1cbbc:	strbcc	r1, [r6, r8]
   1cbc0:	add	r1, r8, #1
   1cbc4:	cmp	r1, sl
   1cbc8:	movcc	r2, #36	; 0x24
   1cbcc:	strbcc	r2, [r6, r1]
   1cbd0:	add	r1, r8, #2
   1cbd4:	add	r8, r8, #3
   1cbd8:	cmp	r1, sl
   1cbdc:	movcc	r2, #39	; 0x27
   1cbe0:	strbcc	r2, [r6, r1]
   1cbe4:	mov	r1, #1
   1cbe8:	str	r1, [fp, #-56]	; 0xffffffc8
   1cbec:	cmp	r8, sl
   1cbf0:	movcc	r1, #92	; 0x5c
   1cbf4:	strbcc	r1, [r6, r8]
   1cbf8:	add	r8, r8, #1
   1cbfc:	cmp	r8, sl
   1cc00:	and	r5, r5, r4
   1cc04:	add	r7, r7, #1
   1cc08:	strbcc	r0, [r6, r8]
   1cc0c:	add	r8, r8, #1
   1cc10:	cmn	lr, #1
   1cc14:	bne	1c610 <__snprintf_chk@plt+0xb0a0>
   1cc18:	b	1c61c <__snprintf_chk@plt+0xb0ac>
   1cc1c:	ldr	r0, [sp, #36]	; 0x24
   1cc20:	mov	r4, #0
   1cc24:	mov	r9, #0
   1cc28:	mov	r5, #0
   1cc2c:	cmp	r0, #0
   1cc30:	beq	1cb40 <__snprintf_chk@plt+0xb5d0>
   1cc34:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1cc38:	add	r7, r7, #1
   1cc3c:	cmn	lr, #1
   1cc40:	bne	1c610 <__snprintf_chk@plt+0xb0a0>
   1cc44:	b	1c61c <__snprintf_chk@plt+0xb0ac>
   1cc48:	mov	r0, #0
   1cc4c:	cmn	lr, #1
   1cc50:	str	r0, [fp, #-36]	; 0xffffffdc
   1cc54:	str	r0, [fp, #-40]	; 0xffffffd8
   1cc58:	bne	1cc6c <__snprintf_chk@plt+0xb6fc>
   1cc5c:	mov	r0, ip
   1cc60:	bl	11420 <strlen@plt>
   1cc64:	ldr	ip, [fp, #-84]	; 0xffffffac
   1cc68:	mov	lr, r0
   1cc6c:	add	r0, ip, r7
   1cc70:	mov	r4, #1
   1cc74:	mov	r6, #0
   1cc78:	str	lr, [sp, #28]
   1cc7c:	str	r0, [sp, #24]
   1cc80:	sub	r0, fp, #40	; 0x28
   1cc84:	mov	r3, r0
   1cc88:	str	r6, [sp, #44]	; 0x2c
   1cc8c:	add	r6, r6, r7
   1cc90:	sub	r0, fp, #44	; 0x2c
   1cc94:	add	r1, ip, r6
   1cc98:	sub	r2, lr, r6
   1cc9c:	bl	1f2d4 <__snprintf_chk@plt+0xdd64>
   1cca0:	cmp	r0, #0
   1cca4:	beq	1d13c <__snprintf_chk@plt+0xbbcc>
   1cca8:	cmn	r0, #1
   1ccac:	beq	1d0fc <__snprintf_chk@plt+0xbb8c>
   1ccb0:	ldr	lr, [sp, #28]
   1ccb4:	cmn	r0, #2
   1ccb8:	beq	1d104 <__snprintf_chk@plt+0xbb94>
   1ccbc:	ldr	r2, [sp, #64]	; 0x40
   1ccc0:	cmp	r0, #2
   1ccc4:	mov	r1, #0
   1ccc8:	movwcc	r1, #1
   1cccc:	eor	r2, r2, #1
   1ccd0:	orrs	r1, r2, r1
   1ccd4:	bne	1cd94 <__snprintf_chk@plt+0xb824>
   1ccd8:	ldr	r1, [sp, #44]	; 0x2c
   1ccdc:	ldr	r2, [sp, #24]
   1cce0:	add	r1, r2, r1
   1cce4:	mov	r2, #1
   1cce8:	ldrb	r3, [r1, r2]
   1ccec:	sub	r3, r3, #91	; 0x5b
   1ccf0:	cmp	r3, #33	; 0x21
   1ccf4:	bhi	1cd88 <__snprintf_chk@plt+0xb818>
   1ccf8:	add	r6, pc, #0
   1ccfc:	ldr	pc, [r6, r3, lsl #2]
   1cd00:	strdeq	sp, [r1], -ip
   1cd04:	strdeq	sp, [r1], -ip
   1cd08:	andeq	ip, r1, r8, lsl #27
   1cd0c:	strdeq	sp, [r1], -ip
   1cd10:	andeq	ip, r1, r8, lsl #27
   1cd14:	strdeq	sp, [r1], -ip
   1cd18:	andeq	ip, r1, r8, lsl #27
   1cd1c:	andeq	ip, r1, r8, lsl #27
   1cd20:	andeq	ip, r1, r8, lsl #27
   1cd24:	andeq	ip, r1, r8, lsl #27
   1cd28:	andeq	ip, r1, r8, lsl #27
   1cd2c:	andeq	ip, r1, r8, lsl #27
   1cd30:	andeq	ip, r1, r8, lsl #27
   1cd34:	andeq	ip, r1, r8, lsl #27
   1cd38:	andeq	ip, r1, r8, lsl #27
   1cd3c:	andeq	ip, r1, r8, lsl #27
   1cd40:	andeq	ip, r1, r8, lsl #27
   1cd44:	andeq	ip, r1, r8, lsl #27
   1cd48:	andeq	ip, r1, r8, lsl #27
   1cd4c:	andeq	ip, r1, r8, lsl #27
   1cd50:	andeq	ip, r1, r8, lsl #27
   1cd54:	andeq	ip, r1, r8, lsl #27
   1cd58:	andeq	ip, r1, r8, lsl #27
   1cd5c:	andeq	ip, r1, r8, lsl #27
   1cd60:	andeq	ip, r1, r8, lsl #27
   1cd64:	andeq	ip, r1, r8, lsl #27
   1cd68:	andeq	ip, r1, r8, lsl #27
   1cd6c:	andeq	ip, r1, r8, lsl #27
   1cd70:	andeq	ip, r1, r8, lsl #27
   1cd74:	andeq	ip, r1, r8, lsl #27
   1cd78:	andeq	ip, r1, r8, lsl #27
   1cd7c:	andeq	ip, r1, r8, lsl #27
   1cd80:	andeq	ip, r1, r8, lsl #27
   1cd84:	strdeq	sp, [r1], -ip
   1cd88:	add	r2, r2, #1
   1cd8c:	cmp	r2, r0
   1cd90:	bcc	1cce8 <__snprintf_chk@plt+0xb778>
   1cd94:	ldr	r6, [sp, #44]	; 0x2c
   1cd98:	add	r6, r0, r6
   1cd9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cda0:	bl	11318 <iswprint@plt>
   1cda4:	cmp	r0, #0
   1cda8:	movwne	r0, #1
   1cdac:	and	r4, r4, r0
   1cdb0:	sub	r0, fp, #40	; 0x28
   1cdb4:	bl	112c4 <mbsinit@plt>
   1cdb8:	ldr	lr, [sp, #28]
   1cdbc:	ldr	ip, [fp, #-84]	; 0xffffffac
   1cdc0:	sub	r3, fp, #40	; 0x28
   1cdc4:	cmp	r0, #0
   1cdc8:	beq	1cc88 <__snprintf_chk@plt+0xb718>
   1cdcc:	b	1d144 <__snprintf_chk@plt+0xbbd4>
   1cdd0:	ldr	r0, [sp, #32]
   1cdd4:	cmp	r0, #0
   1cdd8:	beq	1ce74 <__snprintf_chk@plt+0xb904>
   1cddc:	add	r0, r7, #2
   1cde0:	cmp	r0, lr
   1cde4:	bcs	1ce74 <__snprintf_chk@plt+0xb904>
   1cde8:	add	r1, ip, r7
   1cdec:	ldrb	r1, [r1, #1]
   1cdf0:	cmp	r1, #63	; 0x3f
   1cdf4:	bne	1ce74 <__snprintf_chk@plt+0xb904>
   1cdf8:	ldrb	r5, [ip, r0]
   1cdfc:	sub	r1, r5, #33	; 0x21
   1ce00:	cmp	r1, #29
   1ce04:	bhi	1ce74 <__snprintf_chk@plt+0xb904>
   1ce08:	movw	r3, #20929	; 0x51c1
   1ce0c:	mov	r2, #1
   1ce10:	movt	r3, #14336	; 0x3800
   1ce14:	tst	r3, r2, lsl r1
   1ce18:	beq	1ce74 <__snprintf_chk@plt+0xb904>
   1ce1c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1ce20:	tst	r1, #1
   1ce24:	bne	1d31c <__snprintf_chk@plt+0xbdac>
   1ce28:	cmp	r8, sl
   1ce2c:	mov	r7, r0
   1ce30:	mov	r4, #0
   1ce34:	movcc	r1, #63	; 0x3f
   1ce38:	strbcc	r1, [r6, r8]
   1ce3c:	add	r1, r8, #1
   1ce40:	cmp	r1, sl
   1ce44:	movcc	r2, #34	; 0x22
   1ce48:	strbcc	r2, [r6, r1]
   1ce4c:	add	r1, r8, #2
   1ce50:	cmp	r1, sl
   1ce54:	movcc	r2, #34	; 0x22
   1ce58:	strbcc	r2, [r6, r1]
   1ce5c:	add	r1, r8, #3
   1ce60:	add	r8, r8, #4
   1ce64:	cmp	r1, sl
   1ce68:	movcc	r2, #63	; 0x3f
   1ce6c:	strbcc	r2, [r6, r1]
   1ce70:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1ce74:	mov	r5, #63	; 0x3f
   1ce78:	mov	r4, #0
   1ce7c:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1ce80:	add	r1, r2, r7
   1ce84:	ldr	lr, [sp, #28]
   1ce88:	mov	r3, #0
   1ce8c:	str	r1, [sp, #44]	; 0x2c
   1ce90:	add	r1, r7, #1
   1ce94:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1ce98:	tst	r0, #1
   1ce9c:	bne	1cf70 <__snprintf_chk@plt+0xba00>
   1cea0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1cea4:	tst	r2, #1
   1cea8:	bne	1d264 <__snprintf_chk@plt+0xbcf4>
   1ceac:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1ceb0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1ceb4:	cmp	r7, #2
   1ceb8:	movwne	r3, #1
   1cebc:	orr	r3, r3, r2
   1cec0:	tst	r3, #1
   1cec4:	bne	1cf00 <__snprintf_chk@plt+0xb990>
   1cec8:	cmp	r8, sl
   1cecc:	add	r3, r8, #1
   1ced0:	movcc	r2, #39	; 0x27
   1ced4:	strbcc	r2, [r6, r8]
   1ced8:	cmp	r3, sl
   1cedc:	movcc	r2, #36	; 0x24
   1cee0:	strbcc	r2, [r6, r3]
   1cee4:	add	r3, r8, #2
   1cee8:	add	r8, r8, #3
   1ceec:	cmp	r3, sl
   1cef0:	movcc	r2, #39	; 0x27
   1cef4:	strbcc	r2, [r6, r3]
   1cef8:	mov	r2, #1
   1cefc:	str	r2, [fp, #-56]	; 0xffffffc8
   1cf00:	cmp	r8, sl
   1cf04:	movcc	r3, #92	; 0x5c
   1cf08:	strbcc	r3, [r6, r8]
   1cf0c:	add	r3, r8, #1
   1cf10:	cmp	r3, sl
   1cf14:	andcc	r7, r5, #192	; 0xc0
   1cf18:	movcc	r2, #48	; 0x30
   1cf1c:	orrcc	r7, r2, r7, lsr #6
   1cf20:	strbcc	r7, [r6, r3]
   1cf24:	add	r3, r8, #2
   1cf28:	add	r8, r8, #3
   1cf2c:	cmp	r3, sl
   1cf30:	lsrcc	r7, r5, #3
   1cf34:	movcc	r2, #6
   1cf38:	bficc	r7, r2, #3, #29
   1cf3c:	mov	r2, #6
   1cf40:	strbcc	r7, [r6, r3]
   1cf44:	bfi	r5, r2, #3, #29
   1cf48:	mov	r3, #1
   1cf4c:	b	1cf94 <__snprintf_chk@plt+0xba24>
   1cf50:	cmp	r8, sl
   1cf54:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1cf58:	strbcc	r5, [r6, r8]
   1cf5c:	add	r8, r8, #1
   1cf60:	ldrb	r5, [ip, r1]
   1cf64:	add	r1, r1, #1
   1cf68:	tst	r0, #1
   1cf6c:	beq	1cea0 <__snprintf_chk@plt+0xb930>
   1cf70:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1cf74:	tst	r2, #1
   1cf78:	beq	1cf8c <__snprintf_chk@plt+0xba1c>
   1cf7c:	cmp	r8, sl
   1cf80:	movcc	r7, #92	; 0x5c
   1cf84:	strbcc	r7, [r6, r8]
   1cf88:	add	r8, r8, #1
   1cf8c:	mov	r2, #0
   1cf90:	str	r2, [fp, #-52]	; 0xffffffcc
   1cf94:	ldr	r2, [sp, #44]	; 0x2c
   1cf98:	and	r9, r3, #1
   1cf9c:	cmp	r2, r1
   1cfa0:	bls	1d0a0 <__snprintf_chk@plt+0xbb30>
   1cfa4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1cfa8:	cmp	r9, #0
   1cfac:	movwne	r9, #1
   1cfb0:	mvn	r7, r2
   1cfb4:	orr	r7, r7, r9
   1cfb8:	tst	r7, #1
   1cfbc:	bne	1cf50 <__snprintf_chk@plt+0xb9e0>
   1cfc0:	cmp	r8, sl
   1cfc4:	movcc	r7, #39	; 0x27
   1cfc8:	strbcc	r7, [r6, r8]
   1cfcc:	add	r7, r8, #1
   1cfd0:	add	r8, r8, #2
   1cfd4:	cmp	r7, sl
   1cfd8:	movcc	r2, #39	; 0x27
   1cfdc:	strbcc	r2, [r6, r7]
   1cfe0:	mov	r2, #0
   1cfe4:	str	r2, [fp, #-56]	; 0xffffffc8
   1cfe8:	b	1cf50 <__snprintf_chk@plt+0xb9e0>
   1cfec:	cmp	r8, sl
   1cff0:	mov	r2, #1
   1cff4:	movcc	r0, #39	; 0x27
   1cff8:	strbcc	r0, [r6, r8]
   1cffc:	add	r0, r8, #1
   1d000:	cmp	r0, sl
   1d004:	movcc	r1, #36	; 0x24
   1d008:	strbcc	r1, [r6, r0]
   1d00c:	add	r0, r8, #2
   1d010:	cmp	r0, sl
   1d014:	movcc	r1, #39	; 0x27
   1d018:	strbcc	r1, [r6, r0]
   1d01c:	add	r0, r8, #3
   1d020:	cmp	r0, sl
   1d024:	add	r8, r0, #1
   1d028:	str	r2, [fp, #-56]	; 0xffffffc8
   1d02c:	movcc	r1, #92	; 0x5c
   1d030:	strbcc	r1, [r6, r0]
   1d034:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1d038:	cmp	r1, #2
   1d03c:	beq	1d090 <__snprintf_chk@plt+0xbb20>
   1d040:	add	r1, r7, #1
   1d044:	mov	r4, #0
   1d048:	mov	r9, #1
   1d04c:	mov	r5, #48	; 0x30
   1d050:	cmp	r1, lr
   1d054:	bcs	1c8d8 <__snprintf_chk@plt+0xb368>
   1d058:	ldrb	r1, [ip, r1]
   1d05c:	sub	r1, r1, #48	; 0x30
   1d060:	uxtb	r1, r1
   1d064:	cmp	r1, #9
   1d068:	bhi	1c8d8 <__snprintf_chk@plt+0xb368>
   1d06c:	cmp	r8, sl
   1d070:	movcc	r1, #48	; 0x30
   1d074:	strbcc	r1, [r6, r8]
   1d078:	add	r1, r0, #2
   1d07c:	add	r8, r0, #3
   1d080:	cmp	r1, sl
   1d084:	movcc	r2, #48	; 0x30
   1d088:	strbcc	r2, [r6, r1]
   1d08c:	b	1c8d8 <__snprintf_chk@plt+0xb368>
   1d090:	mov	r0, #48	; 0x30
   1d094:	mov	r9, #1
   1d098:	mov	r4, #0
   1d09c:	b	1cb70 <__snprintf_chk@plt+0xb600>
   1d0a0:	cmp	r9, #0
   1d0a4:	sub	r7, r1, #1
   1d0a8:	mov	r0, r5
   1d0ac:	movwne	r9, #1
   1d0b0:	cmp	r9, #0
   1d0b4:	bne	1d0f4 <__snprintf_chk@plt+0xbb84>
   1d0b8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1d0bc:	tst	r1, #1
   1d0c0:	beq	1d0f4 <__snprintf_chk@plt+0xbb84>
   1d0c4:	cmp	r8, sl
   1d0c8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1d0cc:	movcc	r1, #39	; 0x27
   1d0d0:	strbcc	r1, [r6, r8]
   1d0d4:	add	r1, r8, #1
   1d0d8:	add	r8, r8, #2
   1d0dc:	cmp	r1, sl
   1d0e0:	movcc	r2, #39	; 0x27
   1d0e4:	strbcc	r2, [r6, r1]
   1d0e8:	mov	r1, #0
   1d0ec:	str	r1, [fp, #-56]	; 0xffffffc8
   1d0f0:	b	1cbfc <__snprintf_chk@plt+0xb68c>
   1d0f4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1d0f8:	b	1cbfc <__snprintf_chk@plt+0xb68c>
   1d0fc:	mov	r4, #0
   1d100:	b	1d13c <__snprintf_chk@plt+0xbbcc>
   1d104:	mov	r4, #0
   1d108:	cmp	lr, r6
   1d10c:	bls	1d13c <__snprintf_chk@plt+0xbbcc>
   1d110:	ldr	ip, [fp, #-84]	; 0xffffffac
   1d114:	ldr	r6, [sp, #44]	; 0x2c
   1d118:	ldr	r0, [sp, #24]
   1d11c:	ldrb	r0, [r0, r6]
   1d120:	cmp	r0, #0
   1d124:	beq	1d144 <__snprintf_chk@plt+0xbbd4>
   1d128:	add	r6, r6, #1
   1d12c:	add	r0, r7, r6
   1d130:	cmp	r0, lr
   1d134:	bcc	1d118 <__snprintf_chk@plt+0xbba8>
   1d138:	b	1d144 <__snprintf_chk@plt+0xbbd4>
   1d13c:	ldr	ip, [fp, #-84]	; 0xffffffac
   1d140:	ldr	r6, [sp, #44]	; 0x2c
   1d144:	mov	r1, r6
   1d148:	ldr	r6, [sp, #80]	; 0x50
   1d14c:	b	1caa4 <__snprintf_chk@plt+0xb534>
   1d150:	mov	lr, r7
   1d154:	b	1d15c <__snprintf_chk@plt+0xbbec>
   1d158:	mvn	lr, #0
   1d15c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1d160:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1d164:	eor	r0, r7, #2
   1d168:	orr	r0, r0, r8
   1d16c:	clz	r0, r0
   1d170:	lsr	r0, r0, #5
   1d174:	tst	r1, r0
   1d178:	bne	1d204 <__snprintf_chk@plt+0xbc94>
   1d17c:	mov	r0, r1
   1d180:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1d184:	cmp	r7, #2
   1d188:	movwne	r1, #1
   1d18c:	orr	r0, r0, r1
   1d190:	tst	r0, #1
   1d194:	ldreq	r0, [sp, #60]	; 0x3c
   1d198:	eoreq	r0, r0, #1
   1d19c:	tsteq	r0, #1
   1d1a0:	bne	1d2b0 <__snprintf_chk@plt+0xbd40>
   1d1a4:	mov	r9, lr
   1d1a8:	tst	r5, #1
   1d1ac:	bne	1d26c <__snprintf_chk@plt+0xbcfc>
   1d1b0:	ldr	r6, [sp, #56]	; 0x38
   1d1b4:	mov	r4, #0
   1d1b8:	cmp	r6, #0
   1d1bc:	beq	1d2a8 <__snprintf_chk@plt+0xbd38>
   1d1c0:	ldr	r0, [sp, #84]	; 0x54
   1d1c4:	mov	r1, #0
   1d1c8:	cmp	sl, #0
   1d1cc:	mov	r5, #0
   1d1d0:	str	r1, [fp, #-72]	; 0xffffffb8
   1d1d4:	beq	1c3a4 <__snprintf_chk@plt+0xae34>
   1d1d8:	b	1d2b0 <__snprintf_chk@plt+0xbd40>
   1d1dc:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1d1e0:	ldr	r2, [sp, #84]	; 0x54
   1d1e4:	b	1d20c <__snprintf_chk@plt+0xbc9c>
   1d1e8:	ldr	ip, [fp, #-84]	; 0xffffffac
   1d1ec:	mov	r2, #1
   1d1f0:	mov	lr, r4
   1d1f4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1d1f8:	b	1d20c <__snprintf_chk@plt+0xbc9c>
   1d1fc:	ldr	r6, [sp, #80]	; 0x50
   1d200:	ldr	ip, [fp, #-84]	; 0xffffffac
   1d204:	ldr	r2, [sp, #84]	; 0x54
   1d208:	mov	r7, #2
   1d20c:	mov	r0, #0
   1d210:	ldr	r1, [fp, #12]
   1d214:	tst	r2, #1
   1d218:	mov	r2, r7
   1d21c:	mov	r3, lr
   1d220:	str	r0, [sp, #8]
   1d224:	ldr	r0, [sp, #72]	; 0x48
   1d228:	movwne	r2, #4
   1d22c:	cmp	r7, #2
   1d230:	movne	r2, r7
   1d234:	str	r2, [sp]
   1d238:	mov	r2, ip
   1d23c:	bic	r1, r1, #2
   1d240:	str	r0, [sp, #12]
   1d244:	ldr	r0, [sp, #76]	; 0x4c
   1d248:	str	r1, [sp, #4]
   1d24c:	mov	r1, sl
   1d250:	str	r0, [sp, #16]
   1d254:	mov	r0, r6
   1d258:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d25c:	mov	r8, r0
   1d260:	b	1d308 <__snprintf_chk@plt+0xbd98>
   1d264:	ldr	r2, [sp, #84]	; 0x54
   1d268:	b	1d20c <__snprintf_chk@plt+0xbc9c>
   1d26c:	mov	r0, #5
   1d270:	ldr	r1, [sp, #56]	; 0x38
   1d274:	ldr	r2, [fp, #-84]	; 0xffffffac
   1d278:	mov	r3, r9
   1d27c:	str	r0, [sp]
   1d280:	ldr	r0, [fp, #12]
   1d284:	str	r0, [sp, #4]
   1d288:	ldr	r0, [fp, #16]
   1d28c:	str	r0, [sp, #8]
   1d290:	ldr	r0, [sp, #72]	; 0x48
   1d294:	str	r0, [sp, #12]
   1d298:	ldr	r0, [sp, #76]	; 0x4c
   1d29c:	str	r0, [sp, #16]
   1d2a0:	ldr	r0, [sp, #80]	; 0x50
   1d2a4:	b	1d258 <__snprintf_chk@plt+0xbce8>
   1d2a8:	mov	r0, #0
   1d2ac:	str	r0, [fp, #-72]	; 0xffffffb8
   1d2b0:	ldr	r1, [sp, #92]	; 0x5c
   1d2b4:	cmp	r1, #0
   1d2b8:	beq	1d2f8 <__snprintf_chk@plt+0xbd88>
   1d2bc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d2c0:	ldr	r2, [sp, #80]	; 0x50
   1d2c4:	tst	r0, #1
   1d2c8:	bne	1d2fc <__snprintf_chk@plt+0xbd8c>
   1d2cc:	ldrb	r0, [r1]
   1d2d0:	cmp	r0, #0
   1d2d4:	beq	1d2fc <__snprintf_chk@plt+0xbd8c>
   1d2d8:	add	r1, r1, #1
   1d2dc:	cmp	r8, sl
   1d2e0:	strbcc	r0, [r2, r8]
   1d2e4:	add	r8, r8, #1
   1d2e8:	ldrb	r0, [r1], #1
   1d2ec:	cmp	r0, #0
   1d2f0:	bne	1d2dc <__snprintf_chk@plt+0xbd6c>
   1d2f4:	b	1d2fc <__snprintf_chk@plt+0xbd8c>
   1d2f8:	ldr	r2, [sp, #80]	; 0x50
   1d2fc:	cmp	r8, sl
   1d300:	movcc	r0, #0
   1d304:	strbcc	r0, [r2, r8]
   1d308:	mov	r0, r8
   1d30c:	sub	sp, fp, #28
   1d310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d314:	mov	r2, #1
   1d318:	b	1d1f4 <__snprintf_chk@plt+0xbc84>
   1d31c:	ldr	r2, [sp, #84]	; 0x54
   1d320:	mov	r7, #5
   1d324:	b	1d20c <__snprintf_chk@plt+0xbc9c>
   1d328:	bl	11564 <abort@plt>
   1d32c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d330:	add	fp, sp, #28
   1d334:	sub	sp, sp, #28
   1d338:	movw	r5, #20920	; 0x51b8
   1d33c:	cmp	r2, #0
   1d340:	mov	r4, r1
   1d344:	mov	r7, r0
   1d348:	str	r0, [sp, #20]
   1d34c:	movt	r5, #3
   1d350:	movne	r5, r2
   1d354:	bl	11444 <__errno_location@plt>
   1d358:	mov	sl, r0
   1d35c:	ldm	r5, {r0, r1}
   1d360:	ldr	r2, [r5, #40]	; 0x28
   1d364:	ldr	r3, [r5, #44]	; 0x2c
   1d368:	add	r9, r5, #8
   1d36c:	ldr	r6, [sl]
   1d370:	orr	r8, r1, #1
   1d374:	mov	r1, #0
   1d378:	str	r6, [sp, #24]
   1d37c:	stm	sp, {r0, r8, r9}
   1d380:	str	r2, [sp, #12]
   1d384:	str	r3, [sp, #16]
   1d388:	mov	r0, #0
   1d38c:	mov	r2, r7
   1d390:	mov	r3, r4
   1d394:	mov	r6, r4
   1d398:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d39c:	add	r7, r0, #1
   1d3a0:	mov	r0, r7
   1d3a4:	bl	1ebcc <__snprintf_chk@plt+0xd65c>
   1d3a8:	mov	r4, r0
   1d3ac:	ldr	r0, [r5]
   1d3b0:	ldr	r2, [r5, #44]	; 0x2c
   1d3b4:	ldr	r1, [r5, #40]	; 0x28
   1d3b8:	mov	r3, r6
   1d3bc:	stm	sp, {r0, r8, r9}
   1d3c0:	str	r2, [sp, #16]
   1d3c4:	str	r1, [sp, #12]
   1d3c8:	mov	r0, r4
   1d3cc:	mov	r1, r7
   1d3d0:	ldr	r2, [sp, #20]
   1d3d4:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d3d8:	ldr	r0, [sp, #24]
   1d3dc:	str	r0, [sl]
   1d3e0:	mov	r0, r4
   1d3e4:	sub	sp, fp, #28
   1d3e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d3ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d3f0:	add	fp, sp, #28
   1d3f4:	sub	sp, sp, #36	; 0x24
   1d3f8:	movw	r8, #20920	; 0x51b8
   1d3fc:	cmp	r3, #0
   1d400:	mov	r4, r2
   1d404:	str	r2, [sp, #24]
   1d408:	mov	r5, r1
   1d40c:	mov	r6, r0
   1d410:	str	r0, [sp, #20]
   1d414:	movt	r8, #3
   1d418:	movne	r8, r3
   1d41c:	bl	11444 <__errno_location@plt>
   1d420:	str	r0, [sp, #28]
   1d424:	cmp	r4, #0
   1d428:	add	sl, r8, #8
   1d42c:	ldm	r8, {r3, r9}
   1d430:	ldr	r7, [r0]
   1d434:	ldr	r1, [r8, #40]	; 0x28
   1d438:	ldr	r2, [r8, #44]	; 0x2c
   1d43c:	mov	r0, #0
   1d440:	orreq	r9, r9, #1
   1d444:	str	r7, [sp, #32]
   1d448:	mov	r7, r5
   1d44c:	stm	sp, {r3, r9, sl}
   1d450:	str	r1, [sp, #12]
   1d454:	str	r2, [sp, #16]
   1d458:	mov	r1, #0
   1d45c:	mov	r2, r6
   1d460:	mov	r3, r5
   1d464:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d468:	add	r4, r0, #1
   1d46c:	mov	r5, r0
   1d470:	mov	r0, r4
   1d474:	bl	1ebcc <__snprintf_chk@plt+0xd65c>
   1d478:	mov	r6, r0
   1d47c:	ldr	r0, [r8]
   1d480:	ldr	r2, [r8, #44]	; 0x2c
   1d484:	ldr	r1, [r8, #40]	; 0x28
   1d488:	mov	r3, r7
   1d48c:	stm	sp, {r0, r9, sl}
   1d490:	str	r2, [sp, #16]
   1d494:	str	r1, [sp, #12]
   1d498:	mov	r0, r6
   1d49c:	mov	r1, r4
   1d4a0:	ldr	r2, [sp, #20]
   1d4a4:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d4a8:	ldr	r0, [sp, #24]
   1d4ac:	ldr	r1, [sp, #32]
   1d4b0:	ldr	r2, [sp, #28]
   1d4b4:	cmp	r0, #0
   1d4b8:	str	r1, [r2]
   1d4bc:	strne	r5, [r0]
   1d4c0:	mov	r0, r6
   1d4c4:	sub	sp, fp, #28
   1d4c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d4cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d4d0:	add	fp, sp, #24
   1d4d4:	movw	r5, #20804	; 0x5144
   1d4d8:	movw	r8, #20800	; 0x5140
   1d4dc:	movt	r5, #3
   1d4e0:	movt	r8, #3
   1d4e4:	ldr	r0, [r5]
   1d4e8:	ldr	r4, [r8]
   1d4ec:	cmp	r0, #2
   1d4f0:	blt	1d51c <__snprintf_chk@plt+0xbfac>
   1d4f4:	add	r7, r4, #12
   1d4f8:	mov	r6, #0
   1d4fc:	ldr	r0, [r7, r6, lsl #3]
   1d500:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1d504:	ldr	r1, [r5]
   1d508:	add	r2, r6, #2
   1d50c:	add	r0, r6, #1
   1d510:	mov	r6, r0
   1d514:	cmp	r2, r1
   1d518:	blt	1d4fc <__snprintf_chk@plt+0xbf8c>
   1d51c:	ldr	r0, [r4, #4]
   1d520:	movw	r7, #20968	; 0x51e8
   1d524:	movt	r7, #3
   1d528:	cmp	r0, r7
   1d52c:	beq	1d544 <__snprintf_chk@plt+0xbfd4>
   1d530:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1d534:	movw	r0, #20808	; 0x5148
   1d538:	mov	r6, #256	; 0x100
   1d53c:	movt	r0, #3
   1d540:	strd	r6, [r0]
   1d544:	movw	r6, #20808	; 0x5148
   1d548:	movt	r6, #3
   1d54c:	cmp	r4, r6
   1d550:	beq	1d560 <__snprintf_chk@plt+0xbff0>
   1d554:	mov	r0, r4
   1d558:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1d55c:	str	r6, [r8]
   1d560:	mov	r0, #1
   1d564:	str	r0, [r5]
   1d568:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d56c:	movw	r3, #20920	; 0x51b8
   1d570:	mvn	r2, #0
   1d574:	movt	r3, #3
   1d578:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1d57c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d580:	add	fp, sp, #28
   1d584:	sub	sp, sp, #44	; 0x2c
   1d588:	mov	r7, r3
   1d58c:	str	r2, [sp, #36]	; 0x24
   1d590:	str	r1, [sp, #32]
   1d594:	mov	r5, r0
   1d598:	bl	11444 <__errno_location@plt>
   1d59c:	cmp	r5, #0
   1d5a0:	blt	1d70c <__snprintf_chk@plt+0xc19c>
   1d5a4:	cmn	r5, #-2147483647	; 0x80000001
   1d5a8:	beq	1d70c <__snprintf_chk@plt+0xc19c>
   1d5ac:	movw	r8, #20804	; 0x5144
   1d5b0:	movw	r4, #20800	; 0x5140
   1d5b4:	str	r0, [sp, #28]
   1d5b8:	ldr	r0, [r0]
   1d5bc:	movt	r8, #3
   1d5c0:	movt	r4, #3
   1d5c4:	ldr	r1, [r8]
   1d5c8:	ldr	r6, [r4]
   1d5cc:	str	r0, [sp, #24]
   1d5d0:	cmp	r1, r5
   1d5d4:	ble	1d5e0 <__snprintf_chk@plt+0xc070>
   1d5d8:	mov	sl, r6
   1d5dc:	b	1d648 <__snprintf_chk@plt+0xc0d8>
   1d5e0:	movw	r9, #20808	; 0x5148
   1d5e4:	mov	r0, #8
   1d5e8:	add	r2, r5, #1
   1d5ec:	str	r1, [fp, #-32]	; 0xffffffe0
   1d5f0:	mvn	r3, #-2147483648	; 0x80000000
   1d5f4:	movt	r9, #3
   1d5f8:	str	r0, [sp]
   1d5fc:	sub	r2, r2, r1
   1d600:	sub	r1, fp, #32
   1d604:	subs	r0, r6, r9
   1d608:	movne	r0, r6
   1d60c:	bl	1edcc <__snprintf_chk@plt+0xd85c>
   1d610:	cmp	r6, r9
   1d614:	mov	sl, r0
   1d618:	str	r0, [r4]
   1d61c:	ldrdeq	r0, [r9]
   1d620:	stmeq	sl, {r0, r1}
   1d624:	ldr	r1, [r8]
   1d628:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d62c:	add	r0, sl, r1, lsl #3
   1d630:	sub	r1, r2, r1
   1d634:	lsl	r2, r1, #3
   1d638:	mov	r1, #0
   1d63c:	bl	11474 <memset@plt>
   1d640:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d644:	str	r0, [r8]
   1d648:	mov	r9, sl
   1d64c:	ldr	r6, [r9, r5, lsl #3]!
   1d650:	ldr	r4, [r9, #4]!
   1d654:	ldm	r7, {r0, r1}
   1d658:	ldr	r2, [r7, #40]	; 0x28
   1d65c:	ldr	r3, [r7, #44]	; 0x2c
   1d660:	orr	r8, r1, #1
   1d664:	add	r1, r7, #8
   1d668:	stm	sp, {r0, r8}
   1d66c:	add	r0, sp, #8
   1d670:	str	r1, [sp, #20]
   1d674:	stm	r0, {r1, r2, r3}
   1d678:	mov	r0, r4
   1d67c:	mov	r1, r6
   1d680:	ldr	r2, [sp, #32]
   1d684:	ldr	r3, [sp, #36]	; 0x24
   1d688:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d68c:	cmp	r6, r0
   1d690:	bhi	1d6f4 <__snprintf_chk@plt+0xc184>
   1d694:	add	r6, r0, #1
   1d698:	movw	r0, #20968	; 0x51e8
   1d69c:	movt	r0, #3
   1d6a0:	str	r6, [sl, r5, lsl #3]
   1d6a4:	cmp	r4, r0
   1d6a8:	beq	1d6b4 <__snprintf_chk@plt+0xc144>
   1d6ac:	mov	r0, r4
   1d6b0:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1d6b4:	mov	r0, r6
   1d6b8:	bl	1ebcc <__snprintf_chk@plt+0xd65c>
   1d6bc:	str	r0, [r9]
   1d6c0:	mov	r4, r0
   1d6c4:	add	r3, sp, #8
   1d6c8:	ldr	r0, [r7]
   1d6cc:	ldr	r1, [r7, #40]	; 0x28
   1d6d0:	ldr	r2, [r7, #44]	; 0x2c
   1d6d4:	stm	sp, {r0, r8}
   1d6d8:	ldr	r0, [sp, #20]
   1d6dc:	stm	r3, {r0, r1, r2}
   1d6e0:	mov	r0, r4
   1d6e4:	mov	r1, r6
   1d6e8:	ldr	r2, [sp, #32]
   1d6ec:	ldr	r3, [sp, #36]	; 0x24
   1d6f0:	bl	1c324 <__snprintf_chk@plt+0xadb4>
   1d6f4:	ldr	r0, [sp, #28]
   1d6f8:	ldr	r1, [sp, #24]
   1d6fc:	str	r1, [r0]
   1d700:	mov	r0, r4
   1d704:	sub	sp, fp, #28
   1d708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d70c:	bl	11564 <abort@plt>
   1d710:	movw	r3, #20920	; 0x51b8
   1d714:	movt	r3, #3
   1d718:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1d71c:	movw	r3, #20920	; 0x51b8
   1d720:	mov	r1, r0
   1d724:	mov	r0, #0
   1d728:	mvn	r2, #0
   1d72c:	movt	r3, #3
   1d730:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1d734:	movw	r3, #20920	; 0x51b8
   1d738:	mov	r2, r1
   1d73c:	mov	r1, r0
   1d740:	mov	r0, #0
   1d744:	movt	r3, #3
   1d748:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1d74c:	push	{fp, lr}
   1d750:	mov	fp, sp
   1d754:	sub	sp, sp, #48	; 0x30
   1d758:	vmov.i32	q8, #0	; 0x00000000
   1d75c:	mov	ip, #32
   1d760:	mov	r3, sp
   1d764:	mov	lr, r2
   1d768:	cmp	r1, #10
   1d76c:	add	r2, r3, #16
   1d770:	vst1.64	{d16-d17}, [r3], ip
   1d774:	vst1.64	{d16-d17}, [r3]
   1d778:	vst1.64	{d16-d17}, [r2]
   1d77c:	beq	1d79c <__snprintf_chk@plt+0xc22c>
   1d780:	str	r1, [sp]
   1d784:	mov	r3, sp
   1d788:	mov	r1, lr
   1d78c:	mvn	r2, #0
   1d790:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d794:	mov	sp, fp
   1d798:	pop	{fp, pc}
   1d79c:	bl	11564 <abort@plt>
   1d7a0:	push	{r4, sl, fp, lr}
   1d7a4:	add	fp, sp, #8
   1d7a8:	sub	sp, sp, #48	; 0x30
   1d7ac:	mov	ip, r3
   1d7b0:	mov	r3, sp
   1d7b4:	vmov.i32	q8, #0	; 0x00000000
   1d7b8:	mov	lr, #32
   1d7bc:	cmp	r1, #10
   1d7c0:	add	r4, r3, #16
   1d7c4:	vst1.64	{d16-d17}, [r3], lr
   1d7c8:	vst1.64	{d16-d17}, [r3]
   1d7cc:	vst1.64	{d16-d17}, [r4]
   1d7d0:	beq	1d7f0 <__snprintf_chk@plt+0xc280>
   1d7d4:	str	r1, [sp]
   1d7d8:	mov	r1, r2
   1d7dc:	mov	r3, sp
   1d7e0:	mov	r2, ip
   1d7e4:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d7e8:	sub	sp, fp, #8
   1d7ec:	pop	{r4, sl, fp, pc}
   1d7f0:	bl	11564 <abort@plt>
   1d7f4:	push	{fp, lr}
   1d7f8:	mov	fp, sp
   1d7fc:	sub	sp, sp, #48	; 0x30
   1d800:	mov	r3, sp
   1d804:	vmov.i32	q8, #0	; 0x00000000
   1d808:	mov	ip, #32
   1d80c:	cmp	r0, #10
   1d810:	add	r2, r3, #16
   1d814:	vst1.64	{d16-d17}, [r3], ip
   1d818:	vst1.64	{d16-d17}, [r3]
   1d81c:	vst1.64	{d16-d17}, [r2]
   1d820:	beq	1d840 <__snprintf_chk@plt+0xc2d0>
   1d824:	str	r0, [sp]
   1d828:	mov	r3, sp
   1d82c:	mov	r0, #0
   1d830:	mvn	r2, #0
   1d834:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d838:	mov	sp, fp
   1d83c:	pop	{fp, pc}
   1d840:	bl	11564 <abort@plt>
   1d844:	push	{fp, lr}
   1d848:	mov	fp, sp
   1d84c:	sub	sp, sp, #48	; 0x30
   1d850:	mov	r3, sp
   1d854:	vmov.i32	q8, #0	; 0x00000000
   1d858:	mov	ip, #32
   1d85c:	cmp	r0, #10
   1d860:	add	lr, r3, #16
   1d864:	vst1.64	{d16-d17}, [r3], ip
   1d868:	vst1.64	{d16-d17}, [r3]
   1d86c:	vst1.64	{d16-d17}, [lr]
   1d870:	beq	1d88c <__snprintf_chk@plt+0xc31c>
   1d874:	str	r0, [sp]
   1d878:	mov	r3, sp
   1d87c:	mov	r0, #0
   1d880:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d884:	mov	sp, fp
   1d888:	pop	{fp, pc}
   1d88c:	bl	11564 <abort@plt>
   1d890:	push	{r4, sl, fp, lr}
   1d894:	add	fp, sp, #8
   1d898:	sub	sp, sp, #48	; 0x30
   1d89c:	mov	lr, r0
   1d8a0:	movw	r0, #20920	; 0x51b8
   1d8a4:	mov	r3, #32
   1d8a8:	mov	ip, r1
   1d8ac:	mov	r4, #1
   1d8b0:	movt	r0, #3
   1d8b4:	add	r1, r0, #16
   1d8b8:	vld1.64	{d16-d17}, [r0], r3
   1d8bc:	mov	r3, sp
   1d8c0:	vld1.64	{d18-d19}, [r1]
   1d8c4:	add	r1, r3, #16
   1d8c8:	vld1.64	{d20-d21}, [r0]
   1d8cc:	add	r0, r3, #32
   1d8d0:	vst1.64	{d18-d19}, [r1]
   1d8d4:	mov	r1, r3
   1d8d8:	vst1.64	{d20-d21}, [r0]
   1d8dc:	mov	r0, #28
   1d8e0:	and	r0, r0, r2, lsr #3
   1d8e4:	and	r2, r2, #31
   1d8e8:	vst1.64	{d16-d17}, [r1], r0
   1d8ec:	ldr	r0, [r1, #8]
   1d8f0:	bic	r4, r4, r0, lsr r2
   1d8f4:	eor	r0, r0, r4, lsl r2
   1d8f8:	mov	r2, ip
   1d8fc:	str	r0, [r1, #8]
   1d900:	mov	r0, #0
   1d904:	mov	r1, lr
   1d908:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d90c:	sub	sp, fp, #8
   1d910:	pop	{r4, sl, fp, pc}
   1d914:	push	{fp, lr}
   1d918:	mov	fp, sp
   1d91c:	sub	sp, sp, #48	; 0x30
   1d920:	mov	ip, r0
   1d924:	movw	r0, #20920	; 0x51b8
   1d928:	mov	r3, #32
   1d92c:	movt	r0, #3
   1d930:	add	r2, r0, #16
   1d934:	vld1.64	{d16-d17}, [r0], r3
   1d938:	mov	r3, sp
   1d93c:	vld1.64	{d18-d19}, [r2]
   1d940:	add	r2, r3, #16
   1d944:	vld1.64	{d20-d21}, [r0]
   1d948:	add	r0, r3, #32
   1d94c:	vst1.64	{d18-d19}, [r2]
   1d950:	mov	r2, r3
   1d954:	vst1.64	{d20-d21}, [r0]
   1d958:	mov	r0, #28
   1d95c:	and	r0, r0, r1, lsr #3
   1d960:	and	r1, r1, #31
   1d964:	vst1.64	{d16-d17}, [r2], r0
   1d968:	mov	r0, #1
   1d96c:	ldr	lr, [r2, #8]
   1d970:	bic	r0, r0, lr, lsr r1
   1d974:	eor	r0, lr, r0, lsl r1
   1d978:	mov	r1, ip
   1d97c:	str	r0, [r2, #8]
   1d980:	mov	r0, #0
   1d984:	mvn	r2, #0
   1d988:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d98c:	mov	sp, fp
   1d990:	pop	{fp, pc}
   1d994:	push	{fp, lr}
   1d998:	mov	fp, sp
   1d99c:	sub	sp, sp, #48	; 0x30
   1d9a0:	movw	r2, #20920	; 0x51b8
   1d9a4:	mov	r3, #32
   1d9a8:	mov	r1, r0
   1d9ac:	movt	r2, #3
   1d9b0:	add	r0, r2, #16
   1d9b4:	vld1.64	{d16-d17}, [r2], r3
   1d9b8:	mov	r3, sp
   1d9bc:	vld1.64	{d18-d19}, [r0]
   1d9c0:	add	r0, r3, #16
   1d9c4:	vld1.64	{d20-d21}, [r2]
   1d9c8:	mov	r2, r3
   1d9cc:	vst1.64	{d18-d19}, [r0]
   1d9d0:	add	r0, r3, #32
   1d9d4:	vst1.64	{d20-d21}, [r0]
   1d9d8:	mov	r0, #12
   1d9dc:	vst1.64	{d16-d17}, [r2], r0
   1d9e0:	ldr	r0, [r2]
   1d9e4:	orr	r0, r0, #67108864	; 0x4000000
   1d9e8:	str	r0, [r2]
   1d9ec:	mov	r0, #0
   1d9f0:	mvn	r2, #0
   1d9f4:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1d9f8:	mov	sp, fp
   1d9fc:	pop	{fp, pc}
   1da00:	push	{fp, lr}
   1da04:	mov	fp, sp
   1da08:	sub	sp, sp, #48	; 0x30
   1da0c:	mov	ip, r1
   1da10:	mov	r1, r0
   1da14:	movw	r0, #20920	; 0x51b8
   1da18:	mov	r3, #32
   1da1c:	movt	r0, #3
   1da20:	add	r2, r0, #16
   1da24:	vld1.64	{d16-d17}, [r0], r3
   1da28:	mov	r3, sp
   1da2c:	vld1.64	{d18-d19}, [r2]
   1da30:	add	r2, r3, #16
   1da34:	vld1.64	{d20-d21}, [r0]
   1da38:	add	r0, r3, #32
   1da3c:	vst1.64	{d18-d19}, [r2]
   1da40:	mov	r2, r3
   1da44:	vst1.64	{d20-d21}, [r0]
   1da48:	mov	r0, #12
   1da4c:	vst1.64	{d16-d17}, [r2], r0
   1da50:	ldr	r0, [r2]
   1da54:	orr	r0, r0, #67108864	; 0x4000000
   1da58:	str	r0, [r2]
   1da5c:	mov	r0, #0
   1da60:	mov	r2, ip
   1da64:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1da68:	mov	sp, fp
   1da6c:	pop	{fp, pc}
   1da70:	push	{r4, sl, fp, lr}
   1da74:	add	fp, sp, #8
   1da78:	sub	sp, sp, #96	; 0x60
   1da7c:	mov	ip, r2
   1da80:	mov	r2, sp
   1da84:	vmov.i32	q8, #0	; 0x00000000
   1da88:	mov	r4, #28
   1da8c:	cmp	r1, #10
   1da90:	mov	r3, r2
   1da94:	add	lr, r2, #16
   1da98:	vst1.64	{d16-d17}, [r3], r4
   1da9c:	vst1.64	{d16-d17}, [lr]
   1daa0:	vst1.32	{d16-d17}, [r3]
   1daa4:	beq	1daf4 <__snprintf_chk@plt+0xc584>
   1daa8:	vld1.64	{d16-d17}, [r2], r4
   1daac:	vld1.64	{d18-d19}, [lr]
   1dab0:	add	r3, sp, #48	; 0x30
   1dab4:	add	r4, r3, #4
   1dab8:	vld1.32	{d20-d21}, [r2]
   1dabc:	add	r2, r3, #20
   1dac0:	vst1.32	{d16-d17}, [r4]
   1dac4:	vst1.32	{d18-d19}, [r2]
   1dac8:	add	r2, r3, #32
   1dacc:	vst1.32	{d20-d21}, [r2]
   1dad0:	str	r1, [sp, #48]	; 0x30
   1dad4:	mvn	r2, #0
   1dad8:	ldr	r1, [sp, #60]	; 0x3c
   1dadc:	orr	r1, r1, #67108864	; 0x4000000
   1dae0:	str	r1, [sp, #60]	; 0x3c
   1dae4:	mov	r1, ip
   1dae8:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1daec:	sub	sp, fp, #8
   1daf0:	pop	{r4, sl, fp, pc}
   1daf4:	bl	11564 <abort@plt>
   1daf8:	push	{r4, r5, fp, lr}
   1dafc:	add	fp, sp, #8
   1db00:	sub	sp, sp, #48	; 0x30
   1db04:	mov	ip, r3
   1db08:	movw	r3, #20920	; 0x51b8
   1db0c:	mov	lr, #32
   1db10:	cmp	r1, #0
   1db14:	mov	r5, sp
   1db18:	movt	r3, #3
   1db1c:	cmpne	r2, #0
   1db20:	add	r4, r3, #16
   1db24:	vld1.64	{d16-d17}, [r3], lr
   1db28:	vld1.64	{d18-d19}, [r4]
   1db2c:	add	r4, r5, #16
   1db30:	vld1.64	{d20-d21}, [r3]
   1db34:	vst1.64	{d16-d17}, [r5], lr
   1db38:	mov	r3, #10
   1db3c:	vst1.64	{d18-d19}, [r4]
   1db40:	vst1.64	{d20-d21}, [r5]
   1db44:	str	r3, [sp]
   1db48:	bne	1db50 <__snprintf_chk@plt+0xc5e0>
   1db4c:	bl	11564 <abort@plt>
   1db50:	str	r2, [sp, #44]	; 0x2c
   1db54:	str	r1, [sp, #40]	; 0x28
   1db58:	mov	r3, sp
   1db5c:	mov	r1, ip
   1db60:	mvn	r2, #0
   1db64:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1db68:	sub	sp, fp, #8
   1db6c:	pop	{r4, r5, fp, pc}
   1db70:	push	{r4, r5, fp, lr}
   1db74:	add	fp, sp, #8
   1db78:	sub	sp, sp, #48	; 0x30
   1db7c:	mov	lr, r3
   1db80:	movw	r3, #20920	; 0x51b8
   1db84:	mov	ip, #32
   1db88:	cmp	r1, #0
   1db8c:	mov	r5, sp
   1db90:	movt	r3, #3
   1db94:	cmpne	r2, #0
   1db98:	add	r4, r3, #16
   1db9c:	vld1.64	{d16-d17}, [r3], ip
   1dba0:	vld1.64	{d18-d19}, [r4]
   1dba4:	add	r4, r5, #16
   1dba8:	vld1.64	{d20-d21}, [r3]
   1dbac:	vst1.64	{d16-d17}, [r5], ip
   1dbb0:	mov	r3, #10
   1dbb4:	vst1.64	{d18-d19}, [r4]
   1dbb8:	vst1.64	{d20-d21}, [r5]
   1dbbc:	str	r3, [sp]
   1dbc0:	bne	1dbc8 <__snprintf_chk@plt+0xc658>
   1dbc4:	bl	11564 <abort@plt>
   1dbc8:	ldr	ip, [fp, #8]
   1dbcc:	str	r2, [sp, #44]	; 0x2c
   1dbd0:	str	r1, [sp, #40]	; 0x28
   1dbd4:	mov	r3, sp
   1dbd8:	mov	r1, lr
   1dbdc:	mov	r2, ip
   1dbe0:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1dbe4:	sub	sp, fp, #8
   1dbe8:	pop	{r4, r5, fp, pc}
   1dbec:	push	{r4, sl, fp, lr}
   1dbf0:	add	fp, sp, #8
   1dbf4:	sub	sp, sp, #48	; 0x30
   1dbf8:	mov	ip, r2
   1dbfc:	movw	r2, #20920	; 0x51b8
   1dc00:	mov	lr, #32
   1dc04:	cmp	r0, #0
   1dc08:	mov	r4, sp
   1dc0c:	movt	r2, #3
   1dc10:	cmpne	r1, #0
   1dc14:	add	r3, r2, #16
   1dc18:	vld1.64	{d16-d17}, [r2], lr
   1dc1c:	vld1.64	{d18-d19}, [r3]
   1dc20:	add	r3, r4, #16
   1dc24:	vld1.64	{d20-d21}, [r2]
   1dc28:	vst1.64	{d16-d17}, [r4], lr
   1dc2c:	mov	r2, #10
   1dc30:	vst1.64	{d18-d19}, [r3]
   1dc34:	vst1.64	{d20-d21}, [r4]
   1dc38:	str	r2, [sp]
   1dc3c:	bne	1dc44 <__snprintf_chk@plt+0xc6d4>
   1dc40:	bl	11564 <abort@plt>
   1dc44:	str	r1, [sp, #44]	; 0x2c
   1dc48:	str	r0, [sp, #40]	; 0x28
   1dc4c:	mov	r3, sp
   1dc50:	mov	r0, #0
   1dc54:	mov	r1, ip
   1dc58:	mvn	r2, #0
   1dc5c:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1dc60:	sub	sp, fp, #8
   1dc64:	pop	{r4, sl, fp, pc}
   1dc68:	push	{r4, r5, fp, lr}
   1dc6c:	add	fp, sp, #8
   1dc70:	sub	sp, sp, #48	; 0x30
   1dc74:	mov	lr, r2
   1dc78:	movw	r2, #20920	; 0x51b8
   1dc7c:	mov	ip, r3
   1dc80:	mov	r3, #32
   1dc84:	cmp	r0, #0
   1dc88:	mov	r5, sp
   1dc8c:	movt	r2, #3
   1dc90:	cmpne	r1, #0
   1dc94:	add	r4, r2, #16
   1dc98:	vld1.64	{d16-d17}, [r2], r3
   1dc9c:	vld1.64	{d18-d19}, [r4]
   1dca0:	add	r4, r5, #16
   1dca4:	vld1.64	{d20-d21}, [r2]
   1dca8:	vst1.64	{d16-d17}, [r5], r3
   1dcac:	mov	r2, #10
   1dcb0:	vst1.64	{d18-d19}, [r4]
   1dcb4:	vst1.64	{d20-d21}, [r5]
   1dcb8:	str	r2, [sp]
   1dcbc:	bne	1dcc4 <__snprintf_chk@plt+0xc754>
   1dcc0:	bl	11564 <abort@plt>
   1dcc4:	str	r1, [sp, #44]	; 0x2c
   1dcc8:	str	r0, [sp, #40]	; 0x28
   1dccc:	mov	r3, sp
   1dcd0:	mov	r0, #0
   1dcd4:	mov	r1, lr
   1dcd8:	mov	r2, ip
   1dcdc:	bl	1d57c <__snprintf_chk@plt+0xc00c>
   1dce0:	sub	sp, fp, #8
   1dce4:	pop	{r4, r5, fp, pc}
   1dce8:	movw	r3, #20816	; 0x5150
   1dcec:	movt	r3, #3
   1dcf0:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1dcf4:	movw	r3, #20816	; 0x5150
   1dcf8:	mov	r2, r1
   1dcfc:	mov	r1, r0
   1dd00:	mov	r0, #0
   1dd04:	movt	r3, #3
   1dd08:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1dd0c:	movw	r3, #20816	; 0x5150
   1dd10:	mvn	r2, #0
   1dd14:	movt	r3, #3
   1dd18:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1dd1c:	movw	r3, #20816	; 0x5150
   1dd20:	mov	r1, r0
   1dd24:	mov	r0, #0
   1dd28:	mvn	r2, #0
   1dd2c:	movt	r3, #3
   1dd30:	b	1d57c <__snprintf_chk@plt+0xc00c>
   1dd34:	push	{r4, r5, fp, lr}
   1dd38:	add	fp, sp, #8
   1dd3c:	mov	r5, r0
   1dd40:	mov	r4, r1
   1dd44:	mov	r0, #0
   1dd48:	mov	r2, #5
   1dd4c:	mov	r1, r5
   1dd50:	bl	112e8 <dcgettext@plt>
   1dd54:	cmp	r0, r5
   1dd58:	popne	{r4, r5, fp, pc}
   1dd5c:	bl	1f29c <__snprintf_chk@plt+0xdd2c>
   1dd60:	ldrb	r1, [r0]
   1dd64:	and	r1, r1, #223	; 0xdf
   1dd68:	cmp	r1, #71	; 0x47
   1dd6c:	beq	1ddd4 <__snprintf_chk@plt+0xc864>
   1dd70:	cmp	r1, #85	; 0x55
   1dd74:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1dd78:	ldrb	r1, [r0, #1]
   1dd7c:	and	r1, r1, #223	; 0xdf
   1dd80:	cmp	r1, #84	; 0x54
   1dd84:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1dd88:	ldrb	r1, [r0, #2]
   1dd8c:	and	r1, r1, #223	; 0xdf
   1dd90:	cmp	r1, #70	; 0x46
   1dd94:	ldrbeq	r1, [r0, #3]
   1dd98:	cmpeq	r1, #45	; 0x2d
   1dd9c:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1dda0:	ldrb	r1, [r0, #4]
   1dda4:	cmp	r1, #56	; 0x38
   1dda8:	ldrbeq	r0, [r0, #5]
   1ddac:	cmpeq	r0, #0
   1ddb0:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1ddb4:	ldrb	r1, [r5]
   1ddb8:	movw	r2, #17297	; 0x4391
   1ddbc:	movw	r0, #17301	; 0x4395
   1ddc0:	movt	r2, #2
   1ddc4:	movt	r0, #2
   1ddc8:	cmp	r1, #96	; 0x60
   1ddcc:	moveq	r0, r2
   1ddd0:	pop	{r4, r5, fp, pc}
   1ddd4:	ldrb	r1, [r0, #1]
   1ddd8:	and	r1, r1, #223	; 0xdf
   1dddc:	cmp	r1, #66	; 0x42
   1dde0:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1dde4:	ldrb	r1, [r0, #2]
   1dde8:	cmp	r1, #49	; 0x31
   1ddec:	ldrbeq	r1, [r0, #3]
   1ddf0:	cmpeq	r1, #56	; 0x38
   1ddf4:	beq	1de14 <__snprintf_chk@plt+0xc8a4>
   1ddf8:	movw	r1, #14759	; 0x39a7
   1ddfc:	movw	r0, #9362	; 0x2492
   1de00:	cmp	r4, #9
   1de04:	movt	r1, #2
   1de08:	movt	r0, #2
   1de0c:	moveq	r0, r1
   1de10:	pop	{r4, r5, fp, pc}
   1de14:	ldrb	r1, [r0, #4]
   1de18:	cmp	r1, #48	; 0x30
   1de1c:	ldrbeq	r1, [r0, #5]
   1de20:	cmpeq	r1, #51	; 0x33
   1de24:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1de28:	ldrb	r1, [r0, #6]
   1de2c:	cmp	r1, #48	; 0x30
   1de30:	ldrbeq	r0, [r0, #7]
   1de34:	cmpeq	r0, #0
   1de38:	bne	1ddf8 <__snprintf_chk@plt+0xc888>
   1de3c:	ldrb	r1, [r5]
   1de40:	movw	r2, #17305	; 0x4399
   1de44:	movw	r0, #17309	; 0x439d
   1de48:	movt	r2, #2
   1de4c:	movt	r0, #2
   1de50:	b	1ddc8 <__snprintf_chk@plt+0xc858>
   1de54:	push	{r4, r5, r6, sl, fp, lr}
   1de58:	add	fp, sp, #16
   1de5c:	sub	sp, sp, #8
   1de60:	mov	r4, r0
   1de64:	mov	r0, #0
   1de68:	mov	r5, #0
   1de6c:	mov	r1, r4
   1de70:	bl	11480 <clock_settime@plt>
   1de74:	cmp	r0, #0
   1de78:	beq	1dec4 <__snprintf_chk@plt+0xc954>
   1de7c:	mov	r6, r0
   1de80:	bl	11444 <__errno_location@plt>
   1de84:	ldr	r0, [r0]
   1de88:	mov	r5, r6
   1de8c:	cmp	r0, #1
   1de90:	beq	1dec4 <__snprintf_chk@plt+0xc954>
   1de94:	ldm	r4, {r0, r1}
   1de98:	str	r0, [sp]
   1de9c:	movw	r0, #19923	; 0x4dd3
   1dea0:	movt	r0, #4194	; 0x1062
   1dea4:	smmul	r0, r1, r0
   1dea8:	asr	r1, r0, #6
   1deac:	add	r0, r1, r0, lsr #31
   1deb0:	mov	r1, #0
   1deb4:	str	r0, [sp, #4]
   1deb8:	mov	r0, sp
   1debc:	bl	11390 <settimeofday@plt>
   1dec0:	mov	r5, r0
   1dec4:	mov	r0, r5
   1dec8:	sub	sp, fp, #16
   1decc:	pop	{r4, r5, r6, sl, fp, pc}
   1ded0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ded4:	add	fp, sp, #24
   1ded8:	mov	r4, r0
   1dedc:	cmp	r0, #0
   1dee0:	beq	1df04 <__snprintf_chk@plt+0xc994>
   1dee4:	mov	r0, r4
   1dee8:	bl	11420 <strlen@plt>
   1deec:	add	r5, r0, #1
   1def0:	cmp	r5, #58	; 0x3a
   1def4:	bls	1df08 <__snprintf_chk@plt+0xc998>
   1def8:	add	r0, r0, #10
   1defc:	bic	r0, r0, #3
   1df00:	b	1df0c <__snprintf_chk@plt+0xc99c>
   1df04:	mov	r5, #0
   1df08:	mov	r0, #64	; 0x40
   1df0c:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1df10:	mov	r6, r0
   1df14:	cmp	r0, #0
   1df18:	beq	1df54 <__snprintf_chk@plt+0xc9e4>
   1df1c:	cmp	r4, #0
   1df20:	mov	r0, r4
   1df24:	mov	r8, #0
   1df28:	mov	r7, r6
   1df2c:	movwne	r0, #1
   1df30:	str	r8, [r6]
   1df34:	strb	r0, [r6, #4]
   1df38:	strb	r8, [r7, #5]!
   1df3c:	beq	1df54 <__snprintf_chk@plt+0xc9e4>
   1df40:	mov	r0, r7
   1df44:	mov	r1, r4
   1df48:	mov	r2, r5
   1df4c:	bl	112b8 <memcpy@plt>
   1df50:	strb	r8, [r7, r5]
   1df54:	mov	r0, r6
   1df58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1df5c:	push	{r4, sl, fp, lr}
   1df60:	add	fp, sp, #8
   1df64:	cmp	r0, #2
   1df68:	popcc	{r4, sl, fp, pc}
   1df6c:	ldr	r4, [r0]
   1df70:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1df74:	cmp	r4, #0
   1df78:	mov	r0, r4
   1df7c:	bne	1df6c <__snprintf_chk@plt+0xc9fc>
   1df80:	pop	{r4, sl, fp, pc}
   1df84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df88:	add	fp, sp, #28
   1df8c:	sub	sp, sp, #4
   1df90:	mov	sl, r2
   1df94:	mov	r7, r1
   1df98:	cmp	r0, #0
   1df9c:	beq	1e06c <__snprintf_chk@plt+0xcafc>
   1dfa0:	mov	r6, r0
   1dfa4:	bl	1e0a8 <__snprintf_chk@plt+0xcb38>
   1dfa8:	cmp	r0, #0
   1dfac:	moveq	r0, #0
   1dfb0:	subeq	sp, fp, #28
   1dfb4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dfb8:	mov	r4, r0
   1dfbc:	mov	r0, r7
   1dfc0:	mov	r1, sl
   1dfc4:	bl	11300 <localtime_r@plt>
   1dfc8:	mov	r7, #1
   1dfcc:	cmp	r0, #0
   1dfd0:	mov	r9, #1
   1dfd4:	beq	1dfe8 <__snprintf_chk@plt+0xca78>
   1dfd8:	mov	r0, r6
   1dfdc:	mov	r1, sl
   1dfe0:	bl	1e1f4 <__snprintf_chk@plt+0xcc84>
   1dfe4:	eor	r9, r0, #1
   1dfe8:	cmp	r4, #1
   1dfec:	beq	1e050 <__snprintf_chk@plt+0xcae0>
   1dff0:	bl	11444 <__errno_location@plt>
   1dff4:	mov	r6, r0
   1dff8:	ldr	r8, [r0]
   1dffc:	ldrb	r0, [r4, #4]
   1e000:	cmp	r0, #0
   1e004:	beq	1e080 <__snprintf_chk@plt+0xcb10>
   1e008:	movw	r0, #9394	; 0x24b2
   1e00c:	add	r1, r4, #5
   1e010:	mov	r2, #1
   1e014:	movt	r0, #2
   1e018:	bl	11438 <setenv@plt>
   1e01c:	cmp	r0, #0
   1e020:	beq	1e094 <__snprintf_chk@plt+0xcb24>
   1e024:	ldr	r8, [r6]
   1e028:	mov	r7, #0
   1e02c:	cmp	r4, #2
   1e030:	bcc	1e04c <__snprintf_chk@plt+0xcadc>
   1e034:	ldr	r5, [r4]
   1e038:	mov	r0, r4
   1e03c:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1e040:	cmp	r5, #0
   1e044:	mov	r4, r5
   1e048:	bne	1e034 <__snprintf_chk@plt+0xcac4>
   1e04c:	str	r8, [r6]
   1e050:	cmp	r7, #0
   1e054:	moveq	sl, r7
   1e058:	cmp	r9, #0
   1e05c:	movwne	sl, #0
   1e060:	mov	r0, sl
   1e064:	sub	sp, fp, #28
   1e068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e06c:	mov	r0, r7
   1e070:	mov	r1, sl
   1e074:	sub	sp, fp, #28
   1e078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e07c:	b	11258 <gmtime_r@plt>
   1e080:	movw	r0, #9394	; 0x24b2
   1e084:	movt	r0, #2
   1e088:	bl	11540 <unsetenv@plt>
   1e08c:	cmp	r0, #0
   1e090:	bne	1e024 <__snprintf_chk@plt+0xcab4>
   1e094:	bl	11324 <tzset@plt>
   1e098:	mov	r7, #1
   1e09c:	cmp	r4, #2
   1e0a0:	bcs	1e034 <__snprintf_chk@plt+0xcac4>
   1e0a4:	b	1e04c <__snprintf_chk@plt+0xcadc>
   1e0a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0ac:	add	fp, sp, #28
   1e0b0:	sub	sp, sp, #4
   1e0b4:	mov	r4, r0
   1e0b8:	movw	r0, #9394	; 0x24b2
   1e0bc:	movt	r0, #2
   1e0c0:	bl	11378 <getenv@plt>
   1e0c4:	mov	r6, r0
   1e0c8:	ldrb	r0, [r4, #4]
   1e0cc:	cmp	r6, #0
   1e0d0:	beq	1e114 <__snprintf_chk@plt+0xcba4>
   1e0d4:	cmp	r0, #0
   1e0d8:	beq	1e0f0 <__snprintf_chk@plt+0xcb80>
   1e0dc:	add	r0, r4, #5
   1e0e0:	mov	r1, r6
   1e0e4:	bl	11270 <strcmp@plt>
   1e0e8:	cmp	r0, #0
   1e0ec:	beq	1e1c8 <__snprintf_chk@plt+0xcc58>
   1e0f0:	mov	r0, r6
   1e0f4:	bl	11420 <strlen@plt>
   1e0f8:	add	r8, r0, #1
   1e0fc:	mov	r9, #1
   1e100:	cmp	r8, #58	; 0x3a
   1e104:	bls	1e124 <__snprintf_chk@plt+0xcbb4>
   1e108:	add	r0, r0, #10
   1e10c:	bic	r0, r0, #3
   1e110:	b	1e128 <__snprintf_chk@plt+0xcbb8>
   1e114:	mov	r9, #0
   1e118:	cmp	r0, #0
   1e11c:	mov	r8, #0
   1e120:	beq	1e1c8 <__snprintf_chk@plt+0xcc58>
   1e124:	mov	r0, #64	; 0x40
   1e128:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1e12c:	cmp	r0, #0
   1e130:	beq	1e1c0 <__snprintf_chk@plt+0xcc50>
   1e134:	mov	sl, #0
   1e138:	mov	r7, r0
   1e13c:	strb	r9, [r0, #4]
   1e140:	mov	r5, r0
   1e144:	cmp	r9, #0
   1e148:	str	sl, [r0]
   1e14c:	strb	sl, [r7, #5]!
   1e150:	beq	1e168 <__snprintf_chk@plt+0xcbf8>
   1e154:	mov	r0, r7
   1e158:	mov	r1, r6
   1e15c:	mov	r2, r8
   1e160:	bl	112b8 <memcpy@plt>
   1e164:	strb	sl, [r7, r8]
   1e168:	ldrb	r0, [r4, #4]
   1e16c:	cmp	r0, #0
   1e170:	beq	1e1d0 <__snprintf_chk@plt+0xcc60>
   1e174:	movw	r0, #9394	; 0x24b2
   1e178:	add	r1, r4, #5
   1e17c:	mov	r2, #1
   1e180:	movt	r0, #2
   1e184:	bl	11438 <setenv@plt>
   1e188:	cmp	r0, #0
   1e18c:	beq	1e1e4 <__snprintf_chk@plt+0xcc74>
   1e190:	bl	11444 <__errno_location@plt>
   1e194:	ldr	r6, [r0]
   1e198:	mov	r4, r0
   1e19c:	cmp	r5, #2
   1e1a0:	bcc	1e1bc <__snprintf_chk@plt+0xcc4c>
   1e1a4:	ldr	r7, [r5]
   1e1a8:	mov	r0, r5
   1e1ac:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1e1b0:	cmp	r7, #0
   1e1b4:	mov	r5, r7
   1e1b8:	bne	1e1a4 <__snprintf_chk@plt+0xcc34>
   1e1bc:	str	r6, [r4]
   1e1c0:	mov	r5, #0
   1e1c4:	b	1e1e8 <__snprintf_chk@plt+0xcc78>
   1e1c8:	mov	r5, #1
   1e1cc:	b	1e1e8 <__snprintf_chk@plt+0xcc78>
   1e1d0:	movw	r0, #9394	; 0x24b2
   1e1d4:	movt	r0, #2
   1e1d8:	bl	11540 <unsetenv@plt>
   1e1dc:	cmp	r0, #0
   1e1e0:	bne	1e190 <__snprintf_chk@plt+0xcc20>
   1e1e4:	bl	11324 <tzset@plt>
   1e1e8:	mov	r0, r5
   1e1ec:	sub	sp, fp, #28
   1e1f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e1f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e1f8:	add	fp, sp, #28
   1e1fc:	sub	sp, sp, #4
   1e200:	ldr	r7, [r1, #40]	; 0x28
   1e204:	mov	r8, #1
   1e208:	cmp	r7, #0
   1e20c:	beq	1e2b0 <__snprintf_chk@plt+0xcd40>
   1e210:	mov	r5, r1
   1e214:	mov	r6, r0
   1e218:	cmp	r7, r1
   1e21c:	bcc	1e22c <__snprintf_chk@plt+0xccbc>
   1e220:	add	r0, r5, #44	; 0x2c
   1e224:	cmp	r7, r0
   1e228:	bcc	1e2b0 <__snprintf_chk@plt+0xcd40>
   1e22c:	ldrb	r0, [r7]
   1e230:	cmp	r0, #0
   1e234:	beq	1e2a4 <__snprintf_chk@plt+0xcd34>
   1e238:	add	r4, r6, #5
   1e23c:	b	1e250 <__snprintf_chk@plt+0xcce0>
   1e240:	ldr	r0, [r6]
   1e244:	cmp	r0, #0
   1e248:	addne	r4, r0, #5
   1e24c:	movne	r6, r0
   1e250:	mov	r0, r4
   1e254:	mov	r1, r7
   1e258:	bl	11270 <strcmp@plt>
   1e25c:	cmp	r0, #0
   1e260:	beq	1e2ac <__snprintf_chk@plt+0xcd3c>
   1e264:	ldrb	r0, [r4]
   1e268:	cmp	r0, #0
   1e26c:	bne	1e288 <__snprintf_chk@plt+0xcd18>
   1e270:	add	r0, r6, #5
   1e274:	cmp	r4, r0
   1e278:	bne	1e2bc <__snprintf_chk@plt+0xcd4c>
   1e27c:	ldrb	r0, [r6, #4]
   1e280:	cmp	r0, #0
   1e284:	beq	1e2bc <__snprintf_chk@plt+0xcd4c>
   1e288:	mov	r0, r4
   1e28c:	bl	11420 <strlen@plt>
   1e290:	add	r4, r4, r0
   1e294:	ldrb	r0, [r4, #1]!
   1e298:	cmp	r0, #0
   1e29c:	bne	1e250 <__snprintf_chk@plt+0xcce0>
   1e2a0:	b	1e240 <__snprintf_chk@plt+0xccd0>
   1e2a4:	movw	r4, #8955	; 0x22fb
   1e2a8:	movt	r4, #2
   1e2ac:	str	r4, [r5, #40]	; 0x28
   1e2b0:	mov	r0, r8
   1e2b4:	sub	sp, fp, #28
   1e2b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e2bc:	add	r0, r6, #64	; 0x40
   1e2c0:	sub	sl, r0, r4
   1e2c4:	mov	r0, r7
   1e2c8:	bl	11420 <strlen@plt>
   1e2cc:	add	r9, r0, #1
   1e2d0:	cmp	r9, sl
   1e2d4:	bge	1e2f4 <__snprintf_chk@plt+0xcd84>
   1e2d8:	mov	r0, r4
   1e2dc:	mov	r1, r7
   1e2e0:	mov	r2, r9
   1e2e4:	bl	112b8 <memcpy@plt>
   1e2e8:	mov	r0, #0
   1e2ec:	strb	r0, [r4, r9]
   1e2f0:	b	1e2ac <__snprintf_chk@plt+0xcd3c>
   1e2f4:	add	r0, r0, #10
   1e2f8:	cmp	r9, #59	; 0x3b
   1e2fc:	bic	r0, r0, #3
   1e300:	movwcc	r0, #64	; 0x40
   1e304:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1e308:	cmp	r0, #0
   1e30c:	beq	1e34c <__snprintf_chk@plt+0xcddc>
   1e310:	mov	sl, r0
   1e314:	mov	r0, #0
   1e318:	mov	r1, r7
   1e31c:	mov	r2, r9
   1e320:	str	r0, [sl]
   1e324:	mov	r0, #1
   1e328:	add	r4, sl, #5
   1e32c:	strh	r0, [sl, #4]
   1e330:	mov	r0, r4
   1e334:	bl	112b8 <memcpy@plt>
   1e338:	mov	r0, #0
   1e33c:	strb	r0, [r4, r9]
   1e340:	str	sl, [r6]
   1e344:	strb	r0, [sl, #4]
   1e348:	b	1e2ac <__snprintf_chk@plt+0xcd3c>
   1e34c:	mov	r8, #0
   1e350:	str	r8, [r6]
   1e354:	b	1e2b0 <__snprintf_chk@plt+0xcd40>
   1e358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e35c:	add	fp, sp, #28
   1e360:	sub	sp, sp, #52	; 0x34
   1e364:	mov	r4, r1
   1e368:	cmp	r0, #0
   1e36c:	beq	1e478 <__snprintf_chk@plt+0xcf08>
   1e370:	mov	r6, r0
   1e374:	bl	1e0a8 <__snprintf_chk@plt+0xcb38>
   1e378:	cmp	r0, #0
   1e37c:	beq	1e470 <__snprintf_chk@plt+0xcf00>
   1e380:	mov	r8, r0
   1e384:	mov	r0, #32
   1e388:	mov	r1, r4
   1e38c:	add	r5, sp, #8
   1e390:	vld1.32	{d16-d17}, [r1], r0
   1e394:	mov	r2, r5
   1e398:	vst1.32	{d16-d17}, [r2], r0
   1e39c:	ldr	r0, [r4, #16]
   1e3a0:	ldr	r3, [r4, #20]
   1e3a4:	str	r0, [sp, #24]
   1e3a8:	mvn	r0, #0
   1e3ac:	str	r0, [sp, #36]	; 0x24
   1e3b0:	str	r3, [sp, #28]
   1e3b4:	ldr	r0, [r1]
   1e3b8:	str	r0, [r2]
   1e3bc:	mov	r0, r5
   1e3c0:	bl	1127c <mktime@plt>
   1e3c4:	mov	r9, r0
   1e3c8:	ldr	r0, [sp, #36]	; 0x24
   1e3cc:	mov	sl, #1
   1e3d0:	mov	r1, #1
   1e3d4:	cmp	r0, #0
   1e3d8:	blt	1e3ec <__snprintf_chk@plt+0xce7c>
   1e3dc:	add	r1, sp, #8
   1e3e0:	mov	r0, r6
   1e3e4:	bl	1e1f4 <__snprintf_chk@plt+0xcc84>
   1e3e8:	eor	r1, r0, #1
   1e3ec:	cmp	r8, #1
   1e3f0:	beq	1e464 <__snprintf_chk@plt+0xcef4>
   1e3f4:	str	r1, [sp, #4]
   1e3f8:	bl	11444 <__errno_location@plt>
   1e3fc:	mov	r6, r0
   1e400:	ldr	r7, [r0]
   1e404:	ldrb	r0, [r8, #4]
   1e408:	cmp	r0, #0
   1e40c:	beq	1e4b8 <__snprintf_chk@plt+0xcf48>
   1e410:	movw	r0, #9394	; 0x24b2
   1e414:	add	r1, r8, #5
   1e418:	mov	r2, #1
   1e41c:	movt	r0, #2
   1e420:	bl	11438 <setenv@plt>
   1e424:	cmp	r0, #0
   1e428:	beq	1e4cc <__snprintf_chk@plt+0xcf5c>
   1e42c:	ldr	r0, [r6]
   1e430:	mov	sl, #0
   1e434:	str	r0, [sp]
   1e438:	cmp	r8, #2
   1e43c:	bcc	1e458 <__snprintf_chk@plt+0xcee8>
   1e440:	ldr	r7, [r8]
   1e444:	mov	r0, r8
   1e448:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1e44c:	cmp	r7, #0
   1e450:	mov	r8, r7
   1e454:	bne	1e440 <__snprintf_chk@plt+0xced0>
   1e458:	ldr	r0, [sp]
   1e45c:	ldr	r1, [sp, #4]
   1e460:	str	r0, [r6]
   1e464:	eor	r0, sl, #1
   1e468:	orrs	r0, r1, r0
   1e46c:	beq	1e488 <__snprintf_chk@plt+0xcf18>
   1e470:	mvn	r9, #0
   1e474:	b	1e4ac <__snprintf_chk@plt+0xcf3c>
   1e478:	mov	r0, r4
   1e47c:	sub	sp, fp, #28
   1e480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e484:	b	11510 <timegm@plt>
   1e488:	mov	r0, #28
   1e48c:	add	r1, r5, #16
   1e490:	vld1.32	{d16-d17}, [r5], r0
   1e494:	vld1.64	{d18-d19}, [r1]
   1e498:	add	r1, r4, #16
   1e49c:	vld1.32	{d20-d21}, [r5]
   1e4a0:	vst1.32	{d16-d17}, [r4], r0
   1e4a4:	vst1.32	{d18-d19}, [r1]
   1e4a8:	vst1.32	{d20-d21}, [r4]
   1e4ac:	mov	r0, r9
   1e4b0:	sub	sp, fp, #28
   1e4b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4b8:	movw	r0, #9394	; 0x24b2
   1e4bc:	movt	r0, #2
   1e4c0:	bl	11540 <unsetenv@plt>
   1e4c4:	cmp	r0, #0
   1e4c8:	bne	1e42c <__snprintf_chk@plt+0xcebc>
   1e4cc:	str	r7, [sp]
   1e4d0:	bl	11324 <tzset@plt>
   1e4d4:	mov	sl, #1
   1e4d8:	cmp	r8, #2
   1e4dc:	bcs	1e440 <__snprintf_chk@plt+0xced0>
   1e4e0:	b	1e458 <__snprintf_chk@plt+0xcee8>
   1e4e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e4e8:	add	fp, sp, #24
   1e4ec:	sub	sp, sp, #32
   1e4f0:	ldr	r6, [fp, #12]
   1e4f4:	ldr	r7, [fp, #8]
   1e4f8:	mov	r4, r2
   1e4fc:	mov	r8, r0
   1e500:	cmp	r1, #0
   1e504:	beq	1e52c <__snprintf_chk@plt+0xcfbc>
   1e508:	movw	r2, #17396	; 0x43f4
   1e50c:	mov	r5, r1
   1e510:	str	r3, [sp, #4]
   1e514:	str	r4, [sp]
   1e518:	mov	r0, r8
   1e51c:	mov	r1, #1
   1e520:	movt	r2, #2
   1e524:	mov	r3, r5
   1e528:	b	1e544 <__snprintf_chk@plt+0xcfd4>
   1e52c:	movw	r2, #17408	; 0x4400
   1e530:	str	r3, [sp]
   1e534:	mov	r0, r8
   1e538:	mov	r1, #1
   1e53c:	mov	r3, r4
   1e540:	movt	r2, #2
   1e544:	bl	114a4 <__fprintf_chk@plt>
   1e548:	movw	r1, #17415	; 0x4407
   1e54c:	mov	r0, #0
   1e550:	mov	r2, #5
   1e554:	movt	r1, #2
   1e558:	bl	112e8 <dcgettext@plt>
   1e55c:	movw	r2, #18133	; 0x46d5
   1e560:	mov	r3, r0
   1e564:	movw	r0, #2022	; 0x7e6
   1e568:	mov	r1, #1
   1e56c:	str	r0, [sp]
   1e570:	movt	r2, #2
   1e574:	mov	r0, r8
   1e578:	bl	114a4 <__fprintf_chk@plt>
   1e57c:	movw	r4, #8954	; 0x22fa
   1e580:	mov	r1, r8
   1e584:	movt	r4, #2
   1e588:	mov	r0, r4
   1e58c:	bl	11240 <fputs_unlocked@plt>
   1e590:	movw	r1, #17419	; 0x440b
   1e594:	mov	r0, #0
   1e598:	mov	r2, #5
   1e59c:	movt	r1, #2
   1e5a0:	bl	112e8 <dcgettext@plt>
   1e5a4:	movw	r3, #17590	; 0x44b6
   1e5a8:	mov	r2, r0
   1e5ac:	mov	r0, r8
   1e5b0:	mov	r1, #1
   1e5b4:	movt	r3, #2
   1e5b8:	bl	114a4 <__fprintf_chk@plt>
   1e5bc:	mov	r0, r4
   1e5c0:	mov	r1, r8
   1e5c4:	bl	11240 <fputs_unlocked@plt>
   1e5c8:	cmp	r6, #9
   1e5cc:	bhi	1e608 <__snprintf_chk@plt+0xd098>
   1e5d0:	add	r0, pc, #0
   1e5d4:	ldr	pc, [r0, r6, lsl #2]
   1e5d8:	andeq	lr, r1, r0, lsl #12
   1e5dc:	andeq	lr, r1, r4, lsl r6
   1e5e0:	andeq	lr, r1, r4, asr #12
   1e5e4:	andeq	lr, r1, ip, ror #12
   1e5e8:	muleq	r1, r4, r6
   1e5ec:			; <UNDEFINED> instruction: 0x0001e6bc
   1e5f0:	andeq	lr, r1, r4, ror #13
   1e5f4:	andeq	lr, r1, ip, lsl r7
   1e5f8:			; <UNDEFINED> instruction: 0x0001e7bc
   1e5fc:	andeq	lr, r1, r4, ror #14
   1e600:	sub	sp, fp, #24
   1e604:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e608:	movw	r1, #17943	; 0x4617
   1e60c:	movt	r1, #2
   1e610:	b	1e76c <__snprintf_chk@plt+0xd1fc>
   1e614:	movw	r1, #17624	; 0x44d8
   1e618:	mov	r0, #0
   1e61c:	mov	r2, #5
   1e620:	movt	r1, #2
   1e624:	bl	112e8 <dcgettext@plt>
   1e628:	ldr	r3, [r7]
   1e62c:	mov	r2, r0
   1e630:	mov	r0, r8
   1e634:	mov	r1, #1
   1e638:	sub	sp, fp, #24
   1e63c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e640:	b	114a4 <__fprintf_chk@plt>
   1e644:	movw	r1, #17640	; 0x44e8
   1e648:	mov	r0, #0
   1e64c:	mov	r2, #5
   1e650:	movt	r1, #2
   1e654:	bl	112e8 <dcgettext@plt>
   1e658:	mov	r2, r0
   1e65c:	ldr	r3, [r7]
   1e660:	ldr	r0, [r7, #4]
   1e664:	str	r0, [sp]
   1e668:	b	1e758 <__snprintf_chk@plt+0xd1e8>
   1e66c:	movw	r1, #17663	; 0x44ff
   1e670:	mov	r0, #0
   1e674:	mov	r2, #5
   1e678:	movt	r1, #2
   1e67c:	bl	112e8 <dcgettext@plt>
   1e680:	ldr	r3, [r7]
   1e684:	mov	r2, r0
   1e688:	ldmib	r7, {r0, r1}
   1e68c:	stm	sp, {r0, r1}
   1e690:	b	1e758 <__snprintf_chk@plt+0xd1e8>
   1e694:	movw	r1, #17691	; 0x451b
   1e698:	mov	r0, #0
   1e69c:	mov	r2, #5
   1e6a0:	movt	r1, #2
   1e6a4:	bl	112e8 <dcgettext@plt>
   1e6a8:	ldr	r3, [r7]
   1e6ac:	mov	r2, r0
   1e6b0:	ldmib	r7, {r0, r1, r7}
   1e6b4:	stm	sp, {r0, r1, r7}
   1e6b8:	b	1e758 <__snprintf_chk@plt+0xd1e8>
   1e6bc:	movw	r1, #17723	; 0x453b
   1e6c0:	mov	r0, #0
   1e6c4:	mov	r2, #5
   1e6c8:	movt	r1, #2
   1e6cc:	bl	112e8 <dcgettext@plt>
   1e6d0:	ldr	r3, [r7]
   1e6d4:	mov	r2, r0
   1e6d8:	ldmib	r7, {r0, r1, r6, r7}
   1e6dc:	stm	sp, {r0, r1, r6, r7}
   1e6e0:	b	1e758 <__snprintf_chk@plt+0xd1e8>
   1e6e4:	movw	r1, #17759	; 0x455f
   1e6e8:	mov	r0, #0
   1e6ec:	mov	r2, #5
   1e6f0:	movt	r1, #2
   1e6f4:	bl	112e8 <dcgettext@plt>
   1e6f8:	ldr	r3, [r7]
   1e6fc:	mov	r2, r0
   1e700:	ldmib	r7, {r0, r1, r6}
   1e704:	ldr	r5, [r7, #16]
   1e708:	ldr	r7, [r7, #20]
   1e70c:	stm	sp, {r0, r1, r6}
   1e710:	str	r5, [sp, #12]
   1e714:	str	r7, [sp, #16]
   1e718:	b	1e758 <__snprintf_chk@plt+0xd1e8>
   1e71c:	movw	r1, #17799	; 0x4587
   1e720:	mov	r0, #0
   1e724:	mov	r2, #5
   1e728:	movt	r1, #2
   1e72c:	bl	112e8 <dcgettext@plt>
   1e730:	ldr	r3, [r7]
   1e734:	mov	r2, r0
   1e738:	ldmib	r7, {r0, r1, r6}
   1e73c:	ldr	r5, [r7, #16]
   1e740:	ldr	r4, [r7, #20]
   1e744:	ldr	r7, [r7, #24]
   1e748:	stm	sp, {r0, r1, r6}
   1e74c:	str	r5, [sp, #12]
   1e750:	str	r4, [sp, #16]
   1e754:	str	r7, [sp, #20]
   1e758:	mov	r0, r8
   1e75c:	mov	r1, #1
   1e760:	b	1e80c <__snprintf_chk@plt+0xd29c>
   1e764:	movw	r1, #17891	; 0x45e3
   1e768:	movt	r1, #2
   1e76c:	mov	r0, #0
   1e770:	mov	r2, #5
   1e774:	bl	112e8 <dcgettext@plt>
   1e778:	mov	ip, r0
   1e77c:	ldr	r3, [r7]
   1e780:	ldr	r0, [r7, #4]
   1e784:	ldr	r1, [r7, #8]
   1e788:	ldr	r6, [r7, #12]
   1e78c:	ldr	r5, [r7, #16]
   1e790:	ldr	r4, [r7, #20]
   1e794:	ldr	r2, [r7, #24]
   1e798:	ldr	lr, [r7, #28]
   1e79c:	ldr	r7, [r7, #32]
   1e7a0:	stm	sp, {r0, r1, r6}
   1e7a4:	str	r5, [sp, #12]
   1e7a8:	str	r4, [sp, #16]
   1e7ac:	str	r2, [sp, #20]
   1e7b0:	str	lr, [sp, #24]
   1e7b4:	str	r7, [sp, #28]
   1e7b8:	b	1e800 <__snprintf_chk@plt+0xd290>
   1e7bc:	movw	r1, #17843	; 0x45b3
   1e7c0:	mov	r0, #0
   1e7c4:	mov	r2, #5
   1e7c8:	movt	r1, #2
   1e7cc:	bl	112e8 <dcgettext@plt>
   1e7d0:	mov	ip, r0
   1e7d4:	ldr	r3, [r7]
   1e7d8:	ldmib	r7, {r0, r1, r6}
   1e7dc:	ldr	r5, [r7, #16]
   1e7e0:	ldr	r4, [r7, #20]
   1e7e4:	ldr	r2, [r7, #24]
   1e7e8:	ldr	r7, [r7, #28]
   1e7ec:	stm	sp, {r0, r1, r6}
   1e7f0:	str	r5, [sp, #12]
   1e7f4:	str	r4, [sp, #16]
   1e7f8:	str	r2, [sp, #20]
   1e7fc:	str	r7, [sp, #24]
   1e800:	mov	r0, r8
   1e804:	mov	r1, #1
   1e808:	mov	r2, ip
   1e80c:	bl	114a4 <__fprintf_chk@plt>
   1e810:	sub	sp, fp, #24
   1e814:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e818:	push	{r4, sl, fp, lr}
   1e81c:	add	fp, sp, #8
   1e820:	sub	sp, sp, #8
   1e824:	ldr	ip, [fp, #8]
   1e828:	mov	lr, #0
   1e82c:	ldr	r4, [ip, lr, lsl #2]
   1e830:	add	lr, lr, #1
   1e834:	cmp	r4, #0
   1e838:	bne	1e82c <__snprintf_chk@plt+0xd2bc>
   1e83c:	sub	r4, lr, #1
   1e840:	str	ip, [sp]
   1e844:	str	r4, [sp, #4]
   1e848:	bl	1e4e4 <__snprintf_chk@plt+0xcf74>
   1e84c:	sub	sp, fp, #8
   1e850:	pop	{r4, sl, fp, pc}
   1e854:	push	{fp, lr}
   1e858:	mov	fp, sp
   1e85c:	sub	sp, sp, #48	; 0x30
   1e860:	ldr	ip, [fp, #8]
   1e864:	ldr	lr, [ip]
   1e868:	cmp	lr, #0
   1e86c:	str	lr, [sp, #8]
   1e870:	beq	1e90c <__snprintf_chk@plt+0xd39c>
   1e874:	ldr	lr, [ip, #4]
   1e878:	cmp	lr, #0
   1e87c:	str	lr, [sp, #12]
   1e880:	beq	1e914 <__snprintf_chk@plt+0xd3a4>
   1e884:	ldr	lr, [ip, #8]
   1e888:	cmp	lr, #0
   1e88c:	str	lr, [sp, #16]
   1e890:	beq	1e91c <__snprintf_chk@plt+0xd3ac>
   1e894:	ldr	lr, [ip, #12]
   1e898:	cmp	lr, #0
   1e89c:	str	lr, [sp, #20]
   1e8a0:	beq	1e924 <__snprintf_chk@plt+0xd3b4>
   1e8a4:	ldr	lr, [ip, #16]
   1e8a8:	cmp	lr, #0
   1e8ac:	str	lr, [sp, #24]
   1e8b0:	beq	1e92c <__snprintf_chk@plt+0xd3bc>
   1e8b4:	ldr	lr, [ip, #20]
   1e8b8:	cmp	lr, #0
   1e8bc:	str	lr, [sp, #28]
   1e8c0:	beq	1e934 <__snprintf_chk@plt+0xd3c4>
   1e8c4:	ldr	lr, [ip, #24]
   1e8c8:	cmp	lr, #0
   1e8cc:	str	lr, [sp, #32]
   1e8d0:	beq	1e93c <__snprintf_chk@plt+0xd3cc>
   1e8d4:	ldr	lr, [ip, #28]
   1e8d8:	cmp	lr, #0
   1e8dc:	str	lr, [sp, #36]	; 0x24
   1e8e0:	beq	1e944 <__snprintf_chk@plt+0xd3d4>
   1e8e4:	ldr	lr, [ip, #32]
   1e8e8:	cmp	lr, #0
   1e8ec:	str	lr, [sp, #40]	; 0x28
   1e8f0:	beq	1e94c <__snprintf_chk@plt+0xd3dc>
   1e8f4:	ldr	lr, [ip, #36]	; 0x24
   1e8f8:	mov	ip, #10
   1e8fc:	cmp	lr, #0
   1e900:	str	lr, [sp, #44]	; 0x2c
   1e904:	movweq	ip, #9
   1e908:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e90c:	mov	ip, #0
   1e910:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e914:	mov	ip, #1
   1e918:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e91c:	mov	ip, #2
   1e920:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e924:	mov	ip, #3
   1e928:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e92c:	mov	ip, #4
   1e930:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e934:	mov	ip, #5
   1e938:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e93c:	mov	ip, #6
   1e940:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e944:	mov	ip, #7
   1e948:	b	1e950 <__snprintf_chk@plt+0xd3e0>
   1e94c:	mov	ip, #8
   1e950:	add	lr, sp, #8
   1e954:	str	ip, [sp, #4]
   1e958:	str	lr, [sp]
   1e95c:	bl	1e4e4 <__snprintf_chk@plt+0xcf74>
   1e960:	mov	sp, fp
   1e964:	pop	{fp, pc}
   1e968:	push	{fp, lr}
   1e96c:	mov	fp, sp
   1e970:	sub	sp, sp, #56	; 0x38
   1e974:	add	ip, fp, #8
   1e978:	str	ip, [sp, #12]
   1e97c:	ldr	lr, [fp, #8]
   1e980:	cmp	lr, #0
   1e984:	str	lr, [sp, #16]
   1e988:	beq	1ea24 <__snprintf_chk@plt+0xd4b4>
   1e98c:	ldr	lr, [ip, #4]
   1e990:	cmp	lr, #0
   1e994:	str	lr, [sp, #20]
   1e998:	beq	1ea2c <__snprintf_chk@plt+0xd4bc>
   1e99c:	ldr	lr, [ip, #8]
   1e9a0:	cmp	lr, #0
   1e9a4:	str	lr, [sp, #24]
   1e9a8:	beq	1ea34 <__snprintf_chk@plt+0xd4c4>
   1e9ac:	ldr	lr, [ip, #12]
   1e9b0:	cmp	lr, #0
   1e9b4:	str	lr, [sp, #28]
   1e9b8:	beq	1ea3c <__snprintf_chk@plt+0xd4cc>
   1e9bc:	ldr	lr, [ip, #16]
   1e9c0:	cmp	lr, #0
   1e9c4:	str	lr, [sp, #32]
   1e9c8:	beq	1ea44 <__snprintf_chk@plt+0xd4d4>
   1e9cc:	ldr	lr, [ip, #20]
   1e9d0:	cmp	lr, #0
   1e9d4:	str	lr, [sp, #36]	; 0x24
   1e9d8:	beq	1ea4c <__snprintf_chk@plt+0xd4dc>
   1e9dc:	ldr	lr, [ip, #24]
   1e9e0:	cmp	lr, #0
   1e9e4:	str	lr, [sp, #40]	; 0x28
   1e9e8:	beq	1ea54 <__snprintf_chk@plt+0xd4e4>
   1e9ec:	ldr	lr, [ip, #28]
   1e9f0:	cmp	lr, #0
   1e9f4:	str	lr, [sp, #44]	; 0x2c
   1e9f8:	beq	1ea5c <__snprintf_chk@plt+0xd4ec>
   1e9fc:	ldr	lr, [ip, #32]
   1ea00:	cmp	lr, #0
   1ea04:	str	lr, [sp, #48]	; 0x30
   1ea08:	beq	1ea64 <__snprintf_chk@plt+0xd4f4>
   1ea0c:	ldr	lr, [ip, #36]	; 0x24
   1ea10:	mov	ip, #10
   1ea14:	cmp	lr, #0
   1ea18:	str	lr, [sp, #52]	; 0x34
   1ea1c:	movweq	ip, #9
   1ea20:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea24:	mov	ip, #0
   1ea28:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea2c:	mov	ip, #1
   1ea30:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea34:	mov	ip, #2
   1ea38:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea3c:	mov	ip, #3
   1ea40:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea44:	mov	ip, #4
   1ea48:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea4c:	mov	ip, #5
   1ea50:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea54:	mov	ip, #6
   1ea58:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea5c:	mov	ip, #7
   1ea60:	b	1ea68 <__snprintf_chk@plt+0xd4f8>
   1ea64:	mov	ip, #8
   1ea68:	add	lr, sp, #16
   1ea6c:	str	ip, [sp, #4]
   1ea70:	str	lr, [sp]
   1ea74:	bl	1e4e4 <__snprintf_chk@plt+0xcf74>
   1ea78:	mov	sp, fp
   1ea7c:	pop	{fp, pc}
   1ea80:	push	{fp, lr}
   1ea84:	mov	fp, sp
   1ea88:	movw	r0, #20892	; 0x519c
   1ea8c:	movt	r0, #3
   1ea90:	ldr	r1, [r0]
   1ea94:	movw	r0, #8954	; 0x22fa
   1ea98:	movt	r0, #2
   1ea9c:	bl	11240 <fputs_unlocked@plt>
   1eaa0:	movw	r1, #18003	; 0x4653
   1eaa4:	mov	r0, #0
   1eaa8:	mov	r2, #5
   1eaac:	movt	r1, #2
   1eab0:	bl	112e8 <dcgettext@plt>
   1eab4:	movw	r2, #18023	; 0x4667
   1eab8:	mov	r1, r0
   1eabc:	mov	r0, #1
   1eac0:	movt	r2, #2
   1eac4:	bl	1148c <__printf_chk@plt>
   1eac8:	movw	r1, #18045	; 0x467d
   1eacc:	mov	r0, #0
   1ead0:	mov	r2, #5
   1ead4:	movt	r1, #2
   1ead8:	bl	112e8 <dcgettext@plt>
   1eadc:	movw	r2, #9010	; 0x2332
   1eae0:	movw	r3, #9622	; 0x2596
   1eae4:	mov	r1, r0
   1eae8:	mov	r0, #1
   1eaec:	movt	r2, #2
   1eaf0:	movt	r3, #2
   1eaf4:	bl	1148c <__printf_chk@plt>
   1eaf8:	movw	r1, #18065	; 0x4691
   1eafc:	mov	r0, #0
   1eb00:	mov	r2, #5
   1eb04:	movt	r1, #2
   1eb08:	bl	112e8 <dcgettext@plt>
   1eb0c:	movw	r2, #18104	; 0x46b8
   1eb10:	mov	r1, r0
   1eb14:	mov	r0, #1
   1eb18:	movt	r2, #2
   1eb1c:	pop	{fp, lr}
   1eb20:	b	1148c <__printf_chk@plt>
   1eb24:	push	{r4, r5, r6, sl, fp, lr}
   1eb28:	add	fp, sp, #16
   1eb2c:	mov	r4, r2
   1eb30:	mov	r5, r1
   1eb34:	mov	r6, r0
   1eb38:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1eb3c:	cmp	r0, #0
   1eb40:	popne	{r4, r5, r6, sl, fp, pc}
   1eb44:	cmp	r6, #0
   1eb48:	beq	1eb5c <__snprintf_chk@plt+0xd5ec>
   1eb4c:	cmp	r5, #0
   1eb50:	cmpne	r4, #0
   1eb54:	bne	1eb5c <__snprintf_chk@plt+0xd5ec>
   1eb58:	pop	{r4, r5, r6, sl, fp, pc}
   1eb5c:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1eb60:	push	{r4, r5, r6, sl, fp, lr}
   1eb64:	add	fp, sp, #16
   1eb68:	mov	r4, r2
   1eb6c:	mov	r5, r1
   1eb70:	mov	r6, r0
   1eb74:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1eb78:	cmp	r0, #0
   1eb7c:	popne	{r4, r5, r6, sl, fp, pc}
   1eb80:	cmp	r6, #0
   1eb84:	beq	1eb98 <__snprintf_chk@plt+0xd628>
   1eb88:	cmp	r5, #0
   1eb8c:	cmpne	r4, #0
   1eb90:	bne	1eb98 <__snprintf_chk@plt+0xd628>
   1eb94:	pop	{r4, r5, r6, sl, fp, pc}
   1eb98:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1eb9c:	push	{fp, lr}
   1eba0:	mov	fp, sp
   1eba4:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1eba8:	cmp	r0, #0
   1ebac:	popne	{fp, pc}
   1ebb0:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ebb4:	push	{fp, lr}
   1ebb8:	mov	fp, sp
   1ebbc:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1ebc0:	cmp	r0, #0
   1ebc4:	popne	{fp, pc}
   1ebc8:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ebcc:	push	{fp, lr}
   1ebd0:	mov	fp, sp
   1ebd4:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1ebd8:	cmp	r0, #0
   1ebdc:	popne	{fp, pc}
   1ebe0:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ebe4:	push	{r4, r5, fp, lr}
   1ebe8:	add	fp, sp, #8
   1ebec:	mov	r4, r1
   1ebf0:	mov	r5, r0
   1ebf4:	bl	1f1c4 <__snprintf_chk@plt+0xdc54>
   1ebf8:	cmp	r0, #0
   1ebfc:	popne	{r4, r5, fp, pc}
   1ec00:	cmp	r5, #0
   1ec04:	beq	1ec14 <__snprintf_chk@plt+0xd6a4>
   1ec08:	cmp	r4, #0
   1ec0c:	bne	1ec14 <__snprintf_chk@plt+0xd6a4>
   1ec10:	pop	{r4, r5, fp, pc}
   1ec14:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ec18:	push	{fp, lr}
   1ec1c:	mov	fp, sp
   1ec20:	cmp	r1, #0
   1ec24:	orreq	r1, r1, #1
   1ec28:	bl	1f1c4 <__snprintf_chk@plt+0xdc54>
   1ec2c:	cmp	r0, #0
   1ec30:	popne	{fp, pc}
   1ec34:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ec38:	push	{fp, lr}
   1ec3c:	mov	fp, sp
   1ec40:	clz	r3, r2
   1ec44:	lsr	ip, r3, #5
   1ec48:	clz	r3, r1
   1ec4c:	lsr	r3, r3, #5
   1ec50:	orrs	r3, r3, ip
   1ec54:	movwne	r1, #1
   1ec58:	movwne	r2, #1
   1ec5c:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1ec60:	cmp	r0, #0
   1ec64:	popne	{fp, pc}
   1ec68:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ec6c:	push	{fp, lr}
   1ec70:	mov	fp, sp
   1ec74:	mov	r2, r1
   1ec78:	mov	r1, r0
   1ec7c:	mov	r0, #0
   1ec80:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1ec84:	cmp	r0, #0
   1ec88:	popne	{fp, pc}
   1ec8c:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ec90:	push	{fp, lr}
   1ec94:	mov	fp, sp
   1ec98:	mov	r2, r1
   1ec9c:	mov	r1, r0
   1eca0:	clz	r0, r2
   1eca4:	clz	r3, r1
   1eca8:	lsr	r0, r0, #5
   1ecac:	lsr	r3, r3, #5
   1ecb0:	orrs	r0, r3, r0
   1ecb4:	movwne	r1, #1
   1ecb8:	movwne	r2, #1
   1ecbc:	mov	r0, #0
   1ecc0:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1ecc4:	cmp	r0, #0
   1ecc8:	popne	{fp, pc}
   1eccc:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ecd0:	push	{r4, r5, r6, sl, fp, lr}
   1ecd4:	add	fp, sp, #16
   1ecd8:	ldr	r5, [r1]
   1ecdc:	mov	r4, r1
   1ece0:	mov	r6, r0
   1ece4:	cmp	r0, #0
   1ece8:	beq	1ed00 <__snprintf_chk@plt+0xd790>
   1ecec:	mov	r0, #1
   1ecf0:	add	r0, r0, r5, lsr #1
   1ecf4:	adds	r5, r5, r0
   1ecf8:	bcc	1ed08 <__snprintf_chk@plt+0xd798>
   1ecfc:	b	1ed44 <__snprintf_chk@plt+0xd7d4>
   1ed00:	cmp	r5, #0
   1ed04:	movweq	r5, #64	; 0x40
   1ed08:	mov	r0, r6
   1ed0c:	mov	r1, r5
   1ed10:	mov	r2, #1
   1ed14:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1ed18:	cmp	r5, #0
   1ed1c:	mov	r1, r5
   1ed20:	movwne	r1, #1
   1ed24:	cmp	r0, #0
   1ed28:	bne	1ed3c <__snprintf_chk@plt+0xd7cc>
   1ed2c:	clz	r2, r6
   1ed30:	lsr	r2, r2, #5
   1ed34:	orrs	r1, r2, r1
   1ed38:	bne	1ed44 <__snprintf_chk@plt+0xd7d4>
   1ed3c:	str	r5, [r4]
   1ed40:	pop	{r4, r5, r6, sl, fp, pc}
   1ed44:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ed48:	push	{r4, r5, r6, r7, fp, lr}
   1ed4c:	add	fp, sp, #16
   1ed50:	ldr	r5, [r1]
   1ed54:	mov	r6, r2
   1ed58:	mov	r4, r1
   1ed5c:	mov	r7, r0
   1ed60:	cmp	r0, #0
   1ed64:	beq	1ed7c <__snprintf_chk@plt+0xd80c>
   1ed68:	mov	r0, #1
   1ed6c:	add	r0, r0, r5, lsr #1
   1ed70:	adds	r5, r5, r0
   1ed74:	bcc	1ed94 <__snprintf_chk@plt+0xd824>
   1ed78:	b	1edc8 <__snprintf_chk@plt+0xd858>
   1ed7c:	cmp	r5, #0
   1ed80:	bne	1ed94 <__snprintf_chk@plt+0xd824>
   1ed84:	mov	r0, #64	; 0x40
   1ed88:	cmp	r6, #64	; 0x40
   1ed8c:	udiv	r5, r0, r6
   1ed90:	addhi	r5, r5, #1
   1ed94:	mov	r0, r7
   1ed98:	mov	r1, r5
   1ed9c:	mov	r2, r6
   1eda0:	bl	20cd4 <__snprintf_chk@plt+0xf764>
   1eda4:	cmp	r0, #0
   1eda8:	bne	1edc0 <__snprintf_chk@plt+0xd850>
   1edac:	cmp	r7, #0
   1edb0:	beq	1edc8 <__snprintf_chk@plt+0xd858>
   1edb4:	cmp	r6, #0
   1edb8:	cmpne	r5, #0
   1edbc:	bne	1edc8 <__snprintf_chk@plt+0xd858>
   1edc0:	str	r5, [r4]
   1edc4:	pop	{r4, r5, r6, r7, fp, pc}
   1edc8:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1edcc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1edd0:	add	fp, sp, #24
   1edd4:	mov	r8, r1
   1edd8:	ldr	r1, [r1]
   1eddc:	mov	r5, r0
   1ede0:	add	r0, r1, r1, asr #1
   1ede4:	cmp	r0, r1
   1ede8:	mvnvs	r0, #-2147483648	; 0x80000000
   1edec:	cmp	r0, r3
   1edf0:	mov	r7, r0
   1edf4:	movgt	r7, r3
   1edf8:	cmn	r3, #1
   1edfc:	movle	r7, r0
   1ee00:	ldr	r0, [fp, #8]
   1ee04:	cmn	r0, #1
   1ee08:	ble	1ee30 <__snprintf_chk@plt+0xd8c0>
   1ee0c:	cmp	r0, #0
   1ee10:	beq	1ee84 <__snprintf_chk@plt+0xd914>
   1ee14:	cmn	r7, #1
   1ee18:	ble	1ee58 <__snprintf_chk@plt+0xd8e8>
   1ee1c:	mvn	r4, #-2147483648	; 0x80000000
   1ee20:	udiv	r6, r4, r0
   1ee24:	cmp	r6, r7
   1ee28:	bge	1ee84 <__snprintf_chk@plt+0xd914>
   1ee2c:	b	1ee94 <__snprintf_chk@plt+0xd924>
   1ee30:	cmn	r7, #1
   1ee34:	ble	1ee74 <__snprintf_chk@plt+0xd904>
   1ee38:	cmn	r0, #1
   1ee3c:	beq	1ee84 <__snprintf_chk@plt+0xd914>
   1ee40:	mov	r6, #-2147483648	; 0x80000000
   1ee44:	mvn	r4, #-2147483648	; 0x80000000
   1ee48:	sdiv	r6, r6, r0
   1ee4c:	cmp	r6, r7
   1ee50:	bge	1ee84 <__snprintf_chk@plt+0xd914>
   1ee54:	b	1ee94 <__snprintf_chk@plt+0xd924>
   1ee58:	beq	1ee84 <__snprintf_chk@plt+0xd914>
   1ee5c:	mov	r6, #-2147483648	; 0x80000000
   1ee60:	mvn	r4, #-2147483648	; 0x80000000
   1ee64:	sdiv	r6, r6, r7
   1ee68:	cmp	r6, r0
   1ee6c:	bge	1ee84 <__snprintf_chk@plt+0xd914>
   1ee70:	b	1ee94 <__snprintf_chk@plt+0xd924>
   1ee74:	mvn	r4, #-2147483648	; 0x80000000
   1ee78:	sdiv	r6, r4, r0
   1ee7c:	cmp	r7, r6
   1ee80:	blt	1ee94 <__snprintf_chk@plt+0xd924>
   1ee84:	mul	r6, r7, r0
   1ee88:	mov	r4, #64	; 0x40
   1ee8c:	cmp	r6, #63	; 0x3f
   1ee90:	bgt	1ee9c <__snprintf_chk@plt+0xd92c>
   1ee94:	sdiv	r7, r4, r0
   1ee98:	mul	r6, r7, r0
   1ee9c:	cmp	r5, #0
   1eea0:	moveq	r4, #0
   1eea4:	streq	r4, [r8]
   1eea8:	sub	r4, r7, r1
   1eeac:	cmp	r4, r2
   1eeb0:	bge	1ef5c <__snprintf_chk@plt+0xd9ec>
   1eeb4:	add	r7, r1, r2
   1eeb8:	mov	r6, #0
   1eebc:	mov	r2, #0
   1eec0:	cmp	r7, r3
   1eec4:	movwgt	r6, #1
   1eec8:	cmn	r3, #1
   1eecc:	movwgt	r2, #1
   1eed0:	cmp	r7, r1
   1eed4:	bvs	1ef90 <__snprintf_chk@plt+0xda20>
   1eed8:	ands	r1, r2, r6
   1eedc:	bne	1ef90 <__snprintf_chk@plt+0xda20>
   1eee0:	cmn	r0, #1
   1eee4:	ble	1ef0c <__snprintf_chk@plt+0xd99c>
   1eee8:	cmp	r0, #0
   1eeec:	beq	1ef58 <__snprintf_chk@plt+0xd9e8>
   1eef0:	cmn	r7, #1
   1eef4:	ble	1ef30 <__snprintf_chk@plt+0xd9c0>
   1eef8:	mvn	r1, #-2147483648	; 0x80000000
   1eefc:	udiv	r1, r1, r0
   1ef00:	cmp	r1, r7
   1ef04:	bge	1ef58 <__snprintf_chk@plt+0xd9e8>
   1ef08:	b	1ef90 <__snprintf_chk@plt+0xda20>
   1ef0c:	cmn	r7, #1
   1ef10:	ble	1ef48 <__snprintf_chk@plt+0xd9d8>
   1ef14:	cmn	r0, #1
   1ef18:	beq	1ef58 <__snprintf_chk@plt+0xd9e8>
   1ef1c:	mov	r1, #-2147483648	; 0x80000000
   1ef20:	sdiv	r1, r1, r0
   1ef24:	cmp	r1, r7
   1ef28:	bge	1ef58 <__snprintf_chk@plt+0xd9e8>
   1ef2c:	b	1ef90 <__snprintf_chk@plt+0xda20>
   1ef30:	beq	1ef58 <__snprintf_chk@plt+0xd9e8>
   1ef34:	mov	r1, #-2147483648	; 0x80000000
   1ef38:	sdiv	r1, r1, r7
   1ef3c:	cmp	r1, r0
   1ef40:	bge	1ef58 <__snprintf_chk@plt+0xd9e8>
   1ef44:	b	1ef90 <__snprintf_chk@plt+0xda20>
   1ef48:	mvn	r1, #-2147483648	; 0x80000000
   1ef4c:	sdiv	r1, r1, r0
   1ef50:	cmp	r7, r1
   1ef54:	blt	1ef90 <__snprintf_chk@plt+0xda20>
   1ef58:	mul	r6, r7, r0
   1ef5c:	mov	r0, r5
   1ef60:	mov	r1, r6
   1ef64:	bl	1f1c4 <__snprintf_chk@plt+0xdc54>
   1ef68:	cmp	r6, #0
   1ef6c:	movwne	r6, #1
   1ef70:	cmp	r0, #0
   1ef74:	bne	1ef88 <__snprintf_chk@plt+0xda18>
   1ef78:	clz	r1, r5
   1ef7c:	lsr	r1, r1, #5
   1ef80:	orrs	r1, r1, r6
   1ef84:	bne	1ef90 <__snprintf_chk@plt+0xda20>
   1ef88:	str	r7, [r8]
   1ef8c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ef90:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1ef94:	push	{fp, lr}
   1ef98:	mov	fp, sp
   1ef9c:	mov	r1, #1
   1efa0:	bl	1f140 <__snprintf_chk@plt+0xdbd0>
   1efa4:	cmp	r0, #0
   1efa8:	popne	{fp, pc}
   1efac:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1efb0:	push	{fp, lr}
   1efb4:	mov	fp, sp
   1efb8:	bl	1f140 <__snprintf_chk@plt+0xdbd0>
   1efbc:	cmp	r0, #0
   1efc0:	popne	{fp, pc}
   1efc4:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1efc8:	push	{fp, lr}
   1efcc:	mov	fp, sp
   1efd0:	mov	r1, #1
   1efd4:	bl	1f140 <__snprintf_chk@plt+0xdbd0>
   1efd8:	cmp	r0, #0
   1efdc:	popne	{fp, pc}
   1efe0:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1efe4:	push	{fp, lr}
   1efe8:	mov	fp, sp
   1efec:	bl	1f140 <__snprintf_chk@plt+0xdbd0>
   1eff0:	cmp	r0, #0
   1eff4:	popne	{fp, pc}
   1eff8:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1effc:	push	{r4, r5, r6, sl, fp, lr}
   1f000:	add	fp, sp, #16
   1f004:	mov	r5, r0
   1f008:	mov	r0, r1
   1f00c:	mov	r4, r1
   1f010:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1f014:	cmp	r0, #0
   1f018:	beq	1f034 <__snprintf_chk@plt+0xdac4>
   1f01c:	mov	r1, r5
   1f020:	mov	r2, r4
   1f024:	mov	r6, r0
   1f028:	bl	112b8 <memcpy@plt>
   1f02c:	mov	r0, r6
   1f030:	pop	{r4, r5, r6, sl, fp, pc}
   1f034:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1f038:	push	{r4, r5, r6, sl, fp, lr}
   1f03c:	add	fp, sp, #16
   1f040:	mov	r5, r0
   1f044:	mov	r0, r1
   1f048:	mov	r4, r1
   1f04c:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1f050:	cmp	r0, #0
   1f054:	beq	1f070 <__snprintf_chk@plt+0xdb00>
   1f058:	mov	r1, r5
   1f05c:	mov	r2, r4
   1f060:	mov	r6, r0
   1f064:	bl	112b8 <memcpy@plt>
   1f068:	mov	r0, r6
   1f06c:	pop	{r4, r5, r6, sl, fp, pc}
   1f070:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1f074:	push	{r4, r5, r6, sl, fp, lr}
   1f078:	add	fp, sp, #16
   1f07c:	mov	r5, r0
   1f080:	add	r0, r1, #1
   1f084:	mov	r4, r1
   1f088:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1f08c:	cmp	r0, #0
   1f090:	beq	1f0b8 <__snprintf_chk@plt+0xdb48>
   1f094:	mov	r6, r0
   1f098:	mov	r0, #0
   1f09c:	mov	r1, r5
   1f0a0:	mov	r2, r4
   1f0a4:	strb	r0, [r6, r4]
   1f0a8:	mov	r0, r6
   1f0ac:	bl	112b8 <memcpy@plt>
   1f0b0:	mov	r0, r6
   1f0b4:	pop	{r4, r5, r6, sl, fp, pc}
   1f0b8:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1f0bc:	push	{r4, r5, r6, sl, fp, lr}
   1f0c0:	add	fp, sp, #16
   1f0c4:	mov	r4, r0
   1f0c8:	bl	11420 <strlen@plt>
   1f0cc:	add	r5, r0, #1
   1f0d0:	mov	r0, r5
   1f0d4:	bl	1f194 <__snprintf_chk@plt+0xdc24>
   1f0d8:	cmp	r0, #0
   1f0dc:	beq	1f0f8 <__snprintf_chk@plt+0xdb88>
   1f0e0:	mov	r1, r4
   1f0e4:	mov	r2, r5
   1f0e8:	mov	r6, r0
   1f0ec:	bl	112b8 <memcpy@plt>
   1f0f0:	mov	r0, r6
   1f0f4:	pop	{r4, r5, r6, sl, fp, pc}
   1f0f8:	bl	1f0fc <__snprintf_chk@plt+0xdb8c>
   1f0fc:	push	{fp, lr}
   1f100:	mov	fp, sp
   1f104:	movw	r0, #20792	; 0x5138
   1f108:	movw	r1, #18180	; 0x4704
   1f10c:	mov	r2, #5
   1f110:	movt	r0, #3
   1f114:	movt	r1, #2
   1f118:	ldr	r4, [r0]
   1f11c:	mov	r0, #0
   1f120:	bl	112e8 <dcgettext@plt>
   1f124:	movw	r2, #10758	; 0x2a06
   1f128:	mov	r3, r0
   1f12c:	mov	r0, r4
   1f130:	mov	r1, #0
   1f134:	movt	r2, #2
   1f138:	bl	1136c <error@plt>
   1f13c:	bl	11564 <abort@plt>
   1f140:	clz	r2, r1
   1f144:	clz	r3, r0
   1f148:	lsr	r2, r2, #5
   1f14c:	lsr	r3, r3, #5
   1f150:	orrs	r2, r3, r2
   1f154:	movwne	r1, #1
   1f158:	movwne	r0, #1
   1f15c:	cmp	r1, #0
   1f160:	beq	1f190 <__snprintf_chk@plt+0xdc20>
   1f164:	mvn	r2, #-2147483648	; 0x80000000
   1f168:	udiv	r2, r2, r1
   1f16c:	cmp	r2, r0
   1f170:	bcs	1f190 <__snprintf_chk@plt+0xdc20>
   1f174:	push	{fp, lr}
   1f178:	mov	fp, sp
   1f17c:	bl	11444 <__errno_location@plt>
   1f180:	mov	r1, #12
   1f184:	str	r1, [r0]
   1f188:	mov	r0, #0
   1f18c:	pop	{fp, pc}
   1f190:	b	11234 <calloc@plt>
   1f194:	cmp	r0, #0
   1f198:	movweq	r0, #1
   1f19c:	cmn	r0, #1
   1f1a0:	ble	1f1a8 <__snprintf_chk@plt+0xdc38>
   1f1a4:	b	11384 <malloc@plt>
   1f1a8:	push	{fp, lr}
   1f1ac:	mov	fp, sp
   1f1b0:	bl	11444 <__errno_location@plt>
   1f1b4:	mov	r1, #12
   1f1b8:	str	r1, [r0]
   1f1bc:	mov	r0, #0
   1f1c0:	pop	{fp, pc}
   1f1c4:	push	{fp, lr}
   1f1c8:	mov	fp, sp
   1f1cc:	cmp	r0, #0
   1f1d0:	beq	1f1ec <__snprintf_chk@plt+0xdc7c>
   1f1d4:	cmp	r1, #0
   1f1d8:	beq	1f1f8 <__snprintf_chk@plt+0xdc88>
   1f1dc:	cmn	r1, #1
   1f1e0:	ble	1f204 <__snprintf_chk@plt+0xdc94>
   1f1e4:	pop	{fp, lr}
   1f1e8:	b	112f4 <realloc@plt>
   1f1ec:	mov	r0, r1
   1f1f0:	pop	{fp, lr}
   1f1f4:	b	1f194 <__snprintf_chk@plt+0xdc24>
   1f1f8:	bl	14810 <__snprintf_chk@plt+0x32a0>
   1f1fc:	mov	r0, #0
   1f200:	pop	{fp, pc}
   1f204:	bl	11444 <__errno_location@plt>
   1f208:	mov	r1, #12
   1f20c:	str	r1, [r0]
   1f210:	mov	r0, #0
   1f214:	pop	{fp, pc}
   1f218:	push	{r4, r5, r6, sl, fp, lr}
   1f21c:	add	fp, sp, #16
   1f220:	mov	r4, r0
   1f224:	bl	11354 <__fpending@plt>
   1f228:	ldr	r6, [r4]
   1f22c:	mov	r5, r0
   1f230:	mov	r0, r4
   1f234:	bl	12d70 <__snprintf_chk@plt+0x1800>
   1f238:	tst	r6, #32
   1f23c:	bne	1f274 <__snprintf_chk@plt+0xdd04>
   1f240:	cmp	r0, #0
   1f244:	mov	r4, r0
   1f248:	mvnne	r4, #0
   1f24c:	cmp	r5, #0
   1f250:	bne	1f280 <__snprintf_chk@plt+0xdd10>
   1f254:	cmp	r0, #0
   1f258:	beq	1f280 <__snprintf_chk@plt+0xdd10>
   1f25c:	bl	11444 <__errno_location@plt>
   1f260:	ldr	r0, [r0]
   1f264:	subs	r4, r0, #9
   1f268:	mvnne	r4, #0
   1f26c:	mov	r0, r4
   1f270:	pop	{r4, r5, r6, sl, fp, pc}
   1f274:	mvn	r4, #0
   1f278:	cmp	r0, #0
   1f27c:	beq	1f288 <__snprintf_chk@plt+0xdd18>
   1f280:	mov	r0, r4
   1f284:	pop	{r4, r5, r6, sl, fp, pc}
   1f288:	bl	11444 <__errno_location@plt>
   1f28c:	mov	r1, #0
   1f290:	str	r1, [r0]
   1f294:	mov	r0, r4
   1f298:	pop	{r4, r5, r6, sl, fp, pc}
   1f29c:	push	{fp, lr}
   1f2a0:	mov	fp, sp
   1f2a4:	mov	r0, #14
   1f2a8:	bl	114f8 <nl_langinfo@plt>
   1f2ac:	movw	r1, #8955	; 0x22fb
   1f2b0:	cmp	r0, #0
   1f2b4:	movt	r1, #2
   1f2b8:	movne	r1, r0
   1f2bc:	movw	r0, #18197	; 0x4715
   1f2c0:	ldrb	r2, [r1]
   1f2c4:	movt	r0, #2
   1f2c8:	cmp	r2, #0
   1f2cc:	movne	r0, r1
   1f2d0:	pop	{fp, pc}
   1f2d4:	push	{r4, r5, r6, r7, fp, lr}
   1f2d8:	add	fp, sp, #16
   1f2dc:	sub	sp, sp, #8
   1f2e0:	add	r5, sp, #4
   1f2e4:	cmp	r0, #0
   1f2e8:	mov	r7, r2
   1f2ec:	mov	r4, r1
   1f2f0:	movne	r5, r0
   1f2f4:	mov	r0, r5
   1f2f8:	bl	11360 <mbrtowc@plt>
   1f2fc:	mov	r6, r0
   1f300:	cmp	r7, #0
   1f304:	beq	1f328 <__snprintf_chk@plt+0xddb8>
   1f308:	cmn	r6, #2
   1f30c:	bcc	1f328 <__snprintf_chk@plt+0xddb8>
   1f310:	mov	r0, #0
   1f314:	bl	20d10 <__snprintf_chk@plt+0xf7a0>
   1f318:	cmp	r0, #0
   1f31c:	ldrbeq	r0, [r4]
   1f320:	moveq	r6, #1
   1f324:	streq	r0, [r5]
   1f328:	mov	r0, r6
   1f32c:	sub	sp, fp, #16
   1f330:	pop	{r4, r5, r6, r7, fp, pc}
   1f334:	push	{fp, lr}
   1f338:	mov	fp, sp
   1f33c:	sub	sp, sp, #24
   1f340:	mvn	ip, #0
   1f344:	str	ip, [sp, #8]
   1f348:	mov	ip, #0
   1f34c:	str	ip, [sp, #4]
   1f350:	str	ip, [sp]
   1f354:	ldr	ip, [fp, #12]
   1f358:	str	ip, [sp, #16]
   1f35c:	ldr	ip, [fp, #8]
   1f360:	str	ip, [sp, #12]
   1f364:	bl	1f370 <__snprintf_chk@plt+0xde00>
   1f368:	mov	sp, fp
   1f36c:	pop	{fp, pc}
   1f370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f374:	add	fp, sp, #28
   1f378:	sub	sp, sp, #124	; 0x7c
   1f37c:	sub	sp, sp, #1024	; 0x400
   1f380:	mov	r4, r3
   1f384:	mov	sl, r2
   1f388:	str	r1, [sp, #88]	; 0x58
   1f38c:	mov	r5, r0
   1f390:	bl	11444 <__errno_location@plt>
   1f394:	mov	r2, r4
   1f398:	ldrb	r3, [sl]
   1f39c:	str	r0, [sp, #60]	; 0x3c
   1f3a0:	ldr	r0, [r0]
   1f3a4:	movw	r6, #8955	; 0x22fb
   1f3a8:	ldr	r1, [r2, #8]!
   1f3ac:	movt	r6, #2
   1f3b0:	str	r0, [sp, #56]	; 0x38
   1f3b4:	cmp	r1, #0
   1f3b8:	mov	r7, r1
   1f3bc:	movweq	r7, #12
   1f3c0:	cmp	r1, #12
   1f3c4:	subgt	r7, r1, #12
   1f3c8:	ldr	r1, [r2, #32]
   1f3cc:	cmp	r1, #0
   1f3d0:	movne	r6, r1
   1f3d4:	cmp	r3, #0
   1f3d8:	beq	1f458 <__snprintf_chk@plt+0xdee8>
   1f3dc:	sub	r0, fp, #48	; 0x30
   1f3e0:	mvn	r1, #13
   1f3e4:	ldr	r9, [fp, #16]
   1f3e8:	sub	r8, r6, #1
   1f3ec:	str	r6, [sp, #36]	; 0x24
   1f3f0:	movw	r6, #52428	; 0xcccc
   1f3f4:	str	r4, [sp, #72]	; 0x48
   1f3f8:	mov	lr, #0
   1f3fc:	mov	ip, r5
   1f400:	str	r7, [sp, #44]	; 0x2c
   1f404:	str	r2, [sp, #48]	; 0x30
   1f408:	sub	r1, r1, r0
   1f40c:	movt	r6, #3276	; 0xccc
   1f410:	str	r8, [sp, #20]
   1f414:	str	r1, [sp, #28]
   1f418:	add	r1, r0, #13
   1f41c:	add	r0, r0, #14
   1f420:	str	r1, [sp, #24]
   1f424:	add	r1, sp, #96	; 0x60
   1f428:	str	r0, [sp, #64]	; 0x40
   1f42c:	add	r1, r1, #1
   1f430:	str	r1, [sp, #32]
   1f434:	add	r1, r4, #12
   1f438:	mov	r4, #-2147483648	; 0x80000000
   1f43c:	str	r1, [sp, #40]	; 0x28
   1f440:	sub	r1, fp, #53	; 0x35
   1f444:	add	r0, r1, #3
   1f448:	str	r0, [sp, #52]	; 0x34
   1f44c:	add	r0, r1, #2
   1f450:	str	r0, [sp, #68]	; 0x44
   1f454:	b	1f784 <__snprintf_chk@plt+0xe214>
   1f458:	mov	lr, #0
   1f45c:	mov	ip, r5
   1f460:	b	20c8c <__snprintf_chk@plt+0xf71c>
   1f464:	sub	r0, r9, #6
   1f468:	bic	r8, r0, r0, asr #31
   1f46c:	b	1ff74 <__snprintf_chk@plt+0xea04>
   1f470:	movw	r6, #63636	; 0xf894
   1f474:	movt	r6, #65535	; 0xffff
   1f478:	sub	r6, r6, r3
   1f47c:	add	r3, r7, #100	; 0x64
   1f480:	cmp	lr, r6
   1f484:	rsblt	r3, r7, #0
   1f488:	ldr	lr, [sp, #76]	; 0x4c
   1f48c:	ldr	r7, [fp, #12]
   1f490:	cmp	r5, #0
   1f494:	mov	r4, #0
   1f498:	moveq	r5, r7
   1f49c:	mov	r7, #0
   1f4a0:	cmp	r5, #43	; 0x2b
   1f4a4:	bne	20204 <__snprintf_chk@plt+0xec94>
   1f4a8:	ldr	r8, [sp, #80]	; 0x50
   1f4ac:	mov	r4, #0
   1f4b0:	movw	r6, #9999	; 0x270f
   1f4b4:	mov	ip, #0
   1f4b8:	cmp	r8, r9
   1f4bc:	movwlt	r4, #1
   1f4c0:	cmp	r8, #2
   1f4c4:	movweq	r6, #99	; 0x63
   1f4c8:	cmp	r6, r3
   1f4cc:	movwcc	ip, #1
   1f4d0:	orr	r4, r4, ip
   1f4d4:	ldr	ip, [sp, #84]	; 0x54
   1f4d8:	b	20204 <__snprintf_chk@plt+0xec94>
   1f4dc:	movw	r4, #63636	; 0xf894
   1f4e0:	ldr	ip, [sp, #84]	; 0x54
   1f4e4:	str	r3, [sp, #80]	; 0x50
   1f4e8:	add	r3, r6, #100	; 0x64
   1f4ec:	movt	r4, #65535	; 0xffff
   1f4f0:	cmp	r7, r4
   1f4f4:	rsblt	r3, r6, #0
   1f4f8:	b	1f48c <__snprintf_chk@plt+0xdf1c>
   1f4fc:	cmp	r7, #0
   1f500:	beq	1f6e4 <__snprintf_chk@plt+0xe174>
   1f504:	movw	r6, #10000	; 0x2710
   1f508:	mov	r4, #1
   1f50c:	mla	r3, r3, r6, r7
   1f510:	mov	r7, #100	; 0x64
   1f514:	mla	r3, ip, r7, r3
   1f518:	mov	r7, #9
   1f51c:	str	r7, [sp, #80]	; 0x50
   1f520:	mov	r7, #20
   1f524:	b	1f704 <__snprintf_chk@plt+0xe194>
   1f528:	sub	r1, fp, #48	; 0x30
   1f52c:	mov	r0, r6
   1f530:	mov	r2, r4
   1f534:	mov	r7, lr
   1f538:	bl	112b8 <memcpy@plt>
   1f53c:	mov	lr, r7
   1f540:	add	ip, r6, r4
   1f544:	cmp	r5, #45	; 0x2d
   1f548:	mov	r6, #0
   1f54c:	subne	r0, r9, r4
   1f550:	bicne	r6, r0, r0, asr #31
   1f554:	sub	r0, r8, r4
   1f558:	cmp	r6, r0
   1f55c:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   1f560:	cmp	ip, #0
   1f564:	cmpne	r6, #0
   1f568:	beq	1f734 <__snprintf_chk@plt+0xe1c4>
   1f56c:	uxtb	r0, r5
   1f570:	cmp	r0, #48	; 0x30
   1f574:	cmpne	r0, #43	; 0x2b
   1f578:	bne	1f710 <__snprintf_chk@plt+0xe1a0>
   1f57c:	mov	r0, ip
   1f580:	mov	r7, ip
   1f584:	mov	r1, #48	; 0x30
   1f588:	b	1f71c <__snprintf_chk@plt+0xe1ac>
   1f58c:	mov	r1, #32
   1f590:	mov	r5, r2
   1f594:	bl	11474 <memset@plt>
   1f598:	ldr	r0, [sp, #84]	; 0x54
   1f59c:	ldr	lr, [sp, #76]	; 0x4c
   1f5a0:	add	ip, r0, r5
   1f5a4:	tst	r7, #1
   1f5a8:	beq	1f5f8 <__snprintf_chk@plt+0xe088>
   1f5ac:	ldr	r8, [sp, #20]
   1f5b0:	cmp	r9, #0
   1f5b4:	beq	1f670 <__snprintf_chk@plt+0xe100>
   1f5b8:	cmp	r6, r9
   1f5bc:	movls	r6, r9
   1f5c0:	add	r0, r0, r6
   1f5c4:	mov	r6, ip
   1f5c8:	sub	r5, r0, #1
   1f5cc:	bl	113d8 <__ctype_tolower_loc@plt>
   1f5d0:	ldr	lr, [sp, #76]	; 0x4c
   1f5d4:	mov	ip, r6
   1f5d8:	mov	r1, r9
   1f5dc:	ldrb	r2, [r8, r1]
   1f5e0:	ldr	r3, [r0]
   1f5e4:	subs	r1, r1, #1
   1f5e8:	ldr	r2, [r3, r2, lsl #2]
   1f5ec:	strb	r2, [r5], #-1
   1f5f0:	bne	1f5dc <__snprintf_chk@plt+0xe06c>
   1f5f4:	b	1f670 <__snprintf_chk@plt+0xe100>
   1f5f8:	eor	r1, r7, #1
   1f5fc:	and	r1, r8, r1
   1f600:	tst	r1, #1
   1f604:	beq	1f654 <__snprintf_chk@plt+0xe0e4>
   1f608:	ldr	r8, [sp, #20]
   1f60c:	cmp	r9, #0
   1f610:	beq	1f670 <__snprintf_chk@plt+0xe100>
   1f614:	cmp	r6, r9
   1f618:	movls	r6, r9
   1f61c:	add	r0, r0, r6
   1f620:	mov	r6, ip
   1f624:	sub	r5, r0, #1
   1f628:	bl	113e4 <__ctype_toupper_loc@plt>
   1f62c:	ldr	lr, [sp, #76]	; 0x4c
   1f630:	mov	ip, r6
   1f634:	mov	r1, r9
   1f638:	ldrb	r2, [r8, r1]
   1f63c:	ldr	r3, [r0]
   1f640:	subs	r1, r1, #1
   1f644:	ldr	r2, [r3, r2, lsl #2]
   1f648:	strb	r2, [r5], #-1
   1f64c:	bne	1f638 <__snprintf_chk@plt+0xe0c8>
   1f650:	b	1f670 <__snprintf_chk@plt+0xe100>
   1f654:	ldr	r1, [sp, #36]	; 0x24
   1f658:	mov	r0, ip
   1f65c:	mov	r2, r9
   1f660:	mov	r5, ip
   1f664:	bl	112b8 <memcpy@plt>
   1f668:	ldr	lr, [sp, #76]	; 0x4c
   1f66c:	mov	ip, r5
   1f670:	add	ip, ip, r9
   1f674:	movw	r6, #52428	; 0xcccc
   1f678:	add	lr, r4, lr
   1f67c:	b	20af8 <__snprintf_chk@plt+0xf588>
   1f680:	mov	r0, ip
   1f684:	mov	r1, #32
   1f688:	mov	r2, r4
   1f68c:	mov	r5, lr
   1f690:	mov	r7, ip
   1f694:	bl	11474 <memset@plt>
   1f698:	mov	ip, r7
   1f69c:	mov	lr, r5
   1f6a0:	add	ip, r7, r4
   1f6a4:	mov	r4, #-2147483648	; 0x80000000
   1f6a8:	mov	r0, #10
   1f6ac:	b	1f6dc <__snprintf_chk@plt+0xe16c>
   1f6b0:	mov	r0, ip
   1f6b4:	mov	r1, #32
   1f6b8:	mov	r2, r4
   1f6bc:	mov	r5, lr
   1f6c0:	mov	r7, ip
   1f6c4:	bl	11474 <memset@plt>
   1f6c8:	mov	ip, r7
   1f6cc:	mov	lr, r5
   1f6d0:	add	ip, r7, r4
   1f6d4:	mov	r4, #-2147483648	; 0x80000000
   1f6d8:	mov	r0, #9
   1f6dc:	strb	r0, [ip], #1
   1f6e0:	b	20c70 <__snprintf_chk@plt+0xf700>
   1f6e4:	cmp	ip, #0
   1f6e8:	beq	1f77c <__snprintf_chk@plt+0xe20c>
   1f6ec:	mov	r7, #100	; 0x64
   1f6f0:	mov	r4, #1
   1f6f4:	mla	r3, r3, r7, ip
   1f6f8:	mov	r7, #6
   1f6fc:	str	r7, [sp, #80]	; 0x50
   1f700:	mov	r7, #4
   1f704:	ldr	lr, [sp, #76]	; 0x4c
   1f708:	mov	ip, r8
   1f70c:	b	20204 <__snprintf_chk@plt+0xec94>
   1f710:	mov	r0, ip
   1f714:	mov	r7, ip
   1f718:	mov	r1, #32
   1f71c:	mov	r2, r6
   1f720:	mov	r5, lr
   1f724:	bl	11474 <memset@plt>
   1f728:	mov	lr, r5
   1f72c:	add	ip, r7, r6
   1f730:	mov	r0, r7
   1f734:	add	r0, r6, lr
   1f738:	movw	r6, #52428	; 0xcccc
   1f73c:	add	lr, r0, r4
   1f740:	movt	r6, #3276	; 0xccc
   1f744:	mov	r4, #-2147483648	; 0x80000000
   1f748:	b	20c7c <__snprintf_chk@plt+0xf70c>
   1f74c:	mov	r0, ip
   1f750:	mov	r1, #32
   1f754:	mov	r2, r4
   1f758:	mov	r5, lr
   1f75c:	mov	r7, ip
   1f760:	bl	11474 <memset@plt>
   1f764:	ldrb	r1, [sl]
   1f768:	mov	ip, r7
   1f76c:	mov	lr, r5
   1f770:	add	ip, r7, r4
   1f774:	strb	r1, [ip], #1
   1f778:	b	20c6c <__snprintf_chk@plt+0xf6fc>
   1f77c:	mov	r7, #3
   1f780:	b	20a2c <__snprintf_chk@plt+0xf4bc>
   1f784:	uxtb	r1, r3
   1f788:	cmp	r1, #37	; 0x25
   1f78c:	bne	1f7a8 <__snprintf_chk@plt+0xe238>
   1f790:	ldr	r0, [fp, #8]
   1f794:	mov	r7, #0
   1f798:	mov	r5, #0
   1f79c:	str	sl, [sp, #80]	; 0x50
   1f7a0:	str	r0, [sp, #92]	; 0x5c
   1f7a4:	b	1f898 <__snprintf_chk@plt+0xe328>
   1f7a8:	ldr	r0, [sp, #88]	; 0x58
   1f7ac:	bic	r1, r9, r9, asr #31
   1f7b0:	cmp	r1, #1
   1f7b4:	mov	r5, r1
   1f7b8:	movls	r5, #1
   1f7bc:	sub	r2, r0, lr
   1f7c0:	cmp	r5, r2
   1f7c4:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   1f7c8:	cmp	ip, #0
   1f7cc:	beq	1f92c <__snprintf_chk@plt+0xe3bc>
   1f7d0:	cmp	r1, #2
   1f7d4:	bcc	1f810 <__snprintf_chk@plt+0xe2a0>
   1f7d8:	sub	r4, r1, #1
   1f7dc:	mov	r0, ip
   1f7e0:	mov	r1, #32
   1f7e4:	mov	r6, lr
   1f7e8:	mov	r7, ip
   1f7ec:	mov	r2, r4
   1f7f0:	bl	11474 <memset@plt>
   1f7f4:	ldrb	r3, [sl]
   1f7f8:	mov	ip, r7
   1f7fc:	mov	lr, r6
   1f800:	movw	r6, #52428	; 0xcccc
   1f804:	add	ip, r7, r4
   1f808:	movt	r6, #3276	; 0xccc
   1f80c:	mov	r4, #-2147483648	; 0x80000000
   1f810:	strb	r3, [ip], #1
   1f814:	add	lr, r5, lr
   1f818:	b	20c7c <__snprintf_chk@plt+0xf70c>
   1f81c:	mov	r7, #1
   1f820:	b	1f898 <__snprintf_chk@plt+0xe328>
   1f824:	add	r1, r1, #1
   1f828:	add	sl, sl, #1
   1f82c:	mov	r5, r0
   1f830:	ldrb	r0, [sl]
   1f834:	sub	r2, r0, #35	; 0x23
   1f838:	cmp	r2, #13
   1f83c:	bhi	1f880 <__snprintf_chk@plt+0xe310>
   1f840:	add	r3, pc, #0
   1f844:	ldr	pc, [r3, r2, lsl #2]
   1f848:	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
   1f84c:	andeq	pc, r1, r4, lsr #17
   1f850:	andeq	pc, r1, r4, lsr #17
   1f854:	andeq	pc, r1, r4, lsr #17
   1f858:	andeq	pc, r1, r4, lsr #17
   1f85c:	andeq	pc, r1, r4, lsr #17
   1f860:	andeq	pc, r1, r4, lsr #17
   1f864:	andeq	pc, r1, r4, lsr #17
   1f868:	andeq	pc, r1, r4, lsr #16
   1f86c:	andeq	pc, r1, r4, lsr #17
   1f870:	andeq	pc, r1, r4, lsr #16
   1f874:	andeq	pc, r1, r4, lsr #17
   1f878:	andeq	pc, r1, r4, lsr #17
   1f87c:	andeq	pc, r1, r4, lsr #16
   1f880:	cmp	r0, #95	; 0x5f
   1f884:	beq	1f824 <__snprintf_chk@plt+0xe2b4>
   1f888:	cmp	r0, #94	; 0x5e
   1f88c:	bne	1f8a4 <__snprintf_chk@plt+0xe334>
   1f890:	mov	r0, #1
   1f894:	str	r0, [sp, #92]	; 0x5c
   1f898:	add	r1, sl, #2
   1f89c:	add	sl, sl, #1
   1f8a0:	b	1f830 <__snprintf_chk@plt+0xe2c0>
   1f8a4:	sub	r2, r0, #48	; 0x30
   1f8a8:	cmp	r2, #9
   1f8ac:	bhi	1f90c <__snprintf_chk@plt+0xe39c>
   1f8b0:	mov	r9, #0
   1f8b4:	cmn	r9, #1
   1f8b8:	ble	1f8c8 <__snprintf_chk@plt+0xe358>
   1f8bc:	cmp	r9, r6
   1f8c0:	bgt	1f8d8 <__snprintf_chk@plt+0xe368>
   1f8c4:	b	1f8e0 <__snprintf_chk@plt+0xe370>
   1f8c8:	beq	1f8e0 <__snprintf_chk@plt+0xe370>
   1f8cc:	sdiv	r2, r4, r9
   1f8d0:	cmp	r2, #10
   1f8d4:	bge	1f8e0 <__snprintf_chk@plt+0xe370>
   1f8d8:	mvn	r9, #-2147483648	; 0x80000000
   1f8dc:	b	1f8f8 <__snprintf_chk@plt+0xe388>
   1f8e0:	add	r2, r9, r9, lsl #2
   1f8e4:	lsl	r3, r2, #1
   1f8e8:	uxtab	r0, r3, r0
   1f8ec:	sub	r9, r0, #48	; 0x30
   1f8f0:	cmp	r9, r2, lsl #1
   1f8f4:	mvnvs	r9, #-2147483648	; 0x80000000
   1f8f8:	ldrb	r0, [r1], #1
   1f8fc:	sub	r2, r0, #48	; 0x30
   1f900:	cmp	r2, #10
   1f904:	bcc	1f8b4 <__snprintf_chk@plt+0xe344>
   1f908:	sub	sl, r1, #1
   1f90c:	cmp	r0, #79	; 0x4f
   1f910:	str	ip, [sp, #84]	; 0x54
   1f914:	cmpne	r0, #69	; 0x45
   1f918:	bne	1f938 <__snprintf_chk@plt+0xe3c8>
   1f91c:	ldrb	r1, [sl, #1]!
   1f920:	cmp	r1, #122	; 0x7a
   1f924:	bls	1f948 <__snprintf_chk@plt+0xe3d8>
   1f928:	b	20544 <__snprintf_chk@plt+0xefd4>
   1f92c:	mov	ip, #0
   1f930:	add	lr, r5, lr
   1f934:	b	20c7c <__snprintf_chk@plt+0xf70c>
   1f938:	mov	r1, r0
   1f93c:	mov	r0, #0
   1f940:	cmp	r1, #122	; 0x7a
   1f944:	bhi	20544 <__snprintf_chk@plt+0xefd4>
   1f948:	movw	r4, #10798	; 0x2a2e
   1f94c:	add	r2, pc, #12
   1f950:	mov	r6, #0
   1f954:	mvn	r8, #0
   1f958:	movt	r4, #2
   1f95c:	ldr	pc, [r2, r1, lsl #2]
   1f960:	andeq	pc, r1, ip, asr ip	; <UNPREDICTABLE>
   1f964:	andeq	r0, r2, r4, asr #10
   1f968:	andeq	r0, r2, r4, asr #10
   1f96c:	andeq	r0, r2, r4, asr #10
   1f970:	andeq	r0, r2, r4, asr #10
   1f974:	andeq	r0, r2, r4, asr #10
   1f978:	andeq	r0, r2, r4, asr #10
   1f97c:	andeq	r0, r2, r4, asr #10
   1f980:	andeq	r0, r2, r4, asr #10
   1f984:	andeq	r0, r2, r4, asr #10
   1f988:	andeq	r0, r2, r4, asr #10
   1f98c:	andeq	r0, r2, r4, asr #10
   1f990:	andeq	r0, r2, r4, asr #10
   1f994:	andeq	r0, r2, r4, asr #10
   1f998:	andeq	r0, r2, r4, asr #10
   1f99c:	andeq	r0, r2, r4, asr #10
   1f9a0:	andeq	r0, r2, r4, asr #10
   1f9a4:	andeq	r0, r2, r4, asr #10
   1f9a8:	andeq	r0, r2, r4, asr #10
   1f9ac:	andeq	r0, r2, r4, asr #10
   1f9b0:	andeq	r0, r2, r4, asr #10
   1f9b4:	andeq	r0, r2, r4, asr #10
   1f9b8:	andeq	r0, r2, r4, asr #10
   1f9bc:	andeq	r0, r2, r4, asr #10
   1f9c0:	andeq	r0, r2, r4, asr #10
   1f9c4:	andeq	r0, r2, r4, asr #10
   1f9c8:	andeq	r0, r2, r4, asr #10
   1f9cc:	andeq	r0, r2, r4, asr #10
   1f9d0:	andeq	r0, r2, r4, asr #10
   1f9d4:	andeq	r0, r2, r4, asr #10
   1f9d8:	andeq	r0, r2, r4, asr #10
   1f9dc:	andeq	r0, r2, r4, asr #10
   1f9e0:	andeq	r0, r2, r4, asr #10
   1f9e4:	andeq	r0, r2, r4, asr #10
   1f9e8:	andeq	r0, r2, r4, asr #10
   1f9ec:	andeq	r0, r2, r4, asr #10
   1f9f0:	andeq	r0, r2, r4, asr #10
   1f9f4:	andeq	pc, r1, r8, ror #24
   1f9f8:	andeq	r0, r2, r4, asr #10
   1f9fc:	andeq	r0, r2, r4, asr #10
   1fa00:	andeq	r0, r2, r4, asr #10
   1fa04:	andeq	r0, r2, r4, asr #10
   1fa08:	andeq	r0, r2, r4, asr #10
   1fa0c:	andeq	r0, r2, r4, asr #10
   1fa10:	andeq	r0, r2, r4, asr #10
   1fa14:	andeq	r0, r2, r4, asr #10
   1fa18:	andeq	r0, r2, r4, asr #10
   1fa1c:	andeq	r0, r2, r4, asr #10
   1fa20:	andeq	r0, r2, r4, asr #10
   1fa24:	andeq	r0, r2, r4, asr #10
   1fa28:	andeq	r0, r2, r4, asr #10
   1fa2c:	andeq	r0, r2, r4, asr #10
   1fa30:	andeq	r0, r2, r4, asr #10
   1fa34:	andeq	r0, r2, r4, asr #10
   1fa38:	andeq	r0, r2, r4, asr #10
   1fa3c:	andeq	r0, r2, r4, asr #10
   1fa40:	andeq	r0, r2, r4, asr #10
   1fa44:	andeq	r0, r2, r4, asr #10
   1fa48:	ldrdeq	pc, [r1], -r4
   1fa4c:	andeq	r0, r2, r4, asr #10
   1fa50:	andeq	r0, r2, r4, asr #10
   1fa54:	andeq	r0, r2, r4, asr #10
   1fa58:	andeq	r0, r2, r4, asr #10
   1fa5c:	andeq	r0, r2, r4, asr #10
   1fa60:	andeq	r0, r2, r4, asr #10
   1fa64:	andeq	pc, r1, r8, asr #26
   1fa68:	andeq	pc, r1, r8, ror #26
   1fa6c:	andeq	pc, r1, r8, lsl #27
   1fa70:	muleq	r1, ip, sp
   1fa74:	andeq	r0, r2, r4, asr #10
   1fa78:			; <UNDEFINED> instruction: 0x0001fdb0
   1fa7c:	andeq	pc, r1, ip, asr #22
   1fa80:	ldrdeq	pc, [r1], -ip
   1fa84:	strdeq	pc, [r1], -r0
   1fa88:	andeq	r0, r2, r4, asr #10
   1fa8c:	andeq	r0, r2, r4, asr #10
   1fa90:	andeq	r0, r2, r4, asr #10
   1fa94:	andeq	pc, r1, r0, lsl #28
   1fa98:	andeq	pc, r1, r4, lsl lr	; <UNPREDICTABLE>
   1fa9c:	andeq	r0, r2, r4, asr #10
   1faa0:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   1faa4:	andeq	r0, r2, r4, asr #10
   1faa8:	andeq	pc, r1, r4, ror pc	; <UNPREDICTABLE>
   1faac:	andeq	pc, r1, r8, asr pc	; <UNPREDICTABLE>
   1fab0:	andeq	pc, r1, ip, ror #30
   1fab4:	andeq	r0, r2, r4, lsl r0
   1fab8:	andeq	pc, r1, ip, asr #22
   1fabc:	andeq	r0, r2, r0, asr #32
   1fac0:	andeq	r0, r2, ip, lsl #1
   1fac4:	andeq	r0, r2, r0, lsr #1
   1fac8:	ldrdeq	r0, [r2], -ip
   1facc:	andeq	r0, r2, r4, asr #10
   1fad0:	andeq	r0, r2, r4, asr #10
   1fad4:	andeq	r0, r2, r4, asr #10
   1fad8:	andeq	r0, r2, r4, asr #10
   1fadc:	andeq	r0, r2, r4, asr #10
   1fae0:	andeq	r0, r2, r4, asr #10
   1fae4:	andeq	r0, r2, ip, asr #2
   1fae8:	andeq	pc, r1, r0, asr #24
   1faec:	andeq	r0, r2, ip, ror #2
   1faf0:	andeq	r0, r2, r0, lsl #3
   1faf4:	muleq	r2, r4, r1
   1faf8:	andeq	r0, r2, r4, asr #10
   1fafc:	andeq	pc, r1, ip, asr #22
   1fb00:	andeq	pc, r1, r0, asr #24
   1fb04:	andeq	r0, r2, r4, asr #10
   1fb08:	andeq	r0, r2, r4, lsr #3
   1fb0c:			; <UNDEFINED> instruction: 0x000201bc
   1fb10:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1fb14:	andeq	r0, r2, r8, lsl r3
   1fb18:	andeq	r0, r2, r8, asr #6
   1fb1c:	andeq	r0, r2, r4, asr #10
   1fb20:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   1fb24:	andeq	r0, r2, r4, lsr #7
   1fb28:	andeq	r0, r2, r4, asr #20
   1fb2c:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1fb30:	muleq	r2, r4, r4
   1fb34:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1fb38:	andeq	r0, r2, r4, asr #10
   1fb3c:	andeq	r0, r2, r4, lsr #10
   1fb40:	andeq	r0, r2, ip, lsr r5
   1fb44:	andeq	r0, r2, r8, ror #12
   1fb48:	strdeq	pc, [r1], -r8
   1fb4c:	cmp	r0, #69	; 0x45
   1fb50:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fb54:	ldr	r2, [sp, #72]	; 0x48
   1fb58:	str	lr, [sp, #76]	; 0x4c
   1fb5c:	movw	r6, #9363	; 0x2493
   1fb60:	movt	r6, #37449	; 0x9249
   1fb64:	add	lr, r2, #20
   1fb68:	movw	r2, #382	; 0x17e
   1fb6c:	ldm	lr, {r3, r8, lr}
   1fb70:	add	r2, lr, r2
   1fb74:	cmp	r3, #0
   1fb78:	str	r3, [sp, #80]	; 0x50
   1fb7c:	sub	r2, r2, r8
   1fb80:	smmla	r4, r2, r6, r2
   1fb84:	asr	r7, r4, #2
   1fb88:	add	r4, r7, r4, lsr #31
   1fb8c:	rsb	r4, r4, r4, lsl #3
   1fb90:	sub	r2, r4, r2
   1fb94:	add	r2, lr, r2
   1fb98:	add	r4, r2, #3
   1fb9c:	mvn	r2, #99	; 0x63
   1fba0:	movwlt	r2, #300	; 0x12c
   1fba4:	cmn	r4, #1
   1fba8:	add	r2, r2, r3
   1fbac:	ble	207c8 <__snprintf_chk@plt+0xf258>
   1fbb0:	movw	r7, #365	; 0x16d
   1fbb4:	tst	r2, #3
   1fbb8:	bne	1fbfc <__snprintf_chk@plt+0xe68c>
   1fbbc:	movw	r7, #34079	; 0x851f
   1fbc0:	mov	ip, #100	; 0x64
   1fbc4:	movt	r7, #20971	; 0x51eb
   1fbc8:	smmul	r7, r2, r7
   1fbcc:	asr	r3, r7, #5
   1fbd0:	add	r3, r3, r7, lsr #31
   1fbd4:	mls	ip, r3, ip, r2
   1fbd8:	asr	r3, r7, #7
   1fbdc:	add	r3, r3, r7, lsr #31
   1fbe0:	mov	r7, #400	; 0x190
   1fbe4:	mls	r2, r3, r7, r2
   1fbe8:	movw	r7, #365	; 0x16d
   1fbec:	cmp	r2, #0
   1fbf0:	movweq	r7, #366	; 0x16e
   1fbf4:	cmp	ip, #0
   1fbf8:	movwne	r7, #366	; 0x16e
   1fbfc:	movw	r3, #382	; 0x17e
   1fc00:	add	r2, r8, r7
   1fc04:	mov	r7, r6
   1fc08:	add	r3, lr, r3
   1fc0c:	sub	r2, r3, r2
   1fc10:	smmla	r2, r2, r6, r2
   1fc14:	asr	r3, r2, #2
   1fc18:	add	r2, r3, r2, lsr #31
   1fc1c:	movw	r3, #379	; 0x17b
   1fc20:	rsb	r2, r2, r2, lsl #3
   1fc24:	add	r2, r2, r8
   1fc28:	sub	r2, r2, r3
   1fc2c:	mov	r3, #1
   1fc30:	cmn	r2, #1
   1fc34:	eor	r3, r3, r2, lsr #31
   1fc38:	movgt	r4, r2
   1fc3c:	b	20848 <__snprintf_chk@plt+0xf2d8>
   1fc40:	ldr	r2, [sp, #92]	; 0x5c
   1fc44:	mov	r6, #0
   1fc48:	cmp	r0, #69	; 0x45
   1fc4c:	orr	r2, r7, r2
   1fc50:	str	r2, [sp, #92]	; 0x5c
   1fc54:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fc58:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   1fc5c:	ldr	ip, [sp, #84]	; 0x54
   1fc60:	sub	r8, sl, #1
   1fc64:	b	2054c <__snprintf_chk@plt+0xefdc>
   1fc68:	ldr	r0, [sp, #80]	; 0x50
   1fc6c:	ldr	ip, [sp, #84]	; 0x54
   1fc70:	sub	r8, sl, #1
   1fc74:	cmp	r8, r0
   1fc78:	bne	2054c <__snprintf_chk@plt+0xefdc>
   1fc7c:	ldr	r1, [sp, #88]	; 0x58
   1fc80:	subs	r0, r5, #45	; 0x2d
   1fc84:	bicne	r0, r9, r9, asr #31
   1fc88:	cmp	r0, #1
   1fc8c:	mov	r6, r0
   1fc90:	movls	r6, #1
   1fc94:	sub	r1, r1, lr
   1fc98:	cmp	r6, r1
   1fc9c:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   1fca0:	cmp	ip, #0
   1fca4:	beq	2071c <__snprintf_chk@plt+0xf1ac>
   1fca8:	mov	r1, #37	; 0x25
   1fcac:	cmp	r0, #2
   1fcb0:	bcc	1f774 <__snprintf_chk@plt+0xe204>
   1fcb4:	uxtb	r1, r5
   1fcb8:	sub	r4, r0, #1
   1fcbc:	cmp	r1, #48	; 0x30
   1fcc0:	cmpne	r1, #43	; 0x2b
   1fcc4:	bne	1f74c <__snprintf_chk@plt+0xe1dc>
   1fcc8:	mov	r0, ip
   1fccc:	mov	r1, #48	; 0x30
   1fcd0:	b	1f754 <__snprintf_chk@plt+0xe1e4>
   1fcd4:	mov	r6, #1
   1fcd8:	b	1fce0 <__snprintf_chk@plt+0xe770>
   1fcdc:	add	r6, r6, #1
   1fce0:	ldrb	r2, [sl, r6]
   1fce4:	cmp	r2, #58	; 0x3a
   1fce8:	beq	1fcdc <__snprintf_chk@plt+0xe76c>
   1fcec:	cmp	r2, #122	; 0x7a
   1fcf0:	bne	20544 <__snprintf_chk@plt+0xefd4>
   1fcf4:	add	sl, sl, r6
   1fcf8:	ldr	r3, [sp, #72]	; 0x48
   1fcfc:	ldr	r2, [r3, #32]
   1fd00:	cmp	r2, #0
   1fd04:	blt	20af0 <__snprintf_chk@plt+0xf580>
   1fd08:	str	lr, [sp, #76]	; 0x4c
   1fd0c:	ldr	lr, [r3, #36]	; 0x24
   1fd10:	cmp	lr, #0
   1fd14:	blt	209b0 <__snprintf_chk@plt+0xf440>
   1fd18:	ldr	ip, [sp, #84]	; 0x54
   1fd1c:	mov	r2, #0
   1fd20:	bne	209b8 <__snprintf_chk@plt+0xf448>
   1fd24:	ldr	r2, [sp, #36]	; 0x24
   1fd28:	ldrb	r2, [r2]
   1fd2c:	sub	r2, r2, #45	; 0x2d
   1fd30:	clz	r2, r2
   1fd34:	lsr	r2, r2, #5
   1fd38:	cmp	r6, #3
   1fd3c:	bls	209c0 <__snprintf_chk@plt+0xf450>
   1fd40:	ldr	lr, [sp, #76]	; 0x4c
   1fd44:	b	20548 <__snprintf_chk@plt+0xefd8>
   1fd48:	cmp	r0, #0
   1fd4c:	bne	20544 <__snprintf_chk@plt+0xefd4>
   1fd50:	ldr	r1, [sp, #92]	; 0x5c
   1fd54:	mov	r6, #0
   1fd58:	orr	r1, r7, r1
   1fd5c:	str	r1, [sp, #92]	; 0x5c
   1fd60:	mov	r1, #65	; 0x41
   1fd64:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   1fd68:	cmp	r0, #69	; 0x45
   1fd6c:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fd70:	ldr	r1, [sp, #92]	; 0x5c
   1fd74:	mov	r6, #0
   1fd78:	orr	r1, r7, r1
   1fd7c:	str	r1, [sp, #92]	; 0x5c
   1fd80:	mov	r1, #66	; 0x42
   1fd84:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   1fd88:	cmp	r0, #69	; 0x45
   1fd8c:	bne	208ac <__snprintf_chk@plt+0xf33c>
   1fd90:	mov	r6, #0
   1fd94:	mov	r1, #67	; 0x43
   1fd98:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   1fd9c:	cmp	r0, #0
   1fda0:	bne	20544 <__snprintf_chk@plt+0xefd4>
   1fda4:	movw	r4, #10780	; 0x2a1c
   1fda8:	movt	r4, #2
   1fdac:	b	1ff74 <__snprintf_chk@plt+0xea04>
   1fdb0:	cmp	r0, #0
   1fdb4:	bne	20544 <__snprintf_chk@plt+0xefd4>
   1fdb8:	movw	r4, #10789	; 0x2a25
   1fdbc:	cmp	r5, #0
   1fdc0:	movt	r4, #2
   1fdc4:	bne	1f464 <__snprintf_chk@plt+0xdef4>
   1fdc8:	cmp	r9, #0
   1fdcc:	bge	1f464 <__snprintf_chk@plt+0xdef4>
   1fdd0:	mov	r5, #43	; 0x2b
   1fdd4:	mov	r8, #4
   1fdd8:	b	1ff74 <__snprintf_chk@plt+0xea04>
   1fddc:	cmp	r0, #69	; 0x45
   1fde0:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fde4:	ldr	r2, [sp, #48]	; 0x30
   1fde8:	ldr	r3, [r2]
   1fdec:	b	201e4 <__snprintf_chk@plt+0xec74>
   1fdf0:	cmp	r0, #69	; 0x45
   1fdf4:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fdf8:	ldr	r3, [sp, #44]	; 0x2c
   1fdfc:	b	201e4 <__snprintf_chk@plt+0xec74>
   1fe00:	cmp	r0, #69	; 0x45
   1fe04:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fe08:	ldr	r2, [sp, #72]	; 0x48
   1fe0c:	ldr	r3, [r2, #4]
   1fe10:	b	201e4 <__snprintf_chk@plt+0xec74>
   1fe14:	cmp	r0, #69	; 0x45
   1fe18:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1fe1c:	ldr	r0, [fp, #24]
   1fe20:	cmp	r9, #1
   1fe24:	mov	r4, #9
   1fe28:	mov	r7, #8
   1fe2c:	movwlt	r9, #9
   1fe30:	cmp	r9, r4
   1fe34:	bge	1fe5c <__snprintf_chk@plt+0xe8ec>
   1fe38:	movw	r1, #26215	; 0x6667
   1fe3c:	sub	r7, r7, #1
   1fe40:	sub	r4, r4, #1
   1fe44:	movt	r1, #26214	; 0x6666
   1fe48:	smmul	r0, r0, r1
   1fe4c:	asr	r1, r0, #2
   1fe50:	add	r0, r1, r0, lsr #31
   1fe54:	cmp	r9, r4
   1fe58:	blt	1fe38 <__snprintf_chk@plt+0xe8c8>
   1fe5c:	movw	r1, #26215	; 0x6667
   1fe60:	cmp	r4, #2
   1fe64:	movt	r1, #26214	; 0x6666
   1fe68:	blt	1fe88 <__snprintf_chk@plt+0xe918>
   1fe6c:	smmul	r2, r0, r1
   1fe70:	asr	r3, r2, #2
   1fe74:	add	r2, r3, r2, lsr #31
   1fe78:	add	r2, r2, r2, lsl #2
   1fe7c:	sub	r2, r0, r2, lsl #1
   1fe80:	cmp	r2, #0
   1fe84:	beq	1fe38 <__snprintf_chk@plt+0xe8c8>
   1fe88:	cmp	r4, #1
   1fe8c:	mov	r2, r7
   1fe90:	sub	ip, fp, #48	; 0x30
   1fe94:	blt	1fecc <__snprintf_chk@plt+0xe95c>
   1fe98:	smmul	r3, r0, r1
   1fe9c:	asr	r6, r3, #2
   1fea0:	add	r3, r6, r3, lsr #31
   1fea4:	add	r6, r3, r3, lsl #2
   1fea8:	sub	r0, r0, r6, lsl #1
   1feac:	add	r0, r0, #48	; 0x30
   1feb0:	strb	r0, [ip, r2]
   1feb4:	sub	r0, r2, #1
   1feb8:	add	r2, r2, #1
   1febc:	cmp	r2, #1
   1fec0:	mov	r2, r0
   1fec4:	mov	r0, r3
   1fec8:	bgt	1fe98 <__snprintf_chk@plt+0xe928>
   1fecc:	ldr	r0, [sp, #88]	; 0x58
   1fed0:	cmp	r5, #0
   1fed4:	movweq	r5, #48	; 0x30
   1fed8:	sub	r8, r0, lr
   1fedc:	cmp	r4, r8
   1fee0:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   1fee4:	ldr	r6, [sp, #84]	; 0x54
   1fee8:	mov	ip, #0
   1feec:	cmp	r6, #0
   1fef0:	beq	1f544 <__snprintf_chk@plt+0xdfd4>
   1fef4:	ldr	r0, [sp, #92]	; 0x5c
   1fef8:	tst	r0, #1
   1fefc:	beq	1f528 <__snprintf_chk@plt+0xdfb8>
   1ff00:	cmp	r4, #0
   1ff04:	beq	1f540 <__snprintf_chk@plt+0xdfd0>
   1ff08:	str	lr, [sp, #76]	; 0x4c
   1ff0c:	bl	113e4 <__ctype_toupper_loc@plt>
   1ff10:	ldr	lr, [sp, #76]	; 0x4c
   1ff14:	sub	r3, fp, #48	; 0x30
   1ff18:	ldrb	r1, [r3, r7]
   1ff1c:	ldr	r2, [r0]
   1ff20:	ldr	r1, [r2, r1, lsl #2]
   1ff24:	strb	r1, [r6, r7]
   1ff28:	sub	r7, r7, #1
   1ff2c:	cmn	r7, #1
   1ff30:	bne	1ff18 <__snprintf_chk@plt+0xe9a8>
   1ff34:	b	1f540 <__snprintf_chk@plt+0xdfd0>
   1ff38:	mov	r6, #1
   1ff3c:	ldr	r2, [sp, #92]	; 0x5c
   1ff40:	eor	r1, r7, #1
   1ff44:	orr	r6, r7, r6
   1ff48:	and	r2, r2, r1
   1ff4c:	mov	r1, #112	; 0x70
   1ff50:	str	r2, [sp, #92]	; 0x5c
   1ff54:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   1ff58:	cmp	r0, #69	; 0x45
   1ff5c:	beq	20544 <__snprintf_chk@plt+0xefd4>
   1ff60:	ldr	r2, [sp, #72]	; 0x48
   1ff64:	ldr	r3, [r2]
   1ff68:	b	201e4 <__snprintf_chk@plt+0xec74>
   1ff6c:	movw	r4, #17104	; 0x42d0
   1ff70:	movt	r4, #2
   1ff74:	ldr	r0, [sp, #92]	; 0x5c
   1ff78:	mvn	r1, #0
   1ff7c:	mov	r2, r4
   1ff80:	and	r0, r0, #1
   1ff84:	str	r0, [sp, #92]	; 0x5c
   1ff88:	stm	sp, {r0, r5, r8}
   1ff8c:	ldr	r0, [fp, #20]
   1ff90:	str	lr, [sp, #76]	; 0x4c
   1ff94:	ldr	r3, [sp, #72]	; 0x48
   1ff98:	str	r0, [sp, #12]
   1ff9c:	ldr	r0, [fp, #24]
   1ffa0:	str	r0, [sp, #16]
   1ffa4:	mov	r0, #0
   1ffa8:	bl	1f370 <__snprintf_chk@plt+0xde00>
   1ffac:	mov	r7, r0
   1ffb0:	subs	r0, r5, #45	; 0x2d
   1ffb4:	ldr	lr, [sp, #76]	; 0x4c
   1ffb8:	ldr	r1, [sp, #88]	; 0x58
   1ffbc:	movne	r0, r9
   1ffc0:	cmp	r9, #0
   1ffc4:	mov	r6, r7
   1ffc8:	movwlt	r0, #0
   1ffcc:	cmp	r0, r7
   1ffd0:	movhi	r6, r0
   1ffd4:	sub	r9, r1, lr
   1ffd8:	cmp	r6, r9
   1ffdc:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   1ffe0:	ldr	ip, [sp, #84]	; 0x54
   1ffe4:	cmp	ip, #0
   1ffe8:	beq	2071c <__snprintf_chk@plt+0xf1ac>
   1ffec:	cmp	r0, r7
   1fff0:	bls	2067c <__snprintf_chk@plt+0xf10c>
   1fff4:	cmp	r5, #48	; 0x30
   1fff8:	sub	r2, r0, r7
   1fffc:	cmpne	r5, #43	; 0x2b
   20000:	str	r2, [sp, #80]	; 0x50
   20004:	bne	20c14 <__snprintf_chk@plt+0xf6a4>
   20008:	mov	r0, ip
   2000c:	mov	r1, #48	; 0x30
   20010:	b	20c1c <__snprintf_chk@plt+0xf6ac>
   20014:	cmp	r0, #69	; 0x45
   20018:	beq	20544 <__snprintf_chk@plt+0xefd4>
   2001c:	ldr	r3, [sp, #72]	; 0x48
   20020:	ldr	r2, [r3, #24]
   20024:	ldr	r3, [r3, #28]
   20028:	add	r3, r3, #7
   2002c:	sub	r2, r3, r2
   20030:	movw	r3, #9363	; 0x2493
   20034:	movt	r3, #37449	; 0x9249
   20038:	smmla	r2, r2, r3, r2
   2003c:	b	20080 <__snprintf_chk@plt+0xeb10>
   20040:	cmp	r0, #69	; 0x45
   20044:	beq	20544 <__snprintf_chk@plt+0xefd4>
   20048:	ldr	r3, [sp, #72]	; 0x48
   2004c:	movw	r7, #9363	; 0x2493
   20050:	movt	r7, #37449	; 0x9249
   20054:	ldr	r2, [r3, #24]
   20058:	ldr	r3, [r3, #28]
   2005c:	add	r2, r2, #6
   20060:	smmla	r6, r2, r7, r2
   20064:	asr	r4, r6, #2
   20068:	add	r6, r4, r6, lsr #31
   2006c:	rsb	r6, r6, r6, lsl #3
   20070:	sub	r2, r6, r2
   20074:	add	r2, r3, r2
   20078:	add	r2, r2, #7
   2007c:	smmla	r2, r2, r7, r2
   20080:	asr	r3, r2, #2
   20084:	add	r3, r3, r2, lsr #31
   20088:	b	201e4 <__snprintf_chk@plt+0xec74>
   2008c:	cmp	r0, #79	; 0x4f
   20090:	beq	20544 <__snprintf_chk@plt+0xefd4>
   20094:	mov	r6, #0
   20098:	mov	r1, #88	; 0x58
   2009c:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   200a0:	cmp	r0, #69	; 0x45
   200a4:	beq	20a3c <__snprintf_chk@plt+0xf4cc>
   200a8:	cmp	r0, #79	; 0x4f
   200ac:	beq	20544 <__snprintf_chk@plt+0xefd4>
   200b0:	ldr	r2, [sp, #72]	; 0x48
   200b4:	movw	r7, #63636	; 0xf894
   200b8:	movt	r7, #65535	; 0xffff
   200bc:	ldr	r3, [r2, #20]
   200c0:	mov	r2, #0
   200c4:	cmp	r3, r7
   200c8:	movw	r7, #1900	; 0x76c
   200cc:	add	r3, r3, r7
   200d0:	movwlt	r2, #1
   200d4:	mov	r7, #4
   200d8:	b	208fc <__snprintf_chk@plt+0xf38c>
   200dc:	ldr	r0, [sp, #36]	; 0x24
   200e0:	ldr	r8, [sp, #92]	; 0x5c
   200e4:	subs	r6, r5, #45	; 0x2d
   200e8:	str	lr, [sp, #76]	; 0x4c
   200ec:	bicne	r6, r9, r9, asr #31
   200f0:	bl	11420 <strlen@plt>
   200f4:	ldr	lr, [sp, #76]	; 0x4c
   200f8:	mov	r9, r0
   200fc:	cmp	r6, r0
   20100:	mov	r4, r0
   20104:	ldr	r0, [sp, #88]	; 0x58
   20108:	movhi	r4, r6
   2010c:	sub	r0, r0, lr
   20110:	cmp	r4, r0
   20114:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   20118:	ldr	r0, [sp, #84]	; 0x54
   2011c:	cmp	r0, #0
   20120:	beq	209a8 <__snprintf_chk@plt+0xf438>
   20124:	cmp	r6, r9
   20128:	mov	ip, r0
   2012c:	bls	1f5a4 <__snprintf_chk@plt+0xe034>
   20130:	uxtb	r1, r5
   20134:	sub	r2, r6, r9
   20138:	cmp	r1, #48	; 0x30
   2013c:	cmpne	r1, #43	; 0x2b
   20140:	bne	1f58c <__snprintf_chk@plt+0xe01c>
   20144:	mov	r1, #48	; 0x30
   20148:	b	1f590 <__snprintf_chk@plt+0xe020>
   2014c:	cmp	r0, #0
   20150:	bne	20544 <__snprintf_chk@plt+0xefd4>
   20154:	ldr	r1, [sp, #92]	; 0x5c
   20158:	mov	r6, #0
   2015c:	orr	r1, r7, r1
   20160:	str	r1, [sp, #92]	; 0x5c
   20164:	mov	r1, #97	; 0x61
   20168:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   2016c:	cmp	r0, #79	; 0x4f
   20170:	beq	20544 <__snprintf_chk@plt+0xefd4>
   20174:	mov	r6, #0
   20178:	mov	r1, #99	; 0x63
   2017c:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   20180:	cmp	r0, #69	; 0x45
   20184:	beq	20544 <__snprintf_chk@plt+0xefd4>
   20188:	ldr	r2, [sp, #40]	; 0x28
   2018c:	ldr	r3, [r2]
   20190:	b	201e4 <__snprintf_chk@plt+0xec74>
   20194:	ldr	r2, [sp, #40]	; 0x28
   20198:	cmp	r0, #69	; 0x45
   2019c:	bne	201c8 <__snprintf_chk@plt+0xec58>
   201a0:	b	20544 <__snprintf_chk@plt+0xefd4>
   201a4:	cmp	r0, #69	; 0x45
   201a8:	beq	20544 <__snprintf_chk@plt+0xefd4>
   201ac:	ldr	r2, [sp, #72]	; 0x48
   201b0:	mov	r7, #3
   201b4:	ldr	r3, [r2, #28]
   201b8:	b	2032c <__snprintf_chk@plt+0xedbc>
   201bc:	ldr	r2, [sp, #48]	; 0x30
   201c0:	cmp	r0, #69	; 0x45
   201c4:	beq	20544 <__snprintf_chk@plt+0xefd4>
   201c8:	ldr	r3, [r2]
   201cc:	b	201dc <__snprintf_chk@plt+0xec6c>
   201d0:	ldr	r3, [sp, #44]	; 0x2c
   201d4:	cmp	r0, #69	; 0x45
   201d8:	beq	20544 <__snprintf_chk@plt+0xefd4>
   201dc:	cmp	r5, #0
   201e0:	movweq	r5, #95	; 0x5f
   201e4:	mov	r2, #2
   201e8:	str	r2, [sp, #80]	; 0x50
   201ec:	ldr	ip, [sp, #84]	; 0x54
   201f0:	lsr	r2, r3, #31
   201f4:	cmp	r2, #0
   201f8:	mov	r7, #0
   201fc:	mov	r4, #0
   20200:	movwne	r2, #1
   20204:	cmp	r0, #79	; 0x4f
   20208:	moveq	r6, #0
   2020c:	cmpeq	r2, #0
   20210:	beq	20a44 <__snprintf_chk@plt+0xf4d4>
   20214:	ldr	r8, [sp, #64]	; 0x40
   20218:	cmp	r2, #0
   2021c:	rsbne	r3, r3, #0
   20220:	tst	r7, #1
   20224:	asr	r7, r7, #1
   20228:	movne	r0, #58	; 0x3a
   2022c:	strbne	r0, [r8, #-1]!
   20230:	movw	r0, #52429	; 0xcccd
   20234:	cmp	r3, #9
   20238:	movt	r0, #52428	; 0xcccc
   2023c:	umull	r0, r1, r3, r0
   20240:	lsr	r0, r1, #3
   20244:	add	r1, r0, r0, lsl #2
   20248:	sub	r1, r3, r1, lsl #1
   2024c:	mov	r3, r0
   20250:	orr	r1, r1, #48	; 0x30
   20254:	strb	r1, [r8, #-1]!
   20258:	bhi	20220 <__snprintf_chk@plt+0xecb0>
   2025c:	cmp	r7, #0
   20260:	mov	r3, r0
   20264:	bne	20220 <__snprintf_chk@plt+0xecb0>
   20268:	ldr	r3, [sp, #80]	; 0x50
   2026c:	cmp	r9, #0
   20270:	movge	r3, r9
   20274:	cmp	r4, #0
   20278:	movwne	r4, #43	; 0x2b
   2027c:	cmp	r5, #0
   20280:	movweq	r5, #48	; 0x30
   20284:	ldr	r1, [sp, #64]	; 0x40
   20288:	cmp	r2, #0
   2028c:	mov	r0, r3
   20290:	movwne	r4, #45	; 0x2d
   20294:	cmp	r4, #0
   20298:	subne	r0, r0, #1
   2029c:	sub	r9, r1, r8
   202a0:	sub	r6, r0, r9
   202a4:	mov	r0, r4
   202a8:	cmp	r6, #1
   202ac:	movwlt	r6, #0
   202b0:	subs	r4, r5, #45	; 0x2d
   202b4:	moveq	r6, r4
   202b8:	cmp	r0, #0
   202bc:	beq	20308 <__snprintf_chk@plt+0xed98>
   202c0:	mov	r7, r0
   202c4:	cmp	r5, #95	; 0x5f
   202c8:	bne	20310 <__snprintf_chk@plt+0xeda0>
   202cc:	cmp	ip, #0
   202d0:	beq	20688 <__snprintf_chk@plt+0xf118>
   202d4:	mov	r0, ip
   202d8:	mov	r1, #32
   202dc:	mov	r2, r6
   202e0:	str	sl, [sp, #80]	; 0x50
   202e4:	str	lr, [sp, #76]	; 0x4c
   202e8:	mov	sl, r3
   202ec:	bl	11474 <memset@plt>
   202f0:	ldr	ip, [sp, #84]	; 0x54
   202f4:	mov	r3, sl
   202f8:	ldr	lr, [sp, #76]	; 0x4c
   202fc:	ldr	sl, [sp, #80]	; 0x50
   20300:	add	ip, ip, r6
   20304:	b	2068c <__snprintf_chk@plt+0xf11c>
   20308:	ldr	r1, [sp, #92]	; 0x5c
   2030c:	b	206bc <__snprintf_chk@plt+0xf14c>
   20310:	ldr	r1, [sp, #92]	; 0x5c
   20314:	b	20698 <__snprintf_chk@plt+0xf128>
   20318:	cmp	r0, #69	; 0x45
   2031c:	beq	20544 <__snprintf_chk@plt+0xefd4>
   20320:	ldr	r2, [sp, #72]	; 0x48
   20324:	mov	r7, #2
   20328:	ldr	r3, [r2, #16]
   2032c:	mov	r2, #0
   20330:	cmn	r3, #1
   20334:	add	r3, r3, #1
   20338:	movwlt	r2, #1
   2033c:	ldr	ip, [sp, #84]	; 0x54
   20340:	str	r7, [sp, #80]	; 0x50
   20344:	b	201f4 <__snprintf_chk@plt+0xec84>
   20348:	ldr	r1, [sp, #88]	; 0x58
   2034c:	subs	r0, r5, #45	; 0x2d
   20350:	bicne	r0, r9, r9, asr #31
   20354:	cmp	r0, #1
   20358:	mov	r6, r0
   2035c:	movls	r6, #1
   20360:	sub	r1, r1, lr
   20364:	cmp	r6, r1
   20368:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   2036c:	ldr	ip, [sp, #84]	; 0x54
   20370:	mov	r4, #-2147483648	; 0x80000000
   20374:	cmp	ip, #0
   20378:	beq	20724 <__snprintf_chk@plt+0xf1b4>
   2037c:	cmp	r0, #2
   20380:	bcc	1f6a8 <__snprintf_chk@plt+0xe138>
   20384:	uxtb	r1, r5
   20388:	sub	r4, r0, #1
   2038c:	cmp	r1, #48	; 0x30
   20390:	cmpne	r1, #43	; 0x2b
   20394:	bne	1f680 <__snprintf_chk@plt+0xe110>
   20398:	mov	r0, ip
   2039c:	mov	r1, #48	; 0x30
   203a0:	b	1f688 <__snprintf_chk@plt+0xe118>
   203a4:	ldr	r2, [sp, #72]	; 0x48
   203a8:	ldr	ip, [sp, #84]	; 0x54
   203ac:	mov	r3, #11
   203b0:	mov	r7, #1
   203b4:	ldr	r2, [r2, #16]
   203b8:	mul	r2, r2, r3
   203bc:	mov	r3, #1
   203c0:	str	r3, [sp, #80]	; 0x50
   203c4:	add	r3, r7, r2, asr #5
   203c8:	mov	r2, #0
   203cc:	b	201f4 <__snprintf_chk@plt+0xec84>
   203d0:	ldr	r2, [sp, #72]	; 0x48
   203d4:	mov	r0, #28
   203d8:	add	r1, sp, #96	; 0x60
   203dc:	str	lr, [sp, #76]	; 0x4c
   203e0:	mov	r4, r1
   203e4:	mov	r3, r2
   203e8:	add	r2, r2, #16
   203ec:	vld1.32	{d16-d17}, [r3], r0
   203f0:	vld1.32	{d18-d19}, [r2]
   203f4:	add	r2, r1, #16
   203f8:	vld1.32	{d20-d21}, [r3]
   203fc:	vst1.64	{d16-d17}, [r4], r0
   20400:	mvn	r0, #0
   20404:	vst1.64	{d18-d19}, [r2]
   20408:	vst1.32	{d20-d21}, [r4]
   2040c:	str	r0, [r4]
   20410:	ldr	r0, [fp, #20]
   20414:	bl	1e358 <__snprintf_chk@plt+0xcde8>
   20418:	ldr	r1, [r4]
   2041c:	cmp	r1, #0
   20420:	blt	20ccc <__snprintf_chk@plt+0xf75c>
   20424:	ldr	r1, [sp, #24]
   20428:	lsr	r2, r0, #31
   2042c:	mov	r3, r0
   20430:	movw	r7, #26215	; 0x6667
   20434:	cmp	r0, #0
   20438:	movt	r7, #26214	; 0x6666
   2043c:	smmul	r7, r3, r7
   20440:	asr	r6, r7, #2
   20444:	add	r7, r6, r7, lsr #31
   20448:	add	r6, r7, r7, lsl #2
   2044c:	sub	r6, r3, r6, lsl #1
   20450:	add	r3, r3, #9
   20454:	rsblt	r6, r6, #0
   20458:	cmp	r3, #18
   2045c:	mov	r3, r7
   20460:	add	r6, r6, #48	; 0x30
   20464:	strb	r6, [r1], #-1
   20468:	bhi	20430 <__snprintf_chk@plt+0xeec0>
   2046c:	ldr	lr, [sp, #76]	; 0x4c
   20470:	ldr	ip, [sp, #84]	; 0x54
   20474:	cmp	r9, #0
   20478:	add	r8, r1, #1
   2047c:	mov	r4, #0
   20480:	movwlt	r9, #1
   20484:	cmp	r5, #0
   20488:	movweq	r5, #48	; 0x30
   2048c:	mov	r3, r9
   20490:	b	20284 <__snprintf_chk@plt+0xed14>
   20494:	ldr	r1, [sp, #88]	; 0x58
   20498:	subs	r0, r5, #45	; 0x2d
   2049c:	bicne	r0, r9, r9, asr #31
   204a0:	cmp	r0, #1
   204a4:	mov	r6, r0
   204a8:	movls	r6, #1
   204ac:	sub	r1, r1, lr
   204b0:	cmp	r6, r1
   204b4:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   204b8:	ldr	ip, [sp, #84]	; 0x54
   204bc:	mov	r4, #-2147483648	; 0x80000000
   204c0:	cmp	ip, #0
   204c4:	beq	20724 <__snprintf_chk@plt+0xf1b4>
   204c8:	cmp	r0, #2
   204cc:	bcc	1f6d8 <__snprintf_chk@plt+0xe168>
   204d0:	uxtb	r1, r5
   204d4:	sub	r4, r0, #1
   204d8:	cmp	r1, #48	; 0x30
   204dc:	cmpne	r1, #43	; 0x2b
   204e0:	bne	1f6b0 <__snprintf_chk@plt+0xe140>
   204e4:	mov	r0, ip
   204e8:	mov	r1, #48	; 0x30
   204ec:	b	1f6b8 <__snprintf_chk@plt+0xe148>
   204f0:	ldr	r2, [sp, #72]	; 0x48
   204f4:	movw	r3, #9363	; 0x2493
   204f8:	movt	r3, #37449	; 0x9249
   204fc:	ldr	r2, [r2, #24]
   20500:	add	r2, r2, #6
   20504:	smmla	r3, r2, r3, r2
   20508:	asr	r7, r3, #2
   2050c:	add	r3, r7, r3, lsr #31
   20510:	rsb	r3, r3, r3, lsl #3
   20514:	sub	r2, r2, r3
   20518:	add	r3, r2, #1
   2051c:	mov	r2, #1
   20520:	b	201e8 <__snprintf_chk@plt+0xec78>
   20524:	cmp	r0, #69	; 0x45
   20528:	beq	20544 <__snprintf_chk@plt+0xefd4>
   2052c:	ldr	r2, [sp, #72]	; 0x48
   20530:	ldr	r3, [r2, #24]
   20534:	mov	r2, #1
   20538:	b	201e8 <__snprintf_chk@plt+0xec78>
   2053c:	cmp	r0, #79	; 0x4f
   20540:	bne	20908 <__snprintf_chk@plt+0xf398>
   20544:	ldr	ip, [sp, #84]	; 0x54
   20548:	mov	r8, sl
   2054c:	ldr	r1, [sp, #80]	; 0x50
   20550:	subs	r7, r5, #45	; 0x2d
   20554:	bicne	r7, r9, r9, asr #31
   20558:	sub	r0, r8, r1
   2055c:	add	r6, r0, #1
   20560:	ldr	r0, [sp, #88]	; 0x58
   20564:	cmp	r7, r6
   20568:	mov	r4, r6
   2056c:	movhi	r4, r7
   20570:	sub	r0, r0, lr
   20574:	cmp	r4, r0
   20578:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   2057c:	cmp	ip, #0
   20580:	beq	205b4 <__snprintf_chk@plt+0xf044>
   20584:	cmp	r7, r6
   20588:	mov	r9, ip
   2058c:	bls	205e0 <__snprintf_chk@plt+0xf070>
   20590:	uxtb	r0, r5
   20594:	mov	sl, lr
   20598:	sub	r9, r7, r6
   2059c:	cmp	r0, #48	; 0x30
   205a0:	cmpne	r0, #43	; 0x2b
   205a4:	bne	205bc <__snprintf_chk@plt+0xf04c>
   205a8:	mov	r0, ip
   205ac:	mov	r1, #48	; 0x30
   205b0:	b	205c4 <__snprintf_chk@plt+0xf054>
   205b4:	mov	ip, #0
   205b8:	b	20658 <__snprintf_chk@plt+0xf0e8>
   205bc:	mov	r0, ip
   205c0:	mov	r1, #32
   205c4:	mov	r2, r9
   205c8:	mov	r5, ip
   205cc:	bl	11474 <memset@plt>
   205d0:	ldr	r1, [sp, #80]	; 0x50
   205d4:	add	r9, r5, r9
   205d8:	mov	lr, sl
   205dc:	mov	ip, r5
   205e0:	ldr	r0, [sp, #92]	; 0x5c
   205e4:	tst	r0, #1
   205e8:	beq	20640 <__snprintf_chk@plt+0xf0d0>
   205ec:	cmp	r6, #0
   205f0:	beq	20654 <__snprintf_chk@plt+0xf0e4>
   205f4:	add	r0, r8, #1
   205f8:	sub	r5, r1, r8
   205fc:	mov	sl, lr
   20600:	sub	r0, r0, r1
   20604:	cmp	r7, r0
   20608:	movhi	r0, r7
   2060c:	add	r0, ip, r0
   20610:	sub	r7, r0, #1
   20614:	bl	113e4 <__ctype_toupper_loc@plt>
   20618:	ldr	r3, [sp, #80]	; 0x50
   2061c:	mov	lr, sl
   20620:	ldrb	r1, [r3, -r5]
   20624:	ldr	r2, [r0]
   20628:	add	r5, r5, #1
   2062c:	cmp	r5, #1
   20630:	ldr	r1, [r2, r1, lsl #2]
   20634:	strb	r1, [r7], #-1
   20638:	bne	20620 <__snprintf_chk@plt+0xf0b0>
   2063c:	b	20654 <__snprintf_chk@plt+0xf0e4>
   20640:	mov	r0, r9
   20644:	mov	r2, r6
   20648:	mov	r5, lr
   2064c:	bl	112b8 <memcpy@plt>
   20650:	mov	lr, r5
   20654:	add	ip, r9, r6
   20658:	add	lr, r4, lr
   2065c:	mov	sl, r8
   20660:	mov	r4, #-2147483648	; 0x80000000
   20664:	b	20c74 <__snprintf_chk@plt+0xf704>
   20668:	cmp	r0, #69	; 0x45
   2066c:	bne	20914 <__snprintf_chk@plt+0xf3a4>
   20670:	mov	r6, #0
   20674:	mov	r1, #121	; 0x79
   20678:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   2067c:	ldr	r3, [sp, #72]	; 0x48
   20680:	ldr	r0, [sp, #92]	; 0x5c
   20684:	b	20c38 <__snprintf_chk@plt+0xf6c8>
   20688:	mov	ip, #0
   2068c:	ldr	r1, [sp, #92]	; 0x5c
   20690:	sub	r3, r3, r6
   20694:	add	lr, r6, lr
   20698:	ldr	r0, [sp, #88]	; 0x58
   2069c:	sub	r0, r0, lr
   206a0:	cmp	r0, #2
   206a4:	bcc	20cb0 <__snprintf_chk@plt+0xf740>
   206a8:	cmp	ip, #0
   206ac:	sub	r3, r3, #1
   206b0:	add	lr, lr, #1
   206b4:	strbne	r7, [ip], #1
   206b8:	moveq	ip, #0
   206bc:	ldr	r0, [sp, #88]	; 0x58
   206c0:	cmp	r5, #45	; 0x2d
   206c4:	mov	r6, r9
   206c8:	bicne	r4, r3, r3, asr #31
   206cc:	cmp	r4, r9
   206d0:	movhi	r6, r4
   206d4:	sub	r0, r0, lr
   206d8:	cmp	r6, r0
   206dc:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   206e0:	cmp	ip, #0
   206e4:	beq	2071c <__snprintf_chk@plt+0xf1ac>
   206e8:	str	sl, [sp, #80]	; 0x50
   206ec:	cmp	r4, r9
   206f0:	mov	sl, ip
   206f4:	bls	20750 <__snprintf_chk@plt+0xf1e0>
   206f8:	cmp	r5, #48	; 0x30
   206fc:	mov	r7, lr
   20700:	sub	sl, r4, r9
   20704:	str	r1, [sp, #92]	; 0x5c
   20708:	cmpne	r5, #43	; 0x2b
   2070c:	bne	2072c <__snprintf_chk@plt+0xf1bc>
   20710:	mov	r0, ip
   20714:	mov	r1, #48	; 0x30
   20718:	b	20734 <__snprintf_chk@plt+0xf1c4>
   2071c:	mov	ip, #0
   20720:	b	20c6c <__snprintf_chk@plt+0xf6fc>
   20724:	mov	ip, #0
   20728:	b	20c70 <__snprintf_chk@plt+0xf700>
   2072c:	mov	r0, ip
   20730:	mov	r1, #32
   20734:	mov	r2, sl
   20738:	mov	r5, ip
   2073c:	bl	11474 <memset@plt>
   20740:	ldr	r1, [sp, #92]	; 0x5c
   20744:	add	sl, r5, sl
   20748:	mov	lr, r7
   2074c:	mov	ip, r5
   20750:	tst	r1, #1
   20754:	beq	207a4 <__snprintf_chk@plt+0xf234>
   20758:	cmp	r9, #0
   2075c:	beq	207bc <__snprintf_chk@plt+0xf24c>
   20760:	ldr	r0, [sp, #28]
   20764:	cmp	r4, r9
   20768:	sub	r7, r8, #1
   2076c:	movls	r4, r9
   20770:	add	r5, r0, r8
   20774:	add	r0, ip, r4
   20778:	mov	r8, lr
   2077c:	sub	r4, r0, #1
   20780:	bl	113e4 <__ctype_toupper_loc@plt>
   20784:	mov	lr, r8
   20788:	ldrb	r1, [r7, -r5]
   2078c:	ldr	r2, [r0]
   20790:	adds	r5, r5, #1
   20794:	ldr	r1, [r2, r1, lsl #2]
   20798:	strb	r1, [r4], #-1
   2079c:	bne	20788 <__snprintf_chk@plt+0xf218>
   207a0:	b	207bc <__snprintf_chk@plt+0xf24c>
   207a4:	mov	r0, sl
   207a8:	mov	r1, r8
   207ac:	mov	r2, r9
   207b0:	mov	r4, lr
   207b4:	bl	112b8 <memcpy@plt>
   207b8:	mov	lr, r4
   207bc:	add	ip, sl, r9
   207c0:	ldr	sl, [sp, #80]	; 0x50
   207c4:	b	20c6c <__snprintf_chk@plt+0xf6fc>
   207c8:	sub	r2, r2, #1
   207cc:	movw	r4, #365	; 0x16d
   207d0:	tst	r2, #3
   207d4:	bne	20818 <__snprintf_chk@plt+0xf2a8>
   207d8:	movw	r4, #34079	; 0x851f
   207dc:	movt	r4, #20971	; 0x51eb
   207e0:	smmul	r4, r2, r4
   207e4:	asr	r7, r4, #5
   207e8:	add	r3, r7, r4, lsr #31
   207ec:	mov	r7, #100	; 0x64
   207f0:	mls	r3, r3, r7, r2
   207f4:	asr	r7, r4, #7
   207f8:	add	r4, r7, r4, lsr #31
   207fc:	mov	r7, #400	; 0x190
   20800:	mls	r2, r4, r7, r2
   20804:	movw	r4, #365	; 0x16d
   20808:	cmp	r2, #0
   2080c:	movweq	r4, #366	; 0x16e
   20810:	cmp	r3, #0
   20814:	movwne	r4, #366	; 0x16e
   20818:	add	r2, r4, lr
   2081c:	movw	r4, #382	; 0x17e
   20820:	mov	r7, r6
   20824:	sub	r3, r4, r8
   20828:	add	r2, r3, r2
   2082c:	smmla	r2, r2, r6, r2
   20830:	asr	r4, r2, #2
   20834:	add	r2, r4, r2, lsr #31
   20838:	rsb	r2, r2, r2, lsl #3
   2083c:	sub	r2, r2, r3
   20840:	mvn	r3, #0
   20844:	add	r4, r2, #3
   20848:	ldr	ip, [sp, #84]	; 0x54
   2084c:	ldr	lr, [sp, #80]	; 0x50
   20850:	cmp	r1, #71	; 0x47
   20854:	beq	20958 <__snprintf_chk@plt+0xf3e8>
   20858:	cmp	r1, #103	; 0x67
   2085c:	bne	20988 <__snprintf_chk@plt+0xf418>
   20860:	movw	r2, #34079	; 0x851f
   20864:	movt	r2, #20971	; 0x51eb
   20868:	smmul	r7, lr, r2
   2086c:	asr	r6, r7, #5
   20870:	add	r7, r6, r7, lsr #31
   20874:	mov	r6, #100	; 0x64
   20878:	mls	r7, r7, r6, lr
   2087c:	add	r7, r3, r7
   20880:	smmul	r2, r7, r2
   20884:	asr	r4, r2, #5
   20888:	add	r2, r4, r2, lsr #31
   2088c:	mls	r7, r2, r6, r7
   20890:	mov	r2, #2
   20894:	str	r2, [sp, #80]	; 0x50
   20898:	mov	r2, #0
   2089c:	cmn	r7, #1
   208a0:	ble	1f470 <__snprintf_chk@plt+0xdf00>
   208a4:	mov	r3, r7
   208a8:	b	1f488 <__snprintf_chk@plt+0xdf18>
   208ac:	ldr	r2, [sp, #72]	; 0x48
   208b0:	movw	r6, #63636	; 0xf894
   208b4:	mov	r3, #0
   208b8:	mvn	r4, #98	; 0x62
   208bc:	movt	r6, #65535	; 0xffff
   208c0:	ldr	r7, [r2, #20]
   208c4:	mov	r2, #0
   208c8:	cmp	r7, r6
   208cc:	movwge	r3, #1
   208d0:	cmp	r7, r6
   208d4:	and	r3, r3, r7, lsr #31
   208d8:	movwlt	r2, #1
   208dc:	smlabb	r3, r3, r4, r7
   208e0:	movw	r4, #34079	; 0x851f
   208e4:	mov	r7, #2
   208e8:	movt	r4, #20971	; 0x51eb
   208ec:	smmul	r3, r3, r4
   208f0:	asr	r4, r3, #5
   208f4:	add	r3, r4, r3, lsr #31
   208f8:	add	r3, r3, #19
   208fc:	ldr	ip, [sp, #84]	; 0x54
   20900:	str	r7, [sp, #80]	; 0x50
   20904:	b	1f48c <__snprintf_chk@plt+0xdf1c>
   20908:	mov	r6, #0
   2090c:	mov	r1, #120	; 0x78
   20910:	b	20a44 <__snprintf_chk@plt+0xf4d4>
   20914:	ldr	r2, [sp, #72]	; 0x48
   20918:	ldr	r7, [r2, #20]
   2091c:	movw	r2, #34079	; 0x851f
   20920:	movt	r2, #20971	; 0x51eb
   20924:	smmul	r2, r7, r2
   20928:	asr	r3, r2, #5
   2092c:	add	r2, r3, r2, lsr #31
   20930:	mov	r3, #100	; 0x64
   20934:	mls	r6, r2, r3, r7
   20938:	mov	r2, #0
   2093c:	mov	r3, #2
   20940:	cmn	r6, #1
   20944:	ble	1f4dc <__snprintf_chk@plt+0xdf6c>
   20948:	ldr	ip, [sp, #84]	; 0x54
   2094c:	str	r3, [sp, #80]	; 0x50
   20950:	mov	r3, r6
   20954:	b	1f48c <__snprintf_chk@plt+0xdf1c>
   20958:	movw	r2, #63636	; 0xf894
   2095c:	movt	r2, #65535	; 0xffff
   20960:	sub	r7, r2, r3
   20964:	add	r3, lr, r3
   20968:	mov	r2, #0
   2096c:	cmp	lr, r7
   20970:	movw	r7, #1900	; 0x76c
   20974:	add	r3, r3, r7
   20978:	mov	r7, #4
   2097c:	movwlt	r2, #1
   20980:	str	r7, [sp, #80]	; 0x50
   20984:	b	1f488 <__snprintf_chk@plt+0xdf18>
   20988:	smmla	r2, r4, r7, r4
   2098c:	ldr	lr, [sp, #76]	; 0x4c
   20990:	asr	r3, r2, #2
   20994:	add	r2, r3, r2, lsr #31
   20998:	add	r3, r2, #1
   2099c:	mov	r2, #2
   209a0:	str	r2, [sp, #80]	; 0x50
   209a4:	b	201f0 <__snprintf_chk@plt+0xec80>
   209a8:	mov	ip, #0
   209ac:	b	1f674 <__snprintf_chk@plt+0xe104>
   209b0:	ldr	ip, [sp, #84]	; 0x54
   209b4:	mov	r2, #1
   209b8:	cmp	r6, #3
   209bc:	bhi	1fd40 <__snprintf_chk@plt+0xe7d0>
   209c0:	mov	r8, ip
   209c4:	movw	ip, #34953	; 0x8889
   209c8:	movt	ip, #34952	; 0x8888
   209cc:	smmla	r4, lr, ip, lr
   209d0:	asr	r3, r4, #5
   209d4:	add	r4, r3, r4, lsr #31
   209d8:	smmla	r3, r4, ip, r4
   209dc:	asr	r7, r3, #5
   209e0:	add	r3, r7, r3, lsr #31
   209e4:	rsb	r3, r3, r3, lsl #4
   209e8:	sub	ip, r4, r3, lsl #2
   209ec:	movw	r3, #46021	; 0xb3c5
   209f0:	rsb	r4, r4, r4, lsl #4
   209f4:	movt	r3, #37282	; 0x91a2
   209f8:	smmla	r3, lr, r3, lr
   209fc:	asr	r7, r3, #11
   20a00:	add	r3, r7, r3, lsr #31
   20a04:	sub	r7, lr, r4, lsl #2
   20a08:	add	r4, pc, #0
   20a0c:	ldr	pc, [r4, r6, lsl #2]
   20a10:	andeq	r0, r2, r0, lsr #20
   20a14:	andeq	pc, r1, ip, ror #13
   20a18:	andeq	pc, r1, r4, lsl #10
   20a1c:	strdeq	pc, [r1], -ip
   20a20:	mov	r7, #100	; 0x64
   20a24:	mla	r3, r3, r7, ip
   20a28:	mov	r7, #5
   20a2c:	str	r7, [sp, #80]	; 0x50
   20a30:	mov	r4, #1
   20a34:	mov	r7, #0
   20a38:	b	1f704 <__snprintf_chk@plt+0xe194>
   20a3c:	mov	r6, #0
   20a40:	mov	r1, #89	; 0x59
   20a44:	movw	r2, #9504	; 0x2520
   20a48:	cmp	r0, #0
   20a4c:	ldr	r3, [sp, #72]	; 0x48
   20a50:	str	lr, [sp, #76]	; 0x4c
   20a54:	strh	r2, [fp, #-53]	; 0xffffffcb
   20a58:	ldr	r2, [sp, #68]	; 0x44
   20a5c:	strbne	r0, [fp, #-51]	; 0xffffffcd
   20a60:	mov	r0, #0
   20a64:	ldrne	r2, [sp, #52]	; 0x34
   20a68:	strb	r0, [r2, #1]
   20a6c:	strb	r1, [r2]
   20a70:	add	r0, sp, #96	; 0x60
   20a74:	sub	r2, fp, #53	; 0x35
   20a78:	mov	r1, #1024	; 0x400
   20a7c:	bl	113a8 <strftime@plt>
   20a80:	cmp	r0, #0
   20a84:	beq	20aec <__snprintf_chk@plt+0xf57c>
   20a88:	subs	r8, r5, #45	; 0x2d
   20a8c:	ldr	lr, [sp, #76]	; 0x4c
   20a90:	movne	r8, r9
   20a94:	cmp	r9, #0
   20a98:	sub	r9, r0, #1
   20a9c:	ldr	r0, [sp, #88]	; 0x58
   20aa0:	movwlt	r8, #0
   20aa4:	mov	r7, r9
   20aa8:	cmp	r8, r9
   20aac:	movhi	r7, r8
   20ab0:	sub	r0, r0, lr
   20ab4:	cmp	r7, r0
   20ab8:	bcs	20cb0 <__snprintf_chk@plt+0xf740>
   20abc:	ldr	r0, [sp, #84]	; 0x54
   20ac0:	cmp	r0, #0
   20ac4:	beq	20b00 <__snprintf_chk@plt+0xf590>
   20ac8:	cmp	r8, r9
   20acc:	mov	ip, r0
   20ad0:	bls	20b2c <__snprintf_chk@plt+0xf5bc>
   20ad4:	cmp	r5, #48	; 0x30
   20ad8:	sub	r4, r8, r9
   20adc:	cmpne	r5, #43	; 0x2b
   20ae0:	bne	20b10 <__snprintf_chk@plt+0xf5a0>
   20ae4:	mov	r1, #48	; 0x30
   20ae8:	b	20b14 <__snprintf_chk@plt+0xf5a4>
   20aec:	ldr	lr, [sp, #76]	; 0x4c
   20af0:	ldr	ip, [sp, #84]	; 0x54
   20af4:	movw	r6, #52428	; 0xcccc
   20af8:	mov	r4, #-2147483648	; 0x80000000
   20afc:	b	20c78 <__snprintf_chk@plt+0xf708>
   20b00:	movw	r6, #52428	; 0xcccc
   20b04:	mov	ip, #0
   20b08:	movt	r6, #3276	; 0xccc
   20b0c:	b	20c08 <__snprintf_chk@plt+0xf698>
   20b10:	mov	r1, #32
   20b14:	mov	r2, r4
   20b18:	mov	r5, r0
   20b1c:	bl	11474 <memset@plt>
   20b20:	ldr	lr, [sp, #76]	; 0x4c
   20b24:	add	ip, r5, r4
   20b28:	mov	r0, r5
   20b2c:	tst	r6, #1
   20b30:	beq	20b88 <__snprintf_chk@plt+0xf618>
   20b34:	movw	r6, #52428	; 0xcccc
   20b38:	cmp	r9, #0
   20b3c:	movt	r6, #3276	; 0xccc
   20b40:	beq	20c04 <__snprintf_chk@plt+0xf694>
   20b44:	cmp	r8, r9
   20b48:	mov	r4, ip
   20b4c:	movls	r8, r9
   20b50:	add	r0, r0, r8
   20b54:	sub	r5, r0, #1
   20b58:	bl	113d8 <__ctype_tolower_loc@plt>
   20b5c:	ldr	lr, [sp, #76]	; 0x4c
   20b60:	mov	ip, r4
   20b64:	add	r4, sp, #96	; 0x60
   20b68:	mov	r1, r9
   20b6c:	ldrb	r2, [r4, r1]
   20b70:	ldr	r3, [r0]
   20b74:	subs	r1, r1, #1
   20b78:	ldr	r2, [r3, r2, lsl #2]
   20b7c:	strb	r2, [r5], #-1
   20b80:	bne	20b6c <__snprintf_chk@plt+0xf5fc>
   20b84:	b	20c04 <__snprintf_chk@plt+0xf694>
   20b88:	ldr	r1, [sp, #92]	; 0x5c
   20b8c:	movw	r6, #52428	; 0xcccc
   20b90:	movt	r6, #3276	; 0xccc
   20b94:	tst	r1, #1
   20b98:	beq	20be8 <__snprintf_chk@plt+0xf678>
   20b9c:	cmp	r9, #0
   20ba0:	beq	20c04 <__snprintf_chk@plt+0xf694>
   20ba4:	cmp	r8, r9
   20ba8:	mov	r4, ip
   20bac:	movls	r8, r9
   20bb0:	add	r0, r0, r8
   20bb4:	sub	r5, r0, #1
   20bb8:	bl	113e4 <__ctype_toupper_loc@plt>
   20bbc:	ldr	lr, [sp, #76]	; 0x4c
   20bc0:	mov	ip, r4
   20bc4:	add	r4, sp, #96	; 0x60
   20bc8:	mov	r1, r9
   20bcc:	ldrb	r2, [r4, r1]
   20bd0:	ldr	r3, [r0]
   20bd4:	subs	r1, r1, #1
   20bd8:	ldr	r2, [r3, r2, lsl #2]
   20bdc:	strb	r2, [r5], #-1
   20be0:	bne	20bcc <__snprintf_chk@plt+0xf65c>
   20be4:	b	20c04 <__snprintf_chk@plt+0xf694>
   20be8:	ldr	r1, [sp, #32]
   20bec:	mov	r0, ip
   20bf0:	mov	r2, r9
   20bf4:	mov	r4, ip
   20bf8:	bl	112b8 <memcpy@plt>
   20bfc:	ldr	lr, [sp, #76]	; 0x4c
   20c00:	mov	ip, r4
   20c04:	add	ip, ip, r9
   20c08:	add	lr, r7, lr
   20c0c:	mov	r4, #-2147483648	; 0x80000000
   20c10:	b	20c7c <__snprintf_chk@plt+0xf70c>
   20c14:	mov	r0, ip
   20c18:	mov	r1, #32
   20c1c:	ldr	r2, [sp, #80]	; 0x50
   20c20:	bl	11474 <memset@plt>
   20c24:	ldr	r1, [sp, #80]	; 0x50
   20c28:	ldr	ip, [sp, #84]	; 0x54
   20c2c:	ldr	r3, [sp, #72]	; 0x48
   20c30:	ldr	r0, [sp, #92]	; 0x5c
   20c34:	add	ip, ip, r1
   20c38:	stm	sp, {r0, r5, r8}
   20c3c:	ldr	r0, [fp, #20]
   20c40:	mov	r2, r4
   20c44:	mov	r1, r9
   20c48:	mov	r4, ip
   20c4c:	str	r0, [sp, #12]
   20c50:	ldr	r0, [fp, #24]
   20c54:	str	r0, [sp, #16]
   20c58:	mov	r0, ip
   20c5c:	bl	1f370 <__snprintf_chk@plt+0xde00>
   20c60:	ldr	lr, [sp, #76]	; 0x4c
   20c64:	mov	ip, r4
   20c68:	add	ip, r4, r7
   20c6c:	mov	r4, #-2147483648	; 0x80000000
   20c70:	add	lr, r6, lr
   20c74:	movw	r6, #52428	; 0xcccc
   20c78:	movt	r6, #3276	; 0xccc
   20c7c:	ldrb	r3, [sl, #1]!
   20c80:	mvn	r9, #0
   20c84:	cmp	r3, #0
   20c88:	bne	1f784 <__snprintf_chk@plt+0xe214>
   20c8c:	ldr	r0, [sp, #88]	; 0x58
   20c90:	ldr	r1, [sp, #56]	; 0x38
   20c94:	cmp	r0, #0
   20c98:	cmpne	ip, #0
   20c9c:	movne	r0, #0
   20ca0:	strbne	r0, [ip]
   20ca4:	ldr	r0, [sp, #60]	; 0x3c
   20ca8:	str	r1, [r0]
   20cac:	b	20cc0 <__snprintf_chk@plt+0xf750>
   20cb0:	mov	r0, #34	; 0x22
   20cb4:	ldr	r1, [sp, #60]	; 0x3c
   20cb8:	mov	lr, #0
   20cbc:	str	r0, [r1]
   20cc0:	mov	r0, lr
   20cc4:	sub	sp, fp, #28
   20cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ccc:	mov	r0, #75	; 0x4b
   20cd0:	b	20cb4 <__snprintf_chk@plt+0xf744>
   20cd4:	cmp	r2, #0
   20cd8:	beq	20d08 <__snprintf_chk@plt+0xf798>
   20cdc:	mvn	r3, #0
   20ce0:	udiv	r3, r3, r2
   20ce4:	cmp	r3, r1
   20ce8:	bcs	20d08 <__snprintf_chk@plt+0xf798>
   20cec:	push	{fp, lr}
   20cf0:	mov	fp, sp
   20cf4:	bl	11444 <__errno_location@plt>
   20cf8:	mov	r1, #12
   20cfc:	str	r1, [r0]
   20d00:	mov	r0, #0
   20d04:	pop	{fp, pc}
   20d08:	mul	r1, r2, r1
   20d0c:	b	1f1c4 <__snprintf_chk@plt+0xdc54>
   20d10:	push	{r4, sl, fp, lr}
   20d14:	add	fp, sp, #8
   20d18:	sub	sp, sp, #264	; 0x108
   20d1c:	add	r1, sp, #7
   20d20:	movw	r2, #257	; 0x101
   20d24:	bl	20d74 <__snprintf_chk@plt+0xf804>
   20d28:	mov	r4, #0
   20d2c:	cmp	r0, #0
   20d30:	bne	20d68 <__snprintf_chk@plt+0xf7f8>
   20d34:	movw	r1, #14609	; 0x3911
   20d38:	add	r0, sp, #7
   20d3c:	movt	r1, #2
   20d40:	bl	11270 <strcmp@plt>
   20d44:	cmp	r0, #0
   20d48:	beq	20d68 <__snprintf_chk@plt+0xf7f8>
   20d4c:	movw	r1, #18203	; 0x471b
   20d50:	add	r0, sp, #7
   20d54:	movt	r1, #2
   20d58:	bl	11270 <strcmp@plt>
   20d5c:	mov	r4, r0
   20d60:	cmp	r0, #0
   20d64:	movwne	r4, #1
   20d68:	mov	r0, r4
   20d6c:	sub	sp, fp, #8
   20d70:	pop	{r4, sl, fp, pc}
   20d74:	push	{r4, r5, r6, r7, fp, lr}
   20d78:	add	fp, sp, #16
   20d7c:	mov	r4, r1
   20d80:	mov	r1, #0
   20d84:	mov	r6, r2
   20d88:	bl	114d4 <setlocale@plt>
   20d8c:	cmp	r0, #0
   20d90:	beq	20dc0 <__snprintf_chk@plt+0xf850>
   20d94:	mov	r7, r0
   20d98:	bl	11420 <strlen@plt>
   20d9c:	cmp	r0, r6
   20da0:	bcs	20de0 <__snprintf_chk@plt+0xf870>
   20da4:	add	r2, r0, #1
   20da8:	mov	r0, r4
   20dac:	mov	r1, r7
   20db0:	bl	112b8 <memcpy@plt>
   20db4:	mov	r5, #0
   20db8:	mov	r0, r5
   20dbc:	pop	{r4, r5, r6, r7, fp, pc}
   20dc0:	cmp	r6, #0
   20dc4:	mov	r5, #22
   20dc8:	movne	r0, #0
   20dcc:	strbne	r0, [r4]
   20dd0:	movne	r0, r5
   20dd4:	popne	{r4, r5, r6, r7, fp, pc}
   20dd8:	mov	r0, r5
   20ddc:	pop	{r4, r5, r6, r7, fp, pc}
   20de0:	mov	r5, #34	; 0x22
   20de4:	cmp	r6, #0
   20de8:	beq	20e08 <__snprintf_chk@plt+0xf898>
   20dec:	sub	r6, r6, #1
   20df0:	mov	r0, r4
   20df4:	mov	r1, r7
   20df8:	mov	r2, r6
   20dfc:	bl	112b8 <memcpy@plt>
   20e00:	mov	r0, #0
   20e04:	strb	r0, [r4, r6]
   20e08:	mov	r0, r5
   20e0c:	pop	{r4, r5, r6, r7, fp, pc}
   20e10:	mov	r1, #0
   20e14:	b	114d4 <setlocale@plt>
   20e18:	cmp	r3, #0
   20e1c:	cmpeq	r2, #0
   20e20:	bne	20e44 <__snprintf_chk@plt+0xf8d4>
   20e24:	cmp	r1, #0
   20e28:	movlt	r1, #-2147483648	; 0x80000000
   20e2c:	movlt	r0, #0
   20e30:	blt	20e40 <__snprintf_chk@plt+0xf8d0>
   20e34:	cmpeq	r0, #0
   20e38:	mvnne	r1, #-2147483648	; 0x80000000
   20e3c:	mvnne	r0, #0
   20e40:	b	20f28 <__snprintf_chk@plt+0xf9b8>
   20e44:	sub	sp, sp, #8
   20e48:	push	{sp, lr}
   20e4c:	cmp	r1, #0
   20e50:	blt	20e70 <__snprintf_chk@plt+0xf900>
   20e54:	cmp	r3, #0
   20e58:	blt	20ea4 <__snprintf_chk@plt+0xf934>
   20e5c:	bl	20f38 <__snprintf_chk@plt+0xf9c8>
   20e60:	ldr	lr, [sp, #4]
   20e64:	add	sp, sp, #8
   20e68:	pop	{r2, r3}
   20e6c:	bx	lr
   20e70:	rsbs	r0, r0, #0
   20e74:	sbc	r1, r1, r1, lsl #1
   20e78:	cmp	r3, #0
   20e7c:	blt	20ec8 <__snprintf_chk@plt+0xf958>
   20e80:	bl	20f38 <__snprintf_chk@plt+0xf9c8>
   20e84:	ldr	lr, [sp, #4]
   20e88:	add	sp, sp, #8
   20e8c:	pop	{r2, r3}
   20e90:	rsbs	r0, r0, #0
   20e94:	sbc	r1, r1, r1, lsl #1
   20e98:	rsbs	r2, r2, #0
   20e9c:	sbc	r3, r3, r3, lsl #1
   20ea0:	bx	lr
   20ea4:	rsbs	r2, r2, #0
   20ea8:	sbc	r3, r3, r3, lsl #1
   20eac:	bl	20f38 <__snprintf_chk@plt+0xf9c8>
   20eb0:	ldr	lr, [sp, #4]
   20eb4:	add	sp, sp, #8
   20eb8:	pop	{r2, r3}
   20ebc:	rsbs	r0, r0, #0
   20ec0:	sbc	r1, r1, r1, lsl #1
   20ec4:	bx	lr
   20ec8:	rsbs	r2, r2, #0
   20ecc:	sbc	r3, r3, r3, lsl #1
   20ed0:	bl	20f38 <__snprintf_chk@plt+0xf9c8>
   20ed4:	ldr	lr, [sp, #4]
   20ed8:	add	sp, sp, #8
   20edc:	pop	{r2, r3}
   20ee0:	rsbs	r2, r2, #0
   20ee4:	sbc	r3, r3, r3, lsl #1
   20ee8:	bx	lr
   20eec:	cmp	r3, #0
   20ef0:	cmpeq	r2, #0
   20ef4:	bne	20f0c <__snprintf_chk@plt+0xf99c>
   20ef8:	cmp	r1, #0
   20efc:	cmpeq	r0, #0
   20f00:	mvnne	r1, #0
   20f04:	mvnne	r0, #0
   20f08:	b	20f28 <__snprintf_chk@plt+0xf9b8>
   20f0c:	sub	sp, sp, #8
   20f10:	push	{sp, lr}
   20f14:	bl	20f38 <__snprintf_chk@plt+0xf9c8>
   20f18:	ldr	lr, [sp, #4]
   20f1c:	add	sp, sp, #8
   20f20:	pop	{r2, r3}
   20f24:	bx	lr
   20f28:	push	{r1, lr}
   20f2c:	mov	r0, #8
   20f30:	bl	1124c <raise@plt>
   20f34:	pop	{r1, pc}
   20f38:	cmp	r1, r3
   20f3c:	cmpeq	r0, r2
   20f40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f44:	mov	r4, r0
   20f48:	movcc	r0, #0
   20f4c:	mov	r5, r1
   20f50:	ldr	lr, [sp, #36]	; 0x24
   20f54:	movcc	r1, r0
   20f58:	bcc	21054 <__snprintf_chk@plt+0xfae4>
   20f5c:	cmp	r3, #0
   20f60:	clzeq	ip, r2
   20f64:	clzne	ip, r3
   20f68:	addeq	ip, ip, #32
   20f6c:	cmp	r5, #0
   20f70:	clzeq	r1, r4
   20f74:	addeq	r1, r1, #32
   20f78:	clzne	r1, r5
   20f7c:	sub	ip, ip, r1
   20f80:	sub	sl, ip, #32
   20f84:	lsl	r9, r3, ip
   20f88:	rsb	fp, ip, #32
   20f8c:	orr	r9, r9, r2, lsl sl
   20f90:	orr	r9, r9, r2, lsr fp
   20f94:	lsl	r8, r2, ip
   20f98:	cmp	r5, r9
   20f9c:	cmpeq	r4, r8
   20fa0:	movcc	r0, #0
   20fa4:	movcc	r1, r0
   20fa8:	bcc	20fc4 <__snprintf_chk@plt+0xfa54>
   20fac:	mov	r0, #1
   20fb0:	subs	r4, r4, r8
   20fb4:	lsl	r1, r0, sl
   20fb8:	orr	r1, r1, r0, lsr fp
   20fbc:	lsl	r0, r0, ip
   20fc0:	sbc	r5, r5, r9
   20fc4:	cmp	ip, #0
   20fc8:	beq	21054 <__snprintf_chk@plt+0xfae4>
   20fcc:	lsr	r6, r8, #1
   20fd0:	orr	r6, r6, r9, lsl #31
   20fd4:	lsr	r7, r9, #1
   20fd8:	mov	r2, ip
   20fdc:	b	21000 <__snprintf_chk@plt+0xfa90>
   20fe0:	subs	r3, r4, r6
   20fe4:	sbc	r8, r5, r7
   20fe8:	adds	r3, r3, r3
   20fec:	adc	r8, r8, r8
   20ff0:	adds	r4, r3, #1
   20ff4:	adc	r5, r8, #0
   20ff8:	subs	r2, r2, #1
   20ffc:	beq	2101c <__snprintf_chk@plt+0xfaac>
   21000:	cmp	r5, r7
   21004:	cmpeq	r4, r6
   21008:	bcs	20fe0 <__snprintf_chk@plt+0xfa70>
   2100c:	adds	r4, r4, r4
   21010:	adc	r5, r5, r5
   21014:	subs	r2, r2, #1
   21018:	bne	21000 <__snprintf_chk@plt+0xfa90>
   2101c:	lsr	r3, r4, ip
   21020:	orr	r3, r3, r5, lsl fp
   21024:	lsr	r2, r5, ip
   21028:	orr	r3, r3, r5, lsr sl
   2102c:	adds	r0, r0, r4
   21030:	mov	r4, r3
   21034:	lsl	r3, r2, ip
   21038:	orr	r3, r3, r4, lsl sl
   2103c:	lsl	ip, r4, ip
   21040:	orr	r3, r3, r4, lsr fp
   21044:	adc	r1, r1, r5
   21048:	subs	r0, r0, ip
   2104c:	mov	r5, r2
   21050:	sbc	r1, r1, r3
   21054:	cmp	lr, #0
   21058:	strdne	r4, [lr]
   2105c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21060:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21064:	mov	r7, r0
   21068:	ldr	r6, [pc, #72]	; 210b8 <__snprintf_chk@plt+0xfb48>
   2106c:	ldr	r5, [pc, #72]	; 210bc <__snprintf_chk@plt+0xfb4c>
   21070:	add	r6, pc, r6
   21074:	add	r5, pc, r5
   21078:	sub	r6, r6, r5
   2107c:	mov	r8, r1
   21080:	mov	r9, r2
   21084:	bl	11214 <calloc@plt-0x20>
   21088:	asrs	r6, r6, #2
   2108c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21090:	mov	r4, #0
   21094:	add	r4, r4, #1
   21098:	ldr	r3, [r5], #4
   2109c:	mov	r2, r9
   210a0:	mov	r1, r8
   210a4:	mov	r0, r7
   210a8:	blx	r3
   210ac:	cmp	r6, r4
   210b0:	bne	21094 <__snprintf_chk@plt+0xfb24>
   210b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   210b8:	muleq	r1, r4, lr
   210bc:	andeq	r3, r1, ip, lsl #29
   210c0:	bx	lr
   210c4:	ldr	r3, [pc, #12]	; 210d8 <__snprintf_chk@plt+0xfb68>
   210c8:	mov	r1, #0
   210cc:	add	r3, pc, r3
   210d0:	ldr	r2, [r3]
   210d4:	b	1145c <__cxa_atexit@plt>
   210d8:	andeq	r4, r1, r8, asr r0

Disassembly of section .fini:

000210dc <.fini>:
   210dc:	push	{r3, lr}
   210e0:	pop	{r3, pc}
