/** ==================================================================
 *  @file   hdmi_ip_core_gamut_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   HDMI_IP_CORE_GAMUT
 *
 *  @Filename:    hdmi_ip_core_gamut_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __HDMI_IP_CORE_GAMUT_CRED_H
#define __HDMI_IP_CORE_GAMUT_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT of component HDMI_IP_CORE_GAMUT mapped in MONICA at address 0x48046800
     * Instance DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT of component HDMI_IP_CORE_GAMUT mapped in MONICA at address 0x58006800
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component HDMI_IP_CORE_GAMUT
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_DBYTE
 *
 * @BRIEF        Gamut Metadata Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_DBYTE                    0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__ELSIZE
 *
 * @BRIEF        GAMUT_DBYTE register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__ELSIZE            0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__NELEMS
 *
 * @BRIEF        GAMUT_DBYTE register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__NELEMS            28

    /* 
     *  List of bundle arrays for component HDMI_IP_CORE_GAMUT
     *
     */

    /* 
     *  List of bundles for component HDMI_IP_CORE_GAMUT
     *
     */

    /* 
     * List of registers for component HDMI_IP_CORE_GAMUT
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER1
 *
 * @BRIEF        Gamut Metadata Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER1                  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2
 *
 * @BRIEF        Gamut Metadata Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3
 *
 * @BRIEF        Gamut Metadata Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3                  0x8ul

    /* 
     * List of register bitfields for component HDMI_IP_CORE_GAMUT
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER1__HEADER1   
 *
 * @BRIEF        Gamut Metadata Header information - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER1__HEADER1    BITFIELD(7, 0)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER1__HEADER1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__NEXT_FIELD   
 *
 * @BRIEF        Indicates that the GBD will be effective on the next video 
 *               field. NEXT_FIELD should be set even if the GBD is already 
 *               effective  
 *               ,(e.g. Current=Affected), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__NEXT_FIELD BITFIELD(7, 7)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__NEXT_FIELD__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE   
 *
 * @BRIEF        Transmission profile number. Values from 0x4 to 0x7 are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE BITFIELD(6, 4)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__AFF_GAM_SEQ_NUM   
 *
 * @BRIEF        Indicates which video fields are relevant for this metadata 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__AFF_GAM_SEQ_NUM BITFIELD(3, 0)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__AFF_GAM_SEQ_NUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__NO_CRNT_GBD   
 *
 * @BRIEF        Indicates no gamut metadata available for currently 
 *               transmitted video. When set to 1; CUR_GAM_SEQ_NUM shall be 
 *               ignored by the Sink. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__NO_CRNT_GBD BITFIELD(7, 7)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__NO_CRNT_GBD__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ   
 *
 * @BRIEF        Indicates the position of current packet. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ BITFIELD(5, 4)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__CUR_GAM_SEQ_NUM   
 *
 * @BRIEF        Indicates the gamut number of the currently transmitted 
 *               video stream.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__CUR_GAM_SEQ_NUM BITFIELD(3, 0)
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__CUR_GAM_SEQ_NUM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__GAM_MDATA   
 *
 * @BRIEF        Gamut Metadata Data Bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__GAM_MDATA    BITFIELD(7, 0)
#define HDMI_IP_CORE_GAMUT__GAMUT_DBYTE__GAM_MDATA__POS 0

    /* 
     * List of register bitfields values for component HDMI_IP_CORE_GAMUT
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P0
 *
 * @BRIEF        P0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P1
 *
 * @BRIEF        P1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P2
 *
 * @BRIEF        P2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P3
 *
 * @BRIEF        P3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER2__GBD_PROFILE__P3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__INTERMEDIATEPACKET
 *
 * @BRIEF        intermediate packet - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__INTERMEDIATEPACKET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__FIRSTPACKET
 *
 * @BRIEF        first packet - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__FIRSTPACKET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__LASTPACKET
 *
 * @BRIEF        last packet - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__LASTPACKET 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__ONLYPACKET
 *
 * @BRIEF        only packet in sequence - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_GAMUT__GAMUT_HEADER3__PACKET_SEQ__ONLYPACKET 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __HDMI_IP_CORE_GAMUT_CRED_H 
                                                            */
