

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j1'
================================================================
* Date:           Sat Sep  2 22:24:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  7.760 us|  7.760 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |      774|      774|         8|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     199|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     199|    111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_96_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln52_fu_111_p2  |         +|   0|  0|  17|          14|          14|
    |icmp_ln49_fu_90_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          35|          27|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_1    |   9|          2|   10|         20|
    |j1_fu_38                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |j1_fu_38                          |  10|   0|   10|          0|
    |v20_reg_158                       |  32|   0|   32|          0|
    |v21_reg_168                       |  32|   0|   32|          0|
    |v222_load_reg_153                 |  32|   0|   32|          0|
    |v3_addr_reg_142                   |  14|   0|   14|          0|
    |v3_addr_reg_142                   |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|  32|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|empty                |   in|   14|     ap_none|                           empty|        scalar|
|v3_address0          |  out|   14|   ap_memory|                              v3|         array|
|v3_ce0               |  out|    1|   ap_memory|                              v3|         array|
|v3_we0               |  out|    1|   ap_memory|                              v3|         array|
|v3_d0                |  out|   32|   ap_memory|                              v3|         array|
|v3_address1          |  out|   14|   ap_memory|                              v3|         array|
|v3_ce1               |  out|    1|   ap_memory|                              v3|         array|
|v3_q1                |   in|   32|   ap_memory|                              v3|         array|
|v222_address0        |  out|   10|   ap_memory|                            v222|         array|
|v222_ce0             |  out|    1|   ap_memory|                            v222|         array|
|v222_q0              |   in|   32|   ap_memory|                            v222|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 11 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v222, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j1_1 = load i10 %j1" [kernel.cpp:49]   --->   Operation 16 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%icmp_ln49 = icmp_eq  i10 %j1_1, i10 768" [kernel.cpp:49]   --->   Operation 17 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_376 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 18 'speclooptripcount' 'empty_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln49 = add i10 %j1_1, i10 1" [kernel.cpp:49]   --->   Operation 19 'add' 'add_ln49' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc77.split, void %for.inc80.exitStub" [kernel.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %j1_1" [kernel.cpp:49]   --->   Operation 21 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %j1_1" [kernel.cpp:52]   --->   Operation 22 'zext' 'zext_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln52 = add i14 %tmp, i14 %zext_ln52" [kernel.cpp:52]   --->   Operation 23 'add' 'add_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i14 %add_ln52" [kernel.cpp:52]   --->   Operation 24 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i32 %v3, i64 0, i64 %zext_ln52_1" [kernel.cpp:52]   --->   Operation 25 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v222_addr = getelementptr i32 %v222, i64 0, i64 %zext_ln49" [kernel.cpp:51]   --->   Operation 26 'getelementptr' 'v222_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%v222_load = load i10 %v222_addr" [kernel.cpp:51]   --->   Operation 27 'load' 'v222_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%v20 = load i14 %v3_addr" [kernel.cpp:52]   --->   Operation 28 'load' 'v20' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln49 = store i10 %add_ln49, i10 %j1" [kernel.cpp:49]   --->   Operation 29 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%v222_load = load i10 %v222_addr" [kernel.cpp:51]   --->   Operation 30 'load' 'v222_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%v20 = load i14 %v3_addr" [kernel.cpp:52]   --->   Operation 31 'load' 'v20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v19 = bitcast i32 %v222_load" [kernel.cpp:51]   --->   Operation 32 'bitcast' 'v19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [5/5] (7.25ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:53]   --->   Operation 33 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 34 [4/5] (7.25ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:53]   --->   Operation 34 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 35 [3/5] (7.25ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:53]   --->   Operation 35 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 36 [2/5] (7.25ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:53]   --->   Operation 36 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 37 [1/5] (7.25ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:53]   --->   Operation 37 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:50]   --->   Operation 38 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:49]   --->   Operation 39 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %v21, i14 %v3_addr" [kernel.cpp:54]   --->   Operation 40 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc77" [kernel.cpp:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v222]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                (alloca           ) [ 010000000]
specinterface_ln0 (specinterface    ) [ 000000000]
tmp               (read             ) [ 000000000]
store_ln0         (store            ) [ 000000000]
br_ln0            (br               ) [ 000000000]
j1_1              (load             ) [ 000000000]
icmp_ln49         (icmp             ) [ 011111110]
empty_376         (speclooptripcount) [ 000000000]
add_ln49          (add              ) [ 000000000]
br_ln49           (br               ) [ 000000000]
zext_ln49         (zext             ) [ 000000000]
zext_ln52         (zext             ) [ 000000000]
add_ln52          (add              ) [ 000000000]
zext_ln52_1       (zext             ) [ 000000000]
v3_addr           (getelementptr    ) [ 011111111]
v222_addr         (getelementptr    ) [ 011000000]
store_ln49        (store            ) [ 000000000]
v222_load         (load             ) [ 010100000]
v20               (load             ) [ 010111110]
v19               (bitcast          ) [ 010011110]
v21               (fadd             ) [ 010000001]
specpipeline_ln50 (specpipeline     ) [ 000000000]
specloopname_ln49 (specloopname     ) [ 000000000]
store_ln54        (store            ) [ 000000000]
br_ln49           (br               ) [ 000000000]
ret_ln0           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v222">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v222"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="14" slack="0"/>
<pin id="44" dir="0" index="1" bw="14" slack="0"/>
<pin id="45" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="v3_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="v222_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v222_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v222_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="7"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v20/1 store_ln54/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v21/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="j1_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln49_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln49_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln49_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln52_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln52_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln52_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln49_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="v19_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v19/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln49_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="6"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="142" class="1005" name="v3_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="1"/>
<pin id="144" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="v222_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v222_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="v222_load_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v222_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="v20_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

<comp id="163" class="1005" name="v19_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19 "/>
</bind>
</comp>

<comp id="168" class="1005" name="v21_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="48" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="110"><net_src comp="87" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="42" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="126"><net_src comp="96" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="127" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="134"><net_src comp="38" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="90" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="151"><net_src comp="55" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="156"><net_src comp="62" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="161"><net_src comp="68" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="166"><net_src comp="127" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {8 }
	Port: v222 | {}
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_j1 : empty | {1 }
	Port: Linear_layer_qkv_Pipeline_l_j1 : v3 | {1 2 }
	Port: Linear_layer_qkv_Pipeline_l_j1 : v222 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j1_1 : 1
		icmp_ln49 : 2
		add_ln49 : 2
		br_ln49 : 3
		zext_ln49 : 2
		zext_ln52 : 2
		add_ln52 : 3
		zext_ln52_1 : 4
		v3_addr : 5
		v222_addr : 3
		v222_load : 4
		v20 : 6
		store_ln49 : 3
	State 2
	State 3
		v21 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |      grp_fu_78     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln49_fu_96   |    0    |    0    |    13   |
|          |   add_ln52_fu_111  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln49_fu_90  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|   read   |   tmp_read_fu_42   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln49_fu_102  |    0    |    0    |    0    |
|   zext   |  zext_ln52_fu_107  |    0    |    0    |    0    |
|          | zext_ln52_1_fu_117 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   205   |   431   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln49_reg_138|    1   |
|    j1_reg_131   |   10   |
|   v19_reg_163   |   32   |
|   v20_reg_158   |   32   |
|   v21_reg_168   |   32   |
|v222_addr_reg_148|   10   |
|v222_load_reg_153|   32   |
| v3_addr_reg_142 |   14   |
+-----------------+--------+
|      Total      |   163  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_78    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   431  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   368  |   458  |
+-----------+--------+--------+--------+--------+
