#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Sep 28 04:58:22 2015
# Process ID: 16029
# Log file: /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/vivado.jou
#-----------------------------------------------------------
start_gui
create_project core_1 /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/tb.sv /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/states.v /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/tb_mem.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ag6502_ext_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
xvlog -m64 --relax -prj ag6502_ext_clock_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag6502_phase_shift
INFO: [VRFC 10-311] analyzing module ag6502_ext_clock
INFO: [VRFC 10-311] analyzing module ag6502_decimal
INFO: [VRFC 10-311] analyzing module ag6502_alu
INFO: [VRFC 10-311] analyzing module ag6502
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ag6502_ext_clock_behav xil_defaultlib.ag6502_ext_clock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=2)
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=0)
Compiling module xil_defaultlib.ag6502_ext_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot ag6502_ext_clock_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 28 05:00:53 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 05:00:53 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5882.598 ; gain = 0.000 ; free physical = 8312 ; free virtual = 20531
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ag6502_ext_clock_behav -key {Behavioral:sim_1:Functional:ag6502_ext_clock} -tclbatch {ag6502_ext_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 5907.820 ; gain = 25.223 ; free physical = 8304 ; free virtual = 20531
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ag6502_ext_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
xvlog -m64 --relax -prj ag6502_ext_clock_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag6502_phase_shift
INFO: [VRFC 10-311] analyzing module ag6502_ext_clock
INFO: [VRFC 10-311] analyzing module ag6502_decimal
INFO: [VRFC 10-311] analyzing module ag6502_alu
INFO: [VRFC 10-311] analyzing module ag6502
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ag6502_ext_clock_behav xil_defaultlib.ag6502_ext_clock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=2)
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=0)
Compiling module xil_defaultlib.ag6502_ext_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot ag6502_ext_clock_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 28 05:02:32 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 05:02:32 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ag6502_ext_clock_behav -key {Behavioral:sim_1:Functional:ag6502_ext_clock} -tclbatch {ag6502_ext_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ag6502_ext_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
xvlog -m64 --relax -prj ag6502_ext_clock_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag6502_phase_shift
INFO: [VRFC 10-311] analyzing module ag6502_ext_clock
INFO: [VRFC 10-311] analyzing module ag6502_decimal
INFO: [VRFC 10-311] analyzing module ag6502_alu
INFO: [VRFC 10-311] analyzing module ag6502
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ag6502_ext_clock_behav xil_defaultlib.ag6502_ext_clock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=2)
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=0)
Compiling module xil_defaultlib.ag6502_ext_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot ag6502_ext_clock_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 28 05:03:41 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 05:03:41 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ag6502_ext_clock_behav -key {Behavioral:sim_1:Functional:ag6502_ext_clock} -tclbatch {ag6502_ext_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ag6502_ext_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
xvlog -m64 --relax -prj ag6502_ext_clock_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag6502_phase_shift
INFO: [VRFC 10-311] analyzing module ag6502_ext_clock
INFO: [VRFC 10-311] analyzing module ag6502_decimal
INFO: [VRFC 10-311] analyzing module ag6502_alu
INFO: [VRFC 10-311] analyzing module ag6502
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ag6502_ext_clock_behav xil_defaultlib.ag6502_ext_clock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=2)
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=0)
Compiling module xil_defaultlib.ag6502_ext_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot ag6502_ext_clock_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 28 05:04:47 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 05:04:47 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ag6502_ext_clock_behav -key {Behavioral:sim_1:Functional:ag6502_ext_clock} -tclbatch {ag6502_ext_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ag6502_ext_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
xvlog -m64 --relax -prj ag6502_ext_clock_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/ag_6502/trunk/ag_6502/ag_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ag6502_phase_shift
INFO: [VRFC 10-311] analyzing module ag6502_ext_clock
INFO: [VRFC 10-311] analyzing module ag6502_decimal
INFO: [VRFC 10-311] analyzing module ag6502_alu
INFO: [VRFC 10-311] analyzing module ag6502
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ag6502_ext_clock_behav xil_defaultlib.ag6502_ext_clock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=2)
Compiling module xil_defaultlib.ag6502_phase_shift(DELAY=0)
Compiling module xil_defaultlib.ag6502_ext_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot ag6502_ext_clock_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav/xsim.dir/ag6502_ext_clock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 28 05:10:48 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 05:10:48 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rmrobert/Private/18545/Atari7800/core/tb/core_1/core_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ag6502_ext_clock_behav -key {Behavioral:sim_1:Functional:ag6502_ext_clock} -tclbatch {ag6502_ext_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: A valid license was not found for simulation. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 05:22:38 2015...
