<stg><name>copy_input</name>


<trans_list>

<trans id="609" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %x_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:2 %n_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="27" op_0_bw="29">
<![CDATA[
entry_ifconv:3 %trunc_ln15 = trunc i29 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
entry_ifconv:5 %shl_ln15_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %n_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln15_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %add_ln15_1 = add i32 %shl_ln15_10, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry_ifconv:4 %shl_ln15_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln15_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %add_ln15 = add i32 %add_ln15_1, i32 %shl_ln15_s

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %trunc_ln15_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln15, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="30">
<![CDATA[
entry_ifconv:9 %sext_ln15 = sext i30 %trunc_ln15_2

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:10 %gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln15

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:12 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:13 %bitcast_ln15 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:14 %gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:15 %bitcast_ln15_1 = bitcast i32 %gmem0_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:16 %gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="61" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:17 %bitcast_ln15_2 = bitcast i32 %gmem0_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln15_2"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:18 %gmem0_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_3"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:110 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:19 %bitcast_ln15_3 = bitcast i32 %gmem0_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln15_3"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:20 %gmem0_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_4"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:32 %pf = fpext i32 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:33 %bitcast_ln724 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:34 %trunc_ln15_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %tmp2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:38 %trunc_ln15_3 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln15_3"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:110 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:149 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:21 %bitcast_ln15_4 = bitcast i32 %gmem0_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln15_4"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:22 %gmem0_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_5"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:37 %zext_ln15 = zext i11 %tmp2

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:39 %zext_ln15_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_3

]]></Node>
<StgValue><ssdm name="zext_ln15_1_cast"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:40 %zext_ln15_1 = zext i53 %zext_ln15_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:41 %sub_ln15 = sub i54 0, i54 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:43 %icmp_ln15 = icmp_eq  i63 %trunc_ln15_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:44 %sub_ln15_1 = sub i12 1075, i12 %zext_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:45 %trunc_ln15_4 = trunc i12 %sub_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_4"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:46 %icmp_ln15_1 = icmp_sgt  i12 %sub_ln15_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:50 %icmp_ln15_2 = icmp_eq  i12 %sub_ln15_1, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:71 %pf_1 = fpext i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:72 %bitcast_ln724_1 = bitcast i64 %pf_1

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:73 %trunc_ln15_8 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_8"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:77 %trunc_ln15_9 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_9"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:110 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:149 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:188 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:23 %bitcast_ln15_5 = bitcast i32 %gmem0_addr_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln15_5"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:24 %gmem0_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_6"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:42 %select_ln15 = select i1 %tmp, i54 %sub_ln15, i54 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:47 %add_ln15_2 = add i11 %trunc_ln15_4, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:48 %sub_ln15_2 = sub i11 10, i11 %trunc_ln15_4

]]></Node>
<StgValue><ssdm name="sub_ln15_2"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:49 %select_ln15_1 = select i1 %icmp_ln15_1, i11 %add_ln15_2, i11 %sub_ln15_2

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:51 %trunc_ln15_5 = trunc i54 %select_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_5"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:76 %zext_ln15_3 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:78 %zext_ln15_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_9

]]></Node>
<StgValue><ssdm name="zext_ln15_7_cast"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:79 %zext_ln15_7 = zext i53 %zext_ln15_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:80 %sub_ln15_3 = sub i54 0, i54 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="sub_ln15_3"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:82 %icmp_ln15_5 = icmp_eq  i63 %trunc_ln15_8, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_5"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:83 %sub_ln15_4 = sub i12 1075, i12 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="sub_ln15_4"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:84 %trunc_ln15_10 = trunc i12 %sub_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_10"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:85 %icmp_ln15_6 = icmp_sgt  i12 %sub_ln15_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_6"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:89 %icmp_ln15_7 = icmp_eq  i12 %sub_ln15_4, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_7"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:110 %pf_2 = fpext i32 %bitcast_ln15_2

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:111 %bitcast_ln724_2 = bitcast i64 %pf_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724_2"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:112 %trunc_ln15_14 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_14"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:116 %trunc_ln15_15 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_15"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:149 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:188 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:227 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:25 %bitcast_ln15_6 = bitcast i32 %gmem0_addr_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln15_6"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:26 %gmem0_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_7"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:52 %icmp_ln15_3 = icmp_ult  i11 %select_ln15_1, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:53 %zext_ln15_2 = zext i11 %select_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:59 %icmp_ln15_4 = icmp_ult  i11 %select_ln15_1, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_4"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:60 %select_ln15_1cast = zext i11 %select_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15_1cast"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:61 %shl_ln15 = shl i18 %trunc_ln15_5, i18 %select_ln15_1cast

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:81 %select_ln15_4 = select i1 %tmp_10, i54 %sub_ln15_3, i54 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="select_ln15_4"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:86 %add_ln15_3 = add i11 %trunc_ln15_10, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:87 %sub_ln15_5 = sub i11 10, i11 %trunc_ln15_10

]]></Node>
<StgValue><ssdm name="sub_ln15_5"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:88 %select_ln15_5 = select i1 %icmp_ln15_6, i11 %add_ln15_3, i11 %sub_ln15_5

]]></Node>
<StgValue><ssdm name="select_ln15_5"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:90 %trunc_ln15_11 = trunc i54 %select_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_11"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:115 %zext_ln15_6 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:117 %zext_ln15_13_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_15

]]></Node>
<StgValue><ssdm name="zext_ln15_13_cast"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:118 %zext_ln15_13 = zext i53 %zext_ln15_13_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:119 %sub_ln15_6 = sub i54 0, i54 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="sub_ln15_6"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:121 %icmp_ln15_10 = icmp_eq  i63 %trunc_ln15_14, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_10"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:122 %sub_ln15_7 = sub i12 1075, i12 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="sub_ln15_7"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:123 %trunc_ln15_16 = trunc i12 %sub_ln15_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_16"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:124 %icmp_ln15_11 = icmp_sgt  i12 %sub_ln15_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_11"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:128 %icmp_ln15_12 = icmp_eq  i12 %sub_ln15_7, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_12"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:149 %pf_3 = fpext i32 %bitcast_ln15_3

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:150 %bitcast_ln724_3 = bitcast i64 %pf_3

]]></Node>
<StgValue><ssdm name="bitcast_ln724_3"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:151 %trunc_ln15_20 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_20"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:152 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:155 %trunc_ln15_21 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_21"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:188 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:227 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:266 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:27 %bitcast_ln15_7 = bitcast i32 %gmem0_addr_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln15_7"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:28 %gmem0_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_8"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:61 %shl_ln15 = shl i18 %trunc_ln15_5, i18 %select_ln15_1cast

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:91 %icmp_ln15_8 = icmp_ult  i11 %select_ln15_5, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_8"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:92 %zext_ln15_5 = zext i11 %select_ln15_5

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:98 %icmp_ln15_9 = icmp_ult  i11 %select_ln15_5, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_9"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:99 %select_ln15_5cast = zext i11 %select_ln15_5

]]></Node>
<StgValue><ssdm name="select_ln15_5cast"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:100 %shl_ln15_1 = shl i18 %trunc_ln15_11, i18 %select_ln15_5cast

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:120 %select_ln15_8 = select i1 %tmp_12, i54 %sub_ln15_6, i54 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="select_ln15_8"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:125 %add_ln15_4 = add i11 %trunc_ln15_16, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:126 %sub_ln15_8 = sub i11 10, i11 %trunc_ln15_16

]]></Node>
<StgValue><ssdm name="sub_ln15_8"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:127 %select_ln15_9 = select i1 %icmp_ln15_11, i11 %add_ln15_4, i11 %sub_ln15_8

]]></Node>
<StgValue><ssdm name="select_ln15_9"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:129 %trunc_ln15_17 = trunc i54 %select_ln15_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_17"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:154 %zext_ln15_9 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:156 %zext_ln15_19_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_21

]]></Node>
<StgValue><ssdm name="zext_ln15_19_cast"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:157 %zext_ln15_19 = zext i53 %zext_ln15_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_19"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:158 %sub_ln15_9 = sub i54 0, i54 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="sub_ln15_9"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:160 %icmp_ln15_15 = icmp_eq  i63 %trunc_ln15_20, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_15"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:161 %sub_ln15_10 = sub i12 1075, i12 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="sub_ln15_10"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:162 %trunc_ln15_22 = trunc i12 %sub_ln15_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_22"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:163 %icmp_ln15_16 = icmp_sgt  i12 %sub_ln15_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_16"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:167 %icmp_ln15_17 = icmp_eq  i12 %sub_ln15_10, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_17"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:188 %pf_4 = fpext i32 %bitcast_ln15_4

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:189 %bitcast_ln724_4 = bitcast i64 %pf_4

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:190 %trunc_ln15_26 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_26"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:194 %trunc_ln15_27 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_27"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:227 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:266 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:305 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:29 %bitcast_ln15_8 = bitcast i32 %gmem0_addr_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln15_8"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:30 %gmem0_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_9"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:62 %select_ln15_3 = select i1 %icmp_ln15_4, i18 %shl_ln15, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:63 %select_ln15_40 = select i1 %icmp_ln15, i18 0, i18 %select_ln15_3

]]></Node>
<StgValue><ssdm name="select_ln15_40"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %xor_ln15 = xor i1 %icmp_ln15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %and_ln15 = and i1 %icmp_ln15_2, i1 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:66 %select_ln15_41 = select i1 %and_ln15, i18 %trunc_ln15_5, i18 %select_ln15_40

]]></Node>
<StgValue><ssdm name="select_ln15_41"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %or_ln15 = or i1 %icmp_ln15, i1 %icmp_ln15_2

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %xor_ln15_1 = xor i1 %or_ln15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:69 %and_ln15_1 = and i1 %icmp_ln15_1, i1 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:100 %shl_ln15_1 = shl i18 %trunc_ln15_11, i18 %select_ln15_5cast

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:130 %icmp_ln15_13 = icmp_ult  i11 %select_ln15_9, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_13"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:131 %zext_ln15_8 = zext i11 %select_ln15_9

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:137 %icmp_ln15_14 = icmp_ult  i11 %select_ln15_9, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_14"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:138 %select_ln15_9cast = zext i11 %select_ln15_9

]]></Node>
<StgValue><ssdm name="select_ln15_9cast"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:139 %shl_ln15_2 = shl i18 %trunc_ln15_17, i18 %select_ln15_9cast

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:159 %select_ln15_12 = select i1 %tmp_14, i54 %sub_ln15_9, i54 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="select_ln15_12"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:164 %add_ln15_5 = add i11 %trunc_ln15_22, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:165 %sub_ln15_11 = sub i11 10, i11 %trunc_ln15_22

]]></Node>
<StgValue><ssdm name="sub_ln15_11"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:166 %select_ln15_13 = select i1 %icmp_ln15_16, i11 %add_ln15_5, i11 %sub_ln15_11

]]></Node>
<StgValue><ssdm name="select_ln15_13"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:168 %trunc_ln15_23 = trunc i54 %select_ln15_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_23"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:193 %zext_ln15_12 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:195 %zext_ln15_25_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_27

]]></Node>
<StgValue><ssdm name="zext_ln15_25_cast"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:196 %zext_ln15_25 = zext i53 %zext_ln15_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_25"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:197 %sub_ln15_12 = sub i54 0, i54 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="sub_ln15_12"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:199 %icmp_ln15_20 = icmp_eq  i63 %trunc_ln15_26, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_20"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:200 %sub_ln15_13 = sub i12 1075, i12 %zext_ln15_12

]]></Node>
<StgValue><ssdm name="sub_ln15_13"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:201 %trunc_ln15_28 = trunc i12 %sub_ln15_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_28"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:202 %icmp_ln15_21 = icmp_sgt  i12 %sub_ln15_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_21"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:206 %icmp_ln15_22 = icmp_eq  i12 %sub_ln15_13, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_22"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:227 %pf_5 = fpext i32 %bitcast_ln15_5

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:228 %bitcast_ln724_5 = bitcast i64 %pf_5

]]></Node>
<StgValue><ssdm name="bitcast_ln724_5"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:229 %trunc_ln15_32 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_32"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:230 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:233 %trunc_ln15_33 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_33"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:266 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:305 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:31 %bitcast_ln15_9 = bitcast i32 %gmem0_addr_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln15_9"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:101 %select_ln15_7 = select i1 %icmp_ln15_9, i18 %shl_ln15_1, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_7"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:102 %select_ln15_43 = select i1 %icmp_ln15_5, i18 0, i18 %select_ln15_7

]]></Node>
<StgValue><ssdm name="select_ln15_43"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %xor_ln15_2 = xor i1 %icmp_ln15_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_2"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %and_ln15_2 = and i1 %icmp_ln15_7, i1 %xor_ln15_2

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:105 %select_ln15_44 = select i1 %and_ln15_2, i18 %trunc_ln15_11, i18 %select_ln15_43

]]></Node>
<StgValue><ssdm name="select_ln15_44"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %or_ln15_1 = or i1 %icmp_ln15_5, i1 %icmp_ln15_7

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:107 %xor_ln15_3 = xor i1 %or_ln15_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_3"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %and_ln15_3 = and i1 %icmp_ln15_6, i1 %xor_ln15_3

]]></Node>
<StgValue><ssdm name="and_ln15_3"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:139 %shl_ln15_2 = shl i18 %trunc_ln15_17, i18 %select_ln15_9cast

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:169 %icmp_ln15_18 = icmp_ult  i11 %select_ln15_13, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_18"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:170 %zext_ln15_11 = zext i11 %select_ln15_13

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:176 %icmp_ln15_19 = icmp_ult  i11 %select_ln15_13, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_19"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:177 %select_ln15_13cast = zext i11 %select_ln15_13

]]></Node>
<StgValue><ssdm name="select_ln15_13cast"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:178 %shl_ln15_3 = shl i18 %trunc_ln15_23, i18 %select_ln15_13cast

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:198 %select_ln15_16 = select i1 %tmp_16, i54 %sub_ln15_12, i54 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="select_ln15_16"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:203 %add_ln15_6 = add i11 %trunc_ln15_28, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:204 %sub_ln15_14 = sub i11 10, i11 %trunc_ln15_28

]]></Node>
<StgValue><ssdm name="sub_ln15_14"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:205 %select_ln15_17 = select i1 %icmp_ln15_21, i11 %add_ln15_6, i11 %sub_ln15_14

]]></Node>
<StgValue><ssdm name="select_ln15_17"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:207 %trunc_ln15_29 = trunc i54 %select_ln15_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_29"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:232 %zext_ln15_15 = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:234 %zext_ln15_30_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_33

]]></Node>
<StgValue><ssdm name="zext_ln15_30_cast"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:235 %zext_ln15_30 = zext i53 %zext_ln15_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_30"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:236 %sub_ln15_15 = sub i54 0, i54 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="sub_ln15_15"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:238 %icmp_ln15_25 = icmp_eq  i63 %trunc_ln15_32, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_25"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:239 %sub_ln15_16 = sub i12 1075, i12 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="sub_ln15_16"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:240 %trunc_ln15_34 = trunc i12 %sub_ln15_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_34"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:241 %icmp_ln15_26 = icmp_sgt  i12 %sub_ln15_16, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_26"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:245 %icmp_ln15_27 = icmp_eq  i12 %sub_ln15_16, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_27"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:266 %pf_6 = fpext i32 %bitcast_ln15_6

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:267 %bitcast_ln724_6 = bitcast i64 %pf_6

]]></Node>
<StgValue><ssdm name="bitcast_ln724_6"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:268 %trunc_ln15_38 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_38"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:269 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:270 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:272 %trunc_ln15_39 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_39"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:305 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="4" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:383 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="270" st_id="22" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:140 %select_ln15_11 = select i1 %icmp_ln15_14, i18 %shl_ln15_2, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_11"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:141 %select_ln15_46 = select i1 %icmp_ln15_10, i18 0, i18 %select_ln15_11

]]></Node>
<StgValue><ssdm name="select_ln15_46"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %xor_ln15_4 = xor i1 %icmp_ln15_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_4"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %and_ln15_4 = and i1 %icmp_ln15_12, i1 %xor_ln15_4

]]></Node>
<StgValue><ssdm name="and_ln15_4"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:144 %select_ln15_47 = select i1 %and_ln15_4, i18 %trunc_ln15_17, i18 %select_ln15_46

]]></Node>
<StgValue><ssdm name="select_ln15_47"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %or_ln15_2 = or i1 %icmp_ln15_10, i1 %icmp_ln15_12

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %xor_ln15_5 = xor i1 %or_ln15_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_5"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %and_ln15_5 = and i1 %icmp_ln15_11, i1 %xor_ln15_5

]]></Node>
<StgValue><ssdm name="and_ln15_5"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:178 %shl_ln15_3 = shl i18 %trunc_ln15_23, i18 %select_ln15_13cast

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:208 %icmp_ln15_23 = icmp_ult  i11 %select_ln15_17, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_23"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:209 %zext_ln15_14 = zext i11 %select_ln15_17

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:215 %icmp_ln15_24 = icmp_ult  i11 %select_ln15_17, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_24"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:216 %select_ln15_17cast = zext i11 %select_ln15_17

]]></Node>
<StgValue><ssdm name="select_ln15_17cast"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:217 %shl_ln15_4 = shl i18 %trunc_ln15_29, i18 %select_ln15_17cast

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:237 %select_ln15_20 = select i1 %tmp_18, i54 %sub_ln15_15, i54 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="select_ln15_20"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:242 %add_ln15_7 = add i11 %trunc_ln15_34, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:243 %sub_ln15_17 = sub i11 10, i11 %trunc_ln15_34

]]></Node>
<StgValue><ssdm name="sub_ln15_17"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:244 %select_ln15_21 = select i1 %icmp_ln15_26, i11 %add_ln15_7, i11 %sub_ln15_17

]]></Node>
<StgValue><ssdm name="select_ln15_21"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:246 %trunc_ln15_35 = trunc i54 %select_ln15_20

]]></Node>
<StgValue><ssdm name="trunc_ln15_35"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:271 %zext_ln15_18 = zext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln15_18"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:273 %zext_ln15_32_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_39

]]></Node>
<StgValue><ssdm name="zext_ln15_32_cast"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:274 %zext_ln15_32 = zext i53 %zext_ln15_32_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_32"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:275 %sub_ln15_18 = sub i54 0, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="sub_ln15_18"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:277 %icmp_ln15_30 = icmp_eq  i63 %trunc_ln15_38, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_30"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:278 %sub_ln15_19 = sub i12 1075, i12 %zext_ln15_18

]]></Node>
<StgValue><ssdm name="sub_ln15_19"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:279 %trunc_ln15_40 = trunc i12 %sub_ln15_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_40"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:280 %icmp_ln15_31 = icmp_sgt  i12 %sub_ln15_19, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_31"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:284 %icmp_ln15_32 = icmp_eq  i12 %sub_ln15_19, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_32"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:305 %pf_7 = fpext i32 %bitcast_ln15_7

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:306 %bitcast_ln724_7 = bitcast i64 %pf_7

]]></Node>
<StgValue><ssdm name="bitcast_ln724_7"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:307 %trunc_ln15_44 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_44"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:308 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:311 %trunc_ln15_45 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_45"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="3" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:383 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="311" st_id="23" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:179 %select_ln15_15 = select i1 %icmp_ln15_19, i18 %shl_ln15_3, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_15"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:180 %select_ln15_49 = select i1 %icmp_ln15_15, i18 0, i18 %select_ln15_15

]]></Node>
<StgValue><ssdm name="select_ln15_49"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %xor_ln15_6 = xor i1 %icmp_ln15_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_6"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %and_ln15_6 = and i1 %icmp_ln15_17, i1 %xor_ln15_6

]]></Node>
<StgValue><ssdm name="and_ln15_6"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:183 %select_ln15_50 = select i1 %and_ln15_6, i18 %trunc_ln15_23, i18 %select_ln15_49

]]></Node>
<StgValue><ssdm name="select_ln15_50"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %or_ln15_3 = or i1 %icmp_ln15_15, i1 %icmp_ln15_17

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %xor_ln15_7 = xor i1 %or_ln15_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_7"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %and_ln15_7 = and i1 %icmp_ln15_16, i1 %xor_ln15_7

]]></Node>
<StgValue><ssdm name="and_ln15_7"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:217 %shl_ln15_4 = shl i18 %trunc_ln15_29, i18 %select_ln15_17cast

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:247 %icmp_ln15_28 = icmp_ult  i11 %select_ln15_21, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_28"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:248 %zext_ln15_17 = zext i11 %select_ln15_21

]]></Node>
<StgValue><ssdm name="zext_ln15_17"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:254 %icmp_ln15_29 = icmp_ult  i11 %select_ln15_21, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_29"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:255 %select_ln15_21cast = zext i11 %select_ln15_21

]]></Node>
<StgValue><ssdm name="select_ln15_21cast"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:256 %shl_ln15_5 = shl i18 %trunc_ln15_35, i18 %select_ln15_21cast

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:276 %select_ln15_24 = select i1 %tmp_20, i54 %sub_ln15_18, i54 %zext_ln15_32

]]></Node>
<StgValue><ssdm name="select_ln15_24"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:281 %add_ln15_8 = add i11 %trunc_ln15_40, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:282 %sub_ln15_20 = sub i11 10, i11 %trunc_ln15_40

]]></Node>
<StgValue><ssdm name="sub_ln15_20"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:283 %select_ln15_25 = select i1 %icmp_ln15_31, i11 %add_ln15_8, i11 %sub_ln15_20

]]></Node>
<StgValue><ssdm name="select_ln15_25"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:285 %trunc_ln15_41 = trunc i54 %select_ln15_24

]]></Node>
<StgValue><ssdm name="trunc_ln15_41"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:310 %zext_ln15_21 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln15_21"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:312 %zext_ln15_34_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_45

]]></Node>
<StgValue><ssdm name="zext_ln15_34_cast"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:313 %zext_ln15_34 = zext i53 %zext_ln15_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_34"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:314 %sub_ln15_21 = sub i54 0, i54 %zext_ln15_34

]]></Node>
<StgValue><ssdm name="sub_ln15_21"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:316 %icmp_ln15_35 = icmp_eq  i63 %trunc_ln15_44, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_35"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:317 %sub_ln15_22 = sub i12 1075, i12 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="sub_ln15_22"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:318 %trunc_ln15_46 = trunc i12 %sub_ln15_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_46"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:319 %icmp_ln15_36 = icmp_sgt  i12 %sub_ln15_22, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_36"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:323 %icmp_ln15_37 = icmp_eq  i12 %sub_ln15_22, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_37"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:344 %pf_8 = fpext i32 %bitcast_ln15_8

]]></Node>
<StgValue><ssdm name="pf_8"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:345 %bitcast_ln724_8 = bitcast i64 %pf_8

]]></Node>
<StgValue><ssdm name="bitcast_ln724_8"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:346 %trunc_ln15_50 = trunc i64 %bitcast_ln724_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_50"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:348 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:350 %trunc_ln15_51 = trunc i64 %bitcast_ln724_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_51"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="2" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:383 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="352" st_id="24" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:54 %ashr_ln15 = ashr i54 %select_ln15, i54 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="ashr_ln15"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:218 %select_ln15_19 = select i1 %icmp_ln15_24, i18 %shl_ln15_4, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_19"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:219 %select_ln15_52 = select i1 %icmp_ln15_20, i18 0, i18 %select_ln15_19

]]></Node>
<StgValue><ssdm name="select_ln15_52"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %xor_ln15_8 = xor i1 %icmp_ln15_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_8"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %and_ln15_8 = and i1 %icmp_ln15_22, i1 %xor_ln15_8

]]></Node>
<StgValue><ssdm name="and_ln15_8"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:222 %select_ln15_53 = select i1 %and_ln15_8, i18 %trunc_ln15_29, i18 %select_ln15_52

]]></Node>
<StgValue><ssdm name="select_ln15_53"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %or_ln15_4 = or i1 %icmp_ln15_20, i1 %icmp_ln15_22

]]></Node>
<StgValue><ssdm name="or_ln15_4"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:224 %xor_ln15_9 = xor i1 %or_ln15_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_9"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %and_ln15_9 = and i1 %icmp_ln15_21, i1 %xor_ln15_9

]]></Node>
<StgValue><ssdm name="and_ln15_9"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:256 %shl_ln15_5 = shl i18 %trunc_ln15_35, i18 %select_ln15_21cast

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:286 %icmp_ln15_33 = icmp_ult  i11 %select_ln15_25, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_33"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:287 %zext_ln15_20 = zext i11 %select_ln15_25

]]></Node>
<StgValue><ssdm name="zext_ln15_20"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:293 %icmp_ln15_34 = icmp_ult  i11 %select_ln15_25, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_34"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:294 %select_ln15_25cast = zext i11 %select_ln15_25

]]></Node>
<StgValue><ssdm name="select_ln15_25cast"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:295 %shl_ln15_6 = shl i18 %trunc_ln15_41, i18 %select_ln15_25cast

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:315 %select_ln15_28 = select i1 %tmp_22, i54 %sub_ln15_21, i54 %zext_ln15_34

]]></Node>
<StgValue><ssdm name="select_ln15_28"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:320 %add_ln15_9 = add i11 %trunc_ln15_46, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_9"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:321 %sub_ln15_23 = sub i11 10, i11 %trunc_ln15_46

]]></Node>
<StgValue><ssdm name="sub_ln15_23"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:322 %select_ln15_29 = select i1 %icmp_ln15_36, i11 %add_ln15_9, i11 %sub_ln15_23

]]></Node>
<StgValue><ssdm name="select_ln15_29"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:324 %trunc_ln15_47 = trunc i54 %select_ln15_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_47"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:349 %zext_ln15_24 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln15_24"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:351 %zext_ln15_36_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_51

]]></Node>
<StgValue><ssdm name="zext_ln15_36_cast"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:352 %zext_ln15_36 = zext i53 %zext_ln15_36_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_36"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:353 %sub_ln15_24 = sub i54 0, i54 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="sub_ln15_24"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:355 %icmp_ln15_40 = icmp_eq  i63 %trunc_ln15_50, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_40"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:356 %sub_ln15_25 = sub i12 1075, i12 %zext_ln15_24

]]></Node>
<StgValue><ssdm name="sub_ln15_25"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:357 %trunc_ln15_52 = trunc i12 %sub_ln15_25

]]></Node>
<StgValue><ssdm name="trunc_ln15_52"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:358 %icmp_ln15_41 = icmp_sgt  i12 %sub_ln15_25, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_41"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:362 %icmp_ln15_42 = icmp_eq  i12 %sub_ln15_25, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_42"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="4">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:383 %pf_9 = fpext i32 %bitcast_ln15_9

]]></Node>
<StgValue><ssdm name="pf_9"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:384 %bitcast_ln724_9 = bitcast i64 %pf_9

]]></Node>
<StgValue><ssdm name="bitcast_ln724_9"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:385 %trunc_ln15_56 = trunc i64 %bitcast_ln724_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_56"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:386 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:389 %trunc_ln15_57 = trunc i64 %bitcast_ln724_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_57"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="1"/>
<literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:55 %trunc_ln15_6 = trunc i54 %ashr_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_6"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="0"/>
<literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:56 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="0"/>
<literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:57 %select_ln15_70 = select i1 %tmp_9, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_70"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:58 %select_ln15_2 = select i1 %icmp_ln15_3, i18 %trunc_ln15_6, i18 %select_ln15_70

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:70 %select_ln15_42 = select i1 %and_ln15_1, i18 %select_ln15_2, i18 %select_ln15_41

]]></Node>
<StgValue><ssdm name="select_ln15_42"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:93 %ashr_ln15_1 = ashr i54 %select_ln15_4, i54 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="ashr_ln15_1"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:257 %select_ln15_23 = select i1 %icmp_ln15_29, i18 %shl_ln15_5, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_23"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:258 %select_ln15_55 = select i1 %icmp_ln15_25, i18 0, i18 %select_ln15_23

]]></Node>
<StgValue><ssdm name="select_ln15_55"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %xor_ln15_10 = xor i1 %icmp_ln15_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_10"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %and_ln15_10 = and i1 %icmp_ln15_27, i1 %xor_ln15_10

]]></Node>
<StgValue><ssdm name="and_ln15_10"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:261 %select_ln15_56 = select i1 %and_ln15_10, i18 %trunc_ln15_35, i18 %select_ln15_55

]]></Node>
<StgValue><ssdm name="select_ln15_56"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %or_ln15_5 = or i1 %icmp_ln15_25, i1 %icmp_ln15_27

]]></Node>
<StgValue><ssdm name="or_ln15_5"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %xor_ln15_11 = xor i1 %or_ln15_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_11"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:264 %and_ln15_11 = and i1 %icmp_ln15_26, i1 %xor_ln15_11

]]></Node>
<StgValue><ssdm name="and_ln15_11"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:295 %shl_ln15_6 = shl i18 %trunc_ln15_41, i18 %select_ln15_25cast

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:325 %icmp_ln15_38 = icmp_ult  i11 %select_ln15_29, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_38"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:326 %zext_ln15_23 = zext i11 %select_ln15_29

]]></Node>
<StgValue><ssdm name="zext_ln15_23"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:332 %icmp_ln15_39 = icmp_ult  i11 %select_ln15_29, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_39"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:333 %select_ln15_29cast = zext i11 %select_ln15_29

]]></Node>
<StgValue><ssdm name="select_ln15_29cast"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:334 %shl_ln15_7 = shl i18 %trunc_ln15_47, i18 %select_ln15_29cast

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:354 %select_ln15_32 = select i1 %tmp_24, i54 %sub_ln15_24, i54 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="select_ln15_32"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:359 %add_ln15_10 = add i11 %trunc_ln15_52, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_10"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:360 %sub_ln15_26 = sub i11 10, i11 %trunc_ln15_52

]]></Node>
<StgValue><ssdm name="sub_ln15_26"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:361 %select_ln15_33 = select i1 %icmp_ln15_41, i11 %add_ln15_10, i11 %sub_ln15_26

]]></Node>
<StgValue><ssdm name="select_ln15_33"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:363 %trunc_ln15_53 = trunc i54 %select_ln15_32

]]></Node>
<StgValue><ssdm name="trunc_ln15_53"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:388 %zext_ln15_27 = zext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:390 %zext_ln15_38_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln15_57

]]></Node>
<StgValue><ssdm name="zext_ln15_38_cast"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:391 %zext_ln15_38 = zext i53 %zext_ln15_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_38"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:392 %sub_ln15_27 = sub i54 0, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="sub_ln15_27"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:394 %icmp_ln15_45 = icmp_eq  i63 %trunc_ln15_56, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln15_45"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:395 %sub_ln15_28 = sub i12 1075, i12 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="sub_ln15_28"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="12">
<![CDATA[
entry_ifconv:396 %trunc_ln15_58 = trunc i12 %sub_ln15_28

]]></Node>
<StgValue><ssdm name="trunc_ln15_58"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:397 %icmp_ln15_46 = icmp_sgt  i12 %sub_ln15_28, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_46"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:401 %icmp_ln15_47 = icmp_eq  i12 %sub_ln15_28, i12 10

]]></Node>
<StgValue><ssdm name="icmp_ln15_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_8" val="1"/>
<literal name="and_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:94 %trunc_ln15_12 = trunc i54 %ashr_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_12"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
<literal name="and_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_8" val="0"/>
<literal name="and_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:96 %select_ln15_71 = select i1 %tmp_11, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_71"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:97 %select_ln15_6 = select i1 %icmp_ln15_8, i18 %trunc_ln15_12, i18 %select_ln15_71

]]></Node>
<StgValue><ssdm name="select_ln15_6"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:109 %select_ln15_45 = select i1 %and_ln15_3, i18 %select_ln15_6, i18 %select_ln15_44

]]></Node>
<StgValue><ssdm name="select_ln15_45"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:132 %ashr_ln15_2 = ashr i54 %select_ln15_8, i54 %zext_ln15_8

]]></Node>
<StgValue><ssdm name="ashr_ln15_2"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:296 %select_ln15_27 = select i1 %icmp_ln15_34, i18 %shl_ln15_6, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_27"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:297 %select_ln15_58 = select i1 %icmp_ln15_30, i18 0, i18 %select_ln15_27

]]></Node>
<StgValue><ssdm name="select_ln15_58"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %xor_ln15_12 = xor i1 %icmp_ln15_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_12"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln15_12 = and i1 %icmp_ln15_32, i1 %xor_ln15_12

]]></Node>
<StgValue><ssdm name="and_ln15_12"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:300 %select_ln15_59 = select i1 %and_ln15_12, i18 %trunc_ln15_41, i18 %select_ln15_58

]]></Node>
<StgValue><ssdm name="select_ln15_59"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %or_ln15_6 = or i1 %icmp_ln15_30, i1 %icmp_ln15_32

]]></Node>
<StgValue><ssdm name="or_ln15_6"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %xor_ln15_13 = xor i1 %or_ln15_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_13"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %and_ln15_13 = and i1 %icmp_ln15_31, i1 %xor_ln15_13

]]></Node>
<StgValue><ssdm name="and_ln15_13"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:334 %shl_ln15_7 = shl i18 %trunc_ln15_47, i18 %select_ln15_29cast

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:364 %icmp_ln15_43 = icmp_ult  i11 %select_ln15_33, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_43"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:365 %zext_ln15_26 = zext i11 %select_ln15_33

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:371 %icmp_ln15_44 = icmp_ult  i11 %select_ln15_33, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_44"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:372 %select_ln15_33cast = zext i11 %select_ln15_33

]]></Node>
<StgValue><ssdm name="select_ln15_33cast"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:373 %shl_ln15_8 = shl i18 %trunc_ln15_53, i18 %select_ln15_33cast

]]></Node>
<StgValue><ssdm name="shl_ln15_8"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:393 %select_ln15_36 = select i1 %tmp_26, i54 %sub_ln15_27, i54 %zext_ln15_38

]]></Node>
<StgValue><ssdm name="select_ln15_36"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:398 %add_ln15_11 = add i11 %trunc_ln15_58, i11 2038

]]></Node>
<StgValue><ssdm name="add_ln15_11"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:399 %sub_ln15_29 = sub i11 10, i11 %trunc_ln15_58

]]></Node>
<StgValue><ssdm name="sub_ln15_29"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:400 %select_ln15_37 = select i1 %icmp_ln15_46, i11 %add_ln15_11, i11 %sub_ln15_29

]]></Node>
<StgValue><ssdm name="select_ln15_37"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:402 %trunc_ln15_59 = trunc i54 %select_ln15_36

]]></Node>
<StgValue><ssdm name="trunc_ln15_59"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="464" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="1"/>
<literal name="and_ln15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:133 %trunc_ln15_18 = trunc i54 %ashr_ln15_2

]]></Node>
<StgValue><ssdm name="trunc_ln15_18"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
<literal name="and_ln15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:134 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_13" val="0"/>
<literal name="and_ln15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:135 %select_ln15_72 = select i1 %tmp_13, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_72"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:136 %select_ln15_10 = select i1 %icmp_ln15_13, i18 %trunc_ln15_18, i18 %select_ln15_72

]]></Node>
<StgValue><ssdm name="select_ln15_10"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:148 %select_ln15_48 = select i1 %and_ln15_5, i18 %select_ln15_10, i18 %select_ln15_47

]]></Node>
<StgValue><ssdm name="select_ln15_48"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:171 %ashr_ln15_3 = ashr i54 %select_ln15_12, i54 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="ashr_ln15_3"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:335 %select_ln15_31 = select i1 %icmp_ln15_39, i18 %shl_ln15_7, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_31"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:336 %select_ln15_61 = select i1 %icmp_ln15_35, i18 0, i18 %select_ln15_31

]]></Node>
<StgValue><ssdm name="select_ln15_61"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %xor_ln15_14 = xor i1 %icmp_ln15_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_14"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %and_ln15_14 = and i1 %icmp_ln15_37, i1 %xor_ln15_14

]]></Node>
<StgValue><ssdm name="and_ln15_14"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:339 %select_ln15_62 = select i1 %and_ln15_14, i18 %trunc_ln15_47, i18 %select_ln15_61

]]></Node>
<StgValue><ssdm name="select_ln15_62"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %or_ln15_7 = or i1 %icmp_ln15_35, i1 %icmp_ln15_37

]]></Node>
<StgValue><ssdm name="or_ln15_7"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %xor_ln15_15 = xor i1 %or_ln15_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_15"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:342 %and_ln15_15 = and i1 %icmp_ln15_36, i1 %xor_ln15_15

]]></Node>
<StgValue><ssdm name="and_ln15_15"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:373 %shl_ln15_8 = shl i18 %trunc_ln15_53, i18 %select_ln15_33cast

]]></Node>
<StgValue><ssdm name="shl_ln15_8"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:403 %icmp_ln15_48 = icmp_ult  i11 %select_ln15_37, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln15_48"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="54" op_0_bw="11">
<![CDATA[
entry_ifconv:404 %zext_ln15_29 = zext i11 %select_ln15_37

]]></Node>
<StgValue><ssdm name="zext_ln15_29"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:410 %icmp_ln15_49 = icmp_ult  i11 %select_ln15_37, i11 18

]]></Node>
<StgValue><ssdm name="icmp_ln15_49"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="11">
<![CDATA[
entry_ifconv:411 %select_ln15_37cast = zext i11 %select_ln15_37

]]></Node>
<StgValue><ssdm name="select_ln15_37cast"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:412 %shl_ln15_9 = shl i18 %trunc_ln15_59, i18 %select_ln15_37cast

]]></Node>
<StgValue><ssdm name="shl_ln15_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_18" val="1"/>
<literal name="and_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:172 %trunc_ln15_24 = trunc i54 %ashr_ln15_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_24"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_18" val="0"/>
<literal name="and_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:173 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_18" val="0"/>
<literal name="and_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:174 %select_ln15_73 = select i1 %tmp_15, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_73"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:175 %select_ln15_14 = select i1 %icmp_ln15_18, i18 %trunc_ln15_24, i18 %select_ln15_73

]]></Node>
<StgValue><ssdm name="select_ln15_14"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:187 %select_ln15_51 = select i1 %and_ln15_7, i18 %select_ln15_14, i18 %select_ln15_50

]]></Node>
<StgValue><ssdm name="select_ln15_51"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:210 %ashr_ln15_4 = ashr i54 %select_ln15_16, i54 %zext_ln15_14

]]></Node>
<StgValue><ssdm name="ashr_ln15_4"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:374 %select_ln15_35 = select i1 %icmp_ln15_44, i18 %shl_ln15_8, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_35"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:375 %select_ln15_64 = select i1 %icmp_ln15_40, i18 0, i18 %select_ln15_35

]]></Node>
<StgValue><ssdm name="select_ln15_64"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %xor_ln15_16 = xor i1 %icmp_ln15_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_16"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %and_ln15_16 = and i1 %icmp_ln15_42, i1 %xor_ln15_16

]]></Node>
<StgValue><ssdm name="and_ln15_16"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:378 %select_ln15_65 = select i1 %and_ln15_16, i18 %trunc_ln15_53, i18 %select_ln15_64

]]></Node>
<StgValue><ssdm name="select_ln15_65"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %or_ln15_8 = or i1 %icmp_ln15_40, i1 %icmp_ln15_42

]]></Node>
<StgValue><ssdm name="or_ln15_8"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %xor_ln15_17 = xor i1 %or_ln15_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_17"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:381 %and_ln15_17 = and i1 %icmp_ln15_41, i1 %xor_ln15_17

]]></Node>
<StgValue><ssdm name="and_ln15_17"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:412 %shl_ln15_9 = shl i18 %trunc_ln15_59, i18 %select_ln15_37cast

]]></Node>
<StgValue><ssdm name="shl_ln15_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_23" val="1"/>
<literal name="and_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:211 %trunc_ln15_30 = trunc i54 %ashr_ln15_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_30"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_23" val="0"/>
<literal name="and_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:212 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_23" val="0"/>
<literal name="and_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:213 %select_ln15_74 = select i1 %tmp_17, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_74"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:214 %select_ln15_18 = select i1 %icmp_ln15_23, i18 %trunc_ln15_30, i18 %select_ln15_74

]]></Node>
<StgValue><ssdm name="select_ln15_18"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:226 %select_ln15_54 = select i1 %and_ln15_9, i18 %select_ln15_18, i18 %select_ln15_53

]]></Node>
<StgValue><ssdm name="select_ln15_54"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:249 %ashr_ln15_5 = ashr i54 %select_ln15_20, i54 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="ashr_ln15_5"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:413 %select_ln15_39 = select i1 %icmp_ln15_49, i18 %shl_ln15_9, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_39"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:414 %select_ln15_67 = select i1 %icmp_ln15_45, i18 0, i18 %select_ln15_39

]]></Node>
<StgValue><ssdm name="select_ln15_67"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %xor_ln15_18 = xor i1 %icmp_ln15_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_18"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:416 %and_ln15_18 = and i1 %icmp_ln15_47, i1 %xor_ln15_18

]]></Node>
<StgValue><ssdm name="and_ln15_18"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:417 %select_ln15_68 = select i1 %and_ln15_18, i18 %trunc_ln15_59, i18 %select_ln15_67

]]></Node>
<StgValue><ssdm name="select_ln15_68"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %or_ln15_9 = or i1 %icmp_ln15_45, i1 %icmp_ln15_47

]]></Node>
<StgValue><ssdm name="or_ln15_9"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:419 %xor_ln15_19 = xor i1 %or_ln15_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15_19"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:420 %and_ln15_19 = and i1 %icmp_ln15_46, i1 %xor_ln15_19

]]></Node>
<StgValue><ssdm name="and_ln15_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_28" val="1"/>
<literal name="and_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:250 %trunc_ln15_36 = trunc i54 %ashr_ln15_5

]]></Node>
<StgValue><ssdm name="trunc_ln15_36"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_28" val="0"/>
<literal name="and_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:251 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_28" val="0"/>
<literal name="and_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:252 %select_ln15_75 = select i1 %tmp_19, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_75"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:253 %select_ln15_22 = select i1 %icmp_ln15_28, i18 %trunc_ln15_36, i18 %select_ln15_75

]]></Node>
<StgValue><ssdm name="select_ln15_22"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:265 %select_ln15_57 = select i1 %and_ln15_11, i18 %select_ln15_22, i18 %select_ln15_56

]]></Node>
<StgValue><ssdm name="select_ln15_57"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:288 %ashr_ln15_6 = ashr i54 %select_ln15_24, i54 %zext_ln15_20

]]></Node>
<StgValue><ssdm name="ashr_ln15_6"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_33" val="1"/>
<literal name="and_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:289 %trunc_ln15_42 = trunc i54 %ashr_ln15_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_42"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_33" val="0"/>
<literal name="and_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:290 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_33" val="0"/>
<literal name="and_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:291 %select_ln15_76 = select i1 %tmp_21, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_76"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:292 %select_ln15_26 = select i1 %icmp_ln15_33, i18 %trunc_ln15_42, i18 %select_ln15_76

]]></Node>
<StgValue><ssdm name="select_ln15_26"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:304 %select_ln15_60 = select i1 %and_ln15_13, i18 %select_ln15_26, i18 %select_ln15_59

]]></Node>
<StgValue><ssdm name="select_ln15_60"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:327 %ashr_ln15_7 = ashr i54 %select_ln15_28, i54 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="ashr_ln15_7"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_38" val="1"/>
<literal name="and_ln15_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:328 %trunc_ln15_48 = trunc i54 %ashr_ln15_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_48"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_38" val="0"/>
<literal name="and_ln15_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:329 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_38" val="0"/>
<literal name="and_ln15_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:330 %select_ln15_77 = select i1 %tmp_23, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_77"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:331 %select_ln15_30 = select i1 %icmp_ln15_38, i18 %trunc_ln15_48, i18 %select_ln15_77

]]></Node>
<StgValue><ssdm name="select_ln15_30"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:343 %select_ln15_63 = select i1 %and_ln15_15, i18 %select_ln15_30, i18 %select_ln15_62

]]></Node>
<StgValue><ssdm name="select_ln15_63"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:366 %ashr_ln15_8 = ashr i54 %select_ln15_32, i54 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="ashr_ln15_8"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="552" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_43" val="1"/>
<literal name="and_ln15_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:367 %trunc_ln15_54 = trunc i54 %ashr_ln15_8

]]></Node>
<StgValue><ssdm name="trunc_ln15_54"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_43" val="0"/>
<literal name="and_ln15_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:368 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_43" val="0"/>
<literal name="and_ln15_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:369 %select_ln15_78 = select i1 %tmp_25, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_78"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:370 %select_ln15_34 = select i1 %icmp_ln15_43, i18 %trunc_ln15_54, i18 %select_ln15_78

]]></Node>
<StgValue><ssdm name="select_ln15_34"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:382 %select_ln15_66 = select i1 %and_ln15_17, i18 %select_ln15_34, i18 %select_ln15_65

]]></Node>
<StgValue><ssdm name="select_ln15_66"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:405 %ashr_ln15_9 = ashr i54 %select_ln15_36, i54 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="ashr_ln15_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="558" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_48" val="1"/>
<literal name="and_ln15_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="54">
<![CDATA[
entry_ifconv:406 %trunc_ln15_60 = trunc i54 %ashr_ln15_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_60"/></StgValue>
</operation>

<operation id="560" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_48" val="0"/>
<literal name="and_ln15_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem0_addr_read_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="561" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_48" val="0"/>
<literal name="and_ln15_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:408 %select_ln15_79 = select i1 %tmp_27, i18 262143, i18 0

]]></Node>
<StgValue><ssdm name="select_ln15_79"/></StgValue>
</operation>

<operation id="562" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:409 %select_ln15_38 = select i1 %icmp_ln15_48, i18 %trunc_ln15_60, i18 %select_ln15_79

]]></Node>
<StgValue><ssdm name="select_ln15_38"/></StgValue>
</operation>

<operation id="563" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:421 %select_ln15_69 = select i1 %and_ln15_19, i18 %select_ln15_38, i18 %select_ln15_68

]]></Node>
<StgValue><ssdm name="select_ln15_69"/></StgValue>
</operation>

<operation id="564" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:422 %mrv = insertvalue i180 <undef>, i18 %select_ln15_42

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="565" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:423 %mrv_1 = insertvalue i180 %mrv, i18 %select_ln15_45

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="566" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:424 %mrv_2 = insertvalue i180 %mrv_1, i18 %select_ln15_48

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="567" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:425 %mrv_3 = insertvalue i180 %mrv_2, i18 %select_ln15_51

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="568" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:426 %mrv_4 = insertvalue i180 %mrv_3, i18 %select_ln15_54

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="569" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:427 %mrv_5 = insertvalue i180 %mrv_4, i18 %select_ln15_57

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="570" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:428 %mrv_6 = insertvalue i180 %mrv_5, i18 %select_ln15_60

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="571" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:429 %mrv_7 = insertvalue i180 %mrv_6, i18 %select_ln15_63

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="572" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:430 %mrv_8 = insertvalue i180 %mrv_7, i18 %select_ln15_66

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="180" op_0_bw="180" op_1_bw="18">
<![CDATA[
entry_ifconv:431 %mrv_9 = insertvalue i180 %mrv_8, i18 %select_ln15_69

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="180">
<![CDATA[
entry_ifconv:432 %ret_ln17 = ret i180 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
