

================================================================
== Vitis HLS Report for 'FFT_1'
================================================================
* Date:           Mon Mar  4 11:08:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max  |   Type  |
    +---------+---------+----------+-----------+-----+--------+---------+
    |        1|   255547|  0.100 us|  25.555 ms|    1|  255547|       no|
    +---------+---------+----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_953_1     |        0|   255546|  2 ~ 28394|          -|          -|   0 ~ 9|        no|
        | + VITIS_LOOP_959_2    |        0|    28392|    3 ~ 507|          -|          -|  0 ~ 56|        no|
        |  ++ VITIS_LOOP_968_3  |        0|      504|          9|          -|          -|  0 ~ 56|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_08 = alloca i32 1"   --->   Operation 14 'alloca' 'm_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 15 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%u_010 = alloca i32 1"   --->   Operation 16 'alloca' 'u_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [../FalconHLS/code_hls/fft.c:901]   --->   Operation 18 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f" [../FalconHLS/code_hls/fft.c:901]   --->   Operation 19 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln949 = zext i32 %logn_read" [../FalconHLS/code_hls/fft.c:949]   --->   Operation 20 'zext' 'zext_ln949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln949" [../FalconHLS/code_hls/fft.c:949]   --->   Operation 21 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:936]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 23 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln953 = store i32 1, i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 24 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln953 = store i63 %trunc_ln, i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 25 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln953 = store i64 2, i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 26 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_959_2" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 27 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%u_238 = load i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 28 'load' 'u_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln953 = icmp_ult  i32 %u_238, i32 %logn_read" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 29 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %for.end39.loopexit, void %VITIS_LOOP_959_2.split" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 30 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%m_08_load_1 = load i64 %m_08" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 31 'load' 'm_08_load_1' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_load_6 = load i63 %t" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 32 'load' 't_load_6' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln954 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 9, i64 4" [../FalconHLS/code_hls/fft.c:954]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln954' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln936 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../FalconHLS/code_hls/fft.c:936]   --->   Operation 34 'specloopname' 'specloopname_ln936' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ht = partselect i62 @_ssdm_op_PartSelect.i62.i63.i32.i32, i63 %t_load_6, i32 1, i32 62" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 35 'partselect' 'ht' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i62 %ht" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 36 'zext' 'zext_ln957' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln955 = zext i62 %ht" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 37 'zext' 'zext_ln955' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_08_load_1, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 38 'partselect' 'trunc_ln21' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln965 = trunc i64 %m_08_load_1" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 39 'trunc' 'trunc_ln965' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i12 @_ssdm_op_PartSelect.i12.i63.i32.i32, i63 %t_load_6, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 40 'partselect' 'trunc_ln22' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln959 = br void %VITIS_LOOP_968_3" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 41 'br' 'br_ln959' <Predicate = (icmp_ln953)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln983 = ret" [../FalconHLS/code_hls/fft.c:983]   --->   Operation 42 'ret' 'ret_ln983' <Predicate = (!icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln959, void %for.inc32.loopexit, i64 %zext_ln955, void %VITIS_LOOP_959_2.split" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 43 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j1_12 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_959_2.split"   --->   Operation 44 'phi' 'j1_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i1 = phi i63 %i1_3, void %for.inc32.loopexit, i63 0, void %VITIS_LOOP_959_2.split"   --->   Operation 45 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.78ns)   --->   "%icmp_ln959 = icmp_eq  i63 %i1, i63 %trunc_ln21" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 46 'icmp' 'icmp_ln959' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (3.49ns)   --->   "%i1_3 = add i63 %i1, i63 1" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 47 'add' 'i1_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln959 = br i1 %icmp_ln959, void %VITIS_LOOP_968_3.split, void %for.inc36.loopexit" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 48 'br' 'br_ln959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln965_1 = trunc i63 %i1" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 49 'trunc' 'trunc_ln965_1' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln965 = add i10 %trunc_ln965_1, i10 %trunc_ln965" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 50 'add' 'add_ln965' <Predicate = (!icmp_ln959)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln965, i1 0" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 52 'zext' 'zext_ln965' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln965" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 53 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 54 'load' 's_re' <Predicate = (!icmp_ln959)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln966 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 55 'or' 'or_ln966' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln966 = zext i11 %or_ln966" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 56 'zext' 'zext_ln966' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_3 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln966" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 57 'getelementptr' 'fpr_gm_tab_addr_3' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%s_im = load i11 %fpr_gm_tab_addr_3" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 58 'load' 's_im' <Predicate = (!icmp_ln959)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%m_08_load = load i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 59 'load' 'm_08_load' <Predicate = (icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%u = add i32 %u_238, i32 1" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 60 'add' 'u' <Predicate = (icmp_ln959)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%m = shl i64 %m_08_load, i64 1" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 61 'shl' 'm' <Predicate = (icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln953 = store i32 %u, i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 62 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln953 = store i63 %zext_ln957, i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 63 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln953 = store i64 %m, i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 64 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_959_2" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 65 'br' 'br_ln953' <Predicate = (icmp_ln959)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln960 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 56, i64 28" [../FalconHLS/code_hls/fft.c:960]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln955 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 67 'specloopname' 'specloopname_ln955' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 68 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%s_im = load i11 %fpr_gm_tab_addr_3" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 69 'load' 's_im' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln968 = br void %for.inc" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 70 'br' 'br_ln968' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%j_02 = phi i64 %j1_12, void %VITIS_LOOP_968_3.split, i64 %j_13, void %for.inc.split"   --->   Operation 71 'phi' 'j_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.77ns)   --->   "%icmp_ln968 = icmp_ult  i64 %j_02, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 72 'icmp' 'icmp_ln968' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln968 = br i1 %icmp_ln968, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 73 'br' 'br_ln968' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln972 = trunc i64 %j_02" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 74 'trunc' 'trunc_ln972' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln101 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln972, i3 0" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 75 'bitconcatenate' 'shl_ln101' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln972 = add i15 %shl_ln101, i15 %f_read" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 76 'add' 'add_ln972' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln972, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 77 'partselect' 'trunc_ln23' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.54ns)   --->   "%add_ln973 = add i12 %trunc_ln972, i12 %trunc_ln20" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 78 'add' 'add_ln973' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln102 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln973, i3 0" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 79 'bitconcatenate' 'shl_ln102' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.94ns)   --->   "%add_ln973_1 = add i15 %shl_ln102, i15 %f_read" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 80 'add' 'add_ln973_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln973_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln973_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 81 'partselect' 'trunc_ln973_2' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.54ns)   --->   "%add_ln974 = add i12 %trunc_ln972, i12 %trunc_ln22" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 82 'add' 'add_ln974' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln103 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln974, i3 0" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 83 'bitconcatenate' 'shl_ln103' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.94ns)   --->   "%add_ln974_1 = add i15 %shl_ln103, i15 %f_read" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 84 'add' 'add_ln974_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln974_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln974_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 85 'partselect' 'trunc_ln974_1' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln974 = zext i13 %trunc_ln974_1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 86 'zext' 'zext_ln974' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%vla18_addr_360 = getelementptr i32 %vla18, i64 0, i64 %zext_ln974" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 87 'getelementptr' 'vla18_addr_360' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%vla18_load_240 = load i13 %vla18_addr_360" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 88 'load' 'vla18_load_240' <Predicate = (icmp_ln968)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln974_2 = add i13 %trunc_ln974_1, i13 1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 89 'add' 'add_ln974_2' <Predicate = (icmp_ln968)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln974_1 = zext i13 %add_ln974_2" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 90 'zext' 'zext_ln974_1' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%vla18_addr_361 = getelementptr i32 %vla18, i64 0, i64 %zext_ln974_1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 91 'getelementptr' 'vla18_addr_361' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%vla18_load_241 = load i13 %vla18_addr_361" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 92 'load' 'vla18_load_241' <Predicate = (icmp_ln968)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln975 = add i12 %add_ln974, i12 %trunc_ln20" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 93 'add' 'add_ln975' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln104 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln975, i3 0" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 94 'bitconcatenate' 'shl_ln104' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln975_1 = add i15 %shl_ln104, i15 %f_read" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 95 'add' 'add_ln975_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln975_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 96 'partselect' 'trunc_ln24' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.52ns)   --->   "%j_13 = add i64 %j_02, i64 1" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 97 'add' 'j_13' <Predicate = (icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%t_load = load i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 98 'load' 't_load' <Predicate = (!icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln953 = zext i63 %t_load" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 99 'zext' 'zext_ln953' <Predicate = (!icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.52ns)   --->   "%j1 = add i64 %zext_ln953, i64 %j1_12" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 100 'add' 'j1' <Predicate = (!icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln959 = add i64 %zext_ln953, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 101 'add' 'add_ln959' <Predicate = (!icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln959 = br void %VITIS_LOOP_968_3" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 102 'br' 'br_ln959' <Predicate = (!icmp_ln968)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%vla18_load_240 = load i13 %vla18_addr_360" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 103 'load' 'vla18_load_240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%vla18_load_241 = load i13 %vla18_addr_361" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 104 'load' 'vla18_load_241' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln975 = zext i13 %trunc_ln24" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 105 'zext' 'zext_ln975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%vla18_addr_362 = getelementptr i32 %vla18, i64 0, i64 %zext_ln975" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 106 'getelementptr' 'vla18_addr_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%vla18_load_242 = load i13 %vla18_addr_362" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 107 'load' 'vla18_load_242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 108 [1/1] (1.67ns)   --->   "%add_ln975_2 = add i13 %trunc_ln24, i13 1" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 108 'add' 'add_ln975_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln975_1 = zext i13 %add_ln975_2" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 109 'zext' 'zext_ln975_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%vla18_addr_363 = getelementptr i32 %vla18, i64 0, i64 %zext_ln975_1" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 110 'getelementptr' 'vla18_addr_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%vla18_load_243 = load i13 %vla18_addr_363" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 111 'load' 'vla18_load_243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 7 <SV = 6> <Delay = 35.6>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_241, i32 %vla18_load_240" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 112 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%y_re_1 = bitcast i64 %tmp_89" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 113 'bitcast' 'y_re_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%vla18_load_242 = load i13 %vla18_addr_362" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 114 'load' 'vla18_load_242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 115 [1/2] (3.25ns)   --->   "%vla18_load_243 = load i13 %vla18_addr_363" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 115 'load' 'vla18_load_243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_243, i32 %vla18_load_242" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 116 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%y_im_1 = bitcast i64 %tmp_90" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 117 'bitcast' 'y_im_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %y_re_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 118 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %y_im_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 119 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/2] (32.3ns)   --->   "%test1_7 = dmul i64 %y_re_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 120 'dmul' 'test1_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [2/2] (32.3ns)   --->   "%test2_7 = dmul i64 %y_im_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 121 'dmul' 'test2_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 63.4>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln972 = zext i13 %trunc_ln23" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 122 'zext' 'zext_ln972' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln972" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 123 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 124 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 125 [1/1] (1.67ns)   --->   "%add_ln972_1 = add i13 %trunc_ln23, i13 1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 125 'add' 'add_ln972_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln972_1 = zext i13 %add_ln972_1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 126 'zext' 'zext_ln972_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%vla18_addr_357 = getelementptr i32 %vla18, i64 0, i64 %zext_ln972_1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 127 'getelementptr' 'vla18_addr_357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%vla18_load_237 = load i13 %vla18_addr_357" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 128 'load' 'vla18_load_237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 129 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %y_re_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 129 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %y_im_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 130 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 131 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/2] (32.3ns)   --->   "%test1_7 = dmul i64 %y_re_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 132 'dmul' 'test1_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/2] (32.3ns)   --->   "%test2_7 = dmul i64 %y_im_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 133 'dmul' 'test2_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_7, i64 %test2_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 134 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 62.1>
ST_9 : Operation 135 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 135 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 136 [1/2] (3.25ns)   --->   "%vla18_load_237 = load i13 %vla18_addr_357" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 136 'load' 'vla18_load_237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_237, i32 %vla18_load" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%x_re = bitcast i64 %tmp" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 138 'bitcast' 'x_re' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln973 = zext i13 %trunc_ln973_2" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 139 'zext' 'zext_ln973' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%vla18_addr_358 = getelementptr i32 %vla18, i64 0, i64 %zext_ln973" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 140 'getelementptr' 'vla18_addr_358' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (3.25ns)   --->   "%vla18_load_238 = load i13 %vla18_addr_358" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 141 'load' 'vla18_load_238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln973_2 = add i13 %trunc_ln973_2, i13 1" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 142 'add' 'add_ln973_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln973_1 = zext i13 %add_ln973_2" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 143 'zext' 'zext_ln973_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%vla18_addr_359 = getelementptr i32 %vla18, i64 0, i64 %zext_ln973_1" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 144 'getelementptr' 'vla18_addr_359' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (3.25ns)   --->   "%vla18_load_239 = load i13 %vla18_addr_359" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 145 'load' 'vla18_load_239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 146 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 146 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_7, i64 %test2_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 147 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 148 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [2/2] (31.0ns)   --->   "%fpct_re_5 = dsub i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 149 'dsub' 'fpct_re_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 34.3>
ST_10 : Operation 150 [1/2] (3.25ns)   --->   "%vla18_load_238 = load i13 %vla18_addr_358" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 150 'load' 'vla18_load_238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 151 [1/2] (3.25ns)   --->   "%vla18_load_239 = load i13 %vla18_addr_359" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 151 'load' 'vla18_load_239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_239, i32 %vla18_load_238" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%x_im = bitcast i64 %tmp_s" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 153 'bitcast' 'x_im' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 154 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 155 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %fpct_re" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 156 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %bitcast_ln12" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 157 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln12, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 158 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln12_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln12, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 159 'partselect' 'trunc_ln12_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_357, i32 %trunc_ln12_2, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 160 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 161 [1/2] (31.0ns)   --->   "%fpct_re_5 = dsub i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 161 'dsub' 'fpct_re_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/2] (31.0ns)   --->   "%fpct_im_5 = dsub i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 162 'dsub' 'fpct_im_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 34.3>
ST_11 : Operation 163 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 163 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %fpct_im" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 164 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %bitcast_ln13" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 165 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_358, i32 %trunc_ln13, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 166 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln13, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 167 'partselect' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_359, i32 %trunc_ln13_2, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 168 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 169 [1/2] (31.0ns)   --->   "%fpct_im_5 = dsub i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 169 'dsub' 'fpct_im_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %fpct_re_5" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 170 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %bitcast_ln32" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 171 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln32 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_360, i32 %trunc_ln32, i4 15" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 172 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln32, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 173 'partselect' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln32 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_361, i32 %trunc_ln32_1, i4 15" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 174 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln969 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 56, i64 28" [../FalconHLS/code_hls/fft.c:969]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln969' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../FalconHLS/code_hls/fft.c:961]   --->   Operation 176 'specloopname' 'specloopname_ln961' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %fpct_im_5" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 177 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i64 %bitcast_ln33" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 178 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_362, i32 %trunc_ln33, i4 15" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 179 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln33, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 180 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_363, i32 %trunc_ln33_1, i4 15" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 181 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln968 = br void %for.inc" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 182 'br' 'br_ln968' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	wire read operation ('logn', ../FalconHLS/code_hls/fft.c:901) on port 'logn' (../FalconHLS/code_hls/fft.c:901) [9]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/fft.c:949) [12]  (4.42 ns)
	'store' operation ('store_ln953', ../FalconHLS/code_hls/fft.c:953) of variable 'trunc_ln', ../FalconHLS/code_hls/fft.c:936 on local variable 't' [16]  (1.59 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/fft.c:953) on local variable 'u' [20]  (0 ns)
	'icmp' operation ('icmp_ln953', ../FalconHLS/code_hls/fft.c:953) [21]  (2.47 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', ../FalconHLS/code_hls/fft.c:959) [38]  (0 ns)
	'add' operation ('add_ln965', ../FalconHLS/code_hls/fft.c:965) [46]  (1.73 ns)
	'getelementptr' operation ('fpr_gm_tab_addr', ../FalconHLS/code_hls/fft.c:965) [49]  (0 ns)
	'load' operation ('s_re', ../FalconHLS/code_hls/fft.c:965) on array 'fpr_gm_tab' [50]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('s_re', ../FalconHLS/code_hls/fft.c:965) on array 'fpr_gm_tab' [50]  (3.25 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../FalconHLS/code_hls/fft.c:968) ('j1', ../FalconHLS/code_hls/fft.c:959) [57]  (0 ns)
	'add' operation ('add_ln974', ../FalconHLS/code_hls/fft.c:974) [89]  (1.55 ns)
	'add' operation ('d_re', ../FalconHLS/code_hls/fft.c:974) [91]  (1.94 ns)
	'add' operation ('add_ln974_2', ../FalconHLS/code_hls/fft.c:974) [96]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_361', ../FalconHLS/code_hls/fft.c:974) [98]  (0 ns)
	'load' operation ('vla18_load_241', ../FalconHLS/code_hls/fft.c:974) on array 'vla18' [99]  (3.25 ns)

 <State 6>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln975_2', ../FalconHLS/code_hls/fft.c:975) [109]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_363', ../FalconHLS/code_hls/fft.c:975) [111]  (0 ns)
	'load' operation ('vla18_load_243', ../FalconHLS/code_hls/fft.c:975) on array 'vla18' [112]  (3.25 ns)

 <State 7>: 35.6ns
The critical path consists of the following:
	'load' operation ('vla18_load_242', ../FalconHLS/code_hls/fft.c:975) on array 'vla18' [108]  (3.25 ns)
	'dmul' operation ('test2', ../FalconHLS/code_hls/fpr.c:162) [116]  (32.4 ns)

 <State 8>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('test1', ../FalconHLS/code_hls/fpr.c:162) [115]  (32.4 ns)
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [117]  (31.1 ns)

 <State 9>: 62.1ns
The critical path consists of the following:
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [117]  (31.1 ns)
	'dadd' operation ('fpct_re', ../FalconHLS/code_hls/fpr.c:137) [121]  (31.1 ns)

 <State 10>: 34.3ns
The critical path consists of the following:
	'load' operation ('vla18_load_238', ../FalconHLS/code_hls/fft.c:973) on array 'vla18' [82]  (3.25 ns)
	'dadd' operation ('fpct_im', ../FalconHLS/code_hls/fpr.c:137) [122]  (31.1 ns)

 <State 11>: 34.3ns
The critical path consists of the following:
	'dadd' operation ('fpct_im', ../FalconHLS/code_hls/fpr.c:137) [122]  (31.1 ns)
	'store' operation ('store_ln13', ../FalconHLS/code_hls/fft.c:13) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [130]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', ../FalconHLS/code_hls/fft.c:32) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [137]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln33', ../FalconHLS/code_hls/fft.c:33) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [142]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
