0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/decoder_38/decoder_38.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/decoder_38/decoder_38.v,1636088753,verilog,,C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/decoder_38/testbench.v,,decoder_38,,,,,,,,
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/decoder_38/testbench.v,1634260023,verilog,,,,testbench,,,,,,,,
