$date
	Sat Oct 22 23:22:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#612867
b10000 !
1"
#612870
b10000 &
b10000 %
1$
#612871
0"
#612874
b1000 &
b1000 %
#612878
b100 &
b100 %
#612882
b10 &
b10 %
#612886
b1 &
1#
b1 %
#612890
b0 &
b0 %
0#
0$
#1635011
b11100 !
1"
#1635014
b11100 &
b11100 %
1$
#1635015
0"
#1635018
b1110 &
b1110 %
#1635022
b111 &
b111 %
#1635026
b10110 &
b10110 %
#1635030
b1011 &
b1011 %
#1635034
b100010 &
b100010 %
#1635038
b10001 &
b10001 %
#1635042
b110100 &
b110100 %
#1635046
b11010 &
b11010 %
#1635050
b1101 &
b1101 %
#1635054
b101000 &
b101000 %
#1635058
b10100 &
b10100 %
#1635062
b1010 &
b1010 %
#1635066
b101 &
b101 %
#1635070
b10000 &
b10000 %
#1635074
b1000 &
b1000 %
#1635078
b100 &
b100 %
#1635082
b10 &
b10 %
#1635086
b1 &
1#
b1 %
#1635090
b0 &
b0 %
0#
0$
#2558527
b1 !
1"
#2558530
b1 &
b1 %
1$
#2558531
0"
#2558534
1#
#2558538
b0 &
b0 %
0#
0$
#4500012
