# //  ModelSim PE Student Edition 10.3b Jun  2 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim work.tb 
# Start time: 13:33:26 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
# ** Error: (vsim-3033) vlogout/tas.gate.v(39): Instantiation of 'DFFARX1' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(41): Instantiation of 'OR2X1' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(42): Instantiation of 'NOR4X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(44): Instantiation of 'NAND2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(45): Instantiation of 'NOR4X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(47): Instantiation of 'NAND3X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(49): Instantiation of 'NOR2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(50): Instantiation of 'NAND2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# Error loading design
vsim work.tb
# vsim 
# Start time: 13:34:08 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
# ** Error: (vsim-3033) vlogout/tas.gate.v(39): Instantiation of 'DFFARX1' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(41): Instantiation of 'OR2X1' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(42): Instantiation of 'NOR4X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(44): Instantiation of 'NAND2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(45): Instantiation of 'NOR4X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(47): Instantiation of 'NAND3X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(49): Instantiation of 'NOR2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# ** Error: (vsim-3033) vlogout/tas.gate.v(50): Instantiation of 'NAND2X0' failed. The design unit was not found.
# 
#         Region: /tb/tas_0
#         Searched libraries:
#             C:/Users/Jordan.thor/Documents/GitHub/vlsi/6/work
# Error loading design
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 13:34:14 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module fifo_tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	fifo_tb
# 	tb
# End time: 13:34:14 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim 
# Start time: 13:34:15 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/A1/*
add wave -position end sim:/tb/tas_0/CB2/*
run 20000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
run 20000
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
vsim work.tb
# vsim 
# Start time: 13:50:04 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
run 200000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
# sending: a5
# sending: 12
# sending: 14
# write to RAM:: address: 7f6  data: 111 
# 
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# sending: c3
# write to RAM:: address: 7f5  data: 103 
# 
# sending: c3
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# sending: a5
# write to RAM:: address: 7f4  data:  20 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# write to RAM:: address: 7f3  data:  84 
# 
# sending: a5
# sending: 46
# sending: 48
# sending: c2
# sending: a5
# write to RAM:: address: 7f2  data: 174 
# 
# sending: c3
# sending: a5
# sending: c3
vsim work.tb
# vsim 
# Start time: 13:50:33 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/*
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/CB2/*
run 200000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
# sending: a5
# sending: 12
# sending: 14
# write to RAM:: address: 7f6  data: 111 
# 
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# sending: c3
# write to RAM:: address: 7f5  data: 103 
# 
# sending: c3
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# sending: a5
# write to RAM:: address: 7f4  data:  20 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# write to RAM:: address: 7f3  data:  84 
# 
# sending: a5
# sending: 46
# sending: 48
# sending: c2
# sending: a5
# write to RAM:: address: 7f2  data: 174 
# 
# sending: c3
# sending: a5
# sending: c3
vsim work.tb
# vsim 
# Start time: 14:02:09 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 14:02:19 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module fifo_tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	fifo_tb
# 	tb
# End time: 14:02:19 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim 
# Start time: 14:02:22 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/CB50/*
run 20000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
vsim work.tb
# vsim 
# Start time: 14:04:21 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/*
add wave -position end sim:/tb/tas_0/CB50/*
run 20000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
run 20000
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# A time value could not be extracted from the current line
vsim work.tb
# vsim 
# Start time: 14:12:20 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/*
run 200000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
# sending: a5
# sending: 12
# sending: 14
# write to RAM:: address: 7f6  data: 111 
# 
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# sending: c3
# write to RAM:: address: 7f5  data: 103 
# 
# sending: c3
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# sending: a5
# write to RAM:: address: 7f4  data:  20 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# write to RAM:: address: 7f3  data:  84 
# 
# sending: a5
# sending: 46
# sending: 48
# sending: c2
# sending: a5
# write to RAM:: address: 7f2  data: 174 
# 
# sending: c3
# sending: a5
# sending: c3
vsim work.tb
# vsim 
# Start time: 14:14:12 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/CB2/*
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/*
run 100000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
vsim work.tb
# vsim 
# Start time: 14:16:54 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/A1/*
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/CB2/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
vsim work.tb
# vsim 
# Start time: 14:22:06 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/S1/*
add wave -position end sim:/tb/tas_0/F1/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
run 50000
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
vsim work.tb
# vsim 
# Start time: 14:24:10 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
run -all
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7fa  data: 114 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f9  data:  54 
# 
# sending: 2c
# sending: 2e
# sending: 30
# sending: a5
# sending: 02
# write to RAM:: address: 7f8  data:  66 
# 
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f7  data: 103 
# 
# sending: c3
# sending: a5
# sending: 12
# sending: 14
# write to RAM:: address: 7f6  data: 111 
# 
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# sending: c3
# write to RAM:: address: 7f5  data: 103 
# 
# sending: c3
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# sending: a5
# write to RAM:: address: 7f4  data:  20 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# write to RAM:: address: 7f3  data:  84 
# 
# sending: a5
# sending: 46
# sending: 48
# sending: c2
# sending: a5
# write to RAM:: address: 7f2  data: 174 
# 
# sending: c3
# sending: a5
# sending: c3
# Break key hit
# Simulation stop requested.
vsim work.tb
# vsim 
# Start time: 14:26:54 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 14:27:29 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module fifo_tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	fifo_tb
# 	tb
# End time: 14:27:29 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/S1/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# write to RAM:: address: 7fd  data:  58 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# write to RAM:: address: 7fc  data:  15 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  68 
# 
# sending: 1e
# sending: 1f
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 14:33:15 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module fifo_tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	fifo_tb
# 	tb
# End time: 14:33:15 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim 
# Start time: 14:33:18 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/S1/*
add wave -position end sim:/tb/tas_0/CB50/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# sending: 1e
# sending: 1f
vsim work.tb
# vsim 
# Start time: 14:34:51 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/S1/*
add wave -position end sim:/tb/tas_0/CB50/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# sending: 10
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# sending: 1e
# sending: 1f
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 14:39:48 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module fifo_tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	fifo_tb
# 	tb
# End time: 14:39:48 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# vsim 
# Start time: 14:39:55 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/S1/*
run 50000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:  25 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# write to RAM:: address: 7fd  data:  22 
# 
# sending: 10
# sending: a5
# sending: 12
# sending: 14
# write to RAM:: address: 7fc  data:  23 
# 
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  26 
# 
# sending: 1e
# sending: 1f
# A time value could not be extracted from the current line
