logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-13 Port_B_Depth-4 Port_B_Width-13 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-64 Port_B_Depth-4 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-88 Port_B_Depth-4 Port_B_Width-88 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0 Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-50 Port_B_Depth-4 Port_B_Width-50 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-32 Port_B_Depth-256 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache Physical_names-[FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-32 Port_B_Depth-256 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem[66:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-65 Port_B_Depth-16 Port_B_Width-65 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem[32:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-16 Port_B_Depth-4 Port_B_Width-16 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem[35:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem[35:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem[24:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-5 Port_B_Depth-4 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem[7:0] Physical_names-[FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-8 Port_B_Depth-4 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem[42:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-33 Port_B_Depth-512 Port_B_Width-33 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem[16:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem[36:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-36 Port_B_Depth-512 Port_B_Width-36 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem[16:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-35 Port_B_Depth-16 Port_B_Width-35 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem[9:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-9 Port_B_Depth-16 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem[2:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-2 Port_B_Depth-32 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0 Physical_names-[FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1/INST_RAM1K20_IP@@FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1/INST_RAM1K20_IP@@] Cascade_type-Depth Port_A_Depth-2048 Port_A_Width-80 Port_B_Depth-2048 Port_B_Width-80 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0] Physical_names-[FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-8 Port_B_Depth-256 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-4 Port_B_Depth-256 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-2 Port_B_Depth-256 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
