Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\SVN\DECA-revC\ProjectChange\DECA_GSensor_Nios\DECA_QSYS.qsys --block-symbol-file --output-directory=D:\SVN\DECA-revC\ProjectChange\DECA_GSensor_Nios\DECA_QSYS --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DECA_GSensor_Nios/DECA_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding gsensor_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module gsensor_i2c_scl
Progress: Adding gsensor_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module gsensor_i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DECA_QSYS.gsensor_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DECA_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DECA_QSYS.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: DECA_QSYS.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: DECA_QSYS.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\SVN\DECA-revC\ProjectChange\DECA_GSensor_Nios\DECA_QSYS.qsys --synthesis=VERILOG --output-directory=D:\SVN\DECA-revC\ProjectChange\DECA_GSensor_Nios\DECA_QSYS\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DECA_GSensor_Nios/DECA_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding gsensor_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module gsensor_i2c_scl
Progress: Adding gsensor_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module gsensor_i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DECA_QSYS.gsensor_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DECA_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DECA_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DECA_QSYS.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: DECA_QSYS.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: DECA_QSYS.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: DECA_QSYS: Generating DECA_QSYS "DECA_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: gsensor_i2c_scl: Starting RTL generation for module 'DECA_QSYS_gsensor_i2c_scl'
Info: gsensor_i2c_scl:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_QSYS_gsensor_i2c_scl --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0001_gsensor_i2c_scl_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0001_gsensor_i2c_scl_gen//DECA_QSYS_gsensor_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: gsensor_i2c_scl: Done RTL generation for module 'DECA_QSYS_gsensor_i2c_scl'
Info: gsensor_i2c_scl: "DECA_QSYS" instantiated altera_avalon_pio "gsensor_i2c_scl"
Info: gsensor_i2c_sda: Starting RTL generation for module 'DECA_QSYS_gsensor_i2c_sda'
Info: gsensor_i2c_sda:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_QSYS_gsensor_i2c_sda --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0002_gsensor_i2c_sda_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0002_gsensor_i2c_sda_gen//DECA_QSYS_gsensor_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: gsensor_i2c_sda: Done RTL generation for module 'DECA_QSYS_gsensor_i2c_sda'
Info: gsensor_i2c_sda: "DECA_QSYS" instantiated altera_avalon_pio "gsensor_i2c_sda"
Info: jtag_uart: Starting RTL generation for module 'DECA_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DECA_QSYS_jtag_uart --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0003_jtag_uart_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0003_jtag_uart_gen//DECA_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DECA_QSYS_jtag_uart'
Info: jtag_uart: "DECA_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DECA_QSYS_key'
Info: key:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_QSYS_key --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0004_key_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0004_key_gen//DECA_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DECA_QSYS_key'
Info: key: "DECA_QSYS" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'DECA_QSYS_led'
Info: led:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_QSYS_led --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0005_led_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0005_led_gen//DECA_QSYS_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'DECA_QSYS_led'
Info: led: "DECA_QSYS" instantiated altera_avalon_pio "led"
Info: mm_clock_crossing_bridge: "DECA_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge"
Info: nios2_gen2: "DECA_QSYS" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2: Starting RTL generation for module 'DECA_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DECA_QSYS_onchip_memory2 --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0006_onchip_memory2_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0006_onchip_memory2_gen//DECA_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DECA_QSYS_onchip_memory2'
Info: onchip_memory2: "DECA_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pll: "DECA_QSYS" instantiated altpll "pll"
Info: sw: Starting RTL generation for module 'DECA_QSYS_sw'
Info: sw:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_QSYS_sw --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0009_sw_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0009_sw_gen//DECA_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DECA_QSYS_sw'
Info: sw: "DECA_QSYS" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "DECA_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DECA_QSYS_timer'
Info: timer:   Generation command is [exec D:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64//perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DECA_QSYS_timer --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0011_timer_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0011_timer_gen//DECA_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DECA_QSYS_timer'
Info: timer: "DECA_QSYS" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DECA_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DECA_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DECA_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DECA_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DECA_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DECA_QSYS_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec D:/altera/15.0/quartus/bin64/eperlcmd.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DECA_QSYS_nios2_gen2_cpu --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0015_cpu_gen/ --quartus_bindir=D:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6514_7676698450041081726.dir/0015_cpu_gen//DECA_QSYS_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.03.20 11:32:26 (*) Starting Nios II generation
Info: cpu: # 2015.03.20 11:32:26 (*)   Checking for plaintext license.
Info: cpu: # 2015.03.20 11:32:30 (*)   Plaintext license not found.
Info: cpu: # 2015.03.20 11:32:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.03.20 11:32:35 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.03.20 11:32:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.03.20 11:32:35 (*)   Creating all objects for CPU
Info: cpu: # 2015.03.20 11:32:35 (*)     Testbench
Info: cpu: # 2015.03.20 11:32:36 (*)     Instruction decoding
Info: cpu: # 2015.03.20 11:32:36 (*)       Instruction fields
Info: cpu: # 2015.03.20 11:32:36 (*)       Instruction decodes
Info: cpu: # 2015.03.20 11:32:36 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.03.20 11:32:36 (*)       Instruction controls
Info: cpu: # 2015.03.20 11:32:36 (*)     Pipeline frontend
Info: cpu: # 2015.03.20 11:32:36 (*)     Pipeline backend
Info: cpu: # 2015.03.20 11:32:39 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.03.20 11:32:41 (*)   Creating encrypted RTL
Info: cpu: # 2015.03.20 11:32:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DECA_QSYS_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SVN/DECA-revC/ProjectChange/DECA_GSensor_Nios/DECA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DECA_QSYS: Done "DECA_QSYS" with 48 modules, 73 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
