/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __SOC_MEDIATEK_MT6768_MMSYS_H
#define __SOC_MEDIATEK_MT6768_MMSYS_H

#define MT6768_DISP_OVL0_MOUT_EN		0xf3c
#define MT6768_DISP_OVL0_2L_MOUT_EN		0xf40
#define MT6768_DISP_DITHER0_MOUT_EN		0xf50
#define MT6768_DISP_PATH0_SEL_IN		0xf54
#define MT6768_DISP_DSI0_SEL_IN			0xf68
#define MT6768_DISP_RDMA0_SOUT_SEL_IN		0xf4c

static const struct mtk_mmsys_routes mmsys_mt6768_routing_table[] = {
		{
		DDP_COMPONENT_OVL0, DDP_COMPONENT_OVL_2L0,
		MT6768_DISP_OVL0_MOUT_EN, BIT(1),
		BIT(1)
	}, {
		DDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,
		MT6768_DISP_OVL0_2L_MOUT_EN, BIT(0),
		BIT(0)
	}, {
		DDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,
		MT6768_DISP_RDMA0_SOUT_SEL_IN, BIT(0),
		BIT(0)
	}, {
		DDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,
		MT6768_DISP_DITHER0_MOUT_EN, BIT(0),
		BIT(0)
	}, {
		DDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,
		MT6768_DISP_PATH0_SEL_IN, BIT(0),
		BIT(0)
	}, {
		DDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,
		MT6768_DISP_DSI0_SEL_IN, BIT(0),
		BIT(0)
	}
};

#endif /* __SOC_MEDIATEK_MT6768_MMSYS_H */


