// Seed: 2242836466
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8
);
  assign id_1 = 1;
  assign {id_7, 1, 1} = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output wand id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input wire id_10,
    output wand id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_4,
      id_2,
      id_9,
      id_4,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
  assign id_11 = id_7;
endmodule
