v 20130925 2
C 39800 51100 1 90 0 EMBEDDED74125-1.sym
[
P 39200 51100 39200 51400 1 0 0
{
T 39150 51300 5 8 1 1 90 6 1
pinnumber=2
T 39250 51300 5 8 0 1 90 8 1
pinseq=1
T 39200 51450 9 8 1 1 90 0 1
pinlabel=A
T 39200 51450 5 8 0 1 90 2 1
pintype=in
}
P 39200 53100 39200 52800 1 0 0
{
T 39150 52900 5 8 1 1 90 0 1
pinnumber=3
T 39250 52900 5 8 0 1 90 2 1
pinseq=2
T 39200 52750 9 8 1 1 90 6 1
pinlabel=Y
T 39200 52750 5 8 0 1 90 8 1
pintype=tri
}
P 39600 51100 39600 51300 1 0 0
{
T 39550 51300 5 8 1 1 90 6 1
pinnumber=1
T 39650 51300 5 8 0 1 90 8 1
pinseq=3
T 39600 51450 9 8 1 1 90 0 1
pinlabel=\_EN\_
T 39600 51450 5 8 0 1 90 2 1
pintype=in
}
V 39600 51350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 38900 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 38260 53200 5 10 0 0 90 0 1
device=74125
T 38460 53200 5 10 0 0 90 0 1
footprint=DIP14
T 38660 53200 5 10 0 0 90 0 1
numslots=4
T 38860 53200 5 10 0 0 90 0 1
slotdef=1:2,3,1
T 39060 53200 5 10 0 0 90 0 1
slotdef=2:5,6,4
T 39260 53200 5 10 0 0 90 0 1
slotdef=3:9,8,10
T 39460 53200 5 10 0 0 90 0 1
slotdef=4:12,11,13
T 38800 52800 8 10 0 1 90 6 1
refdes=U?
T 38050 53200 5 10 0 0 90 0 1
description=4 busline drivers
T 37850 53200 5 10 0 0 90 0 1
net=Vcc:14
T 37650 53200 5 10 0 0 90 0 1
net=GND:7
T 38860 51400 9 10 1 0 90 0 1
74125
T 37450 53200 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 38900 52800 5 10 1 1 90 6 1
refdes=U6
}
C 52300 45600 1 90 0 EMBEDDED74138-2.sym
[
P 49300 45600 49300 45900 1 0 0
{
T 49250 45800 5 8 1 1 90 6 1
pinnumber=1
T 49350 45800 5 8 0 1 90 8 1
pinseq=1
T 49300 45950 9 8 1 1 90 0 1
pinlabel=A0
T 49300 45950 5 8 0 1 90 2 1
pintype=in
}
P 49300 47600 49300 47400 1 0 0
{
T 49250 47400 5 8 1 1 90 0 1
pinnumber=15
T 49350 47400 5 8 0 1 90 2 1
pinseq=2
T 49300 47250 9 8 1 1 90 6 1
pinlabel=Q0
T 49300 47250 5 8 0 1 90 8 1
pintype=out
}
V 49300 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 49700 45600 49700 45900 1 0 0
{
T 49650 45800 5 8 1 1 90 6 1
pinnumber=2
T 49750 45800 5 8 0 1 90 8 1
pinseq=3
T 49700 45950 9 8 1 1 90 0 1
pinlabel=A1
T 49700 45950 5 8 0 1 90 2 1
pintype=in
}
P 49700 47600 49700 47400 1 0 0
{
T 49650 47400 5 8 1 1 90 0 1
pinnumber=14
T 49750 47400 5 8 0 1 90 2 1
pinseq=4
T 49700 47250 9 8 1 1 90 6 1
pinlabel=Q1
T 49700 47250 5 8 0 1 90 8 1
pintype=out
}
V 49700 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50100 45600 50100 45900 1 0 0
{
T 50050 45800 5 8 1 1 90 6 1
pinnumber=3
T 50150 45800 5 8 0 1 90 8 1
pinseq=5
T 50100 45950 9 8 1 1 90 0 1
pinlabel=A2
T 50100 45950 5 8 0 1 90 2 1
pintype=in
}
P 50100 47600 50100 47400 1 0 0
{
T 50050 47400 5 8 1 1 90 0 1
pinnumber=13
T 50150 47400 5 8 0 1 90 2 1
pinseq=6
T 50100 47250 9 8 1 1 90 6 1
pinlabel=Q2
T 50100 47250 5 8 0 1 90 8 1
pintype=out
}
V 50100 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50500 47600 50500 47400 1 0 0
{
T 50450 47400 5 8 1 1 90 0 1
pinnumber=12
T 50550 47400 5 8 0 1 90 2 1
pinseq=7
T 50500 47250 9 8 1 1 90 6 1
pinlabel=Q3
T 50500 47250 5 8 0 1 90 8 1
pintype=out
}
V 50500 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50900 45600 50900 45800 1 0 0
{
T 50850 45800 5 8 1 1 90 6 1
pinnumber=4
T 50950 45800 5 8 0 1 90 8 1
pinseq=8
T 50900 45950 9 8 1 1 90 0 1
pinlabel=E0
T 50900 45950 5 8 0 1 90 2 1
pintype=in
}
V 50900 45850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50900 47600 50900 47400 1 0 0
{
T 50850 47400 5 8 1 1 90 0 1
pinnumber=11
T 50950 47400 5 8 0 1 90 2 1
pinseq=9
T 50900 47250 9 8 1 1 90 6 1
pinlabel=Q4
T 50900 47250 5 8 0 1 90 8 1
pintype=out
}
V 50900 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51300 45600 51300 45800 1 0 0
{
T 51250 45800 5 8 1 1 90 6 1
pinnumber=5
T 51350 45800 5 8 0 1 90 8 1
pinseq=10
T 51300 45950 9 8 1 1 90 0 1
pinlabel=E1
T 51300 45950 5 8 0 1 90 2 1
pintype=in
}
V 51300 45850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51300 47600 51300 47400 1 0 0
{
T 51250 47400 5 8 1 1 90 0 1
pinnumber=10
T 51350 47400 5 8 0 1 90 2 1
pinseq=11
T 51300 47250 9 8 1 1 90 6 1
pinlabel=Q5
T 51300 47250 5 8 0 1 90 8 1
pintype=out
}
V 51300 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51700 45600 51700 45900 1 0 0
{
T 51650 45800 5 8 1 1 90 6 1
pinnumber=6
T 51750 45800 5 8 0 1 90 8 1
pinseq=12
T 51700 45950 9 8 1 1 90 0 1
pinlabel=E2
T 51700 45950 5 8 0 1 90 2 1
pintype=in
}
P 51700 47600 51700 47400 1 0 0
{
T 51650 47400 5 8 1 1 90 0 1
pinnumber=9
T 51750 47400 5 8 0 1 90 2 1
pinseq=13
T 51700 47250 9 8 1 1 90 6 1
pinlabel=Q6
T 51700 47250 5 8 0 1 90 8 1
pintype=out
}
V 51700 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52100 47600 52100 47400 1 0 0
{
T 52050 47400 5 8 1 1 90 0 1
pinnumber=7
T 52150 47400 5 8 0 1 90 2 1
pinseq=14
T 52100 47250 9 8 1 1 90 6 1
pinlabel=Q7
T 52100 47250 5 8 0 1 90 8 1
pintype=out
}
V 52100 47350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 49000 45900 3300 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48560 45900 5 10 0 0 90 0 1
device=74138
T 48760 45900 5 10 0 0 90 0 1
footprint=DIP16
T 48900 47300 8 10 0 1 90 6 1
refdes=U?
T 48350 45900 5 10 0 0 90 0 1
description=3 to 8 decoder/demultiplexer
T 47750 45900 5 10 0 0 90 0 1
numslots=0
T 48150 45900 5 10 0 0 90 0 1
net=Vcc:16
T 47950 45900 5 10 0 0 90 0 1
net=GND:8
T 48960 45900 9 10 1 0 90 0 1
74138
T 47550 45900 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc138.pdf
]
{
T 48900 47300 5 10 1 1 90 6 1
refdes=U5
}
C 48100 51100 1 90 0 EMBEDDED75176-1.sym
[
T 46000 52800 8 10 0 1 90 6 1
refdes=U?
T 46050 51400 9 10 1 0 90 0 1
sn75176a
T 45750 51400 8 10 0 0 90 0 1
device=sn75176a
T 45550 51400 8 10 0 0 90 0 1
footprint=dip8
T 45350 51400 8 10 0 0 90 0 1
author=m. dickens <marvindickens@bellsouth.net>
T 45150 51400 8 10 0 0 90 0 1
documentation=http://www.ti.com
T 44950 51400 8 10 0 0 90 0 1
description=differential bus transciever rs422/485
T 44750 51400 8 10 0 0 90 0 1
numslots=0
P 46500 51100 46500 51400 1 0 0
{
T 46450 51300 5 8 1 1 90 6 1
pinnumber=1
T 46550 51300 5 8 0 1 90 8 1
pinseq=1
T 46500 51450 9 8 1 1 90 0 1
pinlabel=R
T 46500 51450 5 8 0 1 90 2 1
pintype=out
}
P 46900 51100 46900 51400 1 0 0
{
T 46850 51300 5 8 1 1 90 6 1
pinnumber=2
T 46950 51300 5 8 0 1 90 8 1
pinseq=2
T 46900 51450 9 8 1 1 90 0 1
pinlabel=\_RE\_
T 46900 51450 5 8 0 1 90 2 1
pintype=out
}
P 47300 51100 47300 51400 1 0 0
{
T 47250 51300 5 8 1 1 90 6 1
pinnumber=3
T 47350 51300 5 8 0 1 90 8 1
pinseq=3
T 47300 51450 9 8 1 1 90 0 1
pinlabel=DE
T 47300 51450 5 8 0 1 90 2 1
pintype=in
}
P 47700 51100 47700 51400 1 0 0
{
T 47650 51300 5 8 1 1 90 6 1
pinnumber=4
T 47750 51300 5 8 0 1 90 8 1
pinseq=4
T 47700 51450 9 8 1 1 90 0 1
pinlabel=D
T 47700 51450 5 8 0 1 90 2 1
pintype=in
}
P 46500 53100 46500 52800 1 0 0
{
T 46450 52900 5 8 1 1 90 0 1
pinnumber=5
T 46550 52900 5 8 0 1 90 2 1
pinseq=5
T 46500 52750 9 8 1 1 90 6 1
pinlabel=GND
T 46500 52750 5 8 0 1 90 8 1
pintype=pwr
}
P 46900 53100 46900 52800 1 0 0
{
T 46850 52900 5 8 1 1 90 0 1
pinnumber=6
T 46950 52900 5 8 0 1 90 2 1
pinseq=6
T 46900 52750 9 8 1 1 90 6 1
pinlabel=A
T 46900 52750 5 8 0 1 90 8 1
pintype=io
}
P 47300 53100 47300 52800 1 0 0
{
T 47250 52900 5 8 1 1 90 0 1
pinnumber=7
T 47350 52900 5 8 0 1 90 2 1
pinseq=7
T 47300 52750 9 8 1 1 90 6 1
pinlabel=B
T 47300 52750 5 8 0 1 90 8 1
pintype=io
}
P 47700 53100 47700 52800 1 0 0
{
T 47650 52900 5 8 1 1 90 0 1
pinnumber=8
T 47750 52900 5 8 0 1 90 2 1
pinseq=8
T 47700 52750 9 8 1 1 90 6 1
pinlabel=VCC
T 47700 52750 5 8 0 1 90 8 1
pintype=pwr
}
B 46100 51400 2000 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 46100 52800 5 10 1 1 90 6 1
refdes=U7
}
N 39200 50700 51900 50700 4
{
T 39200 50600 5 10 1 1 180 6 1
netname=UART_BUS
}
N 48200 45400 49300 45400 4
N 48000 45200 49700 45200 4
N 49700 45200 49700 45600 4
N 47800 45000 50100 45000 4
N 50100 45000 50100 45600 4
N 43300 46500 48200 46500 4
N 48200 46500 48200 45400 4
N 48000 45200 48000 46300 4
N 44600 46300 48000 46300 4
N 45900 46100 47800 46100 4
N 47800 45000 47800 46100 4
C 51400 45300 1 0 1 net-gnd-1.sym
N 40400 51100 40400 50700 4
N 41100 47800 49300 47800 4
N 50100 47600 50100 48600 4
N 46500 51100 46500 50700 4
N 47700 51100 47700 50700 4
C 43400 51100 1 90 0 EMBEDDED74125-1.sym
[
P 42800 51100 42800 51400 1 0 0
{
T 42750 51300 5 8 1 1 90 6 1
pinnumber=9
T 42850 51300 5 8 0 1 90 8 1
pinseq=1
T 42800 51450 9 8 1 1 90 0 1
pinlabel=A
T 42800 51450 5 8 0 1 90 2 1
pintype=in
}
P 42800 53100 42800 52800 1 0 0
{
T 42750 52900 5 8 1 1 90 0 1
pinnumber=8
T 42850 52900 5 8 0 1 90 2 1
pinseq=2
T 42800 52750 9 8 1 1 90 6 1
pinlabel=Y
T 42800 52750 5 8 0 1 90 8 1
pintype=tri
}
P 43200 51100 43200 51300 1 0 0
{
T 43150 51300 5 8 1 1 90 6 1
pinnumber=10
T 43250 51300 5 8 0 1 90 8 1
pinseq=3
T 43200 51450 9 8 1 1 90 0 1
pinlabel=\_EN\_
T 43200 51450 5 8 0 1 90 2 1
pintype=in
}
V 43200 51350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42500 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 41860 53200 5 10 0 0 90 0 1
device=74125
T 42060 53200 5 10 0 0 90 0 1
footprint=DIP14
T 42260 53200 5 10 0 0 90 0 1
numslots=4
T 42460 53200 5 10 0 0 90 0 1
slotdef=1:2,3,1
T 42660 53200 5 10 0 0 90 0 1
slotdef=2:5,6,4
T 42860 53200 5 10 0 0 90 0 1
slotdef=3:9,8,10
T 43060 53200 5 10 0 0 90 0 1
slotdef=4:12,11,13
T 42400 52800 8 10 0 1 90 6 1
refdes=U?
T 41650 53200 5 10 0 0 90 0 1
description=4 busline drivers
T 41450 53200 5 10 0 0 90 0 1
net=Vcc:14
T 41250 53200 5 10 0 0 90 0 1
net=GND:7
T 42460 51400 9 10 1 0 90 0 1
74125
T 41050 53200 5 10 0 0 90 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 42500 52800 5 10 1 1 90 6 1
refdes=U6
T 43400 51100 5 10 0 0 0 0 1
slot=3
}
N 42800 51100 42800 50700 4
N 49700 47600 49700 48200 4
N 49700 48200 44700 48200 4
N 50100 48600 48200 48600 4
N 48200 48600 48200 53100 4
N 50100 51100 50100 50700 4
N 51300 51100 51300 50700 4
N 50500 47600 50500 51100 4
C 51700 51100 1 90 0 EMBEDDED75176-1.sym
[
T 49600 52800 8 10 0 1 90 6 1
refdes=U?
T 49650 51400 9 10 1 0 90 0 1
sn75176a
T 49350 51400 8 10 0 0 90 0 1
device=sn75176a
T 49150 51400 8 10 0 0 90 0 1
footprint=dip8
T 48950 51400 8 10 0 0 90 0 1
author=m. dickens <marvindickens@bellsouth.net>
T 48750 51400 8 10 0 0 90 0 1
documentation=http://www.ti.com
T 48550 51400 8 10 0 0 90 0 1
description=differential bus transciever rs422/485
T 48350 51400 8 10 0 0 90 0 1
numslots=0
P 50100 51100 50100 51400 1 0 0
{
T 50050 51300 5 8 1 1 90 6 1
pinnumber=1
T 50150 51300 5 8 0 1 90 8 1
pinseq=1
T 50100 51450 9 8 1 1 90 0 1
pinlabel=R
T 50100 51450 5 8 0 1 90 2 1
pintype=out
}
P 50500 51100 50500 51400 1 0 0
{
T 50450 51300 5 8 1 1 90 6 1
pinnumber=2
T 50550 51300 5 8 0 1 90 8 1
pinseq=2
T 50500 51450 9 8 1 1 90 0 1
pinlabel=\_RE\_
T 50500 51450 5 8 0 1 90 2 1
pintype=out
}
P 50900 51100 50900 51400 1 0 0
{
T 50850 51300 5 8 1 1 90 6 1
pinnumber=3
T 50950 51300 5 8 0 1 90 8 1
pinseq=3
T 50900 51450 9 8 1 1 90 0 1
pinlabel=DE
T 50900 51450 5 8 0 1 90 2 1
pintype=in
}
P 51300 51100 51300 51400 1 0 0
{
T 51250 51300 5 8 1 1 90 6 1
pinnumber=4
T 51350 51300 5 8 0 1 90 8 1
pinseq=4
T 51300 51450 9 8 1 1 90 0 1
pinlabel=D
T 51300 51450 5 8 0 1 90 2 1
pintype=in
}
P 50100 53100 50100 52800 1 0 0
{
T 50050 52900 5 8 1 1 90 0 1
pinnumber=5
T 50150 52900 5 8 0 1 90 2 1
pinseq=5
T 50100 52750 9 8 1 1 90 6 1
pinlabel=GND
T 50100 52750 5 8 0 1 90 8 1
pintype=pwr
}
P 50500 53100 50500 52800 1 0 0
{
T 50450 52900 5 8 1 1 90 0 1
pinnumber=6
T 50550 52900 5 8 0 1 90 2 1
pinseq=6
T 50500 52750 9 8 1 1 90 6 1
pinlabel=A
T 50500 52750 5 8 0 1 90 8 1
pintype=io
}
P 50900 53100 50900 52800 1 0 0
{
T 50850 52900 5 8 1 1 90 0 1
pinnumber=7
T 50950 52900 5 8 0 1 90 2 1
pinseq=7
T 50900 52750 9 8 1 1 90 6 1
pinlabel=B
T 50900 52750 5 8 0 1 90 8 1
pintype=io
}
P 51300 53100 51300 52800 1 0 0
{
T 51250 52900 5 8 1 1 90 0 1
pinnumber=8
T 51350 52900 5 8 0 1 90 2 1
pinseq=8
T 51300 52750 9 8 1 1 90 6 1
pinlabel=VCC
T 51300 52750 5 8 0 1 90 8 1
pintype=pwr
}
B 49700 51400 2000 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 49700 52800 5 10 1 1 90 6 1
refdes=U8
}
N 50500 51000 50900 51000 4
N 50900 51000 50900 51100 4
N 40800 53100 41100 53100 4
N 41100 47800 41100 53100 4
N 44700 53100 44700 48200 4
N 44000 51100 44000 50700 4
C 51000 45300 1 0 1 net-gnd-1.sym
N 43500 44400 53200 44400 4
N 44800 44200 53600 44200 4
N 46100 44000 54000 44000 4
C 57400 47600 1 90 1 EMBEDDED74148-1.sym
[
P 53200 47600 53200 47300 1 0 0
{
T 53150 47400 5 8 1 1 90 0 1
pinnumber=10
T 53250 47400 5 8 0 1 90 2 1
pinseq=1
T 53200 47250 9 8 1 1 90 6 1
pinlabel=0
T 53200 47250 5 8 0 1 90 8 1
pintype=in
}
P 53200 45600 53200 45900 1 0 0
{
T 53150 45800 5 8 1 1 90 6 1
pinnumber=9
T 53250 45800 5 8 0 1 90 8 1
pinseq=2
T 53200 45950 9 8 1 1 90 0 1
pinlabel=A0
T 53200 45950 5 8 0 1 90 2 1
pintype=out
}
P 53600 47600 53600 47300 1 0 0
{
T 53550 47400 5 8 1 1 90 0 1
pinnumber=11
T 53650 47400 5 8 0 1 90 2 1
pinseq=3
T 53600 47250 9 8 1 1 90 6 1
pinlabel=1
T 53600 47250 5 8 0 1 90 8 1
pintype=in
}
P 53600 45600 53600 45900 1 0 0
{
T 53550 45800 5 8 1 1 90 6 1
pinnumber=7
T 53650 45800 5 8 0 1 90 8 1
pinseq=4
T 53600 45950 9 8 1 1 90 0 1
pinlabel=A1
T 53600 45950 5 8 0 1 90 2 1
pintype=out
}
P 54000 47600 54000 47300 1 0 0
{
T 53950 47400 5 8 1 1 90 0 1
pinnumber=12
T 54050 47400 5 8 0 1 90 2 1
pinseq=5
T 54000 47250 9 8 1 1 90 6 1
pinlabel=2
T 54000 47250 5 8 0 1 90 8 1
pintype=in
}
P 54000 45600 54000 45900 1 0 0
{
T 53950 45800 5 8 1 1 90 6 1
pinnumber=6
T 54050 45800 5 8 0 1 90 8 1
pinseq=6
T 54000 45950 9 8 1 1 90 0 1
pinlabel=A2
T 54000 45950 5 8 0 1 90 2 1
pintype=out
}
P 54400 47600 54400 47300 1 0 0
{
T 54350 47400 5 8 1 1 90 0 1
pinnumber=13
T 54450 47400 5 8 0 1 90 2 1
pinseq=7
T 54400 47250 9 8 1 1 90 6 1
pinlabel=3
T 54400 47250 5 8 0 1 90 8 1
pintype=in
}
P 54800 47600 54800 47300 1 0 0
{
T 54750 47400 5 8 1 1 90 0 1
pinnumber=1
T 54850 47400 5 8 0 1 90 2 1
pinseq=8
T 54800 47250 9 8 1 1 90 6 1
pinlabel=4
T 54800 47250 5 8 0 1 90 8 1
pintype=in
}
P 55200 47600 55200 47300 1 0 0
{
T 55150 47400 5 8 1 1 90 0 1
pinnumber=2
T 55250 47400 5 8 0 1 90 2 1
pinseq=9
T 55200 47250 9 8 1 1 90 6 1
pinlabel=5
T 55200 47250 5 8 0 1 90 8 1
pintype=in
}
P 55600 47600 55600 47300 1 0 0
{
T 55550 47400 5 8 1 1 90 0 1
pinnumber=3
T 55650 47400 5 8 0 1 90 2 1
pinseq=10
T 55600 47250 9 8 1 1 90 6 1
pinlabel=6
T 55600 47250 5 8 0 1 90 8 1
pintype=in
}
P 56000 47600 56000 47300 1 0 0
{
T 55950 47400 5 8 1 1 90 0 1
pinnumber=4
T 56050 47400 5 8 0 1 90 2 1
pinseq=11
T 56000 47250 9 8 1 1 90 6 1
pinlabel=7
T 56000 47250 5 8 0 1 90 8 1
pintype=in
}
P 56400 47600 56400 47300 1 0 0
{
T 56350 47400 5 8 1 1 90 0 1
pinnumber=15
T 56450 47400 5 8 0 1 90 2 1
pinseq=12
T 56400 47250 9 8 1 1 90 6 1
pinlabel=EO
T 56400 47250 5 8 0 1 90 8 1
pintype=out
}
P 56800 47600 56800 47300 1 0 0
{
T 56750 47400 5 8 1 1 90 0 1
pinnumber=5
T 56850 47400 5 8 0 1 90 2 1
pinseq=13
T 56800 47250 9 8 1 1 90 6 1
pinlabel=EI
T 56800 47250 5 8 0 1 90 8 1
pintype=in
}
P 57200 47600 57200 47300 1 0 0
{
T 57150 47400 5 8 1 1 90 0 1
pinnumber=14
T 57250 47400 5 8 0 1 90 2 1
pinseq=14
T 57200 47250 9 8 1 1 90 6 1
pinlabel=GS
T 57200 47250 5 8 0 1 90 8 1
pintype=out
}
B 52900 45900 4500 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52460 47300 5 10 0 0 90 6 1
device=74148
T 52660 47300 5 10 0 0 90 6 1
footprint=DIP16
T 52800 45900 8 10 0 1 90 0 1
refdes=U?
T 52250 47300 5 10 0 0 90 6 1
description=binary 8 to 3 priority encoder (scalable)
T 51650 47300 5 10 0 0 90 6 1
numslots=0
T 52050 47300 5 10 0 0 90 6 1
net=Vcc:16
T 51850 47300 5 10 0 0 90 6 1
net=GND:8
T 52860 47300 9 10 1 0 90 6 1
74148
T 51450 47300 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc148.pdf
]
{
T 52800 45900 5 10 1 1 270 8 1
refdes=U3
}
N 47300 50900 47300 51100 4
T 34500 41100 9 10 1 0 0 0 11
1. tylko jeden ODBIORNIK podpiety do UART_BUS moze byc wlaczony
2. driver RS485 z wlaczonym odbiornikiem (!RE=0)
    musi miec wylaczony nadajnik (DE=0) 
3. wszystkie NADAJNIKI podpiete pod UART_BUS za wyjatkiem
    zwiazanego z aktualnym odbiornikiem musza byc wlaczone

warunki te zapewnia 74138 + zwarcie linii !RE i DE driverow RS485

---
ODBIORNIK == uklad odbierajacy sygnal zewnetrzny i wysteruwywujacy UART_BUS
NADAJNIK == uklad nasluchujacy na UART_BUS i nadajacy sygnal zewnetrzny
C 41000 53100 1 90 1 EMBEDDED74125-1.sym
[
P 40400 53100 40400 52800 1 0 0
{
T 40350 52900 5 8 1 1 90 0 1
pinnumber=5
T 40450 52900 5 8 0 1 90 2 1
pinseq=1
T 40400 52750 9 8 1 1 90 6 1
pinlabel=A
T 40400 52750 5 8 0 1 90 8 1
pintype=in
}
P 40400 51100 40400 51400 1 0 0
{
T 40350 51300 5 8 1 1 90 6 1
pinnumber=6
T 40450 51300 5 8 0 1 90 8 1
pinseq=2
T 40400 51450 9 8 1 1 90 0 1
pinlabel=Y
T 40400 51450 5 8 0 1 90 2 1
pintype=tri
}
P 40800 53100 40800 52900 1 0 0
{
T 40750 52900 5 8 1 1 90 0 1
pinnumber=4
T 40850 52900 5 8 0 1 90 2 1
pinseq=3
T 40800 52750 9 8 1 1 90 6 1
pinlabel=\_EN\_
T 40800 52750 5 8 0 1 90 8 1
pintype=in
}
V 40800 52850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40100 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39460 51000 5 10 0 0 90 6 1
device=74125
T 39660 51000 5 10 0 0 90 6 1
footprint=DIP14
T 39860 51000 5 10 0 0 90 6 1
numslots=4
T 40060 51000 5 10 0 0 90 6 1
slotdef=1:2,3,1
T 40260 51000 5 10 0 0 90 6 1
slotdef=2:5,6,4
T 40460 51000 5 10 0 0 90 6 1
slotdef=3:9,8,10
T 40660 51000 5 10 0 0 90 6 1
slotdef=4:12,11,13
T 40000 51400 8 10 0 1 90 0 1
refdes=U?
T 39250 51000 5 10 0 0 90 6 1
description=4 busline drivers
T 39050 51000 5 10 0 0 90 6 1
net=Vcc:14
T 38850 51000 5 10 0 0 90 6 1
net=GND:7
T 40060 52800 9 10 1 0 90 6 1
74125
T 38650 51000 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 40100 51400 5 10 1 1 270 8 1
refdes=U6
T 41000 53100 5 10 0 0 180 6 1
slot=2
}
C 44600 53100 1 90 1 EMBEDDED74125-1.sym
[
P 44000 53100 44000 52800 1 0 0
{
T 43950 52900 5 8 1 1 90 0 1
pinnumber=12
T 44050 52900 5 8 0 1 90 2 1
pinseq=1
T 44000 52750 9 8 1 1 90 6 1
pinlabel=A
T 44000 52750 5 8 0 1 90 8 1
pintype=in
}
P 44000 51100 44000 51400 1 0 0
{
T 43950 51300 5 8 1 1 90 6 1
pinnumber=11
T 44050 51300 5 8 0 1 90 8 1
pinseq=2
T 44000 51450 9 8 1 1 90 0 1
pinlabel=Y
T 44000 51450 5 8 0 1 90 2 1
pintype=tri
}
P 44400 53100 44400 52900 1 0 0
{
T 44350 52900 5 8 1 1 90 0 1
pinnumber=13
T 44450 52900 5 8 0 1 90 2 1
pinseq=3
T 44400 52750 9 8 1 1 90 6 1
pinlabel=\_EN\_
T 44400 52750 5 8 0 1 90 8 1
pintype=in
}
V 44400 52850 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 43700 51400 900 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43060 51000 5 10 0 0 90 6 1
device=74125
T 43260 51000 5 10 0 0 90 6 1
footprint=DIP14
T 43460 51000 5 10 0 0 90 6 1
numslots=4
T 43660 51000 5 10 0 0 90 6 1
slotdef=1:2,3,1
T 43860 51000 5 10 0 0 90 6 1
slotdef=2:5,6,4
T 44060 51000 5 10 0 0 90 6 1
slotdef=3:9,8,10
T 44260 51000 5 10 0 0 90 6 1
slotdef=4:12,11,13
T 43600 51400 8 10 0 1 90 0 1
refdes=U?
T 42850 51000 5 10 0 0 90 6 1
description=4 busline drivers
T 42650 51000 5 10 0 0 90 6 1
net=Vcc:14
T 42450 51000 5 10 0 0 90 6 1
net=GND:7
T 43660 52800 9 10 1 0 90 6 1
74125
T 42250 51000 5 10 0 0 90 6 1
documentation=http://www-s.ti.com/sc/ds/sn74hc125.pdf
]
{
T 43700 51400 5 10 1 1 270 8 1
refdes=U6
T 44600 53100 5 10 0 0 180 6 1
slot=4
}
C 39700 50800 1 0 1 net-gnd-1.sym
C 43300 50800 1 0 1 net-gnd-1.sym
T 50600 46600 9 10 1 0 0 4 3
uklad w odpowiedzi na 3 bitowa
liczbe z uC ustawia stan NISKI
na jednym z swoich wyjsc
N 53200 44400 53200 45600 4
N 53600 45600 53600 44200 4
N 54000 45600 54000 44000 4
N 53200 47600 53200 48000 4
N 42200 48000 53200 48000 4
N 42200 48000 42200 54500 4
N 53600 47600 53600 48400 4
N 53600 48400 45800 48400 4
N 45800 48400 45800 54500 4
T 55300 46600 9 10 1 0 0 4 2
miejsce uzadzenia na pinach tego ukladu
determinuje jego priorytet prosby o nadawanie
C 34600 47600 1 270 0 EMBEDDED74148-1.sym
[
P 38800 47600 38800 47300 1 0 0
{
T 38850 47400 5 8 1 1 270 6 1
pinnumber=10
T 38750 47400 5 8 0 1 270 8 1
pinseq=1
T 38800 47250 9 8 1 1 270 0 1
pinlabel=0
T 38800 47250 5 8 0 1 270 2 1
pintype=in
}
P 38800 45600 38800 45900 1 0 0
{
T 38850 45800 5 8 1 1 270 0 1
pinnumber=9
T 38750 45800 5 8 0 1 270 2 1
pinseq=2
T 38800 45950 9 8 1 1 270 6 1
pinlabel=A0
T 38800 45950 5 8 0 1 270 8 1
pintype=out
}
P 38400 47600 38400 47300 1 0 0
{
T 38450 47400 5 8 1 1 270 6 1
pinnumber=11
T 38350 47400 5 8 0 1 270 8 1
pinseq=3
T 38400 47250 9 8 1 1 270 0 1
pinlabel=1
T 38400 47250 5 8 0 1 270 2 1
pintype=in
}
P 38400 45600 38400 45900 1 0 0
{
T 38450 45800 5 8 1 1 270 0 1
pinnumber=7
T 38350 45800 5 8 0 1 270 2 1
pinseq=4
T 38400 45950 9 8 1 1 270 6 1
pinlabel=A1
T 38400 45950 5 8 0 1 270 8 1
pintype=out
}
P 38000 47600 38000 47300 1 0 0
{
T 38050 47400 5 8 1 1 270 6 1
pinnumber=12
T 37950 47400 5 8 0 1 270 8 1
pinseq=5
T 38000 47250 9 8 1 1 270 0 1
pinlabel=2
T 38000 47250 5 8 0 1 270 2 1
pintype=in
}
P 38000 45600 38000 45900 1 0 0
{
T 38050 45800 5 8 1 1 270 0 1
pinnumber=6
T 37950 45800 5 8 0 1 270 2 1
pinseq=6
T 38000 45950 9 8 1 1 270 6 1
pinlabel=A2
T 38000 45950 5 8 0 1 270 8 1
pintype=out
}
P 37600 47600 37600 47300 1 0 0
{
T 37650 47400 5 8 1 1 270 6 1
pinnumber=13
T 37550 47400 5 8 0 1 270 8 1
pinseq=7
T 37600 47250 9 8 1 1 270 0 1
pinlabel=3
T 37600 47250 5 8 0 1 270 2 1
pintype=in
}
P 37200 47600 37200 47300 1 0 0
{
T 37250 47400 5 8 1 1 270 6 1
pinnumber=1
T 37150 47400 5 8 0 1 270 8 1
pinseq=8
T 37200 47250 9 8 1 1 270 0 1
pinlabel=4
T 37200 47250 5 8 0 1 270 2 1
pintype=in
}
P 36800 47600 36800 47300 1 0 0
{
T 36850 47400 5 8 1 1 270 6 1
pinnumber=2
T 36750 47400 5 8 0 1 270 8 1
pinseq=9
T 36800 47250 9 8 1 1 270 0 1
pinlabel=5
T 36800 47250 5 8 0 1 270 2 1
pintype=in
}
P 36400 47600 36400 47300 1 0 0
{
T 36450 47400 5 8 1 1 270 6 1
pinnumber=3
T 36350 47400 5 8 0 1 270 8 1
pinseq=10
T 36400 47250 9 8 1 1 270 0 1
pinlabel=6
T 36400 47250 5 8 0 1 270 2 1
pintype=in
}
P 36000 47600 36000 47300 1 0 0
{
T 36050 47400 5 8 1 1 270 6 1
pinnumber=4
T 35950 47400 5 8 0 1 270 8 1
pinseq=11
T 36000 47250 9 8 1 1 270 0 1
pinlabel=7
T 36000 47250 5 8 0 1 270 2 1
pintype=in
}
P 35600 47600 35600 47300 1 0 0
{
T 35650 47400 5 8 1 1 270 6 1
pinnumber=15
T 35550 47400 5 8 0 1 270 8 1
pinseq=12
T 35600 47250 9 8 1 1 270 0 1
pinlabel=EO
T 35600 47250 5 8 0 1 270 2 1
pintype=out
}
P 35200 47600 35200 47300 1 0 0
{
T 35250 47400 5 8 1 1 270 6 1
pinnumber=5
T 35150 47400 5 8 0 1 270 8 1
pinseq=13
T 35200 47250 9 8 1 1 270 0 1
pinlabel=EI
T 35200 47250 5 8 0 1 270 2 1
pintype=in
}
P 34800 47600 34800 47300 1 0 0
{
T 34850 47400 5 8 1 1 270 6 1
pinnumber=14
T 34750 47400 5 8 0 1 270 8 1
pinseq=14
T 34800 47250 9 8 1 1 270 0 1
pinlabel=GS
T 34800 47250 5 8 0 1 270 2 1
pintype=out
}
B 34600 45900 4500 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39540 47300 5 10 0 0 270 0 1
device=74148
T 39340 47300 5 10 0 0 270 0 1
footprint=DIP16
T 39200 45900 8 10 0 1 270 6 1
refdes=U?
T 39750 47300 5 10 0 0 270 0 1
description=binary 8 to 3 priority encoder (scalable)
T 40350 47300 5 10 0 0 270 0 1
numslots=0
T 39950 47300 5 10 0 0 270 0 1
net=Vcc:16
T 40150 47300 5 10 0 0 270 0 1
net=GND:8
T 39140 47300 9 10 1 0 270 0 1
74148
T 40550 47300 5 10 0 0 270 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc148.pdf
]
{
T 39200 45900 5 10 1 1 270 6 1
refdes=U4
}
N 38000 44000 45700 44000 4
N 38000 44000 38000 45600 4
N 38400 44200 44400 44200 4
N 38400 44200 38400 45600 4
N 43100 44400 38800 44400 4
N 38800 44400 38800 45600 4
N 38800 47600 38800 48000 4
N 39200 51100 39200 50700 4
N 38400 47600 38400 48400 4
C 41100 53600 1 180 1 transistor-pnp-2.sym
{
T 41200 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 41700 53700 41700 53600 4
C 41600 51600 1 270 1 resistor-2.sym
{
T 41400 51800 5 10 1 1 90 2 1
refdes=R?
}
C 41800 51200 1 0 1 net-gnd-1.sym
N 41700 51500 41700 51600 4
N 41700 52500 41700 52600 4
N 41700 52500 42000 52500 4
N 42000 48000 42000 54500 4
N 42000 48000 40900 48000 4
T 36900 46600 9 10 1 0 0 4 3
miejsce uzadzenia na pinach tego ukladu
determinuje jego priorytet prosby o
nadawanie odpowiedzi
N 44400 53100 44700 53100 4
C 44700 53600 1 180 1 transistor-pnp-2.sym
{
T 44800 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 45300 53700 45300 53600 4
C 45200 51600 1 270 1 resistor-2.sym
{
T 45000 51800 5 10 1 1 90 2 1
refdes=R?
}
C 45400 51200 1 0 1 net-gnd-1.sym
N 45300 51500 45300 51600 4
N 45300 52500 45300 52600 4
N 45300 52500 45600 52500 4
N 45600 54500 45600 48400 4
N 45600 48400 39800 48400 4
N 49400 48800 49400 54500 4
C 48200 53600 1 180 1 transistor-pnp-2.sym
{
T 48300 53700 5 10 1 1 180 6 1
refdes=Q?
}
N 48800 53700 48800 53600 4
C 48700 51600 1 270 1 resistor-2.sym
{
T 48500 51800 5 10 1 1 90 2 1
refdes=R?
}
C 48900 51200 1 0 1 net-gnd-1.sym
N 48800 51500 48800 51600 4
N 48800 52500 48800 52600 4
N 48800 52500 49200 52500 4
N 49200 54500 49200 48800 4
N 48200 50900 46900 50900 4
N 46900 51100 46900 50900 4
N 49400 48800 54000 48800 4
N 54000 48800 54000 47600 4
N 49200 48800 40900 48800 4
N 38000 47600 38000 48800 4
N 49300 45400 49300 45600 4
C 41600 53700 1 270 1 resistor-2.sym
{
T 41400 53900 5 10 1 1 90 2 1
refdes=R?
}
C 45200 53700 1 270 1 resistor-2.sym
{
T 45000 53900 5 10 1 1 90 2 1
refdes=R?
}
C 48700 53700 1 270 1 resistor-2.sym
{
T 48500 53900 5 10 1 1 90 2 1
refdes=R?
}
N 48800 54700 48800 54600 4
N 45300 54700 45300 54600 4
N 41700 54700 41700 54600 4
T 54400 47700 9 10 1 0 0 4 1
prosby  o  zgode na  transmisje
T 37700 47800 9 10 1 0 0 4 1
informacje o transmisji odpowiedzi
N 38400 48400 38700 48400 4
N 38800 48000 39800 48000 4
N 38000 48800 39800 48800 4
N 34800 47600 34800 47800 4
N 34800 47800 34400 47800 4
N 34400 47800 34400 43800 4
N 34400 43800 57600 43800 4
N 57600 43800 57600 47800 4
N 57600 47800 56800 47800 4
N 56800 47800 56800 47600 4
N 43100 44400 43100 44600 4
N 43500 44400 43500 44600 4
N 44400 44200 44400 44600 4
N 44800 44200 44800 44600 4
N 46100 44000 46100 44600 4
N 45700 44000 45700 44600 4
N 45900 46100 45900 45900 4
N 44600 46300 44600 45900 4
N 43300 46500 43300 45900 4
N 56400 47600 56400 48000 4
N 56400 48000 57800 48000 4
N 57800 48000 57800 45400 4
N 57800 45400 51700 45400 4
N 51700 45400 51700 45600 4
N 49300 47800 49300 47600 4
T 34500 38400 9 10 1 0 0 0 10
ALGORYTM DZIALANIA

1. NADAWCA wystawia sygnal z prosba o transmisje do U3 (stan niski na odpowiedniej linii)
2. jezeli jest to najwyzej priorytetowy klient U3 przesyla jego numer do U5,  U5 wysterowuje jego odbiornik (!RE=0) oraz
    poprzez otpowiedni Q? wygnal (stan wysoki) trafia do NADAWCY informujac uC o mozliwosci nadawania i wlaczajac nadajnik (DE = !RE = 1)
3. NADAWCA nadaje bajt i zdejmuje prosbe o zgode na transmisje (czekajac na potwierdzenie odbioru)
4. ODBIORCA (po rozpoznaniu swojego adresu) wlacza swoj nadajnik, informujac o tym jednoczesnie U4
    U4 wystawia numer ODBIORCY do U5,   U5 wysterowuje jego odbiornik (!RE=0)
5. po transmisji echa ODBIORCA wylacza nadajnik
6. jezeli NADAWCA nie skonczyl transmisji komunikatu GOTO 1
T 47000 38000 9 10 1 0 0 0 25
GS | U4  | U3 || OUT
0  | 1   | 1* || 1
0  | 1   | 1  || 1
0  | 0   | 1* || 0
0  | 0   | 1  || 0
1  | 1   | 0  || 0
1  | 1   | 1  || 1
1  | 1** | 0  || 0
1  | 1** | 1  || 1

*)   U3 == 1 gdy GS == 0 bo sygnal GS podlaczony do wejscia E3 ukladu U3
**) U4 == 1 gdy GS == 1 gdyz tak zachowuje sie 74148 gdy nie ma
      sygnalu wejsciowego (wzystkie linie w stanie wysokim)


zatem tabelka redukuje siÄ™ do postaci:
GS | U4  | U3 || OUT
0  | 1   | 1  || 1
0  | 0   | 1  || 0
1  | 1   | 0  || 0

czyli jest to U4 AND U3

natomiast dzieki zastosowaniu NAND nie mamy negacji na wyjsciach U5

C 40900 48300 1 0 1 not-1.sym
{
T 40400 48600 5 10 1 1 0 8 1
refdes=U?
}
C 40900 47500 1 0 1 not-1.sym
{
T 40400 47800 5 10 1 1 0 8 1
refdes=U?
}
C 39800 47900 1 0 1 not-1.sym
{
T 39300 48200 5 10 1 1 0 8 1
refdes=U?
}
C 43600 44600 1 90 0 EMBEDDEDnand2-1.sym
[
L 43600 44900 43600 45300 3 0 0 0 -1 -1
L 43600 44900 43000 44900 3 0 0 0 -1 -1
A 43300 45300 300 0 180 3 0 0 0 -1 -1
V 43300 45650 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 43300 45700 43300 45900 1 0 1
{
T 43300 45600 5 8 0 0 90 0 1
pinnumber=OUT
T 43300 45600 5 8 0 0 90 0 1
pinseq=1
}
P 43500 44900 43500 44600 1 0 1
{
T 43500 44900 5 8 0 0 90 0 1
pinnumber=IN0
T 43500 44900 5 8 0 0 90 0 1
pinseq=2
}
P 43100 44900 43100 44600 1 0 1
{
T 43100 44900 5 8 0 0 90 0 1
pinnumber=IN1
T 43100 44900 5 8 0 0 90 0 1
pinseq=3
}
T 43700 45000 5 10 0 1 90 2 1
refdes=U?
T 43500 45000 5 8 0 0 90 0 1
device=nand
T 43400 45000 5 8 0 0 90 0 1
VERILOG_PORTS=POSITIONAL
L 43000 44900 43000 45300 3 0 0 0 -1 -1
]
{
T 43700 45000 5 10 1 1 90 2 1
refdes=U?
}
C 44900 44600 1 90 0 EMBEDDEDnand2-1.sym
[
L 44900 44900 44900 45300 3 0 0 0 -1 -1
L 44900 44900 44300 44900 3 0 0 0 -1 -1
A 44600 45300 300 0 180 3 0 0 0 -1 -1
V 44600 45650 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 44600 45700 44600 45900 1 0 1
{
T 44600 45600 5 8 0 0 90 0 1
pinnumber=OUT
T 44600 45600 5 8 0 0 90 0 1
pinseq=1
}
P 44800 44900 44800 44600 1 0 1
{
T 44800 44900 5 8 0 0 90 0 1
pinnumber=IN0
T 44800 44900 5 8 0 0 90 0 1
pinseq=2
}
P 44400 44900 44400 44600 1 0 1
{
T 44400 44900 5 8 0 0 90 0 1
pinnumber=IN1
T 44400 44900 5 8 0 0 90 0 1
pinseq=3
}
T 45000 45000 5 10 0 1 90 2 1
refdes=U?
T 44800 45000 5 8 0 0 90 0 1
device=nand
T 44700 45000 5 8 0 0 90 0 1
VERILOG_PORTS=POSITIONAL
L 44300 44900 44300 45300 3 0 0 0 -1 -1
]
{
T 45000 45000 5 10 1 1 90 2 1
refdes=U?
}
C 46200 44600 1 90 0 EMBEDDEDnand2-1.sym
[
L 46200 44900 46200 45300 3 0 0 0 -1 -1
L 46200 44900 45600 44900 3 0 0 0 -1 -1
A 45900 45300 300 0 180 3 0 0 0 -1 -1
V 45900 45650 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 45900 45700 45900 45900 1 0 1
{
T 45900 45600 5 8 0 0 90 0 1
pinnumber=OUT
T 45900 45600 5 8 0 0 90 0 1
pinseq=1
}
P 46100 44900 46100 44600 1 0 1
{
T 46100 44900 5 8 0 0 90 0 1
pinnumber=IN0
T 46100 44900 5 8 0 0 90 0 1
pinseq=2
}
P 45700 44900 45700 44600 1 0 1
{
T 45700 44900 5 8 0 0 90 0 1
pinnumber=IN1
T 45700 44900 5 8 0 0 90 0 1
pinseq=3
}
T 46300 45000 5 10 0 1 90 2 1
refdes=U?
T 46100 45000 5 8 0 0 90 0 1
device=nand
T 46000 45000 5 8 0 0 90 0 1
VERILOG_PORTS=POSITIONAL
L 45600 44900 45600 45300 3 0 0 0 -1 -1
]
{
T 46300 45000 5 10 1 1 90 2 1
refdes=U?
}
C 48600 54700 1 0 0 net-pwr-1.sym
{
T 48800 55050 5 9 1 1 0 5 1
value=Vcc
}
C 45100 54700 1 0 0 net-pwr-1.sym
{
T 45300 55050 5 9 1 1 0 5 1
value=Vcc
}
C 41500 54700 1 0 0 net-pwr-1.sym
{
T 41700 55050 5 9 1 1 0 5 1
value=Vcc
}
