M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd {0 {vcom -work work -2002 -explicit -novopt M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd
QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity TB_shiftn
-- Compiling architecture tb_shiftn of TB_shiftn
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd(49): near "wait": expecting ';'
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd(51): near "wait": expecting ';'
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd(53): near "RESET": expecting ';'
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/tb_shiftn.vhd(62): VHDL Compiler exiting

} {8.0 12.0} {}} M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd {0 {vcom -work work -2002 -explicit -novopt M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd
QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shiftn
-- Compiling architecture rtl of shiftn
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(38): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(41): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(45): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(47): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(49): Symbol "dffx" has already been declared in this region.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(50): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(52): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(54): Symbol "dffx" has already been declared in this region.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(55): Illegal sequential statement.
** Error: M:/student/inf3430/oblig1/oppg4/shiftn/shiftn.vhd(59): near "architecture": expecting PROCESS

} {8.0 18.0} {}} M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd {1 {vcom -work work -2002 -explicit -novopt M:/student/inf3430/oblig1/oppg4/shiftn/dff.vhd
QuestaSim-64 vcom 10.1d Compiler 2012.11 Nov  1 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dff
-- Compiling architecture rtl of dff

} {} {}}
