`timescale 1ns / 1ps

module clock_divider(
    input clk,
    output clk_out
    );
endmodule
