#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c16be7bce0 .scope module, "test_bench" "test_bench" 2 4;
 .timescale -9 -12;
v000001c16bec34d0_0 .var "a", 0 0;
v000001c16bec3570_0 .net "and_y", 0 0, v000001c16be76f20_0;  1 drivers
v000001c16bec3610_0 .var "b", 0 0;
v000001c16bec36b0_0 .net "nand_y", 0 0, v000001c16be7bf10_0;  1 drivers
v000001c16bec3750_0 .net "nor_y", 0 0, v000001c16bec6c60_0;  1 drivers
v000001c16bf12140_0 .net "not_y", 0 0, v000001c16bec6d00_0;  1 drivers
v000001c16bf11a60_0 .net "or_y", 0 0, v000001c16bec6da0_0;  1 drivers
v000001c16bf11880_0 .net "xnor_y", 0 0, v000001c16bec6e40_0;  1 drivers
v000001c16bf125a0_0 .net "xor_y", 0 0, v000001c16bec3430_0;  1 drivers
S_000001c16bec6ad0 .scope module, "uut" "logic_gates" 2 9, 3 3 0, S_000001c16be7bce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "and_y";
    .port_info 3 /OUTPUT 1 "or_y";
    .port_info 4 /OUTPUT 1 "not_y";
    .port_info 5 /OUTPUT 1 "nand_y";
    .port_info 6 /OUTPUT 1 "nor_y";
    .port_info 7 /OUTPUT 1 "xor_y";
    .port_info 8 /OUTPUT 1 "xnor_y";
v000001c16be771a0_0 .net "a", 0 0, v000001c16bec34d0_0;  1 drivers
v000001c16be76f20_0 .var "and_y", 0 0;
v000001c16be7be70_0 .net "b", 0 0, v000001c16bec3610_0;  1 drivers
v000001c16be7bf10_0 .var "nand_y", 0 0;
v000001c16bec6c60_0 .var "nor_y", 0 0;
v000001c16bec6d00_0 .var "not_y", 0 0;
v000001c16bec6da0_0 .var "or_y", 0 0;
v000001c16bec6e40_0 .var "xnor_y", 0 0;
v000001c16bec3430_0 .var "xor_y", 0 0;
E_000001c16bec8f50 .event anyedge, v000001c16be771a0_0, v000001c16be7be70_0;
    .scope S_000001c16bec6ad0;
T_0 ;
    %wait E_000001c16bec8f50;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %and;
    %store/vec4 v000001c16be76f20_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %or;
    %store/vec4 v000001c16bec6da0_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %inv;
    %store/vec4 v000001c16bec6d00_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %and;
    %inv;
    %store/vec4 v000001c16be7bf10_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %or;
    %inv;
    %store/vec4 v000001c16bec6c60_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %xor;
    %store/vec4 v000001c16bec3430_0, 0, 1;
    %load/vec4 v000001c16be771a0_0;
    %load/vec4 v000001c16be7be70_0;
    %xor;
    %inv;
    %store/vec4 v000001c16bec6e40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c16be7bce0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "test_bench.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c16be7bce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c16bec34d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c16bec3610_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c16bec34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c16bec3610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c16bec34d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c16bec3610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c16bec34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c16bec3610_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 20 "$display", "Yo we got it!" {0 0 0};
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "./logic_gates.v";
