#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('./simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('./simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('./simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('./simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('./simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('./simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: ./simv
 option[1]: 2
 option[2]: /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/bin/vcs1
 option[3]: -Mcc=gcc
 option[4]: -Mcplusplus=g++
 option[5]: -Masflags=
 option[6]: -Mcfl= -pipe -fPIC -O -I/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/include 
 option[7]: -Mxllcflags=
 option[8]: -Mxcflags= -pipe -fPIC -I/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/include
 option[9]: -Mldflags= -rdynamic 
 option[10]: -Mout=simv
 option[11]: -Mamsrun=
 option[12]: -Mvcsaceobjs=
 option[13]: -Mobjects= /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libvirsim.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/liberrorinf.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libsnpsmalloc.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libvfs.so 
 option[14]: -Mexternalobj=
 option[15]: -Msaverestoreobj=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/vcs_save_restore_new.o
 option[16]: -Mcrt0=
 option[17]: -Mcrtn=
 option[18]: -Mcsrc=
 option[19]: -Msyslibs=/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[20]: +vcs+lic+wait
 option[21]: -kdb
 option[22]: -Xufe=2steps
 option[23]: +vc+list
 option[24]: +vcs+flush+all
 option[25]: +define+SYNTHESIS+COMMIT_LOG+HEX_FILE=""/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/elf2hex/rv64ui-p-andi.hex""
 option[26]: -o
 option[27]: simv
 option[28]: +lint=TFIPC-L
 option[29]: -full64
 option[30]: -top
 option[31]: hehe_tb
 option[32]: -timescale=1ns/1ps
 option[33]: -v2k_generate
 option[34]: -debug_access+all
 option[35]: +vpi
 option[36]: +vcsd1
 option[37]: +itf+/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/vcsdp_lite.tab
 option[38]: +error+10
 option[39]: +lint=PCWM-L
 option[40]: -q
 option[41]: -picarchive
 option[42]: -P
 option[43]: /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[44]: -fsdb
 option[45]: -sverilog
 option[46]: +vpi
 option[47]: -gen_obj
 option[48]: -F
 option[49]: /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../flist.f
 option[50]: +incdir+/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src
 option[51]: -load
 option[52]: /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[53]: timescale=1ns/1ps
Chronologic Simulation VCS Release Q-2020.03-SP2_Full64
Linux 3.10.0-1160.76.1.el7.x86_64 #1 SMP Wed Aug 10 16:21:17 UTC 2022 x86_64
CPU cores: 104
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		unlimited
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1000000
memorylocked		32000 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
LC_PAPER=en_US.UTF-8
SYNOPSYS_HOME=/opt/cad/synopsys/installs
PVSHOME=/opt/cad/cadence/installs/PVS201
CAML_LD_LIBRARY_PATH=/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/stublibs:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/ocaml/stublibs:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/ocaml
MPI_INCLUDE=/usr/include/mpich-3.2-x86_64
MANPATH=/usr/share/man/mpich-3.2:/usr/share/man:/usr/local/share/man:/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/man
XDG_SESSION_ID=536
QRC_HOME=/opt/cad/cadence/installs/QUANTUS201
LC_MONETARY=en_US.UTF-8
HOSTNAME=server1
TERM=xterm
SHELL=/bin/bash
OA_LINK_DIR=/work/tools/cadence/installs/ICADVM201/oa_v22.60.043
HISTSIZE=1000
MAKEFLAGS=
SSH_CLIENT=10.8.105.118 4094 22
SPECTRE_HOME=/opt/cad/cadence/installs/SPECTRE201
BAG_TECH_CONFIG_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/cds_ff_mpt
LC_NUMERIC=en_US.UTF-8
QTDIR=/usr/lib64/qt-3.3
OPAM_SWITCH_PREFIX=/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1
QTINC=/usr/lib64/qt-3.3/include
BAG_WORK_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt
SSH_TTY=/dev/pts/78
BAG_TEMP_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAGTMP
QT_GRAPHICSSYSTEM_CHECKED=1
OCAML_TOPLEVEL_PATH=/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/toplevel
MPI_PYTHON_SITEARCH=/usr/lib64/python2.7/site-packages/mpich-3.2
USER=dyzhang
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/usr/lib64/mpich-3.2/lib:/usr/local/lib:/work/stu/yzhang/lib:/lib:/lib64:/work/stu/yzhang/software/XZ/lib:/work/stu/yzhang/software/verilator-zyh/share/verilator/include:/work/stu/yzhang/software/lib:/work/stu/yzhang/software/boost:/work/tools/cadence/installs/ICADVM201/oa_v22.60.043/lib/linux_rhel60_64/opt:/work/stu/yzhang/software/PyCellStudio/linux64/3rd/oa/lib/linux_rhel60_64/opt:/opt/cadence/INCISIVE151/tools.lnx86/lib
OPENSOURCE_HOME=/opt/cad/opensource/installs
MAKE_TERMOUT=/dev/pts/78
ANSYS_HOME=/opt/cad/ansys
MAKELEVEL=1
SNPSLMD_LICENSE_FILE=27020@10.8.6.1:1701@166.111.76.15:1701@166.111.77.2
BAG_JUPYTER=/work/stu/yzhang/tools/anaconda3/bin/jupyter-notebook
AMSHOME=
MPI_LIB=/usr/lib64/mpich-3.2/lib
MFLAGS=
BAG_CONFIG_PATH=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/bag_config.yaml
PATH=/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/bin:/work/stu/yzhang/tools/anaconda3/bin:/tools/bin:/opt/cad/cadence/installs/SPECTRE201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/dfII/bin:/opt/cad/cadence/installs/ICADVM201/tools/plot/bin:/opt/cad/cadence/installs/PVS201/tools/bin:/opt/cad/cadence/installs/QUANTUS201/tools/bin:/opt/cad/synopsys/installs/installer:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/syn/P-2019.12-SP-3/syn/Q-2019.12-SP3/bin:/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/hspice_2hspice/P-2019.06-SP2-3/hspice/bin:/opt/cad/synopsys/installs/spyglass/P-2019.06-SP2-8/SPYGLASS_HOME/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/mpich-3.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/work/stu/yzhang/risc_v/newlib-gnu-toolchain/bin:/work/stu/yzhang/risc_v/elf2hex/bin:/work/tools/cadence/installs/ICADVM201/bin:/work/stu/yzhang/bin:/work/tools/cadence/installs/GENUS201/tools.lnx86/bin:/work/tools/synopsys/vcs_2017_12/vcs-mx/N-2017.12-SP2-9/bin:/work/stu/zxluan/verilator/bin:/work/tools/cadence/installs/INNOVUS201/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/opt/cad/synopsys/installs/installer:/opt/cad/xilinx/installs/Vivado/2018.3/bin:/opt/cad/synopsys/installs/syn/P-2019.03/bin:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/fpga/P-2019.09-SP1-1/bin:/opt/aclocal-1.15/bin:/opt/cad/synopsys/installs/scl/2018.06-SP1/linux64/bin/:/opt/cad/cadence/installs/QUANTUS201/bin:/opt/cad/cadence/installs/INCISIVE152/bin:/opt/cad/cadence/installs/XCELIUM2009.019/bin:/opt/cad/cadence/installs/XCELIUM2009.019/tools/bin:/opt/cad/cadence/installs/SIGRITY2019/bin
SPECTRE_DEFAULTS=-E
MAIL=/var/spool/mail/dyzhang
MPI_BIN=/usr/lib64/mpich-3.2/bin
_=./simv
BAG_PYTHON=/work/stu/yzhang/tools/anaconda3/bin/python3
VERDI_HOME=/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2
MPI_COMPILER=mpich-3.2-x86_64
PWD=/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv
VCS_HOME=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2
_LMFILES_=/etc/modulefiles/mpi/mpich-3.2-x86_64
IPYTHONDIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/.ipython
LANG=en_GB.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
VRST_HOME=/opt/cadence/INCISIVE151
LC_MEASUREMENT=en_US.UTF-8
LOADEDMODULES=mpi/mpich-3.2-x86_64
CADENCE_HOME=/opt/cad/cadence/installs
CDSHOME=/opt/cad/cadence/installs/ICADVM201
SYNOPSYS=/opt/cad/synopsys/installs
CDS_Netlisting_Mode=Analog
LM_LICENSE_FILE=27020@10.8.6.1:1701@166.111.76.15:1701@166.111.77.2
HISTCONTROL=ignoredups
SPECMAN_HOME=/opt/cadence/INCISIVE151/components/sn
MPI_SYSCONFIG=/etc/mpich-3.2-x86_64
HOME=/work/stu/dyzhang
SHLVL=2
REPO_URL=https://mirrors.tuna.tsinghua.edu.cn/git/git-repo
MPI_SUFFIX=_mpich-3.2
MPI_MAN=/usr/share/man/mpich-3.2
PYTHONPATH=/usr/lib64/python2.7/site-packages/mpich-3.2
LOGNAME=dyzhang
MAKE_TERMERR=/dev/pts/78
QTLIB=/usr/lib64/qt-3.3/lib
SSH_CONNECTION=10.8.105.118 4094 10.8.6.4 22
XDG_DATA_DIRS=/work/stu/dyzhang/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
CAD_HOME=/opt/cad
CDS_LIC_FILE=5280@166.111.77.2
MODULESHOME=/usr/share/Modules
MPI_HOME=/usr/lib64/mpich-3.2
MPI_FORTRAN_MOD_DIR=/usr/lib64/gfortran/modules/mpich-3.2-x86_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
SPECMAN_DIR=/opt/cadence/INCISIVE151/components/sn/
PKG_CONFIG_PATH=/work/stu/dyzhang/.opam/ocaml-base-compiler.4.06.1/lib/pkgconfig:/usr/lib64/mpich-3.2/lib/pkgconfig
XDG_RUNTIME_DIR=/run/user/1624
DISPLAY=localhost:42.0
OPAMNOENVNOTICE=true
XILINX_HOME=/opt/cad/xilinx/installs
LC_TIME=en_US.UTF-8
INCISIVDIR=/opt/cadence/INCISIVE151
BAG_FRAMEWORK=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAG_framework
CDS_INST_DIR=/opt/cad/cadence/installs/ICADVM201
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/work/stu/dyzhang/.server1-borrow.txt
Runtime command line arguments:
argv[0]=./simv
argv[1]=2
261 profile - 100
          CPU/Mem usage: 0.060 sys,  0.340 user,  277.05M mem
262 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
263 pliAppInit
264 FSDB_GATE is set.
265 FSDB_RTL is set.
266 FSDB_RTL is set.
267 FSDB_FIELDTYPE is set.
268 Enable Parallel Dumping.
269 pliAppMiscSet: New Sim Round
270 pliEntryInit
271 LIBSSCORE=found /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs202003.so through $NOVAS_HOME setting.
272 FSDB Dumper for VCS, Release Verdi_Q-2020.03-SP2, Linux x86_64/64bit, 08/31/2020
273 (C) 1996 - 2020 by Synopsys, Inc.
274 sps_call_fsdbDumpfile_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(185)
275 argv[0]: (handle) hehe_tb.unnamed$$_0.wav
276 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
277 *Verdi* : Create FSDB file 'waves.fsdb'
278 compile option from '/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/simv.daidir/vcs_rebuild'.
279   "vcs '+vcs+lic+wait' '-kdb' '-sverilog' '+vc+list' '+vpi' '+vcs+flush+all' '+define+SYNTHESIS+COMMIT_LOG+HEX_FILE="/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/elf2hex/rv64ui-p-andi.hex"' '-o' 'simv' '+lint=TFIPC-L' '-full64' '-F' '/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../flist.f' '-top' 'hehe_tb' '-timescale=1ns/1ps' '-v2k_generate' '-debug_access+all' '+incdir+/work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src' '+error+10' '+lint=PCWM-L' '-q' 2>&1"
280 DVDI_is_vir_unload_enabled is enable
281 FSDB_VCS_ENABLE_NATIVE_VC is enable
282 sps_call_fsdbDumpvars_vd_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(186)
283 argv[0]: (0)
284 argv[1]: (handle) hehe_tb
285 [spi_vcs_vd_ppi_create_root]: no upf option
286 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
287 Power dumping is enabled and VIR_REDUCTION may not work.
288 *Verdi* : Begin traversing the scope (hehe_tb), layer (0).
289 *Verdi* : End of traversing.
290 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.070 sys,  0.370 user,  377.91M mem
                   incr: 0.000 sys,  0.020 user,  8.50M mem
                   accu: 0.000 sys,  0.020 user,  8.50M mem
              accu incr: 0.000 sys,  0.020 user,  8.50M mem

          Count usage: 1936 var,  1032 idcode,  411 callback
                 incr: 1936 var,  1032 idcode,  411 callback
                 accu: 1936 var,  1032 idcode,  411 callback
            accu incr: 1936 var,  1032 idcode,  411 callback
291 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
292 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.070 sys,  0.370 user,  378.96M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.020 user,  9.56M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1936 var,  1032 idcode,  411 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1936 var,  1032 idcode,  411 callback
            accu incr: 0 var,  0 idcode,  0 callback
293 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
294 sps_call_fsdbDumpvars_vd_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(187)
295 argv[0]: (+struct)
296 *Verdi* : Begin traversing the scopes, layer (0).
297 *Verdi* : Enable +struct dumping.
298 *Verdi* : End of traversing.
299 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.070 sys,  0.370 user,  378.96M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 3872 var,  1032 idcode,  411 callback
                 incr: 1936 var,  0 idcode,  0 callback
                 accu: 1936 var,  0 idcode,  0 callback
            accu incr: 1936 var,  0 idcode,  0 callback
300 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
301 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.070 sys,  0.370 user,  378.96M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 3872 var,  1032 idcode,  411 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1936 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
302 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
303 sps_call_fsdbDumpvars_vd_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(188)
304 argv[0]: (+mda)
305 *Verdi* : Begin traversing the scopes, layer (0).
306 *Verdi* : Enable +mda dumping.
307 *Verdi* : End of traversing.
308 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.080 sys,  0.390 user,  382.68M mem
                   incr: 0.010 sys,  0.020 user,  3.72M mem
                   accu: 0.010 sys,  0.020 user,  3.72M mem
              accu incr: 0.010 sys,  0.020 user,  3.72M mem

          Count usage: 73032 var,  68256 idcode,  448 callback
                 incr: 69160 var,  67224 idcode,  37 callback
                 accu: 69160 var,  67224 idcode,  37 callback
            accu incr: 69160 var,  67224 idcode,  37 callback
309 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
310 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.080 sys,  0.400 user,  386.51M mem
                   incr: 0.000 sys,  0.010 user,  3.83M mem
                   accu: 0.010 sys,  0.030 user,  7.54M mem
              accu incr: 0.000 sys,  0.010 user,  3.83M mem

          Count usage: 73032 var,  68256 idcode,  448 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 69160 var,  67224 idcode,  37 callback
            accu incr: 0 var,  0 idcode,  0 callback
311 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
312 sps_call_fsdbDumpvars_vd_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(189)
313 argv[0]: (+all)
314 *Verdi* : Begin traversing the scopes, layer (0).
315 *Verdi* : Enable +all dumping.
316 *Verdi* : End of traversing.
317 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.080 sys,  0.410 user,  386.51M mem
                   incr: 0.000 sys,  0.010 user,  0.00M mem
                   accu: 0.000 sys,  0.010 user,  0.00M mem
              accu incr: 0.000 sys,  0.010 user,  0.00M mem

          Count usage: 142193 var,  68257 idcode,  449 callback
                 incr: 69161 var,  1 idcode,  1 callback
                 accu: 69161 var,  1 idcode,  1 callback
            accu incr: 69161 var,  1 idcode,  1 callback
318 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
319 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.080 sys,  0.420 user,  386.51M mem
                   incr: 0.000 sys,  0.010 user,  0.00M mem
                   accu: 0.000 sys,  0.020 user,  0.00M mem
              accu incr: 0.000 sys,  0.010 user,  0.00M mem

          Count usage: 142193 var,  68257 idcode,  449 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 69161 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
320 Elapsed time:    0:00:01    Thu Dec  8 15:55:03 2022
321 sps_call_fsdbDumpon_vd_main at 0 : /work/stu/dyzhang/projects/riosclass_zdy/verilog/dv/../rtl/lab_1/src/../../../dv/hehe_tb.sv(190)
322 *Verdi* : fsdbDumpon - All FSDB files at 0 ps.
323 End of simulation at 63710000
324 Elapsed time:    0:07:00    Thu Dec  8 16:02:02 2022
325 Begin FSDB profile info:
326 FSDB Writer : bc1(1351929) bcn(2954002) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.059768) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
327 End FSDB profile info
328 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
329                      - BlockUsed:31 Acquire:4176303 BufferUsed:58010123
330                      - Flush:7 Expand:0 ProducerWait:0 ConsumerWait:29
331                      - MainProducerTime:2.981841311 TotalConsumerTime:0.525104565
332                      - ElapsedTime:419.708067000
333 Producer   0 profile - BlockUsed:31 Acquire:4176303 BufferUsed:58010123
334 Consumer   0 profile - Affinity:-1 CPUTime:0.525104565 LifeTime:419.468968990 (0.00%)
335                      - BlockUsed:31 Acquire:4176303 BufferUsed:58010123
336 SimExit
337 Elapsed time:    0:07:00    Thu Dec  8 16:02:02 2022
338 Sim process exit
