# 5-staged-pipelined-CPU-in-verilog
 3050 project
