git clone --depth 1 --no-tags https://github.com/ArisCruz0117/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193433577
git clone --depth 1 --no-tags https://github.com/DarkPalladium/Processador-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192398992
git clone --depth 1 --no-tags https://github.com/Dave0126/Verilog_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192469544
git clone --depth 1 --no-tags https://github.com/raikausami/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192243607
git clone --depth 1 --no-tags https://github.com/scopp1598/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192410399
git clone --depth 1 --no-tags https://github.com/adrianmoo2/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192147978
git clone --depth 1 --no-tags https://github.com/PiechureQ/door_system_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193124166
git clone --depth 1 --no-tags https://github.com/takafumi-miyazaki/simplep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191568754
git clone --depth 1 --no-tags https://github.com/yuzequn095/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191844056
git clone --depth 1 --no-tags https://github.com/OhmVikrant/FPGA-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191780715
git clone --depth 1 --no-tags https://github.com/Omar-Emad/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193907392
git clone --depth 1 --no-tags https://github.com/apsncin/Projeto2SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194332169
git clone --depth 1 --no-tags https://github.com/lab-yue/v-tour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194306451
git clone --depth 1 --no-tags https://github.com/tarcisiomazur/heartsenseEletronicaEngComp2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194312378
git clone --depth 1 --no-tags https://github.com/hmusanna122134/Trial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196330632
git clone --depth 1 --no-tags https://github.com/haisens2008/50Hz_SinWave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196387019
git clone --depth 1 --no-tags https://github.com/tim310579/NCTU-digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196314365
git clone --depth 1 --no-tags https://github.com/whichxjy/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196662710
git clone --depth 1 --no-tags https://github.com/shiv8178433723/Er_Shivshankar_DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194987613
git clone --depth 1 --no-tags https://github.com/slealq/lab_especial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195915172
git clone --depth 1 --no-tags https://github.com/zhuzhoushaonian/SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196671317
git clone --depth 1 --no-tags https://github.com/ZplusMAN/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196691720
git clone --depth 1 --no-tags https://github.com/jakeyap/ADC_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196557494
git clone --depth 1 --no-tags https://github.com/whooznext/digital_logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195763979
git clone --depth 1 --no-tags https://github.com/Alderbane/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195819299
git clone --depth 1 --no-tags https://github.com/kpfromer/verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196907838
git clone --depth 1 --no-tags https://github.com/biancamunteanu98/demogit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196166736
git clone --depth 1 --no-tags https://github.com/dana-labs-pte-ltd/CNv4_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194612692
git clone --depth 1 --no-tags https://github.com/nakedtofu/CECS-460.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194639881
git clone --depth 1 --no-tags https://github.com/TalBrenev/doom58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194450802
git clone --depth 1 --no-tags https://github.com/Buraddo23/Vumetru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194657761
git clone --depth 1 --no-tags https://github.com/chit38/fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194657484
git clone --depth 1 --no-tags https://github.com/lisazevedo/contador-minuto-segundo-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194294439
git clone --depth 1 --no-tags https://github.com/wwxn/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191707432
git clone --depth 1 --no-tags https://github.com/Jester-2-6/ADS_SoC_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191696147
git clone --depth 1 --no-tags https://github.com/KyleYueye/EI332-SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192326546
git clone --depth 1 --no-tags https://github.com/Tiago-Carlos/fpga-freeway.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193241339
git clone --depth 1 --no-tags https://github.com/magener4597/Verilog-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193402236
git clone --depth 1 --no-tags https://github.com/saulfield/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193298314
git clone --depth 1 --no-tags https://github.com/raman-chumber/n-bit-ALU-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193160511
git clone --depth 1 --no-tags https://github.com/iamabhishek98/FPGA_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191270099
git clone --depth 1 --no-tags https://github.com/underkongkong/NumberChooser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192152562
git clone --depth 1 --no-tags https://github.com/JesuanPeres/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193832915
git clone --depth 1 --no-tags https://github.com/revaldinho/zifshield.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195640044
git clone --depth 1 --no-tags https://github.com/hamedsteiner/Directed-Mapped-Data-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195530455
git clone --depth 1 --no-tags https://github.com/rmvs/bresenham-circle-drawing-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194419390
git clone --depth 1 --no-tags https://github.com/realrajeshrk/Verilog-Codes_Digital-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193661093
git clone --depth 1 --no-tags https://github.com/chaitanyakasaraneni/memorytomemorytransfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194573039
git clone --depth 1 --no-tags https://github.com/stanfordee108/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191615887
git clone --depth 1 --no-tags https://github.com/peedrohj/Ula-32bits-crop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192114524
git clone --depth 1 --no-tags https://github.com/trentn/fpga_servo_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192426832
git clone --depth 1 --no-tags https://github.com/pedro77777/Dice-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196513615
git clone --depth 1 --no-tags https://github.com/KashifInayat/toy_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191905107
git clone --depth 1 --no-tags https://github.com/rosangela-shigenari/32-bit-MIPS-Operating-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193120876
git clone --depth 1 --no-tags https://github.com/DogsAreCoolerThanHumans/Pr-ctica-2---AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193426935
git clone --depth 1 --no-tags https://github.com/YuriiChubenko/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193148725
git clone --depth 1 --no-tags https://github.com/jameywang/Principles-of-Computer-Organization-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193334077
git clone --depth 1 --no-tags https://github.com/TummalaManish/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193485939
git clone --depth 1 --no-tags https://github.com/MParygin/v.dalsa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193258484
git clone --depth 1 --no-tags https://github.com/ansarazk/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193473627
git clone --depth 1 --no-tags https://github.com/Nik-Sch/ABP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194866311
git clone --depth 1 --no-tags https://github.com/feitosa-bruno/CCN-Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195290366
git clone --depth 1 --no-tags https://github.com/Saahitya/Reconfig-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195285055
git clone --depth 1 --no-tags https://github.com/rum2mojito/NCTU-DCP3362.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196126695
git clone --depth 1 --no-tags https://github.com/DomenicoDella/semaforo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196091050
git clone --depth 1 --no-tags https://github.com/JaLnYn/Hangman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196433814
git clone --depth 1 --no-tags https://github.com/cqiu2008/cnnram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196703328
git clone --depth 1 --no-tags https://github.com/h123a456rr789y/Digital-Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196856948
git clone --depth 1 --no-tags https://github.com/lssclsdk/Verilog_to_uclid_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196974116
git clone --depth 1 --no-tags https://github.com/260248556/-RISC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191337858
git clone --depth 1 --no-tags https://github.com/surendharkodaikal/comb_sequ_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192627070
git clone --depth 1 --no-tags https://github.com/Alex-Beng/Mips52Ins.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193213467
git clone --depth 1 --no-tags https://github.com/wesfolz/mips-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192224259
git clone --depth 1 --no-tags https://github.com/nakedtofu/CECS-440.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194634154
git clone --depth 1 --no-tags https://github.com/rajdasadia/RTL-Mental-Math-challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194286610
git clone --depth 1 --no-tags https://github.com/eslammedhat/GPU_PROJECT_X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195536270
git clone --depth 1 --no-tags https://github.com/RaphaelRF/Processador-MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195260132
git clone --depth 1 --no-tags https://github.com/mikey6616/BombermanCSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196418175
git clone --depth 1 --no-tags https://github.com/llwx593/LongXinCup-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196963642
git clone --depth 1 --no-tags https://github.com/ling2zhu/First-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196984256
git clone --depth 1 --no-tags https://github.com/xjfang12/Script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196785327
git clone --depth 1 --no-tags https://github.com/BGGerard/SoundVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191833104
git clone --depth 1 --no-tags https://github.com/moisotico/Proyecto2-DigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191876439
git clone --depth 1 --no-tags https://github.com/jvmota/TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191845110
git clone --depth 1 --no-tags https://github.com/BBwanaz/RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191952836
git clone --depth 1 --no-tags https://github.com/parkarsi/booth_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193602502
git clone --depth 1 --no-tags https://github.com/deebrown/SAP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196804017
git clone --depth 1 --no-tags https://github.com/manoj-rajagopalan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196928275
git clone --depth 1 --no-tags https://github.com/Trauland/PleasebeanA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195705069
git clone --depth 1 --no-tags https://github.com/nooshin-taghavi/NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195524572
git clone --depth 1 --no-tags https://github.com/naeemgb/git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194681394
git clone --depth 1 --no-tags https://github.com/nakedtofu/CECS-301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194628046
git clone --depth 1 --no-tags https://github.com/Gilone/pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194470305
git clone --depth 1 --no-tags https://github.com/steshaw/v-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195585141
git clone --depth 1 --no-tags https://github.com/masah1912/Sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195715335
git clone --depth 1 --no-tags https://github.com/haisens2008/100Hz-PWM-1ppm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196377227
git clone --depth 1 --no-tags https://github.com/LiangLouise/CSCB58_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196465850
git clone --depth 1 --no-tags https://github.com/Crazy-Cao/test3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196349756
git clone --depth 1 --no-tags https://github.com/Wicjpy/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194896982
